
WSN_Gateway.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044b8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  080045c8  080045c8  000145c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800471c  0800471c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800471c  0800471c  0001471c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004724  08004724  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004724  08004724  00014724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004728  08004728  00014728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800472c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  20000078  080047a4  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003c0  080047a4  000203c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a01  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000244c  00000000  00000000  00031aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  00033ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  00034de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ede  00000000  00000000  00035c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001011a  00000000  00000000  0004eae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008da5f  00000000  00000000  0005ec00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ec65f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042ec  00000000  00000000  000ec6b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	080045b0 	.word	0x080045b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	080045b0 	.word	0x080045b0

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b96e 	b.w	8000444 <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9e08      	ldr	r6, [sp, #32]
 8000186:	460d      	mov	r5, r1
 8000188:	4604      	mov	r4, r0
 800018a:	468e      	mov	lr, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	f040 8083 	bne.w	8000298 <__udivmoddi4+0x118>
 8000192:	428a      	cmp	r2, r1
 8000194:	4617      	mov	r7, r2
 8000196:	d947      	bls.n	8000228 <__udivmoddi4+0xa8>
 8000198:	fab2 f382 	clz	r3, r2
 800019c:	b14b      	cbz	r3, 80001b2 <__udivmoddi4+0x32>
 800019e:	f1c3 0120 	rsb	r1, r3, #32
 80001a2:	fa05 fe03 	lsl.w	lr, r5, r3
 80001a6:	fa20 f101 	lsr.w	r1, r0, r1
 80001aa:	409f      	lsls	r7, r3
 80001ac:	ea41 0e0e 	orr.w	lr, r1, lr
 80001b0:	409c      	lsls	r4, r3
 80001b2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001b6:	fbbe fcf8 	udiv	ip, lr, r8
 80001ba:	fa1f f987 	uxth.w	r9, r7
 80001be:	fb08 e21c 	mls	r2, r8, ip, lr
 80001c2:	fb0c f009 	mul.w	r0, ip, r9
 80001c6:	0c21      	lsrs	r1, r4, #16
 80001c8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001cc:	4290      	cmp	r0, r2
 80001ce:	d90a      	bls.n	80001e6 <__udivmoddi4+0x66>
 80001d0:	18ba      	adds	r2, r7, r2
 80001d2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80001d6:	f080 8118 	bcs.w	800040a <__udivmoddi4+0x28a>
 80001da:	4290      	cmp	r0, r2
 80001dc:	f240 8115 	bls.w	800040a <__udivmoddi4+0x28a>
 80001e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80001e4:	443a      	add	r2, r7
 80001e6:	1a12      	subs	r2, r2, r0
 80001e8:	fbb2 f0f8 	udiv	r0, r2, r8
 80001ec:	fb08 2210 	mls	r2, r8, r0, r2
 80001f0:	fb00 f109 	mul.w	r1, r0, r9
 80001f4:	b2a4      	uxth	r4, r4
 80001f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80001fa:	42a1      	cmp	r1, r4
 80001fc:	d909      	bls.n	8000212 <__udivmoddi4+0x92>
 80001fe:	193c      	adds	r4, r7, r4
 8000200:	f100 32ff 	add.w	r2, r0, #4294967295
 8000204:	f080 8103 	bcs.w	800040e <__udivmoddi4+0x28e>
 8000208:	42a1      	cmp	r1, r4
 800020a:	f240 8100 	bls.w	800040e <__udivmoddi4+0x28e>
 800020e:	3802      	subs	r0, #2
 8000210:	443c      	add	r4, r7
 8000212:	1a64      	subs	r4, r4, r1
 8000214:	2100      	movs	r1, #0
 8000216:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800021a:	b11e      	cbz	r6, 8000224 <__udivmoddi4+0xa4>
 800021c:	2200      	movs	r2, #0
 800021e:	40dc      	lsrs	r4, r3
 8000220:	e9c6 4200 	strd	r4, r2, [r6]
 8000224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000228:	b902      	cbnz	r2, 800022c <__udivmoddi4+0xac>
 800022a:	deff      	udf	#255	; 0xff
 800022c:	fab2 f382 	clz	r3, r2
 8000230:	2b00      	cmp	r3, #0
 8000232:	d14f      	bne.n	80002d4 <__udivmoddi4+0x154>
 8000234:	1a8d      	subs	r5, r1, r2
 8000236:	2101      	movs	r1, #1
 8000238:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800023c:	fa1f f882 	uxth.w	r8, r2
 8000240:	fbb5 fcfe 	udiv	ip, r5, lr
 8000244:	fb0e 551c 	mls	r5, lr, ip, r5
 8000248:	fb08 f00c 	mul.w	r0, r8, ip
 800024c:	0c22      	lsrs	r2, r4, #16
 800024e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000252:	42a8      	cmp	r0, r5
 8000254:	d907      	bls.n	8000266 <__udivmoddi4+0xe6>
 8000256:	197d      	adds	r5, r7, r5
 8000258:	f10c 32ff 	add.w	r2, ip, #4294967295
 800025c:	d202      	bcs.n	8000264 <__udivmoddi4+0xe4>
 800025e:	42a8      	cmp	r0, r5
 8000260:	f200 80e9 	bhi.w	8000436 <__udivmoddi4+0x2b6>
 8000264:	4694      	mov	ip, r2
 8000266:	1a2d      	subs	r5, r5, r0
 8000268:	fbb5 f0fe 	udiv	r0, r5, lr
 800026c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000270:	fb08 f800 	mul.w	r8, r8, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027a:	45a0      	cmp	r8, r4
 800027c:	d907      	bls.n	800028e <__udivmoddi4+0x10e>
 800027e:	193c      	adds	r4, r7, r4
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	d202      	bcs.n	800028c <__udivmoddi4+0x10c>
 8000286:	45a0      	cmp	r8, r4
 8000288:	f200 80d9 	bhi.w	800043e <__udivmoddi4+0x2be>
 800028c:	4610      	mov	r0, r2
 800028e:	eba4 0408 	sub.w	r4, r4, r8
 8000292:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000296:	e7c0      	b.n	800021a <__udivmoddi4+0x9a>
 8000298:	428b      	cmp	r3, r1
 800029a:	d908      	bls.n	80002ae <__udivmoddi4+0x12e>
 800029c:	2e00      	cmp	r6, #0
 800029e:	f000 80b1 	beq.w	8000404 <__udivmoddi4+0x284>
 80002a2:	2100      	movs	r1, #0
 80002a4:	e9c6 0500 	strd	r0, r5, [r6]
 80002a8:	4608      	mov	r0, r1
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d14b      	bne.n	800034e <__udivmoddi4+0x1ce>
 80002b6:	42ab      	cmp	r3, r5
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0x140>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 80b9 	bhi.w	8000432 <__udivmoddi4+0x2b2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb65 0303 	sbc.w	r3, r5, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	469e      	mov	lr, r3
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	d0aa      	beq.n	8000224 <__udivmoddi4+0xa4>
 80002ce:	e9c6 4e00 	strd	r4, lr, [r6]
 80002d2:	e7a7      	b.n	8000224 <__udivmoddi4+0xa4>
 80002d4:	409f      	lsls	r7, r3
 80002d6:	f1c3 0220 	rsb	r2, r3, #32
 80002da:	40d1      	lsrs	r1, r2
 80002dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fa1f f887 	uxth.w	r8, r7
 80002e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002ec:	fa24 f202 	lsr.w	r2, r4, r2
 80002f0:	409d      	lsls	r5, r3
 80002f2:	fb00 fc08 	mul.w	ip, r0, r8
 80002f6:	432a      	orrs	r2, r5
 80002f8:	0c15      	lsrs	r5, r2, #16
 80002fa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80002fe:	45ac      	cmp	ip, r5
 8000300:	fa04 f403 	lsl.w	r4, r4, r3
 8000304:	d909      	bls.n	800031a <__udivmoddi4+0x19a>
 8000306:	197d      	adds	r5, r7, r5
 8000308:	f100 31ff 	add.w	r1, r0, #4294967295
 800030c:	f080 808f 	bcs.w	800042e <__udivmoddi4+0x2ae>
 8000310:	45ac      	cmp	ip, r5
 8000312:	f240 808c 	bls.w	800042e <__udivmoddi4+0x2ae>
 8000316:	3802      	subs	r0, #2
 8000318:	443d      	add	r5, r7
 800031a:	eba5 050c 	sub.w	r5, r5, ip
 800031e:	fbb5 f1fe 	udiv	r1, r5, lr
 8000322:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000326:	fb01 f908 	mul.w	r9, r1, r8
 800032a:	b295      	uxth	r5, r2
 800032c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000330:	45a9      	cmp	r9, r5
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x1c4>
 8000334:	197d      	adds	r5, r7, r5
 8000336:	f101 32ff 	add.w	r2, r1, #4294967295
 800033a:	d274      	bcs.n	8000426 <__udivmoddi4+0x2a6>
 800033c:	45a9      	cmp	r9, r5
 800033e:	d972      	bls.n	8000426 <__udivmoddi4+0x2a6>
 8000340:	3902      	subs	r1, #2
 8000342:	443d      	add	r5, r7
 8000344:	eba5 0509 	sub.w	r5, r5, r9
 8000348:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800034c:	e778      	b.n	8000240 <__udivmoddi4+0xc0>
 800034e:	f1c1 0720 	rsb	r7, r1, #32
 8000352:	408b      	lsls	r3, r1
 8000354:	fa22 fc07 	lsr.w	ip, r2, r7
 8000358:	ea4c 0c03 	orr.w	ip, ip, r3
 800035c:	fa25 f407 	lsr.w	r4, r5, r7
 8000360:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000364:	fbb4 f9fe 	udiv	r9, r4, lr
 8000368:	fa1f f88c 	uxth.w	r8, ip
 800036c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000370:	fa20 f307 	lsr.w	r3, r0, r7
 8000374:	fb09 fa08 	mul.w	sl, r9, r8
 8000378:	408d      	lsls	r5, r1
 800037a:	431d      	orrs	r5, r3
 800037c:	0c2b      	lsrs	r3, r5, #16
 800037e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000382:	45a2      	cmp	sl, r4
 8000384:	fa02 f201 	lsl.w	r2, r2, r1
 8000388:	fa00 f301 	lsl.w	r3, r0, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0x222>
 800038e:	eb1c 0404 	adds.w	r4, ip, r4
 8000392:	f109 30ff 	add.w	r0, r9, #4294967295
 8000396:	d248      	bcs.n	800042a <__udivmoddi4+0x2aa>
 8000398:	45a2      	cmp	sl, r4
 800039a:	d946      	bls.n	800042a <__udivmoddi4+0x2aa>
 800039c:	f1a9 0902 	sub.w	r9, r9, #2
 80003a0:	4464      	add	r4, ip
 80003a2:	eba4 040a 	sub.w	r4, r4, sl
 80003a6:	fbb4 f0fe 	udiv	r0, r4, lr
 80003aa:	fb0e 4410 	mls	r4, lr, r0, r4
 80003ae:	fb00 fa08 	mul.w	sl, r0, r8
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	45a2      	cmp	sl, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x24e>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 35ff 	add.w	r5, r0, #4294967295
 80003c4:	d22d      	bcs.n	8000422 <__udivmoddi4+0x2a2>
 80003c6:	45a2      	cmp	sl, r4
 80003c8:	d92b      	bls.n	8000422 <__udivmoddi4+0x2a2>
 80003ca:	3802      	subs	r0, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d2:	fba0 8902 	umull	r8, r9, r0, r2
 80003d6:	eba4 040a 	sub.w	r4, r4, sl
 80003da:	454c      	cmp	r4, r9
 80003dc:	46c6      	mov	lr, r8
 80003de:	464d      	mov	r5, r9
 80003e0:	d319      	bcc.n	8000416 <__udivmoddi4+0x296>
 80003e2:	d016      	beq.n	8000412 <__udivmoddi4+0x292>
 80003e4:	b15e      	cbz	r6, 80003fe <__udivmoddi4+0x27e>
 80003e6:	ebb3 020e 	subs.w	r2, r3, lr
 80003ea:	eb64 0405 	sbc.w	r4, r4, r5
 80003ee:	fa04 f707 	lsl.w	r7, r4, r7
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431f      	orrs	r7, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c6 7400 	strd	r7, r4, [r6]
 80003fe:	2100      	movs	r1, #0
 8000400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000404:	4631      	mov	r1, r6
 8000406:	4630      	mov	r0, r6
 8000408:	e70c      	b.n	8000224 <__udivmoddi4+0xa4>
 800040a:	468c      	mov	ip, r1
 800040c:	e6eb      	b.n	80001e6 <__udivmoddi4+0x66>
 800040e:	4610      	mov	r0, r2
 8000410:	e6ff      	b.n	8000212 <__udivmoddi4+0x92>
 8000412:	4543      	cmp	r3, r8
 8000414:	d2e6      	bcs.n	80003e4 <__udivmoddi4+0x264>
 8000416:	ebb8 0e02 	subs.w	lr, r8, r2
 800041a:	eb69 050c 	sbc.w	r5, r9, ip
 800041e:	3801      	subs	r0, #1
 8000420:	e7e0      	b.n	80003e4 <__udivmoddi4+0x264>
 8000422:	4628      	mov	r0, r5
 8000424:	e7d3      	b.n	80003ce <__udivmoddi4+0x24e>
 8000426:	4611      	mov	r1, r2
 8000428:	e78c      	b.n	8000344 <__udivmoddi4+0x1c4>
 800042a:	4681      	mov	r9, r0
 800042c:	e7b9      	b.n	80003a2 <__udivmoddi4+0x222>
 800042e:	4608      	mov	r0, r1
 8000430:	e773      	b.n	800031a <__udivmoddi4+0x19a>
 8000432:	4608      	mov	r0, r1
 8000434:	e749      	b.n	80002ca <__udivmoddi4+0x14a>
 8000436:	f1ac 0c02 	sub.w	ip, ip, #2
 800043a:	443d      	add	r5, r7
 800043c:	e713      	b.n	8000266 <__udivmoddi4+0xe6>
 800043e:	3802      	subs	r0, #2
 8000440:	443c      	add	r4, r7
 8000442:	e724      	b.n	800028e <__udivmoddi4+0x10e>

08000444 <__aeabi_idiv0>:
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop

08000448 <SX1278_SPIRead>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	460b      	mov	r3, r1
 8000452:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	78fa      	ldrb	r2, [r7, #3]
 800045a:	4611      	mov	r1, r2
 800045c:	4618      	mov	r0, r3
 800045e:	f000 fbd0 	bl	8000c02 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4618      	mov	r0, r3
 8000468:	f000 fbeb 	bl	8000c42 <SX1278_hw_SPIReadByte>
 800046c:	4603      	mov	r3, r0
 800046e:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	2101      	movs	r1, #1
 8000476:	4618      	mov	r0, r3
 8000478:	f000 fb88 	bl	8000b8c <SX1278_hw_SetNSS>
	return tmp;
 800047c:	7bfb      	ldrb	r3, [r7, #15]
}
 800047e:	4618      	mov	r0, r3
 8000480:	3710      	adds	r7, #16
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000486:	b580      	push	{r7, lr}
 8000488:	b082      	sub	sp, #8
 800048a:	af00      	add	r7, sp, #0
 800048c:	6078      	str	r0, [r7, #4]
 800048e:	460b      	mov	r3, r1
 8000490:	70fb      	strb	r3, [r7, #3]
 8000492:	4613      	mov	r3, r2
 8000494:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	2100      	movs	r1, #0
 800049c:	4618      	mov	r0, r3
 800049e:	f000 fb75 	bl	8000b8c <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681a      	ldr	r2, [r3, #0]
 80004a6:	78fb      	ldrb	r3, [r7, #3]
 80004a8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	4619      	mov	r1, r3
 80004b0:	4610      	mov	r0, r2
 80004b2:	f000 fba6 	bl	8000c02 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	78ba      	ldrb	r2, [r7, #2]
 80004bc:	4611      	mov	r1, r2
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fb9f 	bl	8000c02 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	2101      	movs	r1, #1
 80004ca:	4618      	mov	r0, r3
 80004cc:	f000 fb5e 	bl	8000b8c <SX1278_hw_SetNSS>
}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b087      	sub	sp, #28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	60f8      	str	r0, [r7, #12]
 80004e0:	607a      	str	r2, [r7, #4]
 80004e2:	461a      	mov	r2, r3
 80004e4:	460b      	mov	r3, r1
 80004e6:	72fb      	strb	r3, [r7, #11]
 80004e8:	4613      	mov	r3, r2
 80004ea:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 80004ec:	7abb      	ldrb	r3, [r7, #10]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d927      	bls.n	8000542 <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2100      	movs	r1, #0
 80004f8:	4618      	mov	r0, r3
 80004fa:	f000 fb47 	bl	8000b8c <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	7afa      	ldrb	r2, [r7, #11]
 8000504:	4611      	mov	r1, r2
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fb7b 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800050c:	2300      	movs	r3, #0
 800050e:	75fb      	strb	r3, [r7, #23]
 8000510:	e00c      	b.n	800052c <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	6819      	ldr	r1, [r3, #0]
 8000516:	7dfb      	ldrb	r3, [r7, #23]
 8000518:	687a      	ldr	r2, [r7, #4]
 800051a:	18d4      	adds	r4, r2, r3
 800051c:	4608      	mov	r0, r1
 800051e:	f000 fb90 	bl	8000c42 <SX1278_hw_SPIReadByte>
 8000522:	4603      	mov	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000526:	7dfb      	ldrb	r3, [r7, #23]
 8000528:	3301      	adds	r3, #1
 800052a:	75fb      	strb	r3, [r7, #23]
 800052c:	7dfa      	ldrb	r2, [r7, #23]
 800052e:	7abb      	ldrb	r3, [r7, #10]
 8000530:	429a      	cmp	r2, r3
 8000532:	d3ee      	bcc.n	8000512 <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2101      	movs	r1, #1
 800053a:	4618      	mov	r0, r3
 800053c:	f000 fb26 	bl	8000b8c <SX1278_hw_SetNSS>
 8000540:	e000      	b.n	8000544 <SX1278_SPIBurstRead+0x6c>
		return;
 8000542:	bf00      	nop
	}
}
 8000544:	371c      	adds	r7, #28
 8000546:	46bd      	mov	sp, r7
 8000548:	bd90      	pop	{r4, r7, pc}

0800054a <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800054a:	b580      	push	{r7, lr}
 800054c:	b086      	sub	sp, #24
 800054e:	af00      	add	r7, sp, #0
 8000550:	60f8      	str	r0, [r7, #12]
 8000552:	607a      	str	r2, [r7, #4]
 8000554:	461a      	mov	r2, r3
 8000556:	460b      	mov	r3, r1
 8000558:	72fb      	strb	r3, [r7, #11]
 800055a:	4613      	mov	r3, r2
 800055c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 800055e:	7abb      	ldrb	r3, [r7, #10]
 8000560:	2b01      	cmp	r3, #1
 8000562:	d929      	bls.n	80005b8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000564:	68fb      	ldr	r3, [r7, #12]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fb0e 	bl	8000b8c <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	681a      	ldr	r2, [r3, #0]
 8000574:	7afb      	ldrb	r3, [r7, #11]
 8000576:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800057a:	b2db      	uxtb	r3, r3
 800057c:	4619      	mov	r1, r3
 800057e:	4610      	mov	r0, r2
 8000580:	f000 fb3f 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000584:	2300      	movs	r3, #0
 8000586:	75fb      	strb	r3, [r7, #23]
 8000588:	e00b      	b.n	80005a2 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	6818      	ldr	r0, [r3, #0]
 800058e:	7dfb      	ldrb	r3, [r7, #23]
 8000590:	687a      	ldr	r2, [r7, #4]
 8000592:	4413      	add	r3, r2
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	4619      	mov	r1, r3
 8000598:	f000 fb33 	bl	8000c02 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800059c:	7dfb      	ldrb	r3, [r7, #23]
 800059e:	3301      	adds	r3, #1
 80005a0:	75fb      	strb	r3, [r7, #23]
 80005a2:	7dfa      	ldrb	r2, [r7, #23]
 80005a4:	7abb      	ldrb	r3, [r7, #10]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d3ef      	bcc.n	800058a <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2101      	movs	r1, #1
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 faeb 	bl	8000b8c <SX1278_hw_SetNSS>
 80005b6:	e000      	b.n	80005ba <SX1278_SPIBurstWrite+0x70>
		return;
 80005b8:	bf00      	nop
	}
}
 80005ba:	3718      	adds	r7, #24
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b086      	sub	sp, #24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 80005c8:	6878      	ldr	r0, [r7, #4]
 80005ca:	f000 f90d 	bl	80007e8 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 80005ce:	200f      	movs	r0, #15
 80005d0:	f000 fb5d 	bl	8000c8e <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f000 f917 	bl	8000808 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80005e0:	f04f 0000 	mov.w	r0, #0
 80005e4:	f04f 0100 	mov.w	r1, #0
 80005e8:	04d9      	lsls	r1, r3, #19
 80005ea:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 80005ee:	04d0      	lsls	r0, r2, #19
 80005f0:	4a6f      	ldr	r2, [pc, #444]	; (80007b0 <SX1278_config+0x1f0>)
 80005f2:	f04f 0300 	mov.w	r3, #0
 80005f6:	f7ff fdab 	bl	8000150 <__aeabi_uldivmod>
 80005fa:	4602      	mov	r2, r0
 80005fc:	460b      	mov	r3, r1
 80005fe:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000602:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000606:	f04f 0200 	mov.w	r2, #0
 800060a:	f04f 0300 	mov.w	r3, #0
 800060e:	0c02      	lsrs	r2, r0, #16
 8000610:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000614:	0c0b      	lsrs	r3, r1, #16
 8000616:	b2d3      	uxtb	r3, r2
 8000618:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800061a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800061e:	f04f 0200 	mov.w	r2, #0
 8000622:	f04f 0300 	mov.w	r3, #0
 8000626:	0a02      	lsrs	r2, r0, #8
 8000628:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800062c:	0a0b      	lsrs	r3, r1, #8
 800062e:	b2d3      	uxtb	r3, r2
 8000630:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000632:	7c3b      	ldrb	r3, [r7, #16]
 8000634:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000636:	f107 020c 	add.w	r2, r7, #12
 800063a:	2303      	movs	r3, #3
 800063c:	2106      	movs	r1, #6
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff83 	bl	800054a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000644:	2234      	movs	r2, #52	; 0x34
 8000646:	2139      	movs	r1, #57	; 0x39
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f7ff ff1c 	bl	8000486 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	7c1b      	ldrb	r3, [r3, #16]
 8000652:	461a      	mov	r2, r3
 8000654:	4b57      	ldr	r3, [pc, #348]	; (80007b4 <SX1278_config+0x1f4>)
 8000656:	5c9b      	ldrb	r3, [r3, r2]
 8000658:	461a      	mov	r2, r3
 800065a:	2109      	movs	r1, #9
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff ff12 	bl	8000486 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000662:	220b      	movs	r2, #11
 8000664:	210b      	movs	r1, #11
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f7ff ff0d 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 800066c:	2223      	movs	r2, #35	; 0x23
 800066e:	210c      	movs	r1, #12
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff08 	bl	8000486 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	7c5b      	ldrb	r3, [r3, #17]
 800067a:	461a      	mov	r2, r3
 800067c:	4b4e      	ldr	r3, [pc, #312]	; (80007b8 <SX1278_config+0x1f8>)
 800067e:	5c9b      	ldrb	r3, [r3, r2]
 8000680:	2b06      	cmp	r3, #6
 8000682:	d147      	bne.n	8000714 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	7c9b      	ldrb	r3, [r3, #18]
 8000688:	461a      	mov	r2, r3
 800068a:	4b4c      	ldr	r3, [pc, #304]	; (80007bc <SX1278_config+0x1fc>)
 800068c:	5c9b      	ldrb	r3, [r3, r2]
 800068e:	011b      	lsls	r3, r3, #4
 8000690:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	7cdb      	ldrb	r3, [r3, #19]
 8000696:	4619      	mov	r1, r3
 8000698:	4b49      	ldr	r3, [pc, #292]	; (80007c0 <SX1278_config+0x200>)
 800069a:	5c5b      	ldrb	r3, [r3, r1]
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	4413      	add	r3, r2
 80006a2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80006a4:	3301      	adds	r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	211d      	movs	r1, #29
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff feea 	bl	8000486 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	7c5b      	ldrb	r3, [r3, #17]
 80006b6:	461a      	mov	r2, r3
 80006b8:	4b3f      	ldr	r3, [pc, #252]	; (80007b8 <SX1278_config+0x1f8>)
 80006ba:	5c9b      	ldrb	r3, [r3, r2]
 80006bc:	011b      	lsls	r3, r3, #4
 80006be:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	7d1b      	ldrb	r3, [r3, #20]
 80006c4:	4619      	mov	r1, r3
 80006c6:	4b3f      	ldr	r3, [pc, #252]	; (80007c4 <SX1278_config+0x204>)
 80006c8:	5c5b      	ldrb	r3, [r3, r1]
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	4413      	add	r3, r2
 80006d0:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80006d2:	3303      	adds	r3, #3
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	461a      	mov	r2, r3
 80006d8:	211e      	movs	r1, #30
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f7ff fed3 	bl	8000486 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 80006e0:	2131      	movs	r1, #49	; 0x31
 80006e2:	6878      	ldr	r0, [r7, #4]
 80006e4:	f7ff feb0 	bl	8000448 <SX1278_SPIRead>
 80006e8:	4603      	mov	r3, r0
 80006ea:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80006ec:	7bfb      	ldrb	r3, [r7, #15]
 80006ee:	f023 0307 	bic.w	r3, r3, #7
 80006f2:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	f043 0305 	orr.w	r3, r3, #5
 80006fa:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 80006fc:	7bfb      	ldrb	r3, [r7, #15]
 80006fe:	461a      	mov	r2, r3
 8000700:	2131      	movs	r1, #49	; 0x31
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f7ff febf 	bl	8000486 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000708:	220c      	movs	r2, #12
 800070a:	2137      	movs	r1, #55	; 0x37
 800070c:	6878      	ldr	r0, [r7, #4]
 800070e:	f7ff feba 	bl	8000486 <SX1278_SPIWrite>
 8000712:	e029      	b.n	8000768 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	7c9b      	ldrb	r3, [r3, #18]
 8000718:	461a      	mov	r2, r3
 800071a:	4b28      	ldr	r3, [pc, #160]	; (80007bc <SX1278_config+0x1fc>)
 800071c:	5c9b      	ldrb	r3, [r3, r2]
 800071e:	011b      	lsls	r3, r3, #4
 8000720:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	7cdb      	ldrb	r3, [r3, #19]
 8000726:	4619      	mov	r1, r3
 8000728:	4b25      	ldr	r3, [pc, #148]	; (80007c0 <SX1278_config+0x200>)
 800072a:	5c5b      	ldrb	r3, [r3, r1]
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000730:	4413      	add	r3, r2
 8000732:	b2db      	uxtb	r3, r3
 8000734:	461a      	mov	r2, r3
 8000736:	211d      	movs	r1, #29
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff fea4 	bl	8000486 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	7c5b      	ldrb	r3, [r3, #17]
 8000742:	461a      	mov	r2, r3
 8000744:	4b1c      	ldr	r3, [pc, #112]	; (80007b8 <SX1278_config+0x1f8>)
 8000746:	5c9b      	ldrb	r3, [r3, r2]
 8000748:	011b      	lsls	r3, r3, #4
 800074a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	7d1b      	ldrb	r3, [r3, #20]
 8000750:	4619      	mov	r1, r3
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <SX1278_config+0x204>)
 8000754:	5c5b      	ldrb	r3, [r3, r1]
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800075a:	4413      	add	r3, r2
 800075c:	b2db      	uxtb	r3, r3
 800075e:	461a      	mov	r2, r3
 8000760:	211e      	movs	r1, #30
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f7ff fe8f 	bl	8000486 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000768:	2204      	movs	r2, #4
 800076a:	2126      	movs	r1, #38	; 0x26
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff fe8a 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000772:	2208      	movs	r2, #8
 8000774:	211f      	movs	r1, #31
 8000776:	6878      	ldr	r0, [r7, #4]
 8000778:	f7ff fe85 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 800077c:	2200      	movs	r2, #0
 800077e:	2120      	movs	r1, #32
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f7ff fe80 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000786:	2208      	movs	r2, #8
 8000788:	2121      	movs	r1, #33	; 0x21
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff fe7b 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000790:	2201      	movs	r2, #1
 8000792:	2141      	movs	r1, #65	; 0x41
 8000794:	6878      	ldr	r0, [r7, #4]
 8000796:	f7ff fe76 	bl	8000486 <SX1278_SPIWrite>
	module->readBytes = 0;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2200      	movs	r2, #0
 800079e:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f000 f810 	bl	80007c8 <SX1278_standby>
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	01e84800 	.word	0x01e84800
 80007b4:	0800469c 	.word	0x0800469c
 80007b8:	080046a0 	.word	0x080046a0
 80007bc:	080046a8 	.word	0x080046a8
 80007c0:	080046b4 	.word	0x080046b4
 80007c4:	080046b8 	.word	0x080046b8

080007c8 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 80007d0:	2209      	movs	r2, #9
 80007d2:	2101      	movs	r1, #1
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f7ff fe56 	bl	8000486 <SX1278_SPIWrite>
	module->status = STANDBY;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	2201      	movs	r2, #1
 80007de:	759a      	strb	r2, [r3, #22]
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 80007f0:	2208      	movs	r2, #8
 80007f2:	2101      	movs	r1, #1
 80007f4:	6878      	ldr	r0, [r7, #4]
 80007f6:	f7ff fe46 	bl	8000486 <SX1278_SPIWrite>
	module->status = SLEEP;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2200      	movs	r2, #0
 80007fe:	759a      	strb	r2, [r3, #22]
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000810:	2288      	movs	r2, #136	; 0x88
 8000812:	2101      	movs	r1, #1
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f7ff fe36 	bl	8000486 <SX1278_SPIWrite>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000822:	b580      	push	{r7, lr}
 8000824:	b082      	sub	sp, #8
 8000826:	af00      	add	r7, sp, #0
 8000828:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800082a:	22ff      	movs	r2, #255	; 0xff
 800082c:	2112      	movs	r1, #18
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff fe29 	bl	8000486 <SX1278_SPIWrite>
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	460b      	mov	r3, r1
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	7afa      	ldrb	r2, [r7, #11]
 800084e:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 8000850:	68f8      	ldr	r0, [r7, #12]
 8000852:	f7ff feb5 	bl	80005c0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000856:	2284      	movs	r2, #132	; 0x84
 8000858:	214d      	movs	r1, #77	; 0x4d
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	f7ff fe13 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000860:	22ff      	movs	r2, #255	; 0xff
 8000862:	2124      	movs	r1, #36	; 0x24
 8000864:	68f8      	ldr	r0, [r7, #12]
 8000866:	f7ff fe0e 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	; 0x40
 800086e:	68f8      	ldr	r0, [r7, #12]
 8000870:	f7ff fe09 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000874:	223f      	movs	r2, #63	; 0x3f
 8000876:	2111      	movs	r1, #17
 8000878:	68f8      	ldr	r0, [r7, #12]
 800087a:	f7ff fe04 	bl	8000486 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800087e:	68f8      	ldr	r0, [r7, #12]
 8000880:	f7ff ffcf 	bl	8000822 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000884:	7afb      	ldrb	r3, [r7, #11]
 8000886:	461a      	mov	r2, r3
 8000888:	2122      	movs	r1, #34	; 0x22
 800088a:	68f8      	ldr	r0, [r7, #12]
 800088c:	f7ff fdfb 	bl	8000486 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000890:	210f      	movs	r1, #15
 8000892:	68f8      	ldr	r0, [r7, #12]
 8000894:	f7ff fdd8 	bl	8000448 <SX1278_SPIRead>
 8000898:	4603      	mov	r3, r0
 800089a:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 800089c:	7dfb      	ldrb	r3, [r7, #23]
 800089e:	461a      	mov	r2, r3
 80008a0:	210d      	movs	r1, #13
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f7ff fdef 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80008a8:	228d      	movs	r2, #141	; 0x8d
 80008aa:	2101      	movs	r1, #1
 80008ac:	68f8      	ldr	r0, [r7, #12]
 80008ae:	f7ff fdea 	bl	8000486 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	2200      	movs	r2, #0
 80008b6:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80008ba:	2118      	movs	r1, #24
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f7ff fdc3 	bl	8000448 <SX1278_SPIRead>
 80008c2:	4603      	mov	r3, r0
 80008c4:	f003 0304 	and.w	r3, r3, #4
 80008c8:	2b04      	cmp	r3, #4
 80008ca:	d104      	bne.n	80008d6 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	2203      	movs	r2, #3
 80008d0:	759a      	strb	r2, [r3, #22]
			return 1;
 80008d2:	2301      	movs	r3, #1
 80008d4:	e013      	b.n	80008fe <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3b01      	subs	r3, #1
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d109      	bne.n	80008f6 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 f967 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 80008ec:	68f8      	ldr	r0, [r7, #12]
 80008ee:	f7ff fe67 	bl	80005c0 <SX1278_config>
			return 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	e003      	b.n	80008fe <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80008f6:	2001      	movs	r0, #1
 80008f8:	f000 f9c9 	bl	8000c8e <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80008fc:	e7dd      	b.n	80008ba <SX1278_LoRaEntryRx+0x7e>
	}
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b084      	sub	sp, #16
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4618      	mov	r0, r3
 8000914:	f000 f9c6 	bl	8000ca4 <SX1278_hw_GetDIO0>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d030      	beq.n	8000980 <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3317      	adds	r3, #23
 8000922:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000926:	2100      	movs	r1, #0
 8000928:	4618      	mov	r0, r3
 800092a:	f003 f9f3 	bl	8003d14 <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 800092e:	2110      	movs	r1, #16
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff fd89 	bl	8000448 <SX1278_SPIRead>
 8000936:	4603      	mov	r3, r0
 8000938:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 800093a:	7bbb      	ldrb	r3, [r7, #14]
 800093c:	461a      	mov	r2, r3
 800093e:	210d      	movs	r1, #13
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f7ff fda0 	bl	8000486 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	7c5b      	ldrb	r3, [r3, #17]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d103      	bne.n	8000956 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	7d5b      	ldrb	r3, [r3, #21]
 8000952:	73fb      	strb	r3, [r7, #15]
 8000954:	e005      	b.n	8000962 <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000956:	2113      	movs	r1, #19
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f7ff fd75 	bl	8000448 <SX1278_SPIRead>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	f103 0217 	add.w	r2, r3, #23
 8000968:	7bfb      	ldrb	r3, [r7, #15]
 800096a:	2100      	movs	r1, #0
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f7ff fdb3 	bl	80004d8 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	7bfa      	ldrb	r2, [r7, #15]
 8000976:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f7ff ff51 	bl	8000822 <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	460b      	mov	r3, r1
 8000998:	607a      	str	r2, [r7, #4]
 800099a:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 800099c:	68fb      	ldr	r3, [r7, #12]
 800099e:	7afa      	ldrb	r2, [r7, #11]
 80009a0:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 80009a2:	68f8      	ldr	r0, [r7, #12]
 80009a4:	f7ff fe0c 	bl	80005c0 <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 80009a8:	2287      	movs	r2, #135	; 0x87
 80009aa:	214d      	movs	r1, #77	; 0x4d
 80009ac:	68f8      	ldr	r0, [r7, #12]
 80009ae:	f7ff fd6a 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 80009b2:	2200      	movs	r2, #0
 80009b4:	2124      	movs	r1, #36	; 0x24
 80009b6:	68f8      	ldr	r0, [r7, #12]
 80009b8:	f7ff fd65 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 80009bc:	2241      	movs	r2, #65	; 0x41
 80009be:	2140      	movs	r1, #64	; 0x40
 80009c0:	68f8      	ldr	r0, [r7, #12]
 80009c2:	f7ff fd60 	bl	8000486 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80009c6:	68f8      	ldr	r0, [r7, #12]
 80009c8:	f7ff ff2b 	bl	8000822 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 80009cc:	22f7      	movs	r2, #247	; 0xf7
 80009ce:	2111      	movs	r1, #17
 80009d0:	68f8      	ldr	r0, [r7, #12]
 80009d2:	f7ff fd58 	bl	8000486 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 80009d6:	7afb      	ldrb	r3, [r7, #11]
 80009d8:	461a      	mov	r2, r3
 80009da:	2122      	movs	r1, #34	; 0x22
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	f7ff fd52 	bl	8000486 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 80009e2:	210e      	movs	r1, #14
 80009e4:	68f8      	ldr	r0, [r7, #12]
 80009e6:	f7ff fd2f 	bl	8000448 <SX1278_SPIRead>
 80009ea:	4603      	mov	r3, r0
 80009ec:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80009ee:	7dfb      	ldrb	r3, [r7, #23]
 80009f0:	461a      	mov	r2, r3
 80009f2:	210d      	movs	r1, #13
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f7ff fd46 	bl	8000486 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 80009fa:	2122      	movs	r1, #34	; 0x22
 80009fc:	68f8      	ldr	r0, [r7, #12]
 80009fe:	f7ff fd23 	bl	8000448 <SX1278_SPIRead>
 8000a02:	4603      	mov	r3, r0
 8000a04:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8000a06:	7dba      	ldrb	r2, [r7, #22]
 8000a08:	7afb      	ldrb	r3, [r7, #11]
 8000a0a:	429a      	cmp	r2, r3
 8000a0c:	d104      	bne.n	8000a18 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2202      	movs	r2, #2
 8000a12:	759a      	strb	r2, [r3, #22]
			return 1;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e00e      	b.n	8000a36 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1ea      	bne.n	80009fa <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f000 f8c6 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f7ff fdc6 	bl	80005c0 <SX1278_config>
			return 0;
 8000a34:	2300      	movs	r3, #0
		}
	}
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b084      	sub	sp, #16
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	60f8      	str	r0, [r7, #12]
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	603b      	str	r3, [r7, #0]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8000a4e:	79fb      	ldrb	r3, [r7, #7]
 8000a50:	68ba      	ldr	r2, [r7, #8]
 8000a52:	2100      	movs	r1, #0
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff fd78 	bl	800054a <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8000a5a:	228b      	movs	r2, #139	; 0x8b
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	68f8      	ldr	r0, [r7, #12]
 8000a60:	f7ff fd11 	bl	8000486 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 f91b 	bl	8000ca4 <SX1278_hw_GetDIO0>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d00b      	beq.n	8000a8c <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8000a74:	2112      	movs	r1, #18
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f7ff fce6 	bl	8000448 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8000a7c:	68f8      	ldr	r0, [r7, #12]
 8000a7e:	f7ff fed0 	bl	8000822 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8000a82:	68f8      	ldr	r0, [r7, #12]
 8000a84:	f7ff fea0 	bl	80007c8 <SX1278_standby>
			return 1;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	e013      	b.n	8000ab4 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	603b      	str	r3, [r7, #0]
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d109      	bne.n	8000aac <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 f88c 	bl	8000bba <SX1278_hw_Reset>
			SX1278_config(module);
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f7ff fd8c 	bl	80005c0 <SX1278_config>
			return 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	e003      	b.n	8000ab4 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8000aac:	2001      	movs	r0, #1
 8000aae:	f000 f8ee 	bl	8000c8e <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8000ab2:	e7d7      	b.n	8000a64 <SX1278_LoRaTxPacket+0x26>
	}
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	60f8      	str	r0, [r7, #12]
 8000ac4:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f848 	bl	8000b62 <SX1278_hw_init>
	module->frequency = frequency;
 8000ad2:	68f9      	ldr	r1, [r7, #12]
 8000ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ad8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	7e3a      	ldrb	r2, [r7, #24]
 8000ae0:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	7f3a      	ldrb	r2, [r7, #28]
 8000ae6:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000aee:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000af6:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000afe:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000b06:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 8000b08:	68f8      	ldr	r0, [r7, #12]
 8000b0a:	f7ff fd59 	bl	80005c0 <SX1278_config>
}
 8000b0e:	bf00      	nop
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	60f8      	str	r0, [r7, #12]
 8000b1e:	60b9      	str	r1, [r7, #8]
 8000b20:	4613      	mov	r3, r2
 8000b22:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8000b2a:	79fa      	ldrb	r2, [r7, #7]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d003      	beq.n	8000b38 <SX1278_read+0x22>
		length = module->readBytes;
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8000b36:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	3317      	adds	r3, #23
 8000b3c:	79fa      	ldrb	r2, [r7, #7]
 8000b3e:	4619      	mov	r1, r3
 8000b40:	68b8      	ldr	r0, [r7, #8]
 8000b42:	f003 f8d9 	bl	8003cf8 <memcpy>
	rxBuf[length] = '\0';
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	68ba      	ldr	r2, [r7, #8]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2200      	movs	r2, #0
 8000b54:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <SX1278_hw_init>:

#include "SX1278_hw.h"
#include <string.h>


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 f80d 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6858      	ldr	r0, [r3, #4]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	b29b      	uxth	r3, r3
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	4619      	mov	r1, r3
 8000b80:	f001 f9ed 	bl	8001f5e <HAL_GPIO_WritePin>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
 8000b94:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6958      	ldr	r0, [r3, #20]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	691b      	ldr	r3, [r3, #16]
 8000b9e:	b299      	uxth	r1, r3
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	2b01      	cmp	r3, #1
 8000ba4:	bf0c      	ite	eq
 8000ba6:	2301      	moveq	r3, #1
 8000ba8:	2300      	movne	r3, #0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	461a      	mov	r2, r3
 8000bae:	f001 f9d6 	bl	8001f5e <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	6878      	ldr	r0, [r7, #4]
 8000bc6:	f7ff ffe1 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6858      	ldr	r0, [r3, #4]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	f001 f9c1 	bl	8001f5e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f000 f856 	bl	8000c8e <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6858      	ldr	r0, [r3, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	2201      	movs	r2, #1
 8000bee:	4619      	mov	r1, r3
 8000bf0:	f001 f9b5 	bl	8001f5e <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 8000bf4:	2064      	movs	r0, #100	; 0x64
 8000bf6:	f000 f84a 	bl	8000c8e <SX1278_hw_DelayMs>
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b082      	sub	sp, #8
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
 8000c0a:	460b      	mov	r3, r1
 8000c0c:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8000c0e:	2100      	movs	r1, #0
 8000c10:	6878      	ldr	r0, [r7, #4]
 8000c12:	f7ff ffbb 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6998      	ldr	r0, [r3, #24]
 8000c1a:	1cf9      	adds	r1, r7, #3
 8000c1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c20:	2201      	movs	r2, #1
 8000c22:	f001 fe77 	bl	8002914 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c26:	bf00      	nop
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f002 f95e 	bl	8002eee <HAL_SPI_GetState>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d1f7      	bne.n	8000c28 <SX1278_hw_SPICommand+0x26>
		;
}
 8000c38:	bf00      	nop
 8000c3a:	bf00      	nop
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b086      	sub	sp, #24
 8000c46:	af02      	add	r7, sp, #8
 8000c48:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8000c52:	2100      	movs	r1, #0
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff99 	bl	8000b8c <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6998      	ldr	r0, [r3, #24]
 8000c5e:	f107 020e 	add.w	r2, r7, #14
 8000c62:	f107 010f 	add.w	r1, r7, #15
 8000c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c6a:	9300      	str	r3, [sp, #0]
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	f001 ff95 	bl	8002b9c <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c72:	bf00      	nop
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f002 f938 	bl	8002eee <HAL_SPI_GetState>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d1f7      	bne.n	8000c74 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000c84:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b082      	sub	sp, #8
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f000 fec2 	bl	8001a20 <HAL_Delay>
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68da      	ldr	r2, [r3, #12]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	689b      	ldr	r3, [r3, #8]
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4610      	mov	r0, r2
 8000cba:	f001 f939 	bl	8001f30 <HAL_GPIO_ReadPin>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	bf0c      	ite	eq
 8000cc4:	2301      	moveq	r3, #1
 8000cc6:	2300      	movne	r3, #0
 8000cc8:	b2db      	uxtb	r3, r3
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <uart_printf>:

/* USER CODE BEGIN PV */


void uart_printf(const char *format,...)
{
 8000cd4:	b40f      	push	{r0, r1, r2, r3}
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b0a2      	sub	sp, #136	; 0x88
 8000cda:	af00      	add	r7, sp, #0
	char packet[128];
	va_list args;
	va_start(args, format);
 8000cdc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000ce0:	603b      	str	r3, [r7, #0]
	int len = vsnprintf(packet, sizeof(packet), format, args);
 8000ce2:	1d38      	adds	r0, r7, #4
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000cea:	2180      	movs	r1, #128	; 0x80
 8000cec:	f003 f846 	bl	8003d7c <vsniprintf>
 8000cf0:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	va_end(args);

	if (len > 0) {
 8000cf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	dd0f      	ble.n	8000d1c <uart_printf+0x48>
	    if (len > sizeof(packet)) len = sizeof(packet);
 8000cfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d00:	2b80      	cmp	r3, #128	; 0x80
 8000d02:	d902      	bls.n	8000d0a <uart_printf+0x36>
 8000d04:	2380      	movs	r3, #128	; 0x80
 8000d06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	    HAL_UART_Transmit(&huart1, (uint8_t*)packet, len, 500);
 8000d0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000d0e:	b29a      	uxth	r2, r3
 8000d10:	1d39      	adds	r1, r7, #4
 8000d12:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d16:	4805      	ldr	r0, [pc, #20]	; (8000d2c <uart_printf+0x58>)
 8000d18:	f002 fdf0 	bl	80038fc <HAL_UART_Transmit>
	}
}
 8000d1c:	bf00      	nop
 8000d1e:	3788      	adds	r7, #136	; 0x88
 8000d20:	46bd      	mov	sp, r7
 8000d22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d26:	b004      	add	sp, #16
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	20000148 	.word	0x20000148

08000d30 <send_to_esp>:

void send_to_esp(uint8_t *receive_packet, uint32_t size)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
	    HAL_UART_Transmit(&huart3,receive_packet, size, 500);
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	b29a      	uxth	r2, r3
 8000d3e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	4803      	ldr	r0, [pc, #12]	; (8000d54 <send_to_esp+0x24>)
 8000d46:	f002 fdd9 	bl	80038fc <HAL_UART_Transmit>
}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20000100 	.word	0x20000100

08000d58 <tx_mode_start>:


uint8_t tx_mode_start(uint32_t max_size, uint32_t timeout)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	6039      	str	r1, [r7, #0]
    uint8_t ret = SX1278_LoRaEntryTx(&SX1278, max_size, timeout);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	b2db      	uxtb	r3, r3
 8000d66:	683a      	ldr	r2, [r7, #0]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4807      	ldr	r0, [pc, #28]	; (8000d88 <tx_mode_start+0x30>)
 8000d6c:	f7ff fe0f 	bl	800098e <SX1278_LoRaEntryTx>
 8000d70:	4603      	mov	r3, r0
 8000d72:	73fb      	strb	r3, [r7, #15]
    uart_printf("[TX] Entry TX: %d\n", ret);
 8000d74:	7bfb      	ldrb	r3, [r7, #15]
 8000d76:	4619      	mov	r1, r3
 8000d78:	4804      	ldr	r0, [pc, #16]	; (8000d8c <tx_mode_start+0x34>)
 8000d7a:	f7ff ffab 	bl	8000cd4 <uart_printf>
    return ret;
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3710      	adds	r7, #16
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000230 	.word	0x20000230
 8000d8c:	080045c8 	.word	0x080045c8

08000d90 <tx_mode_send>:

uint8_t tx_mode_send(uint8_t *packet, uint32_t size, uint32_t timeout)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b086      	sub	sp, #24
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
    uint8_t ret;

    uart_printf("[TX] TX HEX: ");
 8000d9c:	4815      	ldr	r0, [pc, #84]	; (8000df4 <tx_mode_send+0x64>)
 8000d9e:	f7ff ff99 	bl	8000cd4 <uart_printf>
    for (uint32_t i = 0; i < size; i++)
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
 8000da6:	e00a      	b.n	8000dbe <tx_mode_send+0x2e>
        uart_printf("%02X ", packet[i]);
 8000da8:	68fa      	ldr	r2, [r7, #12]
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	4413      	add	r3, r2
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4619      	mov	r1, r3
 8000db2:	4811      	ldr	r0, [pc, #68]	; (8000df8 <tx_mode_send+0x68>)
 8000db4:	f7ff ff8e 	bl	8000cd4 <uart_printf>
    for (uint32_t i = 0; i < size; i++)
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	617b      	str	r3, [r7, #20]
 8000dbe:	697a      	ldr	r2, [r7, #20]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d3f0      	bcc.n	8000da8 <tx_mode_send+0x18>
    uart_printf("\n");
 8000dc6:	480d      	ldr	r0, [pc, #52]	; (8000dfc <tx_mode_send+0x6c>)
 8000dc8:	f7ff ff84 	bl	8000cd4 <uart_printf>

    ret = SX1278_LoRaTxPacket(&SX1278, packet, size, timeout);
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	68f9      	ldr	r1, [r7, #12]
 8000dd4:	480a      	ldr	r0, [pc, #40]	; (8000e00 <tx_mode_send+0x70>)
 8000dd6:	f7ff fe32 	bl	8000a3e <SX1278_LoRaTxPacket>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	74fb      	strb	r3, [r7, #19]
    uart_printf("[TX] Transmit: %d\n", ret);
 8000dde:	7cfb      	ldrb	r3, [r7, #19]
 8000de0:	4619      	mov	r1, r3
 8000de2:	4808      	ldr	r0, [pc, #32]	; (8000e04 <tx_mode_send+0x74>)
 8000de4:	f7ff ff76 	bl	8000cd4 <uart_printf>

    return ret;
 8000de8:	7cfb      	ldrb	r3, [r7, #19]
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3718      	adds	r7, #24
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	080045dc 	.word	0x080045dc
 8000df8:	080045ec 	.word	0x080045ec
 8000dfc:	080045f4 	.word	0x080045f4
 8000e00:	20000230 	.word	0x20000230
 8000e04:	080045f8 	.word	0x080045f8

08000e08 <rx_mode_start>:


uint8_t rx_mode_start(uint32_t max_size, uint32_t timeout)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
    uint8_t ret = SX1278_LoRaEntryRx(&SX1278, max_size, timeout);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4807      	ldr	r0, [pc, #28]	; (8000e38 <rx_mode_start+0x30>)
 8000e1c:	f7ff fd0e 	bl	800083c <SX1278_LoRaEntryRx>
 8000e20:	4603      	mov	r3, r0
 8000e22:	73fb      	strb	r3, [r7, #15]
    uart_printf("[RX] Entry RX: %d\n", ret);
 8000e24:	7bfb      	ldrb	r3, [r7, #15]
 8000e26:	4619      	mov	r1, r3
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <rx_mode_start+0x34>)
 8000e2a:	f7ff ff53 	bl	8000cd4 <uart_printf>
    return ret;
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3710      	adds	r7, #16
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000230 	.word	0x20000230
 8000e3c:	0800460c 	.word	0x0800460c

08000e40 <rx_mode_standby>:

uint8_t rx_mode_standby(uint8_t *packet)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
    uint8_t ret;
    HAL_Delay(200);
 8000e48:	20c8      	movs	r0, #200	; 0xc8
 8000e4a:	f000 fde9 	bl	8001a20 <HAL_Delay>
    ret = SX1278_LoRaRxPacket(&SX1278);
 8000e4e:	481a      	ldr	r0, [pc, #104]	; (8000eb8 <rx_mode_standby+0x78>)
 8000e50:	f7ff fd59 	bl	8000906 <SX1278_LoRaRxPacket>
 8000e54:	4603      	mov	r3, r0
 8000e56:	73bb      	strb	r3, [r7, #14]
    if (ret > 0)
 8000e58:	7bbb      	ldrb	r3, [r7, #14]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d026      	beq.n	8000eac <rx_mode_standby+0x6c>
    {
        SX1278_read(&SX1278, packet, ret);
 8000e5e:	7bbb      	ldrb	r3, [r7, #14]
 8000e60:	461a      	mov	r2, r3
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	4814      	ldr	r0, [pc, #80]	; (8000eb8 <rx_mode_standby+0x78>)
 8000e66:	f7ff fe56 	bl	8000b16 <SX1278_read>

        uart_printf("[RX] Content: ");
 8000e6a:	4814      	ldr	r0, [pc, #80]	; (8000ebc <rx_mode_standby+0x7c>)
 8000e6c:	f7ff ff32 	bl	8000cd4 <uart_printf>
        for (uint8_t i = 0; i < ret; i++)
 8000e70:	2300      	movs	r3, #0
 8000e72:	73fb      	strb	r3, [r7, #15]
 8000e74:	e00a      	b.n	8000e8c <rx_mode_standby+0x4c>
            uart_printf("%02X ", packet[i]);
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	480f      	ldr	r0, [pc, #60]	; (8000ec0 <rx_mode_standby+0x80>)
 8000e82:	f7ff ff27 	bl	8000cd4 <uart_printf>
        for (uint8_t i = 0; i < ret; i++)
 8000e86:	7bfb      	ldrb	r3, [r7, #15]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	73fb      	strb	r3, [r7, #15]
 8000e8c:	7bfa      	ldrb	r2, [r7, #15]
 8000e8e:	7bbb      	ldrb	r3, [r7, #14]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d3f0      	bcc.n	8000e76 <rx_mode_standby+0x36>
        uart_printf("\n");
 8000e94:	480b      	ldr	r0, [pc, #44]	; (8000ec4 <rx_mode_standby+0x84>)
 8000e96:	f7ff ff1d 	bl	8000cd4 <uart_printf>
        if (ret > 100)
 8000e9a:	7bbb      	ldrb	r3, [r7, #14]
 8000e9c:	2b64      	cmp	r3, #100	; 0x64
 8000e9e:	d903      	bls.n	8000ea8 <rx_mode_standby+0x68>
            {
            	rx_mode_start(60, 100);
 8000ea0:	2164      	movs	r1, #100	; 0x64
 8000ea2:	203c      	movs	r0, #60	; 0x3c
 8000ea4:	f7ff ffb0 	bl	8000e08 <rx_mode_start>
            }
        return ret;
 8000ea8:	7bbb      	ldrb	r3, [r7, #14]
 8000eaa:	e000      	b.n	8000eae <rx_mode_standby+0x6e>
    }

    return 0;
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20000230 	.word	0x20000230
 8000ebc:	08004620 	.word	0x08004620
 8000ec0:	080045ec 	.word	0x080045ec
 8000ec4:	080045f4 	.word	0x080045f4

08000ec8 <packet_build>:




uint8_t packet_build(uint8_t cmd, uint8_t *transmit_packet)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	6039      	str	r1, [r7, #0]
 8000ed2:	71fb      	strb	r3, [r7, #7]
	switch (cmd)
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	2b22      	cmp	r3, #34	; 0x22
 8000ed8:	d002      	beq.n	8000ee0 <packet_build+0x18>
 8000eda:	2b33      	cmp	r3, #51	; 0x33
 8000edc:	d01a      	beq.n	8000f14 <packet_build+0x4c>
 8000ede:	e03c      	b.n	8000f5a <packet_build+0x92>
	{
	case GATEWAY_ADV_CMD:
		transmit_packet[0] = GATEWAY_ADV_CMD;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	2222      	movs	r2, #34	; 0x22
 8000ee4:	701a      	strb	r2, [r3, #0]
		transmit_packet[1] = 0xFF;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	22ff      	movs	r2, #255	; 0xff
 8000eec:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 2; i <7; i++)
 8000eee:	2302      	movs	r3, #2
 8000ef0:	73fb      	strb	r3, [r7, #15]
 8000ef2:	e00a      	b.n	8000f0a <packet_build+0x42>
			transmit_packet[i] = connected_dev[i-2];
 8000ef4:	7bfb      	ldrb	r3, [r7, #15]
 8000ef6:	1e9a      	subs	r2, r3, #2
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	6839      	ldr	r1, [r7, #0]
 8000efc:	440b      	add	r3, r1
 8000efe:	491a      	ldr	r1, [pc, #104]	; (8000f68 <packet_build+0xa0>)
 8000f00:	5c8a      	ldrb	r2, [r1, r2]
 8000f02:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 2; i <7; i++)
 8000f04:	7bfb      	ldrb	r3, [r7, #15]
 8000f06:	3301      	adds	r3, #1
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	2b06      	cmp	r3, #6
 8000f0e:	d9f1      	bls.n	8000ef4 <packet_build+0x2c>
	return 7;
 8000f10:	2307      	movs	r3, #7
 8000f12:	e023      	b.n	8000f5c <packet_build+0x94>
	case GATEWAY_BEACON_CMD:
			transmit_packet[0] = GATEWAY_BEACON_CMD;
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	2233      	movs	r2, #51	; 0x33
 8000f18:	701a      	strb	r2, [r3, #0]
			transmit_packet[1] = 0xFF;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	22ff      	movs	r2, #255	; 0xff
 8000f20:	701a      	strb	r2, [r3, #0]
			transmit_packet[2] = frame++;
 8000f22:	4b12      	ldr	r3, [pc, #72]	; (8000f6c <packet_build+0xa4>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	1c5a      	adds	r2, r3, #1
 8000f28:	b2d1      	uxtb	r1, r2
 8000f2a:	4a10      	ldr	r2, [pc, #64]	; (8000f6c <packet_build+0xa4>)
 8000f2c:	7011      	strb	r1, [r2, #0]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	3202      	adds	r2, #2
 8000f32:	7013      	strb	r3, [r2, #0]
			for (uint8_t i = 3; i <8; i++)
 8000f34:	2303      	movs	r3, #3
 8000f36:	73bb      	strb	r3, [r7, #14]
 8000f38:	e00a      	b.n	8000f50 <packet_build+0x88>
				transmit_packet[i] = connected_dev[i-3];
 8000f3a:	7bbb      	ldrb	r3, [r7, #14]
 8000f3c:	1eda      	subs	r2, r3, #3
 8000f3e:	7bbb      	ldrb	r3, [r7, #14]
 8000f40:	6839      	ldr	r1, [r7, #0]
 8000f42:	440b      	add	r3, r1
 8000f44:	4908      	ldr	r1, [pc, #32]	; (8000f68 <packet_build+0xa0>)
 8000f46:	5c8a      	ldrb	r2, [r1, r2]
 8000f48:	701a      	strb	r2, [r3, #0]
			for (uint8_t i = 3; i <8; i++)
 8000f4a:	7bbb      	ldrb	r3, [r7, #14]
 8000f4c:	3301      	adds	r3, #1
 8000f4e:	73bb      	strb	r3, [r7, #14]
 8000f50:	7bbb      	ldrb	r3, [r7, #14]
 8000f52:	2b07      	cmp	r3, #7
 8000f54:	d9f1      	bls.n	8000f3a <packet_build+0x72>
		return 8;
 8000f56:	2308      	movs	r3, #8
 8000f58:	e000      	b.n	8000f5c <packet_build+0x94>
	}
return 0;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3714      	adds	r7, #20
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	20000094 	.word	0x20000094

08000f70 <packet_process>:

void packet_process(uint8_t *receive_packet, uint8_t size)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	70fb      	strb	r3, [r7, #3]
	    uint8_t cmd = receive_packet[0];
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	72fb      	strb	r3, [r7, #11]
	    uint8_t src = receive_packet[1];
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	785b      	ldrb	r3, [r3, #1]
 8000f86:	72bb      	strb	r3, [r7, #10]

	    switch (cmd)
 8000f88:	7afb      	ldrb	r3, [r7, #11]
 8000f8a:	2b20      	cmp	r3, #32
 8000f8c:	d053      	beq.n	8001036 <packet_process+0xc6>
 8000f8e:	2b20      	cmp	r3, #32
 8000f90:	dc6e      	bgt.n	8001070 <packet_process+0x100>
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d002      	beq.n	8000f9c <packet_process+0x2c>
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d030      	beq.n	8000ffc <packet_process+0x8c>
	    	if (connected_dev[child_slot] == receive_packet[2]) frame_check[child_slot] = frame;

	       	send_to_esp(receive_packet, size);
 	    	break;
	    default:
	       break;  // unknown command
 8000f9a:	e069      	b.n	8001070 <packet_process+0x100>
	        for (int i = 0; i < 5; i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	e027      	b.n	8000ff2 <packet_process+0x82>
	            if (connected_dev[i] == src)
 8000fa2:	4a38      	ldr	r2, [pc, #224]	; (8001084 <packet_process+0x114>)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	7aba      	ldrb	r2, [r7, #10]
 8000fac:	429a      	cmp	r2, r3
 8000fae:	d105      	bne.n	8000fbc <packet_process+0x4c>
	                uart_printf("Device %02X already connected\n", src);
 8000fb0:	7abb      	ldrb	r3, [r7, #10]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4834      	ldr	r0, [pc, #208]	; (8001088 <packet_process+0x118>)
 8000fb6:	f7ff fe8d 	bl	8000cd4 <uart_printf>
	                break;
 8000fba:	e01e      	b.n	8000ffa <packet_process+0x8a>
	            else if (connected_dev[i] == 0)
 8000fbc:	4a31      	ldr	r2, [pc, #196]	; (8001084 <packet_process+0x114>)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d111      	bne.n	8000fec <packet_process+0x7c>
	                connected_dev[i] = src;
 8000fc8:	4a2e      	ldr	r2, [pc, #184]	; (8001084 <packet_process+0x114>)
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4413      	add	r3, r2
 8000fce:	7aba      	ldrb	r2, [r7, #10]
 8000fd0:	701a      	strb	r2, [r3, #0]
	                frame_check[i] = frame;
 8000fd2:	4b2e      	ldr	r3, [pc, #184]	; (800108c <packet_process+0x11c>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4a2d      	ldr	r2, [pc, #180]	; (8001090 <packet_process+0x120>)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	                uart_printf("Added dev %02X\n", src);
 8000fe0:	7abb      	ldrb	r3, [r7, #10]
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	482b      	ldr	r0, [pc, #172]	; (8001094 <packet_process+0x124>)
 8000fe6:	f7ff fe75 	bl	8000cd4 <uart_printf>
	                break;
 8000fea:	e006      	b.n	8000ffa <packet_process+0x8a>
	        for (int i = 0; i < 5; i++)
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	2b04      	cmp	r3, #4
 8000ff6:	ddd4      	ble.n	8000fa2 <packet_process+0x32>
	       break;
 8000ff8:	e03f      	b.n	800107a <packet_process+0x10a>
 8000ffa:	e03e      	b.n	800107a <packet_process+0x10a>
	    	if (receive_packet[1] != dev_id) break;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	3301      	adds	r3, #1
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2bff      	cmp	r3, #255	; 0xff
 8001004:	d136      	bne.n	8001074 <packet_process+0x104>
	    		uint8_t slot = receive_packet[3];
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	78db      	ldrb	r3, [r3, #3]
 800100a:	723b      	strb	r3, [r7, #8]
	    		if (connected_dev[slot] == receive_packet[2]) frame_check[slot] = frame;
 800100c:	7a3b      	ldrb	r3, [r7, #8]
 800100e:	4a1d      	ldr	r2, [pc, #116]	; (8001084 <packet_process+0x114>)
 8001010:	5cd2      	ldrb	r2, [r2, r3]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	3302      	adds	r3, #2
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	429a      	cmp	r2, r3
 800101a:	d106      	bne.n	800102a <packet_process+0xba>
 800101c:	4b1b      	ldr	r3, [pc, #108]	; (800108c <packet_process+0x11c>)
 800101e:	781a      	ldrb	r2, [r3, #0]
 8001020:	7a3b      	ldrb	r3, [r7, #8]
 8001022:	4611      	mov	r1, r2
 8001024:	4a1a      	ldr	r2, [pc, #104]	; (8001090 <packet_process+0x120>)
 8001026:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    	send_to_esp(receive_packet, size);
 800102a:	78fb      	ldrb	r3, [r7, #3]
 800102c:	4619      	mov	r1, r3
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff fe7e 	bl	8000d30 <send_to_esp>
	    	break;
 8001034:	e021      	b.n	800107a <packet_process+0x10a>
	    	if (receive_packet[1] != dev_id) break;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3301      	adds	r3, #1
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2bff      	cmp	r3, #255	; 0xff
 800103e:	d11b      	bne.n	8001078 <packet_process+0x108>
	    	uint8_t child_slot = receive_packet[3];
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	78db      	ldrb	r3, [r3, #3]
 8001044:	727b      	strb	r3, [r7, #9]
	    	if (connected_dev[child_slot] == receive_packet[2]) frame_check[child_slot] = frame;
 8001046:	7a7b      	ldrb	r3, [r7, #9]
 8001048:	4a0e      	ldr	r2, [pc, #56]	; (8001084 <packet_process+0x114>)
 800104a:	5cd2      	ldrb	r2, [r2, r3]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3302      	adds	r3, #2
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	429a      	cmp	r2, r3
 8001054:	d106      	bne.n	8001064 <packet_process+0xf4>
 8001056:	4b0d      	ldr	r3, [pc, #52]	; (800108c <packet_process+0x11c>)
 8001058:	781a      	ldrb	r2, [r3, #0]
 800105a:	7a7b      	ldrb	r3, [r7, #9]
 800105c:	4611      	mov	r1, r2
 800105e:	4a0c      	ldr	r2, [pc, #48]	; (8001090 <packet_process+0x120>)
 8001060:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	       	send_to_esp(receive_packet, size);
 8001064:	78fb      	ldrb	r3, [r7, #3]
 8001066:	4619      	mov	r1, r3
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	f7ff fe61 	bl	8000d30 <send_to_esp>
 	    	break;
 800106e:	e004      	b.n	800107a <packet_process+0x10a>
	       break;  // unknown command
 8001070:	bf00      	nop
 8001072:	e002      	b.n	800107a <packet_process+0x10a>
	    	if (receive_packet[1] != dev_id) break;
 8001074:	bf00      	nop
 8001076:	e000      	b.n	800107a <packet_process+0x10a>
	    	if (receive_packet[1] != dev_id) break;
 8001078:	bf00      	nop
	    }
}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000000 	.word	0x20000000
 8001088:	08004630 	.word	0x08004630
 800108c:	20000094 	.word	0x20000094
 8001090:	20000098 	.word	0x20000098
 8001094:	08004650 	.word	0x08004650

08001098 <interval_check>:
		if (frame - frame_check[i] < 5) connected_dev[i] = 0;
	}
}

bool interval_check(uint32_t *target, uint32_t timeout)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    uint32_t current = HAL_GetTick();
 80010a2:	f000 fcb3 	bl	8001a0c <HAL_GetTick>
 80010a6:	60f8      	str	r0, [r7, #12]

    if (current - *target >= timeout)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	68fa      	ldr	r2, [r7, #12]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	683a      	ldr	r2, [r7, #0]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d804      	bhi.n	80010c0 <interval_check+0x28>
    {
        *target = current;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	68fa      	ldr	r2, [r7, #12]
 80010ba:	601a      	str	r2, [r3, #0]
        return true;
 80010bc:	2301      	movs	r3, #1
 80010be:	e000      	b.n	80010c2 <interval_check+0x2a>
    }
    return false;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3710      	adds	r7, #16
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	0000      	movs	r0, r0
 80010cc:	0000      	movs	r0, r0
	...

080010d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af06      	add	r7, sp, #24

  HAL_Init();
 80010d6:	f000 fc71 	bl	80019bc <HAL_Init>


  SystemClock_Config();
 80010da:	f000 f8c9 	bl	8001270 <SystemClock_Config>


  MX_GPIO_Init();
 80010de:	f000 f9dd 	bl	800149c <MX_GPIO_Init>
  MX_SPI1_Init();
 80010e2:	f000 f901 	bl	80012e8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80010e6:	f000 f985 	bl	80013f4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80010ea:	f000 f9ad 	bl	8001448 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80010ee:	f000 f931 	bl	8001354 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */


   SX1278_hw.dio0.port =GPIOA;
 80010f2:	4b57      	ldr	r3, [pc, #348]	; (8001250 <main+0x180>)
 80010f4:	4a57      	ldr	r2, [pc, #348]	; (8001254 <main+0x184>)
 80010f6:	60da      	str	r2, [r3, #12]
   SX1278_hw.dio0.pin = GPIO_PIN_2;
 80010f8:	4b55      	ldr	r3, [pc, #340]	; (8001250 <main+0x180>)
 80010fa:	2204      	movs	r2, #4
 80010fc:	609a      	str	r2, [r3, #8]
   SX1278_hw.nss.port = GPIOA;
 80010fe:	4b54      	ldr	r3, [pc, #336]	; (8001250 <main+0x180>)
 8001100:	4a54      	ldr	r2, [pc, #336]	; (8001254 <main+0x184>)
 8001102:	615a      	str	r2, [r3, #20]
   SX1278_hw.nss.pin = GPIO_PIN_4;
 8001104:	4b52      	ldr	r3, [pc, #328]	; (8001250 <main+0x180>)
 8001106:	2210      	movs	r2, #16
 8001108:	611a      	str	r2, [r3, #16]
   SX1278_hw.reset.port = GPIOA;
 800110a:	4b51      	ldr	r3, [pc, #324]	; (8001250 <main+0x180>)
 800110c:	4a51      	ldr	r2, [pc, #324]	; (8001254 <main+0x184>)
 800110e:	605a      	str	r2, [r3, #4]
   SX1278_hw.reset.pin = GPIO_PIN_3;
 8001110:	4b4f      	ldr	r3, [pc, #316]	; (8001250 <main+0x180>)
 8001112:	2208      	movs	r2, #8
 8001114:	601a      	str	r2, [r3, #0]
   SX1278_hw.spi = &hspi1;
 8001116:	4b4e      	ldr	r3, [pc, #312]	; (8001250 <main+0x180>)
 8001118:	4a4f      	ldr	r2, [pc, #316]	; (8001258 <main+0x188>)
 800111a:	619a      	str	r2, [r3, #24]

    SX1278.hw = &SX1278_hw;
 800111c:	4b4f      	ldr	r3, [pc, #316]	; (800125c <main+0x18c>)
 800111e:	4a4c      	ldr	r2, [pc, #304]	; (8001250 <main+0x180>)
 8001120:	601a      	str	r2, [r3, #0]

    uart_printf("Configuring LoRa module\r\n");
 8001122:	484f      	ldr	r0, [pc, #316]	; (8001260 <main+0x190>)
 8001124:	f7ff fdd6 	bl	8000cd4 <uart_printf>
    SX1278_init(&SX1278, 433000000, SX1278_POWER_20DBM, SX1278_LORA_SF_7,
 8001128:	230f      	movs	r3, #15
 800112a:	9305      	str	r3, [sp, #20]
 800112c:	2300      	movs	r3, #0
 800112e:	9304      	str	r3, [sp, #16]
 8001130:	2300      	movs	r3, #0
 8001132:	9303      	str	r3, [sp, #12]
 8001134:	2308      	movs	r3, #8
 8001136:	9302      	str	r3, [sp, #8]
 8001138:	2301      	movs	r3, #1
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	2300      	movs	r3, #0
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	a341      	add	r3, pc, #260	; (adr r3, 8001248 <main+0x178>)
 8001142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001146:	4845      	ldr	r0, [pc, #276]	; (800125c <main+0x18c>)
 8001148:	f7ff fcb8 	bl	8000abc <SX1278_init>
    SX1278_LORA_BW_250KHZ, SX1278_LORA_CR_4_5, SX1278_LORA_CRC_EN, 15);
    uart_printf("Done configuring LoRaModule\r\n");
 800114c:	4845      	ldr	r0, [pc, #276]	; (8001264 <main+0x194>)
 800114e:	f7ff fdc1 	bl	8000cd4 <uart_printf>
    SX1278_LoRaEntryRx(&SX1278, 16, 2000);
 8001152:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001156:	2110      	movs	r1, #16
 8001158:	4840      	ldr	r0, [pc, #256]	; (800125c <main+0x18c>)
 800115a:	f7ff fb6f 	bl	800083c <SX1278_LoRaEntryRx>
    uint32_t last_adv = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	60bb      	str	r3, [r7, #8]
    uint32_t last_beacon = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
    uint32_t last_in_frame = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	603b      	str	r3, [r7, #0]
    uint8_t in_frame = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	73fb      	strb	r3, [r7, #15]

    while (1)
    {
        /* ---------- RX handling ---------- */
        uint8_t rx_size = rx_mode_standby(receive_packet);
 800116e:	483e      	ldr	r0, [pc, #248]	; (8001268 <main+0x198>)
 8001170:	f7ff fe66 	bl	8000e40 <rx_mode_standby>
 8001174:	4603      	mov	r3, r0
 8001176:	73bb      	strb	r3, [r7, #14]
        if (rx_size > 0)
 8001178:	7bbb      	ldrb	r3, [r7, #14]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d004      	beq.n	8001188 <main+0xb8>
        {
            packet_process(receive_packet, rx_size);
 800117e:	7bbb      	ldrb	r3, [r7, #14]
 8001180:	4619      	mov	r1, r3
 8001182:	4839      	ldr	r0, [pc, #228]	; (8001268 <main+0x198>)
 8001184:	f7ff fef4 	bl	8000f70 <packet_process>
        }

        /* ---------- BEACON: start TDMA frame ---------- */
        if (interval_check(&last_beacon, 40000))
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	f649 4140 	movw	r1, #40000	; 0x9c40
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff82 	bl	8001098 <interval_check>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d01d      	beq.n	80011d6 <main+0x106>
        {
            uint8_t tx_size = packet_build(GATEWAY_BEACON_CMD, transmit_packet);
 800119a:	4934      	ldr	r1, [pc, #208]	; (800126c <main+0x19c>)
 800119c:	2033      	movs	r0, #51	; 0x33
 800119e:	f7ff fe93 	bl	8000ec8 <packet_build>
 80011a2:	4603      	mov	r3, r0
 80011a4:	737b      	strb	r3, [r7, #13]
            tx_mode_start(tx_size, 1000);
 80011a6:	7b7b      	ldrb	r3, [r7, #13]
 80011a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fdd3 	bl	8000d58 <tx_mode_start>
            tx_mode_send(transmit_packet, tx_size, 1000);
 80011b2:	7b7b      	ldrb	r3, [r7, #13]
 80011b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011b8:	4619      	mov	r1, r3
 80011ba:	482c      	ldr	r0, [pc, #176]	; (800126c <main+0x19c>)
 80011bc:	f7ff fde8 	bl	8000d90 <tx_mode_send>
            rx_mode_start(10, 700);
 80011c0:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 80011c4:	200a      	movs	r0, #10
 80011c6:	f7ff fe1f 	bl	8000e08 <rx_mode_start>

            in_frame = 1;                 // ENTER TDMA FRAME
 80011ca:	2301      	movs	r3, #1
 80011cc:	73fb      	strb	r3, [r7, #15]
            last_in_frame = HAL_GetTick(); // reset frame timer
 80011ce:	f000 fc1d 	bl	8001a0c <HAL_GetTick>
 80011d2:	4603      	mov	r3, r0
 80011d4:	603b      	str	r3, [r7, #0]
        }

        /* ---------- ADV: ONLY when NOT in TDMA frame ---------- */
        if (!in_frame && interval_check(&last_adv, 15000))
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d121      	bne.n	8001220 <main+0x150>
 80011dc:	f107 0308 	add.w	r3, r7, #8
 80011e0:	f643 2198 	movw	r1, #15000	; 0x3a98
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ff57 	bl	8001098 <interval_check>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d017      	beq.n	8001220 <main+0x150>
        {
            uint8_t tx_size = packet_build(GATEWAY_ADV_CMD, transmit_packet);
 80011f0:	491e      	ldr	r1, [pc, #120]	; (800126c <main+0x19c>)
 80011f2:	2022      	movs	r0, #34	; 0x22
 80011f4:	f7ff fe68 	bl	8000ec8 <packet_build>
 80011f8:	4603      	mov	r3, r0
 80011fa:	733b      	strb	r3, [r7, #12]
            tx_mode_start(tx_size, 1000);
 80011fc:	7b3b      	ldrb	r3, [r7, #12]
 80011fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff fda8 	bl	8000d58 <tx_mode_start>
            tx_mode_send(transmit_packet, tx_size, 1000);
 8001208:	7b3b      	ldrb	r3, [r7, #12]
 800120a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800120e:	4619      	mov	r1, r3
 8001210:	4816      	ldr	r0, [pc, #88]	; (800126c <main+0x19c>)
 8001212:	f7ff fdbd 	bl	8000d90 <tx_mode_send>
            rx_mode_start(10, 700);
 8001216:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 800121a:	200a      	movs	r0, #10
 800121c:	f7ff fdf4 	bl	8000e08 <rx_mode_start>
        }

        /* ---------- TDMA frame timeout ---------- */
        if (in_frame && interval_check(&last_in_frame, 30000))
 8001220:	7bfb      	ldrb	r3, [r7, #15]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d00a      	beq.n	800123c <main+0x16c>
 8001226:	463b      	mov	r3, r7
 8001228:	f247 5130 	movw	r1, #30000	; 0x7530
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ff33 	bl	8001098 <interval_check>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <main+0x16c>
        {
            in_frame = 0;   // EXIT TDMA FRAME
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]
        }

        HAL_Delay(200);
 800123c:	20c8      	movs	r0, #200	; 0xc8
 800123e:	f000 fbef 	bl	8001a20 <HAL_Delay>
    {
 8001242:	e794      	b.n	800116e <main+0x9e>
 8001244:	f3af 8000 	nop.w
 8001248:	19cf0e40 	.word	0x19cf0e40
 800124c:	00000000 	.word	0x00000000
 8001250:	20000348 	.word	0x20000348
 8001254:	40010800 	.word	0x40010800
 8001258:	200001d8 	.word	0x200001d8
 800125c:	20000230 	.word	0x20000230
 8001260:	08004660 	.word	0x08004660
 8001264:	0800467c 	.word	0x0800467c
 8001268:	200000b4 	.word	0x200000b4
 800126c:	200000ac 	.word	0x200000ac

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b090      	sub	sp, #64	; 0x40
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 0318 	add.w	r3, r7, #24
 800127a:	2228      	movs	r2, #40	; 0x28
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f002 fd48 	bl	8003d14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001292:	2302      	movs	r3, #2
 8001294:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001296:	2301      	movs	r3, #1
 8001298:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800129a:	2310      	movs	r3, #16
 800129c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800129e:	2300      	movs	r3, #0
 80012a0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a2:	f107 0318 	add.w	r3, r7, #24
 80012a6:	4618      	mov	r0, r3
 80012a8:	f000 fe72 	bl	8001f90 <HAL_RCC_OscConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80012b2:	f000 f971 	bl	8001598 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b6:	230f      	movs	r3, #15
 80012b8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ca:	1d3b      	adds	r3, r7, #4
 80012cc:	2100      	movs	r1, #0
 80012ce:	4618      	mov	r0, r3
 80012d0:	f001 f8de 	bl	8002490 <HAL_RCC_ClockConfig>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80012da:	f000 f95d 	bl	8001598 <Error_Handler>
  }
}
 80012de:	bf00      	nop
 80012e0:	3740      	adds	r7, #64	; 0x40
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012ec:	4b17      	ldr	r3, [pc, #92]	; (800134c <MX_SPI1_Init+0x64>)
 80012ee:	4a18      	ldr	r2, [pc, #96]	; (8001350 <MX_SPI1_Init+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012f2:	4b16      	ldr	r3, [pc, #88]	; (800134c <MX_SPI1_Init+0x64>)
 80012f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012fa:	4b14      	ldr	r3, [pc, #80]	; (800134c <MX_SPI1_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <MX_SPI1_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_SPI1_Init+0x64>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <MX_SPI1_Init+0x64>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_SPI1_Init+0x64>)
 8001314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001318:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_SPI1_Init+0x64>)
 800131c:	2200      	movs	r2, #0
 800131e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001320:	4b0a      	ldr	r3, [pc, #40]	; (800134c <MX_SPI1_Init+0x64>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_SPI1_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <MX_SPI1_Init+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_SPI1_Init+0x64>)
 8001334:	220a      	movs	r2, #10
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001338:	4804      	ldr	r0, [pc, #16]	; (800134c <MX_SPI1_Init+0x64>)
 800133a:	f001 fa67 	bl	800280c <HAL_SPI_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001344:	f000 f928 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	200001d8 	.word	0x200001d8
 8001350:	40013000 	.word	0x40013000

08001354 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800135a:	f107 0308 	add.w	r3, r7, #8
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001368:	463b      	mov	r3, r7
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001370:	4b1e      	ldr	r3, [pc, #120]	; (80013ec <MX_TIM1_Init+0x98>)
 8001372:	4a1f      	ldr	r2, [pc, #124]	; (80013f0 <MX_TIM1_Init+0x9c>)
 8001374:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001376:	4b1d      	ldr	r3, [pc, #116]	; (80013ec <MX_TIM1_Init+0x98>)
 8001378:	2200      	movs	r2, #0
 800137a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b1b      	ldr	r3, [pc, #108]	; (80013ec <MX_TIM1_Init+0x98>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001382:	4b1a      	ldr	r3, [pc, #104]	; (80013ec <MX_TIM1_Init+0x98>)
 8001384:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001388:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138a:	4b18      	ldr	r3, [pc, #96]	; (80013ec <MX_TIM1_Init+0x98>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001390:	4b16      	ldr	r3, [pc, #88]	; (80013ec <MX_TIM1_Init+0x98>)
 8001392:	2200      	movs	r2, #0
 8001394:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <MX_TIM1_Init+0x98>)
 8001398:	2200      	movs	r2, #0
 800139a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800139c:	4813      	ldr	r0, [pc, #76]	; (80013ec <MX_TIM1_Init+0x98>)
 800139e:	f001 fe6c 	bl	800307a <HAL_TIM_Base_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80013a8:	f000 f8f6 	bl	8001598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013b2:	f107 0308 	add.w	r3, r7, #8
 80013b6:	4619      	mov	r1, r3
 80013b8:	480c      	ldr	r0, [pc, #48]	; (80013ec <MX_TIM1_Init+0x98>)
 80013ba:	f001 ffef 	bl	800339c <HAL_TIM_ConfigClockSource>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80013c4:	f000 f8e8 	bl	8001598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c8:	2300      	movs	r3, #0
 80013ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013cc:	2300      	movs	r3, #0
 80013ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013d0:	463b      	mov	r3, r7
 80013d2:	4619      	mov	r1, r3
 80013d4:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_TIM1_Init+0x98>)
 80013d6:	f002 f9d1 	bl	800377c <HAL_TIMEx_MasterConfigSynchronization>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80013e0:	f000 f8da 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	3718      	adds	r7, #24
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000190 	.word	0x20000190
 80013f0:	40012c00 	.word	0x40012c00

080013f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 80013fa:	4a12      	ldr	r2, [pc, #72]	; (8001444 <MX_USART1_UART_Init+0x50>)
 80013fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80013fe:	4b10      	ldr	r3, [pc, #64]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 8001400:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001404:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001406:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001412:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001418:	4b09      	ldr	r3, [pc, #36]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 800141a:	220c      	movs	r2, #12
 800141c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800142a:	4805      	ldr	r0, [pc, #20]	; (8001440 <MX_USART1_UART_Init+0x4c>)
 800142c:	f002 fa16 	bl	800385c <HAL_UART_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001436:	f000 f8af 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000148 	.word	0x20000148
 8001444:	40013800 	.word	0x40013800

08001448 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800144c:	4b11      	ldr	r3, [pc, #68]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 800144e:	4a12      	ldr	r2, [pc, #72]	; (8001498 <MX_USART3_UART_Init+0x50>)
 8001450:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001452:	4b10      	ldr	r3, [pc, #64]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 8001454:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001458:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800145a:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 8001468:	2200      	movs	r2, #0
 800146a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800146c:	4b09      	ldr	r3, [pc, #36]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 800146e:	220c      	movs	r2, #12
 8001470:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001472:	4b08      	ldr	r3, [pc, #32]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 8001474:	2200      	movs	r2, #0
 8001476:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001478:	4b06      	ldr	r3, [pc, #24]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800147e:	4805      	ldr	r0, [pc, #20]	; (8001494 <MX_USART3_UART_Init+0x4c>)
 8001480:	f002 f9ec 	bl	800385c <HAL_UART_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800148a:	f000 f885 	bl	8001598 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000100 	.word	0x20000100
 8001498:	40004800 	.word	0x40004800

0800149c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a2:	f107 0310 	add.w	r3, r7, #16
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b0:	4b2d      	ldr	r3, [pc, #180]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a2c      	ldr	r2, [pc, #176]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014b6:	f043 0310 	orr.w	r3, r3, #16
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b2a      	ldr	r3, [pc, #168]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0310 	and.w	r3, r3, #16
 80014c4:	60fb      	str	r3, [r7, #12]
 80014c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	4a26      	ldr	r2, [pc, #152]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014ce:	f043 0304 	orr.w	r3, r3, #4
 80014d2:	6193      	str	r3, [r2, #24]
 80014d4:	4b24      	ldr	r3, [pc, #144]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	60bb      	str	r3, [r7, #8]
 80014de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e0:	4b21      	ldr	r3, [pc, #132]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014e2:	699b      	ldr	r3, [r3, #24]
 80014e4:	4a20      	ldr	r2, [pc, #128]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014e6:	f043 0308 	orr.w	r3, r3, #8
 80014ea:	6193      	str	r3, [r2, #24]
 80014ec:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <MX_GPIO_Init+0xcc>)
 80014ee:	699b      	ldr	r3, [r3, #24]
 80014f0:	f003 0308 	and.w	r3, r3, #8
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014fe:	481b      	ldr	r0, [pc, #108]	; (800156c <MX_GPIO_Init+0xd0>)
 8001500:	f000 fd2d 	bl	8001f5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RESET_PIN_Pin|NSS_PIN_Pin, GPIO_PIN_RESET);
 8001504:	2200      	movs	r2, #0
 8001506:	2118      	movs	r1, #24
 8001508:	4819      	ldr	r0, [pc, #100]	; (8001570 <MX_GPIO_Init+0xd4>)
 800150a:	f000 fd28 	bl	8001f5e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800150e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001512:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001514:	2301      	movs	r3, #1
 8001516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2302      	movs	r3, #2
 800151e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 0310 	add.w	r3, r7, #16
 8001524:	4619      	mov	r1, r3
 8001526:	4811      	ldr	r0, [pc, #68]	; (800156c <MX_GPIO_Init+0xd0>)
 8001528:	f000 fb7e 	bl	8001c28 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO_PIN_Pin */
  GPIO_InitStruct.Pin = DIO_PIN_Pin;
 800152c:	2304      	movs	r3, #4
 800152e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO_PIN_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	4619      	mov	r1, r3
 800153e:	480c      	ldr	r0, [pc, #48]	; (8001570 <MX_GPIO_Init+0xd4>)
 8001540:	f000 fb72 	bl	8001c28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_PIN_Pin NSS_PIN_Pin */
  GPIO_InitStruct.Pin = RESET_PIN_Pin|NSS_PIN_Pin;
 8001544:	2318      	movs	r3, #24
 8001546:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001548:	2301      	movs	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2302      	movs	r3, #2
 8001552:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001554:	f107 0310 	add.w	r3, r7, #16
 8001558:	4619      	mov	r1, r3
 800155a:	4805      	ldr	r0, [pc, #20]	; (8001570 <MX_GPIO_Init+0xd4>)
 800155c:	f000 fb64 	bl	8001c28 <HAL_GPIO_Init>

}
 8001560:	bf00      	nop
 8001562:	3720      	adds	r7, #32
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000
 800156c:	40011000 	.word	0x40011000
 8001570:	40010800 	.word	0x40010800

08001574 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a04      	ldr	r2, [pc, #16]	; (8001594 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001586:	f000 fa2f 	bl	80019e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40000800 	.word	0x40000800

08001598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800159c:	b672      	cpsid	i
}
 800159e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015a0:	e7fe      	b.n	80015a0 <Error_Handler+0x8>
	...

080015a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015aa:	4b15      	ldr	r3, [pc, #84]	; (8001600 <HAL_MspInit+0x5c>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	4a14      	ldr	r2, [pc, #80]	; (8001600 <HAL_MspInit+0x5c>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6193      	str	r3, [r2, #24]
 80015b6:	4b12      	ldr	r3, [pc, #72]	; (8001600 <HAL_MspInit+0x5c>)
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60bb      	str	r3, [r7, #8]
 80015c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015c2:	4b0f      	ldr	r3, [pc, #60]	; (8001600 <HAL_MspInit+0x5c>)
 80015c4:	69db      	ldr	r3, [r3, #28]
 80015c6:	4a0e      	ldr	r2, [pc, #56]	; (8001600 <HAL_MspInit+0x5c>)
 80015c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015cc:	61d3      	str	r3, [r2, #28]
 80015ce:	4b0c      	ldr	r3, [pc, #48]	; (8001600 <HAL_MspInit+0x5c>)
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015da:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <HAL_MspInit+0x60>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	4a04      	ldr	r2, [pc, #16]	; (8001604 <HAL_MspInit+0x60>)
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f6:	bf00      	nop
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr
 8001600:	40021000 	.word	0x40021000
 8001604:	40010000 	.word	0x40010000

08001608 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b088      	sub	sp, #32
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 0310 	add.w	r3, r7, #16
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a1b      	ldr	r2, [pc, #108]	; (8001690 <HAL_SPI_MspInit+0x88>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d12f      	bne.n	8001688 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001628:	4b1a      	ldr	r3, [pc, #104]	; (8001694 <HAL_SPI_MspInit+0x8c>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a19      	ldr	r2, [pc, #100]	; (8001694 <HAL_SPI_MspInit+0x8c>)
 800162e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b17      	ldr	r3, [pc, #92]	; (8001694 <HAL_SPI_MspInit+0x8c>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001640:	4b14      	ldr	r3, [pc, #80]	; (8001694 <HAL_SPI_MspInit+0x8c>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a13      	ldr	r2, [pc, #76]	; (8001694 <HAL_SPI_MspInit+0x8c>)
 8001646:	f043 0304 	orr.w	r3, r3, #4
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <HAL_SPI_MspInit+0x8c>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0304 	and.w	r3, r3, #4
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001658:	23a0      	movs	r3, #160	; 0xa0
 800165a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800165c:	2302      	movs	r3, #2
 800165e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001660:	2303      	movs	r3, #3
 8001662:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001664:	f107 0310 	add.w	r3, r7, #16
 8001668:	4619      	mov	r1, r3
 800166a:	480b      	ldr	r0, [pc, #44]	; (8001698 <HAL_SPI_MspInit+0x90>)
 800166c:	f000 fadc 	bl	8001c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001670:	2340      	movs	r3, #64	; 0x40
 8001672:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167c:	f107 0310 	add.w	r3, r7, #16
 8001680:	4619      	mov	r1, r3
 8001682:	4805      	ldr	r0, [pc, #20]	; (8001698 <HAL_SPI_MspInit+0x90>)
 8001684:	f000 fad0 	bl	8001c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001688:	bf00      	nop
 800168a:	3720      	adds	r7, #32
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40013000 	.word	0x40013000
 8001694:	40021000 	.word	0x40021000
 8001698:	40010800 	.word	0x40010800

0800169c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800169c:	b480      	push	{r7}
 800169e:	b085      	sub	sp, #20
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a09      	ldr	r2, [pc, #36]	; (80016d0 <HAL_TIM_Base_MspInit+0x34>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d10b      	bne.n	80016c6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ae:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <HAL_TIM_Base_MspInit+0x38>)
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	4a08      	ldr	r2, [pc, #32]	; (80016d4 <HAL_TIM_Base_MspInit+0x38>)
 80016b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016b8:	6193      	str	r3, [r2, #24]
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_TIM_Base_MspInit+0x38>)
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80016c6:	bf00      	nop
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	40012c00 	.word	0x40012c00
 80016d4:	40021000 	.word	0x40021000

080016d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 0318 	add.w	r3, r7, #24
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a38      	ldr	r2, [pc, #224]	; (80017d4 <HAL_UART_MspInit+0xfc>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d132      	bne.n	800175e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016f8:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <HAL_UART_MspInit+0x100>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	4a36      	ldr	r2, [pc, #216]	; (80017d8 <HAL_UART_MspInit+0x100>)
 80016fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001702:	6193      	str	r3, [r2, #24]
 8001704:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <HAL_UART_MspInit+0x100>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800170c:	617b      	str	r3, [r7, #20]
 800170e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001710:	4b31      	ldr	r3, [pc, #196]	; (80017d8 <HAL_UART_MspInit+0x100>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	4a30      	ldr	r2, [pc, #192]	; (80017d8 <HAL_UART_MspInit+0x100>)
 8001716:	f043 0304 	orr.w	r3, r3, #4
 800171a:	6193      	str	r3, [r2, #24]
 800171c:	4b2e      	ldr	r3, [pc, #184]	; (80017d8 <HAL_UART_MspInit+0x100>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f003 0304 	and.w	r3, r3, #4
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001728:	f44f 7300 	mov.w	r3, #512	; 0x200
 800172c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172e:	2302      	movs	r3, #2
 8001730:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001732:	2303      	movs	r3, #3
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001736:	f107 0318 	add.w	r3, r7, #24
 800173a:	4619      	mov	r1, r3
 800173c:	4827      	ldr	r0, [pc, #156]	; (80017dc <HAL_UART_MspInit+0x104>)
 800173e:	f000 fa73 	bl	8001c28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001750:	f107 0318 	add.w	r3, r7, #24
 8001754:	4619      	mov	r1, r3
 8001756:	4821      	ldr	r0, [pc, #132]	; (80017dc <HAL_UART_MspInit+0x104>)
 8001758:	f000 fa66 	bl	8001c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800175c:	e036      	b.n	80017cc <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a1f      	ldr	r2, [pc, #124]	; (80017e0 <HAL_UART_MspInit+0x108>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d131      	bne.n	80017cc <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001768:	4b1b      	ldr	r3, [pc, #108]	; (80017d8 <HAL_UART_MspInit+0x100>)
 800176a:	69db      	ldr	r3, [r3, #28]
 800176c:	4a1a      	ldr	r2, [pc, #104]	; (80017d8 <HAL_UART_MspInit+0x100>)
 800176e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001772:	61d3      	str	r3, [r2, #28]
 8001774:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <HAL_UART_MspInit+0x100>)
 8001776:	69db      	ldr	r3, [r3, #28]
 8001778:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001780:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <HAL_UART_MspInit+0x100>)
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <HAL_UART_MspInit+0x100>)
 8001786:	f043 0308 	orr.w	r3, r3, #8
 800178a:	6193      	str	r3, [r2, #24]
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <HAL_UART_MspInit+0x100>)
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0308 	and.w	r3, r3, #8
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001798:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800179c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179e:	2302      	movs	r3, #2
 80017a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017a2:	2303      	movs	r3, #3
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a6:	f107 0318 	add.w	r3, r7, #24
 80017aa:	4619      	mov	r1, r3
 80017ac:	480d      	ldr	r0, [pc, #52]	; (80017e4 <HAL_UART_MspInit+0x10c>)
 80017ae:	f000 fa3b 	bl	8001c28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b8:	2300      	movs	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c0:	f107 0318 	add.w	r3, r7, #24
 80017c4:	4619      	mov	r1, r3
 80017c6:	4807      	ldr	r0, [pc, #28]	; (80017e4 <HAL_UART_MspInit+0x10c>)
 80017c8:	f000 fa2e 	bl	8001c28 <HAL_GPIO_Init>
}
 80017cc:	bf00      	nop
 80017ce:	3728      	adds	r7, #40	; 0x28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40013800 	.word	0x40013800
 80017d8:	40021000 	.word	0x40021000
 80017dc:	40010800 	.word	0x40010800
 80017e0:	40004800 	.word	0x40004800
 80017e4:	40010c00 	.word	0x40010c00

080017e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08c      	sub	sp, #48	; 0x30
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	201e      	movs	r0, #30
 80017fe:	f000 f9e8 	bl	8001bd2 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001802:	201e      	movs	r0, #30
 8001804:	f000 fa01 	bl	8001c0a <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001808:	4b1e      	ldr	r3, [pc, #120]	; (8001884 <HAL_InitTick+0x9c>)
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	4a1d      	ldr	r2, [pc, #116]	; (8001884 <HAL_InitTick+0x9c>)
 800180e:	f043 0304 	orr.w	r3, r3, #4
 8001812:	61d3      	str	r3, [r2, #28]
 8001814:	4b1b      	ldr	r3, [pc, #108]	; (8001884 <HAL_InitTick+0x9c>)
 8001816:	69db      	ldr	r3, [r3, #28]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001820:	f107 0210 	add.w	r2, r7, #16
 8001824:	f107 0314 	add.w	r3, r7, #20
 8001828:	4611      	mov	r1, r2
 800182a:	4618      	mov	r0, r3
 800182c:	f000 ffa0 	bl	8002770 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001830:	f000 ff76 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 8001834:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001838:	4a13      	ldr	r2, [pc, #76]	; (8001888 <HAL_InitTick+0xa0>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0c9b      	lsrs	r3, r3, #18
 8001840:	3b01      	subs	r3, #1
 8001842:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001844:	4b11      	ldr	r3, [pc, #68]	; (800188c <HAL_InitTick+0xa4>)
 8001846:	4a12      	ldr	r2, [pc, #72]	; (8001890 <HAL_InitTick+0xa8>)
 8001848:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800184a:	4b10      	ldr	r3, [pc, #64]	; (800188c <HAL_InitTick+0xa4>)
 800184c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001850:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001852:	4a0e      	ldr	r2, [pc, #56]	; (800188c <HAL_InitTick+0xa4>)
 8001854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001856:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <HAL_InitTick+0xa4>)
 800185a:	2200      	movs	r2, #0
 800185c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800185e:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_InitTick+0xa4>)
 8001860:	2200      	movs	r2, #0
 8001862:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001864:	4809      	ldr	r0, [pc, #36]	; (800188c <HAL_InitTick+0xa4>)
 8001866:	f001 fc08 	bl	800307a <HAL_TIM_Base_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d104      	bne.n	800187a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001870:	4806      	ldr	r0, [pc, #24]	; (800188c <HAL_InitTick+0xa4>)
 8001872:	f001 fc51 	bl	8003118 <HAL_TIM_Base_Start_IT>
 8001876:	4603      	mov	r3, r0
 8001878:	e000      	b.n	800187c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
}
 800187c:	4618      	mov	r0, r3
 800187e:	3730      	adds	r7, #48	; 0x30
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40021000 	.word	0x40021000
 8001888:	431bde83 	.word	0x431bde83
 800188c:	20000364 	.word	0x20000364
 8001890:	40000800 	.word	0x40000800

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001898:	e7fe      	b.n	8001898 <NMI_Handler+0x4>

0800189a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189a:	b480      	push	{r7}
 800189c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800189e:	e7fe      	b.n	800189e <HardFault_Handler+0x4>

080018a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a4:	e7fe      	b.n	80018a4 <MemManage_Handler+0x4>

080018a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018a6:	b480      	push	{r7}
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018aa:	e7fe      	b.n	80018aa <BusFault_Handler+0x4>

080018ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b0:	e7fe      	b.n	80018b0 <UsageFault_Handler+0x4>

080018b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bc80      	pop	{r7}
 80018bc:	4770      	bx	lr

080018be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bc80      	pop	{r7}
 80018c8:	4770      	bx	lr

080018ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bc80      	pop	{r7}
 80018d4:	4770      	bx	lr

080018d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018d6:	b480      	push	{r7}
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
	...

080018e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <TIM4_IRQHandler+0x10>)
 80018ea:	f001 fc67 	bl	80031bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000364 	.word	0x20000364

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	; (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	; (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	; (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f002 f9bc 	bl	8003ca4 <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	; (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20005000 	.word	0x20005000
 8001958:	00000400 	.word	0x00000400
 800195c:	200000f0 	.word	0x200000f0
 8001960:	200003c0 	.word	0x200003c0

08001964 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001968:	bf00      	nop
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr

08001970 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001970:	f7ff fff8 	bl	8001964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001974:	480b      	ldr	r0, [pc, #44]	; (80019a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001976:	490c      	ldr	r1, [pc, #48]	; (80019a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001978:	4a0c      	ldr	r2, [pc, #48]	; (80019ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800197a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800197c:	e002      	b.n	8001984 <LoopCopyDataInit>

0800197e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800197e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001982:	3304      	adds	r3, #4

08001984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001988:	d3f9      	bcc.n	800197e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800198a:	4a09      	ldr	r2, [pc, #36]	; (80019b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800198c:	4c09      	ldr	r4, [pc, #36]	; (80019b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800198e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001990:	e001      	b.n	8001996 <LoopFillZerobss>

08001992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001994:	3204      	adds	r2, #4

08001996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001998:	d3fb      	bcc.n	8001992 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800199a:	f002 f989 	bl	8003cb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800199e:	f7ff fb97 	bl	80010d0 <main>
  bx lr
 80019a2:	4770      	bx	lr
  ldr r0, =_sdata
 80019a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80019ac:	0800472c 	.word	0x0800472c
  ldr r2, =_sbss
 80019b0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80019b4:	200003c0 	.word	0x200003c0

080019b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019b8:	e7fe      	b.n	80019b8 <ADC1_2_IRQHandler>
	...

080019bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019c0:	4b08      	ldr	r3, [pc, #32]	; (80019e4 <HAL_Init+0x28>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <HAL_Init+0x28>)
 80019c6:	f043 0310 	orr.w	r3, r3, #16
 80019ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019cc:	2003      	movs	r0, #3
 80019ce:	f000 f8f5 	bl	8001bbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019d2:	200f      	movs	r0, #15
 80019d4:	f7ff ff08 	bl	80017e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019d8:	f7ff fde4 	bl	80015a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40022000 	.word	0x40022000

080019e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <HAL_IncTick+0x1c>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_IncTick+0x20>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	4a03      	ldr	r2, [pc, #12]	; (8001a08 <HAL_IncTick+0x20>)
 80019fa:	6013      	str	r3, [r2, #0]
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr
 8001a04:	20000010 	.word	0x20000010
 8001a08:	200003ac 	.word	0x200003ac

08001a0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a10:	4b02      	ldr	r3, [pc, #8]	; (8001a1c <HAL_GetTick+0x10>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	200003ac 	.word	0x200003ac

08001a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a28:	f7ff fff0 	bl	8001a0c <HAL_GetTick>
 8001a2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a38:	d005      	beq.n	8001a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a3a:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <HAL_Delay+0x44>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	4413      	add	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a46:	bf00      	nop
 8001a48:	f7ff ffe0 	bl	8001a0c <HAL_GetTick>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d8f7      	bhi.n	8001a48 <HAL_Delay+0x28>
  {
  }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000010 	.word	0x20000010

08001a68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a78:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a9a:	4a04      	ldr	r2, [pc, #16]	; (8001aac <__NVIC_SetPriorityGrouping+0x44>)
 8001a9c:	68bb      	ldr	r3, [r7, #8]
 8001a9e:	60d3      	str	r3, [r2, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ab4:	4b04      	ldr	r3, [pc, #16]	; (8001ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	0a1b      	lsrs	r3, r3, #8
 8001aba:	f003 0307 	and.w	r3, r3, #7
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bc80      	pop	{r7}
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000ed00 	.word	0xe000ed00

08001acc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	db0b      	blt.n	8001af6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ade:	79fb      	ldrb	r3, [r7, #7]
 8001ae0:	f003 021f 	and.w	r2, r3, #31
 8001ae4:	4906      	ldr	r1, [pc, #24]	; (8001b00 <__NVIC_EnableIRQ+0x34>)
 8001ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aea:	095b      	lsrs	r3, r3, #5
 8001aec:	2001      	movs	r0, #1
 8001aee:	fa00 f202 	lsl.w	r2, r0, r2
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	e000e100 	.word	0xe000e100

08001b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	6039      	str	r1, [r7, #0]
 8001b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	db0a      	blt.n	8001b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	490c      	ldr	r1, [pc, #48]	; (8001b50 <__NVIC_SetPriority+0x4c>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	0112      	lsls	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	440b      	add	r3, r1
 8001b28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b2c:	e00a      	b.n	8001b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4908      	ldr	r1, [pc, #32]	; (8001b54 <__NVIC_SetPriority+0x50>)
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	f003 030f 	and.w	r3, r3, #15
 8001b3a:	3b04      	subs	r3, #4
 8001b3c:	0112      	lsls	r2, r2, #4
 8001b3e:	b2d2      	uxtb	r2, r2
 8001b40:	440b      	add	r3, r1
 8001b42:	761a      	strb	r2, [r3, #24]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bc80      	pop	{r7}
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e000e100 	.word	0xe000e100
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b089      	sub	sp, #36	; 0x24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0307 	and.w	r3, r3, #7
 8001b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f1c3 0307 	rsb	r3, r3, #7
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	bf28      	it	cs
 8001b76:	2304      	movcs	r3, #4
 8001b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3304      	adds	r3, #4
 8001b7e:	2b06      	cmp	r3, #6
 8001b80:	d902      	bls.n	8001b88 <NVIC_EncodePriority+0x30>
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3b03      	subs	r3, #3
 8001b86:	e000      	b.n	8001b8a <NVIC_EncodePriority+0x32>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b90:	69bb      	ldr	r3, [r7, #24]
 8001b92:	fa02 f303 	lsl.w	r3, r2, r3
 8001b96:	43da      	mvns	r2, r3
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	401a      	ands	r2, r3
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8001baa:	43d9      	mvns	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	4313      	orrs	r3, r2
         );
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3724      	adds	r7, #36	; 0x24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bc80      	pop	{r7}
 8001bba:	4770      	bx	lr

08001bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ff4f 	bl	8001a68 <__NVIC_SetPriorityGrouping>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b086      	sub	sp, #24
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001be4:	f7ff ff64 	bl	8001ab0 <__NVIC_GetPriorityGrouping>
 8001be8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	6978      	ldr	r0, [r7, #20]
 8001bf0:	f7ff ffb2 	bl	8001b58 <NVIC_EncodePriority>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff81 	bl	8001b04 <__NVIC_SetPriority>
}
 8001c02:	bf00      	nop
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	4603      	mov	r3, r0
 8001c12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff57 	bl	8001acc <__NVIC_EnableIRQ>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b08b      	sub	sp, #44	; 0x2c
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c32:	2300      	movs	r3, #0
 8001c34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c36:	2300      	movs	r3, #0
 8001c38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c3a:	e169      	b.n	8001f10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	69fa      	ldr	r2, [r7, #28]
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	f040 8158 	bne.w	8001f0a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	4a9a      	ldr	r2, [pc, #616]	; (8001ec8 <HAL_GPIO_Init+0x2a0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d05e      	beq.n	8001d22 <HAL_GPIO_Init+0xfa>
 8001c64:	4a98      	ldr	r2, [pc, #608]	; (8001ec8 <HAL_GPIO_Init+0x2a0>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d875      	bhi.n	8001d56 <HAL_GPIO_Init+0x12e>
 8001c6a:	4a98      	ldr	r2, [pc, #608]	; (8001ecc <HAL_GPIO_Init+0x2a4>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d058      	beq.n	8001d22 <HAL_GPIO_Init+0xfa>
 8001c70:	4a96      	ldr	r2, [pc, #600]	; (8001ecc <HAL_GPIO_Init+0x2a4>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d86f      	bhi.n	8001d56 <HAL_GPIO_Init+0x12e>
 8001c76:	4a96      	ldr	r2, [pc, #600]	; (8001ed0 <HAL_GPIO_Init+0x2a8>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d052      	beq.n	8001d22 <HAL_GPIO_Init+0xfa>
 8001c7c:	4a94      	ldr	r2, [pc, #592]	; (8001ed0 <HAL_GPIO_Init+0x2a8>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d869      	bhi.n	8001d56 <HAL_GPIO_Init+0x12e>
 8001c82:	4a94      	ldr	r2, [pc, #592]	; (8001ed4 <HAL_GPIO_Init+0x2ac>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d04c      	beq.n	8001d22 <HAL_GPIO_Init+0xfa>
 8001c88:	4a92      	ldr	r2, [pc, #584]	; (8001ed4 <HAL_GPIO_Init+0x2ac>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d863      	bhi.n	8001d56 <HAL_GPIO_Init+0x12e>
 8001c8e:	4a92      	ldr	r2, [pc, #584]	; (8001ed8 <HAL_GPIO_Init+0x2b0>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d046      	beq.n	8001d22 <HAL_GPIO_Init+0xfa>
 8001c94:	4a90      	ldr	r2, [pc, #576]	; (8001ed8 <HAL_GPIO_Init+0x2b0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d85d      	bhi.n	8001d56 <HAL_GPIO_Init+0x12e>
 8001c9a:	2b12      	cmp	r3, #18
 8001c9c:	d82a      	bhi.n	8001cf4 <HAL_GPIO_Init+0xcc>
 8001c9e:	2b12      	cmp	r3, #18
 8001ca0:	d859      	bhi.n	8001d56 <HAL_GPIO_Init+0x12e>
 8001ca2:	a201      	add	r2, pc, #4	; (adr r2, 8001ca8 <HAL_GPIO_Init+0x80>)
 8001ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca8:	08001d23 	.word	0x08001d23
 8001cac:	08001cfd 	.word	0x08001cfd
 8001cb0:	08001d0f 	.word	0x08001d0f
 8001cb4:	08001d51 	.word	0x08001d51
 8001cb8:	08001d57 	.word	0x08001d57
 8001cbc:	08001d57 	.word	0x08001d57
 8001cc0:	08001d57 	.word	0x08001d57
 8001cc4:	08001d57 	.word	0x08001d57
 8001cc8:	08001d57 	.word	0x08001d57
 8001ccc:	08001d57 	.word	0x08001d57
 8001cd0:	08001d57 	.word	0x08001d57
 8001cd4:	08001d57 	.word	0x08001d57
 8001cd8:	08001d57 	.word	0x08001d57
 8001cdc:	08001d57 	.word	0x08001d57
 8001ce0:	08001d57 	.word	0x08001d57
 8001ce4:	08001d57 	.word	0x08001d57
 8001ce8:	08001d57 	.word	0x08001d57
 8001cec:	08001d05 	.word	0x08001d05
 8001cf0:	08001d19 	.word	0x08001d19
 8001cf4:	4a79      	ldr	r2, [pc, #484]	; (8001edc <HAL_GPIO_Init+0x2b4>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d013      	beq.n	8001d22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cfa:	e02c      	b.n	8001d56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	623b      	str	r3, [r7, #32]
          break;
 8001d02:	e029      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	3304      	adds	r3, #4
 8001d0a:	623b      	str	r3, [r7, #32]
          break;
 8001d0c:	e024      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	3308      	adds	r3, #8
 8001d14:	623b      	str	r3, [r7, #32]
          break;
 8001d16:	e01f      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	330c      	adds	r3, #12
 8001d1e:	623b      	str	r3, [r7, #32]
          break;
 8001d20:	e01a      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d102      	bne.n	8001d30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	623b      	str	r3, [r7, #32]
          break;
 8001d2e:	e013      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d105      	bne.n	8001d44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d38:	2308      	movs	r3, #8
 8001d3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69fa      	ldr	r2, [r7, #28]
 8001d40:	611a      	str	r2, [r3, #16]
          break;
 8001d42:	e009      	b.n	8001d58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d44:	2308      	movs	r3, #8
 8001d46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69fa      	ldr	r2, [r7, #28]
 8001d4c:	615a      	str	r2, [r3, #20]
          break;
 8001d4e:	e003      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d50:	2300      	movs	r3, #0
 8001d52:	623b      	str	r3, [r7, #32]
          break;
 8001d54:	e000      	b.n	8001d58 <HAL_GPIO_Init+0x130>
          break;
 8001d56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	2bff      	cmp	r3, #255	; 0xff
 8001d5c:	d801      	bhi.n	8001d62 <HAL_GPIO_Init+0x13a>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	e001      	b.n	8001d66 <HAL_GPIO_Init+0x13e>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3304      	adds	r3, #4
 8001d66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	2bff      	cmp	r3, #255	; 0xff
 8001d6c:	d802      	bhi.n	8001d74 <HAL_GPIO_Init+0x14c>
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	e002      	b.n	8001d7a <HAL_GPIO_Init+0x152>
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	3b08      	subs	r3, #8
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	210f      	movs	r1, #15
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	fa01 f303 	lsl.w	r3, r1, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	401a      	ands	r2, r3
 8001d8c:	6a39      	ldr	r1, [r7, #32]
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	fa01 f303 	lsl.w	r3, r1, r3
 8001d94:	431a      	orrs	r2, r3
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 80b1 	beq.w	8001f0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001da8:	4b4d      	ldr	r3, [pc, #308]	; (8001ee0 <HAL_GPIO_Init+0x2b8>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	4a4c      	ldr	r2, [pc, #304]	; (8001ee0 <HAL_GPIO_Init+0x2b8>)
 8001dae:	f043 0301 	orr.w	r3, r3, #1
 8001db2:	6193      	str	r3, [r2, #24]
 8001db4:	4b4a      	ldr	r3, [pc, #296]	; (8001ee0 <HAL_GPIO_Init+0x2b8>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dc0:	4a48      	ldr	r2, [pc, #288]	; (8001ee4 <HAL_GPIO_Init+0x2bc>)
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc4:	089b      	lsrs	r3, r3, #2
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	220f      	movs	r2, #15
 8001dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ddc:	43db      	mvns	r3, r3
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	4013      	ands	r3, r2
 8001de2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a40      	ldr	r2, [pc, #256]	; (8001ee8 <HAL_GPIO_Init+0x2c0>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d013      	beq.n	8001e14 <HAL_GPIO_Init+0x1ec>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a3f      	ldr	r2, [pc, #252]	; (8001eec <HAL_GPIO_Init+0x2c4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d00d      	beq.n	8001e10 <HAL_GPIO_Init+0x1e8>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a3e      	ldr	r2, [pc, #248]	; (8001ef0 <HAL_GPIO_Init+0x2c8>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d007      	beq.n	8001e0c <HAL_GPIO_Init+0x1e4>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a3d      	ldr	r2, [pc, #244]	; (8001ef4 <HAL_GPIO_Init+0x2cc>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d101      	bne.n	8001e08 <HAL_GPIO_Init+0x1e0>
 8001e04:	2303      	movs	r3, #3
 8001e06:	e006      	b.n	8001e16 <HAL_GPIO_Init+0x1ee>
 8001e08:	2304      	movs	r3, #4
 8001e0a:	e004      	b.n	8001e16 <HAL_GPIO_Init+0x1ee>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e002      	b.n	8001e16 <HAL_GPIO_Init+0x1ee>
 8001e10:	2301      	movs	r3, #1
 8001e12:	e000      	b.n	8001e16 <HAL_GPIO_Init+0x1ee>
 8001e14:	2300      	movs	r3, #0
 8001e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e18:	f002 0203 	and.w	r2, r2, #3
 8001e1c:	0092      	lsls	r2, r2, #2
 8001e1e:	4093      	lsls	r3, r2
 8001e20:	68fa      	ldr	r2, [r7, #12]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e26:	492f      	ldr	r1, [pc, #188]	; (8001ee4 <HAL_GPIO_Init+0x2bc>)
 8001e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2a:	089b      	lsrs	r3, r3, #2
 8001e2c:	3302      	adds	r3, #2
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e40:	4b2d      	ldr	r3, [pc, #180]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	492c      	ldr	r1, [pc, #176]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	608b      	str	r3, [r1, #8]
 8001e4c:	e006      	b.n	8001e5c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e4e:	4b2a      	ldr	r3, [pc, #168]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	4928      	ldr	r1, [pc, #160]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d006      	beq.n	8001e76 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e68:	4b23      	ldr	r3, [pc, #140]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	4922      	ldr	r1, [pc, #136]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60cb      	str	r3, [r1, #12]
 8001e74:	e006      	b.n	8001e84 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	491e      	ldr	r1, [pc, #120]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d006      	beq.n	8001e9e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e90:	4b19      	ldr	r3, [pc, #100]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e92:	685a      	ldr	r2, [r3, #4]
 8001e94:	4918      	ldr	r1, [pc, #96]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	604b      	str	r3, [r1, #4]
 8001e9c:	e006      	b.n	8001eac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e9e:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001ea0:	685a      	ldr	r2, [r3, #4]
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	4914      	ldr	r1, [pc, #80]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d021      	beq.n	8001efc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	490e      	ldr	r1, [pc, #56]	; (8001ef8 <HAL_GPIO_Init+0x2d0>)
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	600b      	str	r3, [r1, #0]
 8001ec4:	e021      	b.n	8001f0a <HAL_GPIO_Init+0x2e2>
 8001ec6:	bf00      	nop
 8001ec8:	10320000 	.word	0x10320000
 8001ecc:	10310000 	.word	0x10310000
 8001ed0:	10220000 	.word	0x10220000
 8001ed4:	10210000 	.word	0x10210000
 8001ed8:	10120000 	.word	0x10120000
 8001edc:	10110000 	.word	0x10110000
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40010000 	.word	0x40010000
 8001ee8:	40010800 	.word	0x40010800
 8001eec:	40010c00 	.word	0x40010c00
 8001ef0:	40011000 	.word	0x40011000
 8001ef4:	40011400 	.word	0x40011400
 8001ef8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001efc:	4b0b      	ldr	r3, [pc, #44]	; (8001f2c <HAL_GPIO_Init+0x304>)
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	4909      	ldr	r1, [pc, #36]	; (8001f2c <HAL_GPIO_Init+0x304>)
 8001f06:	4013      	ands	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f16:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f47f ae8e 	bne.w	8001c3c <HAL_GPIO_Init+0x14>
  }
}
 8001f20:	bf00      	nop
 8001f22:	bf00      	nop
 8001f24:	372c      	adds	r7, #44	; 0x2c
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bc80      	pop	{r7}
 8001f2a:	4770      	bx	lr
 8001f2c:	40010400 	.word	0x40010400

08001f30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	460b      	mov	r3, r1
 8001f3a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	887b      	ldrh	r3, [r7, #2]
 8001f42:	4013      	ands	r3, r2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d002      	beq.n	8001f4e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	73fb      	strb	r3, [r7, #15]
 8001f4c:	e001      	b.n	8001f52 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr

08001f5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	460b      	mov	r3, r1
 8001f68:	807b      	strh	r3, [r7, #2]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f6e:	787b      	ldrb	r3, [r7, #1]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f74:	887a      	ldrh	r2, [r7, #2]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f7a:	e003      	b.n	8001f84 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f7c:	887b      	ldrh	r3, [r7, #2]
 8001f7e:	041a      	lsls	r2, r3, #16
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	611a      	str	r2, [r3, #16]
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
	...

08001f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e26c      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 8087 	beq.w	80020be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fb0:	4b92      	ldr	r3, [pc, #584]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f003 030c 	and.w	r3, r3, #12
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d00c      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fbc:	4b8f      	ldr	r3, [pc, #572]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 030c 	and.w	r3, r3, #12
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d112      	bne.n	8001fee <HAL_RCC_OscConfig+0x5e>
 8001fc8:	4b8c      	ldr	r3, [pc, #560]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fd4:	d10b      	bne.n	8001fee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd6:	4b89      	ldr	r3, [pc, #548]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d06c      	beq.n	80020bc <HAL_RCC_OscConfig+0x12c>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d168      	bne.n	80020bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e246      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ff6:	d106      	bne.n	8002006 <HAL_RCC_OscConfig+0x76>
 8001ff8:	4b80      	ldr	r3, [pc, #512]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a7f      	ldr	r2, [pc, #508]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8001ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002002:	6013      	str	r3, [r2, #0]
 8002004:	e02e      	b.n	8002064 <HAL_RCC_OscConfig+0xd4>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d10c      	bne.n	8002028 <HAL_RCC_OscConfig+0x98>
 800200e:	4b7b      	ldr	r3, [pc, #492]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a7a      	ldr	r2, [pc, #488]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002014:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002018:	6013      	str	r3, [r2, #0]
 800201a:	4b78      	ldr	r3, [pc, #480]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a77      	ldr	r2, [pc, #476]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002020:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e01d      	b.n	8002064 <HAL_RCC_OscConfig+0xd4>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0xbc>
 8002032:	4b72      	ldr	r3, [pc, #456]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a71      	ldr	r2, [pc, #452]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4b6f      	ldr	r3, [pc, #444]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a6e      	ldr	r2, [pc, #440]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	e00b      	b.n	8002064 <HAL_RCC_OscConfig+0xd4>
 800204c:	4b6b      	ldr	r3, [pc, #428]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a6a      	ldr	r2, [pc, #424]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002052:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4b68      	ldr	r3, [pc, #416]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a67      	ldr	r2, [pc, #412]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 800205e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002062:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d013      	beq.n	8002094 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800206c:	f7ff fcce 	bl	8001a0c <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002074:	f7ff fcca 	bl	8001a0c <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	; 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e1fa      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	4b5d      	ldr	r3, [pc, #372]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f0      	beq.n	8002074 <HAL_RCC_OscConfig+0xe4>
 8002092:	e014      	b.n	80020be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002094:	f7ff fcba 	bl	8001a0c <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800209c:	f7ff fcb6 	bl	8001a0c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	; 0x64
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e1e6      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	4b53      	ldr	r3, [pc, #332]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x10c>
 80020ba:	e000      	b.n	80020be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d063      	beq.n	8002192 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ca:	4b4c      	ldr	r3, [pc, #304]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00b      	beq.n	80020ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80020d6:	4b49      	ldr	r3, [pc, #292]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f003 030c 	and.w	r3, r3, #12
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d11c      	bne.n	800211c <HAL_RCC_OscConfig+0x18c>
 80020e2:	4b46      	ldr	r3, [pc, #280]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d116      	bne.n	800211c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ee:	4b43      	ldr	r3, [pc, #268]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_RCC_OscConfig+0x176>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d001      	beq.n	8002106 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e1ba      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002106:	4b3d      	ldr	r3, [pc, #244]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	695b      	ldr	r3, [r3, #20]
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	4939      	ldr	r1, [pc, #228]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002116:	4313      	orrs	r3, r2
 8002118:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211a:	e03a      	b.n	8002192 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	691b      	ldr	r3, [r3, #16]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d020      	beq.n	8002166 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002124:	4b36      	ldr	r3, [pc, #216]	; (8002200 <HAL_RCC_OscConfig+0x270>)
 8002126:	2201      	movs	r2, #1
 8002128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212a:	f7ff fc6f 	bl	8001a0c <HAL_GetTick>
 800212e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002130:	e008      	b.n	8002144 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002132:	f7ff fc6b 	bl	8001a0c <HAL_GetTick>
 8002136:	4602      	mov	r2, r0
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	2b02      	cmp	r3, #2
 800213e:	d901      	bls.n	8002144 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002140:	2303      	movs	r3, #3
 8002142:	e19b      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002144:	4b2d      	ldr	r3, [pc, #180]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f003 0302 	and.w	r3, r3, #2
 800214c:	2b00      	cmp	r3, #0
 800214e:	d0f0      	beq.n	8002132 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002150:	4b2a      	ldr	r3, [pc, #168]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695b      	ldr	r3, [r3, #20]
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	4927      	ldr	r1, [pc, #156]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002160:	4313      	orrs	r3, r2
 8002162:	600b      	str	r3, [r1, #0]
 8002164:	e015      	b.n	8002192 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002166:	4b26      	ldr	r3, [pc, #152]	; (8002200 <HAL_RCC_OscConfig+0x270>)
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216c:	f7ff fc4e 	bl	8001a0c <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002174:	f7ff fc4a 	bl	8001a0c <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e17a      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002186:	4b1d      	ldr	r3, [pc, #116]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0308 	and.w	r3, r3, #8
 800219a:	2b00      	cmp	r3, #0
 800219c:	d03a      	beq.n	8002214 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d019      	beq.n	80021da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021a6:	4b17      	ldr	r3, [pc, #92]	; (8002204 <HAL_RCC_OscConfig+0x274>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ac:	f7ff fc2e 	bl	8001a0c <HAL_GetTick>
 80021b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021b2:	e008      	b.n	80021c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021b4:	f7ff fc2a 	bl	8001a0c <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d901      	bls.n	80021c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e15a      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <HAL_RCC_OscConfig+0x26c>)
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0f0      	beq.n	80021b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80021d2:	2001      	movs	r0, #1
 80021d4:	f000 fafc 	bl	80027d0 <RCC_Delay>
 80021d8:	e01c      	b.n	8002214 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021da:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <HAL_RCC_OscConfig+0x274>)
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e0:	f7ff fc14 	bl	8001a0c <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e6:	e00f      	b.n	8002208 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e8:	f7ff fc10 	bl	8001a0c <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d908      	bls.n	8002208 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e140      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	42420000 	.word	0x42420000
 8002204:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002208:	4b9e      	ldr	r3, [pc, #632]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1e9      	bne.n	80021e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 80a6 	beq.w	800236e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002222:	2300      	movs	r3, #0
 8002224:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002226:	4b97      	ldr	r3, [pc, #604]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10d      	bne.n	800224e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002232:	4b94      	ldr	r3, [pc, #592]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	4a93      	ldr	r2, [pc, #588]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002238:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800223c:	61d3      	str	r3, [r2, #28]
 800223e:	4b91      	ldr	r3, [pc, #580]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	60bb      	str	r3, [r7, #8]
 8002248:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800224a:	2301      	movs	r3, #1
 800224c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224e:	4b8e      	ldr	r3, [pc, #568]	; (8002488 <HAL_RCC_OscConfig+0x4f8>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002256:	2b00      	cmp	r3, #0
 8002258:	d118      	bne.n	800228c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800225a:	4b8b      	ldr	r3, [pc, #556]	; (8002488 <HAL_RCC_OscConfig+0x4f8>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a8a      	ldr	r2, [pc, #552]	; (8002488 <HAL_RCC_OscConfig+0x4f8>)
 8002260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002264:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002266:	f7ff fbd1 	bl	8001a0c <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800226e:	f7ff fbcd 	bl	8001a0c <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b64      	cmp	r3, #100	; 0x64
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e0fd      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002280:	4b81      	ldr	r3, [pc, #516]	; (8002488 <HAL_RCC_OscConfig+0x4f8>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0f0      	beq.n	800226e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d106      	bne.n	80022a2 <HAL_RCC_OscConfig+0x312>
 8002294:	4b7b      	ldr	r3, [pc, #492]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	4a7a      	ldr	r2, [pc, #488]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 800229a:	f043 0301 	orr.w	r3, r3, #1
 800229e:	6213      	str	r3, [r2, #32]
 80022a0:	e02d      	b.n	80022fe <HAL_RCC_OscConfig+0x36e>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x334>
 80022aa:	4b76      	ldr	r3, [pc, #472]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022ac:	6a1b      	ldr	r3, [r3, #32]
 80022ae:	4a75      	ldr	r2, [pc, #468]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	6213      	str	r3, [r2, #32]
 80022b6:	4b73      	ldr	r3, [pc, #460]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022b8:	6a1b      	ldr	r3, [r3, #32]
 80022ba:	4a72      	ldr	r2, [pc, #456]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022bc:	f023 0304 	bic.w	r3, r3, #4
 80022c0:	6213      	str	r3, [r2, #32]
 80022c2:	e01c      	b.n	80022fe <HAL_RCC_OscConfig+0x36e>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b05      	cmp	r3, #5
 80022ca:	d10c      	bne.n	80022e6 <HAL_RCC_OscConfig+0x356>
 80022cc:	4b6d      	ldr	r3, [pc, #436]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	4a6c      	ldr	r2, [pc, #432]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022d2:	f043 0304 	orr.w	r3, r3, #4
 80022d6:	6213      	str	r3, [r2, #32]
 80022d8:	4b6a      	ldr	r3, [pc, #424]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	4a69      	ldr	r2, [pc, #420]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6213      	str	r3, [r2, #32]
 80022e4:	e00b      	b.n	80022fe <HAL_RCC_OscConfig+0x36e>
 80022e6:	4b67      	ldr	r3, [pc, #412]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	4a66      	ldr	r2, [pc, #408]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022ec:	f023 0301 	bic.w	r3, r3, #1
 80022f0:	6213      	str	r3, [r2, #32]
 80022f2:	4b64      	ldr	r3, [pc, #400]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022f4:	6a1b      	ldr	r3, [r3, #32]
 80022f6:	4a63      	ldr	r2, [pc, #396]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80022f8:	f023 0304 	bic.w	r3, r3, #4
 80022fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d015      	beq.n	8002332 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002306:	f7ff fb81 	bl	8001a0c <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800230c:	e00a      	b.n	8002324 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800230e:	f7ff fb7d 	bl	8001a0c <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	f241 3288 	movw	r2, #5000	; 0x1388
 800231c:	4293      	cmp	r3, r2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e0ab      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002324:	4b57      	ldr	r3, [pc, #348]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002326:	6a1b      	ldr	r3, [r3, #32]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0ee      	beq.n	800230e <HAL_RCC_OscConfig+0x37e>
 8002330:	e014      	b.n	800235c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002332:	f7ff fb6b 	bl	8001a0c <HAL_GetTick>
 8002336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002338:	e00a      	b.n	8002350 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233a:	f7ff fb67 	bl	8001a0c <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	f241 3288 	movw	r2, #5000	; 0x1388
 8002348:	4293      	cmp	r3, r2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e095      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002350:	4b4c      	ldr	r3, [pc, #304]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002352:	6a1b      	ldr	r3, [r3, #32]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d1ee      	bne.n	800233a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800235c:	7dfb      	ldrb	r3, [r7, #23]
 800235e:	2b01      	cmp	r3, #1
 8002360:	d105      	bne.n	800236e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002362:	4b48      	ldr	r3, [pc, #288]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	4a47      	ldr	r2, [pc, #284]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002368:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800236c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	2b00      	cmp	r3, #0
 8002374:	f000 8081 	beq.w	800247a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002378:	4b42      	ldr	r3, [pc, #264]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f003 030c 	and.w	r3, r3, #12
 8002380:	2b08      	cmp	r3, #8
 8002382:	d061      	beq.n	8002448 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	2b02      	cmp	r3, #2
 800238a:	d146      	bne.n	800241a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800238c:	4b3f      	ldr	r3, [pc, #252]	; (800248c <HAL_RCC_OscConfig+0x4fc>)
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002392:	f7ff fb3b 	bl	8001a0c <HAL_GetTick>
 8002396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002398:	e008      	b.n	80023ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800239a:	f7ff fb37 	bl	8001a0c <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e067      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ac:	4b35      	ldr	r3, [pc, #212]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d1f0      	bne.n	800239a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c0:	d108      	bne.n	80023d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80023c2:	4b30      	ldr	r3, [pc, #192]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	492d      	ldr	r1, [pc, #180]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023d4:	4b2b      	ldr	r3, [pc, #172]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6a19      	ldr	r1, [r3, #32]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	430b      	orrs	r3, r1
 80023e6:	4927      	ldr	r1, [pc, #156]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023ec:	4b27      	ldr	r3, [pc, #156]	; (800248c <HAL_RCC_OscConfig+0x4fc>)
 80023ee:	2201      	movs	r2, #1
 80023f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f2:	f7ff fb0b 	bl	8001a0c <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80023f8:	e008      	b.n	800240c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023fa:	f7ff fb07 	bl	8001a0c <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d901      	bls.n	800240c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e037      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800240c:	4b1d      	ldr	r3, [pc, #116]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d0f0      	beq.n	80023fa <HAL_RCC_OscConfig+0x46a>
 8002418:	e02f      	b.n	800247a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800241a:	4b1c      	ldr	r3, [pc, #112]	; (800248c <HAL_RCC_OscConfig+0x4fc>)
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002420:	f7ff faf4 	bl	8001a0c <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002428:	f7ff faf0 	bl	8001a0c <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e020      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800243a:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1f0      	bne.n	8002428 <HAL_RCC_OscConfig+0x498>
 8002446:	e018      	b.n	800247a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	69db      	ldr	r3, [r3, #28]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d101      	bne.n	8002454 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e013      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002454:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_RCC_OscConfig+0x4f4>)
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a1b      	ldr	r3, [r3, #32]
 8002464:	429a      	cmp	r2, r3
 8002466:	d106      	bne.n	8002476 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002472:	429a      	cmp	r2, r3
 8002474:	d001      	beq.n	800247a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e000      	b.n	800247c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40021000 	.word	0x40021000
 8002488:	40007000 	.word	0x40007000
 800248c:	42420060 	.word	0x42420060

08002490 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e0d0      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024a4:	4b6a      	ldr	r3, [pc, #424]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0307 	and.w	r3, r3, #7
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d910      	bls.n	80024d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b2:	4b67      	ldr	r3, [pc, #412]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f023 0207 	bic.w	r2, r3, #7
 80024ba:	4965      	ldr	r1, [pc, #404]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	4313      	orrs	r3, r2
 80024c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024c2:	4b63      	ldr	r3, [pc, #396]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0307 	and.w	r3, r3, #7
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d001      	beq.n	80024d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0b8      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d020      	beq.n	8002522 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d005      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024ec:	4b59      	ldr	r3, [pc, #356]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a58      	ldr	r2, [pc, #352]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 80024f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80024f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0308 	and.w	r3, r3, #8
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002504:	4b53      	ldr	r3, [pc, #332]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a52      	ldr	r2, [pc, #328]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 800250a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800250e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002510:	4b50      	ldr	r3, [pc, #320]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	494d      	ldr	r1, [pc, #308]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 800251e:	4313      	orrs	r3, r2
 8002520:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d040      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d107      	bne.n	8002546 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002536:	4b47      	ldr	r3, [pc, #284]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d115      	bne.n	800256e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e07f      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	2b02      	cmp	r3, #2
 800254c:	d107      	bne.n	800255e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800254e:	4b41      	ldr	r3, [pc, #260]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d109      	bne.n	800256e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e073      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800255e:	4b3d      	ldr	r3, [pc, #244]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e06b      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800256e:	4b39      	ldr	r3, [pc, #228]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f023 0203 	bic.w	r2, r3, #3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	4936      	ldr	r1, [pc, #216]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 800257c:	4313      	orrs	r3, r2
 800257e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002580:	f7ff fa44 	bl	8001a0c <HAL_GetTick>
 8002584:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002586:	e00a      	b.n	800259e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002588:	f7ff fa40 	bl	8001a0c <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	; 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e053      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800259e:	4b2d      	ldr	r3, [pc, #180]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f003 020c 	and.w	r2, r3, #12
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d1eb      	bne.n	8002588 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80025b0:	4b27      	ldr	r3, [pc, #156]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	683a      	ldr	r2, [r7, #0]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d210      	bcs.n	80025e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025be:	4b24      	ldr	r3, [pc, #144]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f023 0207 	bic.w	r2, r3, #7
 80025c6:	4922      	ldr	r1, [pc, #136]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ce:	4b20      	ldr	r3, [pc, #128]	; (8002650 <HAL_RCC_ClockConfig+0x1c0>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0307 	and.w	r3, r3, #7
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d001      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e032      	b.n	8002646 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 0304 	and.w	r3, r3, #4
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d008      	beq.n	80025fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025ec:	4b19      	ldr	r3, [pc, #100]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	4916      	ldr	r1, [pc, #88]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	2b00      	cmp	r3, #0
 8002608:	d009      	beq.n	800261e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800260a:	4b12      	ldr	r3, [pc, #72]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	490e      	ldr	r1, [pc, #56]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 800261a:	4313      	orrs	r3, r2
 800261c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800261e:	f000 f821 	bl	8002664 <HAL_RCC_GetSysClockFreq>
 8002622:	4602      	mov	r2, r0
 8002624:	4b0b      	ldr	r3, [pc, #44]	; (8002654 <HAL_RCC_ClockConfig+0x1c4>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	091b      	lsrs	r3, r3, #4
 800262a:	f003 030f 	and.w	r3, r3, #15
 800262e:	490a      	ldr	r1, [pc, #40]	; (8002658 <HAL_RCC_ClockConfig+0x1c8>)
 8002630:	5ccb      	ldrb	r3, [r1, r3]
 8002632:	fa22 f303 	lsr.w	r3, r2, r3
 8002636:	4a09      	ldr	r2, [pc, #36]	; (800265c <HAL_RCC_ClockConfig+0x1cc>)
 8002638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800263a:	4b09      	ldr	r3, [pc, #36]	; (8002660 <HAL_RCC_ClockConfig+0x1d0>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff f8d2 	bl	80017e8 <HAL_InitTick>

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	40022000 	.word	0x40022000
 8002654:	40021000 	.word	0x40021000
 8002658:	080046bc 	.word	0x080046bc
 800265c:	20000008 	.word	0x20000008
 8002660:	2000000c 	.word	0x2000000c

08002664 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002664:	b480      	push	{r7}
 8002666:	b087      	sub	sp, #28
 8002668:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
 8002672:	2300      	movs	r3, #0
 8002674:	617b      	str	r3, [r7, #20]
 8002676:	2300      	movs	r3, #0
 8002678:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800267a:	2300      	movs	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800267e:	4b1e      	ldr	r3, [pc, #120]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f003 030c 	and.w	r3, r3, #12
 800268a:	2b04      	cmp	r3, #4
 800268c:	d002      	beq.n	8002694 <HAL_RCC_GetSysClockFreq+0x30>
 800268e:	2b08      	cmp	r3, #8
 8002690:	d003      	beq.n	800269a <HAL_RCC_GetSysClockFreq+0x36>
 8002692:	e027      	b.n	80026e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002694:	4b19      	ldr	r3, [pc, #100]	; (80026fc <HAL_RCC_GetSysClockFreq+0x98>)
 8002696:	613b      	str	r3, [r7, #16]
      break;
 8002698:	e027      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	0c9b      	lsrs	r3, r3, #18
 800269e:	f003 030f 	and.w	r3, r3, #15
 80026a2:	4a17      	ldr	r2, [pc, #92]	; (8002700 <HAL_RCC_GetSysClockFreq+0x9c>)
 80026a4:	5cd3      	ldrb	r3, [r2, r3]
 80026a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d010      	beq.n	80026d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80026b2:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	0c5b      	lsrs	r3, r3, #17
 80026b8:	f003 0301 	and.w	r3, r3, #1
 80026bc:	4a11      	ldr	r2, [pc, #68]	; (8002704 <HAL_RCC_GetSysClockFreq+0xa0>)
 80026be:	5cd3      	ldrb	r3, [r2, r3]
 80026c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a0d      	ldr	r2, [pc, #52]	; (80026fc <HAL_RCC_GetSysClockFreq+0x98>)
 80026c6:	fb02 f203 	mul.w	r2, r2, r3
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	e004      	b.n	80026de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a0c      	ldr	r2, [pc, #48]	; (8002708 <HAL_RCC_GetSysClockFreq+0xa4>)
 80026d8:	fb02 f303 	mul.w	r3, r2, r3
 80026dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	613b      	str	r3, [r7, #16]
      break;
 80026e2:	e002      	b.n	80026ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <HAL_RCC_GetSysClockFreq+0x98>)
 80026e6:	613b      	str	r3, [r7, #16]
      break;
 80026e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026ea:	693b      	ldr	r3, [r7, #16]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	371c      	adds	r7, #28
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bc80      	pop	{r7}
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	40021000 	.word	0x40021000
 80026fc:	007a1200 	.word	0x007a1200
 8002700:	080046d4 	.word	0x080046d4
 8002704:	080046e4 	.word	0x080046e4
 8002708:	003d0900 	.word	0x003d0900

0800270c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002710:	4b02      	ldr	r3, [pc, #8]	; (800271c <HAL_RCC_GetHCLKFreq+0x10>)
 8002712:	681b      	ldr	r3, [r3, #0]
}
 8002714:	4618      	mov	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr
 800271c:	20000008 	.word	0x20000008

08002720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002724:	f7ff fff2 	bl	800270c <HAL_RCC_GetHCLKFreq>
 8002728:	4602      	mov	r2, r0
 800272a:	4b05      	ldr	r3, [pc, #20]	; (8002740 <HAL_RCC_GetPCLK1Freq+0x20>)
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	0a1b      	lsrs	r3, r3, #8
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	4903      	ldr	r1, [pc, #12]	; (8002744 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002736:	5ccb      	ldrb	r3, [r1, r3]
 8002738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800273c:	4618      	mov	r0, r3
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40021000 	.word	0x40021000
 8002744:	080046cc 	.word	0x080046cc

08002748 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800274c:	f7ff ffde 	bl	800270c <HAL_RCC_GetHCLKFreq>
 8002750:	4602      	mov	r2, r0
 8002752:	4b05      	ldr	r3, [pc, #20]	; (8002768 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	0adb      	lsrs	r3, r3, #11
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	4903      	ldr	r1, [pc, #12]	; (800276c <HAL_RCC_GetPCLK2Freq+0x24>)
 800275e:	5ccb      	ldrb	r3, [r1, r3]
 8002760:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002764:	4618      	mov	r0, r3
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40021000 	.word	0x40021000
 800276c:	080046cc 	.word	0x080046cc

08002770 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	220f      	movs	r2, #15
 800277e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002780:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <HAL_RCC_GetClockConfig+0x58>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 0203 	and.w	r2, r3, #3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800278c:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <HAL_RCC_GetClockConfig+0x58>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <HAL_RCC_GetClockConfig+0x58>)
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80027a4:	4b08      	ldr	r3, [pc, #32]	; (80027c8 <HAL_RCC_GetClockConfig+0x58>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	08db      	lsrs	r3, r3, #3
 80027aa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80027b2:	4b06      	ldr	r3, [pc, #24]	; (80027cc <HAL_RCC_GetClockConfig+0x5c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0207 	and.w	r2, r3, #7
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr
 80027c8:	40021000 	.word	0x40021000
 80027cc:	40022000 	.word	0x40022000

080027d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027d8:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <RCC_Delay+0x34>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0a      	ldr	r2, [pc, #40]	; (8002808 <RCC_Delay+0x38>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	0a5b      	lsrs	r3, r3, #9
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	fb02 f303 	mul.w	r3, r2, r3
 80027ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027ec:	bf00      	nop
  }
  while (Delay --);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1e5a      	subs	r2, r3, #1
 80027f2:	60fa      	str	r2, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f9      	bne.n	80027ec <RCC_Delay+0x1c>
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	3714      	adds	r7, #20
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	20000008 	.word	0x20000008
 8002808:	10624dd3 	.word	0x10624dd3

0800280c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e076      	b.n	800290c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	2b00      	cmp	r3, #0
 8002824:	d108      	bne.n	8002838 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800282e:	d009      	beq.n	8002844 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	61da      	str	r2, [r3, #28]
 8002836:	e005      	b.n	8002844 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2200      	movs	r2, #0
 800283c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2200      	movs	r2, #0
 8002842:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d106      	bne.n	8002864 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7fe fed2 	bl	8001608 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2202      	movs	r2, #2
 8002868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800287a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800288c:	431a      	orrs	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002896:	431a      	orrs	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	691b      	ldr	r3, [r3, #16]
 800289c:	f003 0302 	and.w	r3, r3, #2
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	431a      	orrs	r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028b4:	431a      	orrs	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028be:	431a      	orrs	r2, r3
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c8:	ea42 0103 	orr.w	r1, r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	699b      	ldr	r3, [r3, #24]
 80028e0:	0c1a      	lsrs	r2, r3, #16
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f002 0204 	and.w	r2, r2, #4
 80028ea:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	69da      	ldr	r2, [r3, #28]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028fa:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}

08002914 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b088      	sub	sp, #32
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	4613      	mov	r3, r2
 8002922:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002924:	f7ff f872 	bl	8001a0c <HAL_GetTick>
 8002928:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002934:	b2db      	uxtb	r3, r3
 8002936:	2b01      	cmp	r3, #1
 8002938:	d001      	beq.n	800293e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800293a:	2302      	movs	r3, #2
 800293c:	e12a      	b.n	8002b94 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <HAL_SPI_Transmit+0x36>
 8002944:	88fb      	ldrh	r3, [r7, #6]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d101      	bne.n	800294e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e122      	b.n	8002b94 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002954:	2b01      	cmp	r3, #1
 8002956:	d101      	bne.n	800295c <HAL_SPI_Transmit+0x48>
 8002958:	2302      	movs	r3, #2
 800295a:	e11b      	b.n	8002b94 <HAL_SPI_Transmit+0x280>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2203      	movs	r2, #3
 8002968:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	68ba      	ldr	r2, [r7, #8]
 8002976:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	88fa      	ldrh	r2, [r7, #6]
 800297c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	88fa      	ldrh	r2, [r7, #6]
 8002982:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2200      	movs	r2, #0
 800298e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029aa:	d10f      	bne.n	80029cc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80029ca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d6:	2b40      	cmp	r3, #64	; 0x40
 80029d8:	d007      	beq.n	80029ea <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029f2:	d152      	bne.n	8002a9a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d002      	beq.n	8002a02 <HAL_SPI_Transmit+0xee>
 80029fc:	8b7b      	ldrh	r3, [r7, #26]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d145      	bne.n	8002a8e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	881a      	ldrh	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a12:	1c9a      	adds	r2, r3, #2
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a1c:	b29b      	uxth	r3, r3
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a26:	e032      	b.n	8002a8e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d112      	bne.n	8002a5c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	881a      	ldrh	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a46:	1c9a      	adds	r2, r3, #2
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a5a:	e018      	b.n	8002a8e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a5c:	f7fe ffd6 	bl	8001a0c <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	683a      	ldr	r2, [r7, #0]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d803      	bhi.n	8002a74 <HAL_SPI_Transmit+0x160>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a72:	d102      	bne.n	8002a7a <HAL_SPI_Transmit+0x166>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d109      	bne.n	8002a8e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e082      	b.n	8002b94 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1c7      	bne.n	8002a28 <HAL_SPI_Transmit+0x114>
 8002a98:	e053      	b.n	8002b42 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <HAL_SPI_Transmit+0x194>
 8002aa2:	8b7b      	ldrh	r3, [r7, #26]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d147      	bne.n	8002b38 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	330c      	adds	r3, #12
 8002ab2:	7812      	ldrb	r2, [r2, #0]
 8002ab4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	1c5a      	adds	r2, r3, #1
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002ace:	e033      	b.n	8002b38 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d113      	bne.n	8002b06 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	330c      	adds	r3, #12
 8002ae8:	7812      	ldrb	r2, [r2, #0]
 8002aea:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b04:	e018      	b.n	8002b38 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b06:	f7fe ff81 	bl	8001a0c <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d803      	bhi.n	8002b1e <HAL_SPI_Transmit+0x20a>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b1c:	d102      	bne.n	8002b24 <HAL_SPI_Transmit+0x210>
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d109      	bne.n	8002b38 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          __HAL_UNLOCK(hspi);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e02d      	b.n	8002b94 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1c6      	bne.n	8002ad0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b42:	69fa      	ldr	r2, [r7, #28]
 8002b44:	6839      	ldr	r1, [r7, #0]
 8002b46:	68f8      	ldr	r0, [r7, #12]
 8002b48:	f000 fa66 	bl	8003018 <SPI_EndRxTxTransaction>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d002      	beq.n	8002b58 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	2220      	movs	r2, #32
 8002b56:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10a      	bne.n	8002b76 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b60:	2300      	movs	r3, #0
 8002b62:	617b      	str	r3, [r7, #20]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	617b      	str	r3, [r7, #20]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002b92:	2300      	movs	r3, #0
  }
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3720      	adds	r7, #32
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08a      	sub	sp, #40	; 0x28
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002baa:	2301      	movs	r3, #1
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bae:	f7fe ff2d 	bl	8001a0c <HAL_GetTick>
 8002bb2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002bba:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002bc2:	887b      	ldrh	r3, [r7, #2]
 8002bc4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002bc6:	7ffb      	ldrb	r3, [r7, #31]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d00c      	beq.n	8002be6 <HAL_SPI_TransmitReceive+0x4a>
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bd2:	d106      	bne.n	8002be2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d102      	bne.n	8002be2 <HAL_SPI_TransmitReceive+0x46>
 8002bdc:	7ffb      	ldrb	r3, [r7, #31]
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	d001      	beq.n	8002be6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002be2:	2302      	movs	r3, #2
 8002be4:	e17f      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d005      	beq.n	8002bf8 <HAL_SPI_TransmitReceive+0x5c>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <HAL_SPI_TransmitReceive+0x5c>
 8002bf2:	887b      	ldrh	r3, [r7, #2]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e174      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d101      	bne.n	8002c0a <HAL_SPI_TransmitReceive+0x6e>
 8002c06:	2302      	movs	r3, #2
 8002c08:	e16d      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b04      	cmp	r3, #4
 8002c1c:	d003      	beq.n	8002c26 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2205      	movs	r2, #5
 8002c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	887a      	ldrh	r2, [r7, #2]
 8002c36:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	887a      	ldrh	r2, [r7, #2]
 8002c3c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	887a      	ldrh	r2, [r7, #2]
 8002c48:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	887a      	ldrh	r2, [r7, #2]
 8002c4e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c66:	2b40      	cmp	r3, #64	; 0x40
 8002c68:	d007      	beq.n	8002c7a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c82:	d17e      	bne.n	8002d82 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d002      	beq.n	8002c92 <HAL_SPI_TransmitReceive+0xf6>
 8002c8c:	8afb      	ldrh	r3, [r7, #22]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d16c      	bne.n	8002d6c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	881a      	ldrh	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca2:	1c9a      	adds	r2, r3, #2
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cb6:	e059      	b.n	8002d6c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d11b      	bne.n	8002cfe <HAL_SPI_TransmitReceive+0x162>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d016      	beq.n	8002cfe <HAL_SPI_TransmitReceive+0x162>
 8002cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d113      	bne.n	8002cfe <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cda:	881a      	ldrh	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce6:	1c9a      	adds	r2, r3, #2
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cf0:	b29b      	uxth	r3, r3
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 0301 	and.w	r3, r3, #1
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d119      	bne.n	8002d40 <HAL_SPI_TransmitReceive+0x1a4>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d014      	beq.n	8002d40 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d20:	b292      	uxth	r2, r2
 8002d22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d28:	1c9a      	adds	r2, r3, #2
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d32:	b29b      	uxth	r3, r3
 8002d34:	3b01      	subs	r3, #1
 8002d36:	b29a      	uxth	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d40:	f7fe fe64 	bl	8001a0c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6a3b      	ldr	r3, [r7, #32]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d80d      	bhi.n	8002d6c <HAL_SPI_TransmitReceive+0x1d0>
 8002d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d56:	d009      	beq.n	8002d6c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e0bc      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1a0      	bne.n	8002cb8 <HAL_SPI_TransmitReceive+0x11c>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d19b      	bne.n	8002cb8 <HAL_SPI_TransmitReceive+0x11c>
 8002d80:	e082      	b.n	8002e88 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d002      	beq.n	8002d90 <HAL_SPI_TransmitReceive+0x1f4>
 8002d8a:	8afb      	ldrh	r3, [r7, #22]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d171      	bne.n	8002e74 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	330c      	adds	r3, #12
 8002d9a:	7812      	ldrb	r2, [r2, #0]
 8002d9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002db6:	e05d      	b.n	8002e74 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d11c      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x264>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d017      	beq.n	8002e00 <HAL_SPI_TransmitReceive+0x264>
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d114      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	330c      	adds	r3, #12
 8002de0:	7812      	ldrb	r2, [r2, #0]
 8002de2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d119      	bne.n	8002e42 <HAL_SPI_TransmitReceive+0x2a6>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d014      	beq.n	8002e42 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	68da      	ldr	r2, [r3, #12]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e42:	f7fe fde3 	bl	8001a0c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d803      	bhi.n	8002e5a <HAL_SPI_TransmitReceive+0x2be>
 8002e52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e58:	d102      	bne.n	8002e60 <HAL_SPI_TransmitReceive+0x2c4>
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d109      	bne.n	8002e74 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e038      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d19c      	bne.n	8002db8 <HAL_SPI_TransmitReceive+0x21c>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d197      	bne.n	8002db8 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e88:	6a3a      	ldr	r2, [r7, #32]
 8002e8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f000 f8c3 	bl	8003018 <SPI_EndRxTxTransaction>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d008      	beq.n	8002eaa <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2220      	movs	r2, #32
 8002e9c:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hspi);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e01d      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10a      	bne.n	8002ec8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d001      	beq.n	8002ee4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	e000      	b.n	8002ee6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
  }
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3728      	adds	r7, #40	; 0x28
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	b083      	sub	sp, #12
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002efc:	b2db      	uxtb	r3, r3
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bc80      	pop	{r7}
 8002f06:	4770      	bx	lr

08002f08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b088      	sub	sp, #32
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	603b      	str	r3, [r7, #0]
 8002f14:	4613      	mov	r3, r2
 8002f16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002f18:	f7fe fd78 	bl	8001a0c <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	4413      	add	r3, r2
 8002f26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002f28:	f7fe fd70 	bl	8001a0c <HAL_GetTick>
 8002f2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002f2e:	4b39      	ldr	r3, [pc, #228]	; (8003014 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	015b      	lsls	r3, r3, #5
 8002f34:	0d1b      	lsrs	r3, r3, #20
 8002f36:	69fa      	ldr	r2, [r7, #28]
 8002f38:	fb02 f303 	mul.w	r3, r2, r3
 8002f3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f3e:	e054      	b.n	8002fea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f46:	d050      	beq.n	8002fea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f48:	f7fe fd60 	bl	8001a0c <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d902      	bls.n	8002f5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d13d      	bne.n	8002fda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002f6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f76:	d111      	bne.n	8002f9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f80:	d004      	beq.n	8002f8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f8a:	d107      	bne.n	8002f9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002fa4:	d10f      	bne.n	8002fc6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fc4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2201      	movs	r2, #1
 8002fca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e017      	b.n	800300a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	bf0c      	ite	eq
 8002ffa:	2301      	moveq	r3, #1
 8002ffc:	2300      	movne	r3, #0
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	429a      	cmp	r2, r3
 8003006:	d19b      	bne.n	8002f40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3720      	adds	r7, #32
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000008 	.word	0x20000008

08003018 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b086      	sub	sp, #24
 800301c:	af02      	add	r7, sp, #8
 800301e:	60f8      	str	r0, [r7, #12]
 8003020:	60b9      	str	r1, [r7, #8]
 8003022:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	2201      	movs	r2, #1
 800302c:	2102      	movs	r1, #2
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f7ff ff6a 	bl	8002f08 <SPI_WaitFlagStateUntilTimeout>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d007      	beq.n	800304a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303e:	f043 0220 	orr.w	r2, r3, #32
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e013      	b.n	8003072 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2200      	movs	r2, #0
 8003052:	2180      	movs	r1, #128	; 0x80
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f7ff ff57 	bl	8002f08 <SPI_WaitFlagStateUntilTimeout>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d007      	beq.n	8003070 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003064:	f043 0220 	orr.w	r2, r3, #32
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e000      	b.n	8003072 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e041      	b.n	8003110 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	d106      	bne.n	80030a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7fe fafb 	bl	800169c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2202      	movs	r2, #2
 80030aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	3304      	adds	r3, #4
 80030b6:	4619      	mov	r1, r3
 80030b8:	4610      	mov	r0, r2
 80030ba:	f000 fa5b 	bl	8003574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b01      	cmp	r3, #1
 800312a:	d001      	beq.n	8003130 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e03a      	b.n	80031a6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2202      	movs	r2, #2
 8003134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0201 	orr.w	r2, r2, #1
 8003146:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a18      	ldr	r2, [pc, #96]	; (80031b0 <HAL_TIM_Base_Start_IT+0x98>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d00e      	beq.n	8003170 <HAL_TIM_Base_Start_IT+0x58>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800315a:	d009      	beq.n	8003170 <HAL_TIM_Base_Start_IT+0x58>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a14      	ldr	r2, [pc, #80]	; (80031b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d004      	beq.n	8003170 <HAL_TIM_Base_Start_IT+0x58>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a13      	ldr	r2, [pc, #76]	; (80031b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d111      	bne.n	8003194 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f003 0307 	and.w	r3, r3, #7
 800317a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2b06      	cmp	r3, #6
 8003180:	d010      	beq.n	80031a4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f042 0201 	orr.w	r2, r2, #1
 8003190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003192:	e007      	b.n	80031a4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0201 	orr.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bc80      	pop	{r7}
 80031ae:	4770      	bx	lr
 80031b0:	40012c00 	.word	0x40012c00
 80031b4:	40000400 	.word	0x40000400
 80031b8:	40000800 	.word	0x40000800

080031bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d020      	beq.n	8003220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d01b      	beq.n	8003220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f06f 0202 	mvn.w	r2, #2
 80031f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2201      	movs	r2, #1
 80031f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f998 	bl	800353c <HAL_TIM_IC_CaptureCallback>
 800320c:	e005      	b.n	800321a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f98b 	bl	800352a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 f99a 	bl	800354e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b00      	cmp	r3, #0
 8003228:	d020      	beq.n	800326c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b00      	cmp	r3, #0
 8003232:	d01b      	beq.n	800326c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f06f 0204 	mvn.w	r2, #4
 800323c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2202      	movs	r2, #2
 8003242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f972 	bl	800353c <HAL_TIM_IC_CaptureCallback>
 8003258:	e005      	b.n	8003266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f000 f965 	bl	800352a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f000 f974 	bl	800354e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d020      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f003 0308 	and.w	r3, r3, #8
 800327c:	2b00      	cmp	r3, #0
 800327e:	d01b      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f06f 0208 	mvn.w	r2, #8
 8003288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2204      	movs	r2, #4
 800328e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d003      	beq.n	80032a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f94c 	bl	800353c <HAL_TIM_IC_CaptureCallback>
 80032a4:	e005      	b.n	80032b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f93f 	bl	800352a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 f94e 	bl	800354e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d020      	beq.n	8003304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d01b      	beq.n	8003304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0210 	mvn.w	r2, #16
 80032d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2208      	movs	r2, #8
 80032da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f926 	bl	800353c <HAL_TIM_IC_CaptureCallback>
 80032f0:	e005      	b.n	80032fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f919 	bl	800352a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 f928 	bl	800354e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d00c      	beq.n	8003328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d007      	beq.n	8003328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0201 	mvn.w	r2, #1
 8003320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f7fe f926 	bl	8001574 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00c      	beq.n	800334c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003338:	2b00      	cmp	r3, #0
 800333a:	d007      	beq.n	800334c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 fa7f 	bl	800384a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d00c      	beq.n	8003370 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d007      	beq.n	8003370 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f8f8 	bl	8003560 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00c      	beq.n	8003394 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f003 0320 	and.w	r3, r3, #32
 8003380:	2b00      	cmp	r3, #0
 8003382:	d007      	beq.n	8003394 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f06f 0220 	mvn.w	r2, #32
 800338c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fa52 	bl	8003838 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003394:	bf00      	nop
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033a6:	2300      	movs	r3, #0
 80033a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <HAL_TIM_ConfigClockSource+0x1c>
 80033b4:	2302      	movs	r3, #2
 80033b6:	e0b4      	b.n	8003522 <HAL_TIM_ConfigClockSource+0x186>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80033d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f0:	d03e      	beq.n	8003470 <HAL_TIM_ConfigClockSource+0xd4>
 80033f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033f6:	f200 8087 	bhi.w	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 80033fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033fe:	f000 8086 	beq.w	800350e <HAL_TIM_ConfigClockSource+0x172>
 8003402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003406:	d87f      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003408:	2b70      	cmp	r3, #112	; 0x70
 800340a:	d01a      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0xa6>
 800340c:	2b70      	cmp	r3, #112	; 0x70
 800340e:	d87b      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003410:	2b60      	cmp	r3, #96	; 0x60
 8003412:	d050      	beq.n	80034b6 <HAL_TIM_ConfigClockSource+0x11a>
 8003414:	2b60      	cmp	r3, #96	; 0x60
 8003416:	d877      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003418:	2b50      	cmp	r3, #80	; 0x50
 800341a:	d03c      	beq.n	8003496 <HAL_TIM_ConfigClockSource+0xfa>
 800341c:	2b50      	cmp	r3, #80	; 0x50
 800341e:	d873      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003420:	2b40      	cmp	r3, #64	; 0x40
 8003422:	d058      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0x13a>
 8003424:	2b40      	cmp	r3, #64	; 0x40
 8003426:	d86f      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003428:	2b30      	cmp	r3, #48	; 0x30
 800342a:	d064      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0x15a>
 800342c:	2b30      	cmp	r3, #48	; 0x30
 800342e:	d86b      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003430:	2b20      	cmp	r3, #32
 8003432:	d060      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0x15a>
 8003434:	2b20      	cmp	r3, #32
 8003436:	d867      	bhi.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
 8003438:	2b00      	cmp	r3, #0
 800343a:	d05c      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0x15a>
 800343c:	2b10      	cmp	r3, #16
 800343e:	d05a      	beq.n	80034f6 <HAL_TIM_ConfigClockSource+0x15a>
 8003440:	e062      	b.n	8003508 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6899      	ldr	r1, [r3, #8]
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	f000 f974 	bl	800373e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003464:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	609a      	str	r2, [r3, #8]
      break;
 800346e:	e04f      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	6899      	ldr	r1, [r3, #8]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f000 f95d 	bl	800373e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003492:	609a      	str	r2, [r3, #8]
      break;
 8003494:	e03c      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6818      	ldr	r0, [r3, #0]
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	6859      	ldr	r1, [r3, #4]
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	461a      	mov	r2, r3
 80034a4:	f000 f8d4 	bl	8003650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2150      	movs	r1, #80	; 0x50
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 f92b 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 80034b4:	e02c      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6818      	ldr	r0, [r3, #0]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6859      	ldr	r1, [r3, #4]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	461a      	mov	r2, r3
 80034c4:	f000 f8f2 	bl	80036ac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2160      	movs	r1, #96	; 0x60
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 f91b 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 80034d4:	e01c      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6818      	ldr	r0, [r3, #0]
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	6859      	ldr	r1, [r3, #4]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	461a      	mov	r2, r3
 80034e4:	f000 f8b4 	bl	8003650 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2140      	movs	r1, #64	; 0x40
 80034ee:	4618      	mov	r0, r3
 80034f0:	f000 f90b 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 80034f4:	e00c      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4619      	mov	r1, r3
 8003500:	4610      	mov	r0, r2
 8003502:	f000 f902 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 8003506:	e003      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	73fb      	strb	r3, [r7, #15]
      break;
 800350c:	e000      	b.n	8003510 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800350e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003520:	7bfb      	ldrb	r3, [r7, #15]
}
 8003522:	4618      	mov	r0, r3
 8003524:	3710      	adds	r7, #16
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800352a:	b480      	push	{r7}
 800352c:	b083      	sub	sp, #12
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003532:	bf00      	nop
 8003534:	370c      	adds	r7, #12
 8003536:	46bd      	mov	sp, r7
 8003538:	bc80      	pop	{r7}
 800353a:	4770      	bx	lr

0800353c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003556:	bf00      	nop
 8003558:	370c      	adds	r7, #12
 800355a:	46bd      	mov	sp, r7
 800355c:	bc80      	pop	{r7}
 800355e:	4770      	bx	lr

08003560 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	bc80      	pop	{r7}
 8003570:	4770      	bx	lr
	...

08003574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a2f      	ldr	r2, [pc, #188]	; (8003644 <TIM_Base_SetConfig+0xd0>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d00b      	beq.n	80035a4 <TIM_Base_SetConfig+0x30>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003592:	d007      	beq.n	80035a4 <TIM_Base_SetConfig+0x30>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a2c      	ldr	r2, [pc, #176]	; (8003648 <TIM_Base_SetConfig+0xd4>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d003      	beq.n	80035a4 <TIM_Base_SetConfig+0x30>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a2b      	ldr	r2, [pc, #172]	; (800364c <TIM_Base_SetConfig+0xd8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d108      	bne.n	80035b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a22      	ldr	r2, [pc, #136]	; (8003644 <TIM_Base_SetConfig+0xd0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00b      	beq.n	80035d6 <TIM_Base_SetConfig+0x62>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035c4:	d007      	beq.n	80035d6 <TIM_Base_SetConfig+0x62>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a1f      	ldr	r2, [pc, #124]	; (8003648 <TIM_Base_SetConfig+0xd4>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d003      	beq.n	80035d6 <TIM_Base_SetConfig+0x62>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a1e      	ldr	r2, [pc, #120]	; (800364c <TIM_Base_SetConfig+0xd8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d108      	bne.n	80035e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	689a      	ldr	r2, [r3, #8]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a0d      	ldr	r2, [pc, #52]	; (8003644 <TIM_Base_SetConfig+0xd0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d103      	bne.n	800361c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	d005      	beq.n	800363a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f023 0201 	bic.w	r2, r3, #1
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	611a      	str	r2, [r3, #16]
  }
}
 800363a:	bf00      	nop
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	bc80      	pop	{r7}
 8003642:	4770      	bx	lr
 8003644:	40012c00 	.word	0x40012c00
 8003648:	40000400 	.word	0x40000400
 800364c:	40000800 	.word	0x40000800

08003650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003650:	b480      	push	{r7}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	f023 0201 	bic.w	r2, r3, #1
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800367a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f023 030a 	bic.w	r3, r3, #10
 800368c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	4313      	orrs	r3, r2
 8003694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	621a      	str	r2, [r3, #32]
}
 80036a2:	bf00      	nop
 80036a4:	371c      	adds	r7, #28
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bc80      	pop	{r7}
 80036aa:	4770      	bx	lr

080036ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	f023 0210 	bic.w	r2, r3, #16
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	031b      	lsls	r3, r3, #12
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	621a      	str	r2, [r3, #32]
}
 8003700:	bf00      	nop
 8003702:	371c      	adds	r7, #28
 8003704:	46bd      	mov	sp, r7
 8003706:	bc80      	pop	{r7}
 8003708:	4770      	bx	lr

0800370a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800370a:	b480      	push	{r7}
 800370c:	b085      	sub	sp, #20
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003720:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	f043 0307 	orr.w	r3, r3, #7
 800372c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	609a      	str	r2, [r3, #8]
}
 8003734:	bf00      	nop
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr

0800373e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800373e:	b480      	push	{r7}
 8003740:	b087      	sub	sp, #28
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	607a      	str	r2, [r7, #4]
 800374a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003758:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	021a      	lsls	r2, r3, #8
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	431a      	orrs	r2, r3
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	4313      	orrs	r3, r2
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4313      	orrs	r3, r2
 800376a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	609a      	str	r2, [r3, #8]
}
 8003772:	bf00      	nop
 8003774:	371c      	adds	r7, #28
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003790:	2302      	movs	r3, #2
 8003792:	e046      	b.n	8003822 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a16      	ldr	r2, [pc, #88]	; (800382c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00e      	beq.n	80037f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e0:	d009      	beq.n	80037f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a12      	ldr	r2, [pc, #72]	; (8003830 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d004      	beq.n	80037f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a10      	ldr	r2, [pc, #64]	; (8003834 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d10c      	bne.n	8003810 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	4313      	orrs	r3, r2
 8003806:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr
 800382c:	40012c00 	.word	0x40012c00
 8003830:	40000400 	.word	0x40000400
 8003834:	40000800 	.word	0x40000800

08003838 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	bc80      	pop	{r7}
 8003848:	4770      	bx	lr

0800384a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003852:	bf00      	nop
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr

0800385c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e042      	b.n	80038f4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d106      	bne.n	8003888 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7fd ff28 	bl	80016d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2224      	movs	r2, #36	; 0x24
 800388c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800389e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f971 	bl	8003b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	691a      	ldr	r2, [r3, #16]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695a      	ldr	r2, [r3, #20]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	68da      	ldr	r2, [r3, #12]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2220      	movs	r2, #32
 80038e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b08a      	sub	sp, #40	; 0x28
 8003900:	af02      	add	r7, sp, #8
 8003902:	60f8      	str	r0, [r7, #12]
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	4613      	mov	r3, r2
 800390a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b20      	cmp	r3, #32
 800391a:	d175      	bne.n	8003a08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_UART_Transmit+0x2c>
 8003922:	88fb      	ldrh	r3, [r7, #6]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e06e      	b.n	8003a0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2221      	movs	r2, #33	; 0x21
 8003936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800393a:	f7fe f867 	bl	8001a0c <HAL_GetTick>
 800393e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	88fa      	ldrh	r2, [r7, #6]
 8003944:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	88fa      	ldrh	r2, [r7, #6]
 800394a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003954:	d108      	bne.n	8003968 <HAL_UART_Transmit+0x6c>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d104      	bne.n	8003968 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800395e:	2300      	movs	r3, #0
 8003960:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	61bb      	str	r3, [r7, #24]
 8003966:	e003      	b.n	8003970 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800396c:	2300      	movs	r3, #0
 800396e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003970:	e02e      	b.n	80039d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	2200      	movs	r2, #0
 800397a:	2180      	movs	r1, #128	; 0x80
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	f000 f848 	bl	8003a12 <UART_WaitOnFlagUntilTimeout>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d005      	beq.n	8003994 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e03a      	b.n	8003a0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10b      	bne.n	80039b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	3302      	adds	r3, #2
 80039ae:	61bb      	str	r3, [r7, #24]
 80039b0:	e007      	b.n	80039c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	781a      	ldrb	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	3301      	adds	r3, #1
 80039c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1cb      	bne.n	8003972 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2200      	movs	r2, #0
 80039e2:	2140      	movs	r1, #64	; 0x40
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 f814 	bl	8003a12 <UART_WaitOnFlagUntilTimeout>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d005      	beq.n	80039fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e006      	b.n	8003a0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	e000      	b.n	8003a0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003a08:	2302      	movs	r3, #2
  }
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3720      	adds	r7, #32
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b086      	sub	sp, #24
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	60f8      	str	r0, [r7, #12]
 8003a1a:	60b9      	str	r1, [r7, #8]
 8003a1c:	603b      	str	r3, [r7, #0]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a22:	e03b      	b.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a24:	6a3b      	ldr	r3, [r7, #32]
 8003a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a2a:	d037      	beq.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2c:	f7fd ffee 	bl	8001a0c <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	6a3a      	ldr	r2, [r7, #32]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d302      	bcc.n	8003a42 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e03a      	b.n	8003abc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d023      	beq.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b80      	cmp	r3, #128	; 0x80
 8003a58:	d020      	beq.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b40      	cmp	r3, #64	; 0x40
 8003a5e:	d01d      	beq.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d116      	bne.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	617b      	str	r3, [r7, #20]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a84:	68f8      	ldr	r0, [r7, #12]
 8003a86:	f000 f81d 	bl	8003ac4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2208      	movs	r2, #8
 8003a8e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e00f      	b.n	8003abc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	bf0c      	ite	eq
 8003aac:	2301      	moveq	r3, #1
 8003aae:	2300      	movne	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	79fb      	ldrb	r3, [r7, #7]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d0b4      	beq.n	8003a24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3718      	adds	r7, #24
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b095      	sub	sp, #84	; 0x54
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	330c      	adds	r3, #12
 8003ad2:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ad6:	e853 3f00 	ldrex	r3, [r3]
 8003ada:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ade:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	330c      	adds	r3, #12
 8003aea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003aec:	643a      	str	r2, [r7, #64]	; 0x40
 8003aee:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003af2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003af4:	e841 2300 	strex	r3, r2, [r1]
 8003af8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1e5      	bne.n	8003acc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	3314      	adds	r3, #20
 8003b06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b08:	6a3b      	ldr	r3, [r7, #32]
 8003b0a:	e853 3f00 	ldrex	r3, [r3]
 8003b0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	f023 0301 	bic.w	r3, r3, #1
 8003b16:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	3314      	adds	r3, #20
 8003b1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b28:	e841 2300 	strex	r3, r2, [r1]
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1e5      	bne.n	8003b00 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d119      	bne.n	8003b70 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	330c      	adds	r3, #12
 8003b42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	e853 3f00 	ldrex	r3, [r3]
 8003b4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	f023 0310 	bic.w	r3, r3, #16
 8003b52:	647b      	str	r3, [r7, #68]	; 0x44
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	330c      	adds	r3, #12
 8003b5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b5c:	61ba      	str	r2, [r7, #24]
 8003b5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b60:	6979      	ldr	r1, [r7, #20]
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	e841 2300 	strex	r3, r2, [r1]
 8003b68:	613b      	str	r3, [r7, #16]
   return(result);
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1e5      	bne.n	8003b3c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2220      	movs	r2, #32
 8003b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003b7e:	bf00      	nop
 8003b80:	3754      	adds	r7, #84	; 0x54
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc80      	pop	{r7}
 8003b86:	4770      	bx	lr

08003b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68da      	ldr	r2, [r3, #12]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68db      	ldr	r3, [r3, #12]
 8003bbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003bc2:	f023 030c 	bic.w	r3, r3, #12
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	68b9      	ldr	r1, [r7, #8]
 8003bcc:	430b      	orrs	r3, r1
 8003bce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	699a      	ldr	r2, [r3, #24]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	430a      	orrs	r2, r1
 8003be4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a2c      	ldr	r2, [pc, #176]	; (8003c9c <UART_SetConfig+0x114>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d103      	bne.n	8003bf8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bf0:	f7fe fdaa 	bl	8002748 <HAL_RCC_GetPCLK2Freq>
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	e002      	b.n	8003bfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bf8:	f7fe fd92 	bl	8002720 <HAL_RCC_GetPCLK1Freq>
 8003bfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003bfe:	68fa      	ldr	r2, [r7, #12]
 8003c00:	4613      	mov	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4413      	add	r3, r2
 8003c06:	009a      	lsls	r2, r3, #2
 8003c08:	441a      	add	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c14:	4a22      	ldr	r2, [pc, #136]	; (8003ca0 <UART_SetConfig+0x118>)
 8003c16:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1a:	095b      	lsrs	r3, r3, #5
 8003c1c:	0119      	lsls	r1, r3, #4
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	009a      	lsls	r2, r3, #2
 8003c28:	441a      	add	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c34:	4b1a      	ldr	r3, [pc, #104]	; (8003ca0 <UART_SetConfig+0x118>)
 8003c36:	fba3 0302 	umull	r0, r3, r3, r2
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	2064      	movs	r0, #100	; 0x64
 8003c3e:	fb00 f303 	mul.w	r3, r0, r3
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	3332      	adds	r3, #50	; 0x32
 8003c48:	4a15      	ldr	r2, [pc, #84]	; (8003ca0 <UART_SetConfig+0x118>)
 8003c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4e:	095b      	lsrs	r3, r3, #5
 8003c50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c54:	4419      	add	r1, r3
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009a      	lsls	r2, r3, #2
 8003c60:	441a      	add	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	; (8003ca0 <UART_SetConfig+0x118>)
 8003c6e:	fba3 0302 	umull	r0, r3, r3, r2
 8003c72:	095b      	lsrs	r3, r3, #5
 8003c74:	2064      	movs	r0, #100	; 0x64
 8003c76:	fb00 f303 	mul.w	r3, r0, r3
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	011b      	lsls	r3, r3, #4
 8003c7e:	3332      	adds	r3, #50	; 0x32
 8003c80:	4a07      	ldr	r2, [pc, #28]	; (8003ca0 <UART_SetConfig+0x118>)
 8003c82:	fba2 2303 	umull	r2, r3, r2, r3
 8003c86:	095b      	lsrs	r3, r3, #5
 8003c88:	f003 020f 	and.w	r2, r3, #15
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	440a      	add	r2, r1
 8003c92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c94:	bf00      	nop
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40013800 	.word	0x40013800
 8003ca0:	51eb851f 	.word	0x51eb851f

08003ca4 <__errno>:
 8003ca4:	4b01      	ldr	r3, [pc, #4]	; (8003cac <__errno+0x8>)
 8003ca6:	6818      	ldr	r0, [r3, #0]
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	20000014 	.word	0x20000014

08003cb0 <__libc_init_array>:
 8003cb0:	b570      	push	{r4, r5, r6, lr}
 8003cb2:	2600      	movs	r6, #0
 8003cb4:	4d0c      	ldr	r5, [pc, #48]	; (8003ce8 <__libc_init_array+0x38>)
 8003cb6:	4c0d      	ldr	r4, [pc, #52]	; (8003cec <__libc_init_array+0x3c>)
 8003cb8:	1b64      	subs	r4, r4, r5
 8003cba:	10a4      	asrs	r4, r4, #2
 8003cbc:	42a6      	cmp	r6, r4
 8003cbe:	d109      	bne.n	8003cd4 <__libc_init_array+0x24>
 8003cc0:	f000 fc76 	bl	80045b0 <_init>
 8003cc4:	2600      	movs	r6, #0
 8003cc6:	4d0a      	ldr	r5, [pc, #40]	; (8003cf0 <__libc_init_array+0x40>)
 8003cc8:	4c0a      	ldr	r4, [pc, #40]	; (8003cf4 <__libc_init_array+0x44>)
 8003cca:	1b64      	subs	r4, r4, r5
 8003ccc:	10a4      	asrs	r4, r4, #2
 8003cce:	42a6      	cmp	r6, r4
 8003cd0:	d105      	bne.n	8003cde <__libc_init_array+0x2e>
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
 8003cd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cd8:	4798      	blx	r3
 8003cda:	3601      	adds	r6, #1
 8003cdc:	e7ee      	b.n	8003cbc <__libc_init_array+0xc>
 8003cde:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ce2:	4798      	blx	r3
 8003ce4:	3601      	adds	r6, #1
 8003ce6:	e7f2      	b.n	8003cce <__libc_init_array+0x1e>
 8003ce8:	08004724 	.word	0x08004724
 8003cec:	08004724 	.word	0x08004724
 8003cf0:	08004724 	.word	0x08004724
 8003cf4:	08004728 	.word	0x08004728

08003cf8 <memcpy>:
 8003cf8:	440a      	add	r2, r1
 8003cfa:	4291      	cmp	r1, r2
 8003cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d00:	d100      	bne.n	8003d04 <memcpy+0xc>
 8003d02:	4770      	bx	lr
 8003d04:	b510      	push	{r4, lr}
 8003d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d0a:	4291      	cmp	r1, r2
 8003d0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d10:	d1f9      	bne.n	8003d06 <memcpy+0xe>
 8003d12:	bd10      	pop	{r4, pc}

08003d14 <memset>:
 8003d14:	4603      	mov	r3, r0
 8003d16:	4402      	add	r2, r0
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d100      	bne.n	8003d1e <memset+0xa>
 8003d1c:	4770      	bx	lr
 8003d1e:	f803 1b01 	strb.w	r1, [r3], #1
 8003d22:	e7f9      	b.n	8003d18 <memset+0x4>

08003d24 <_vsniprintf_r>:
 8003d24:	b530      	push	{r4, r5, lr}
 8003d26:	1e14      	subs	r4, r2, #0
 8003d28:	4605      	mov	r5, r0
 8003d2a:	b09b      	sub	sp, #108	; 0x6c
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	da05      	bge.n	8003d3c <_vsniprintf_r+0x18>
 8003d30:	238b      	movs	r3, #139	; 0x8b
 8003d32:	f04f 30ff 	mov.w	r0, #4294967295
 8003d36:	602b      	str	r3, [r5, #0]
 8003d38:	b01b      	add	sp, #108	; 0x6c
 8003d3a:	bd30      	pop	{r4, r5, pc}
 8003d3c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8003d40:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003d44:	bf0c      	ite	eq
 8003d46:	4623      	moveq	r3, r4
 8003d48:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003d4c:	9302      	str	r3, [sp, #8]
 8003d4e:	9305      	str	r3, [sp, #20]
 8003d50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d54:	4602      	mov	r2, r0
 8003d56:	9100      	str	r1, [sp, #0]
 8003d58:	9104      	str	r1, [sp, #16]
 8003d5a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003d5e:	4669      	mov	r1, sp
 8003d60:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003d62:	4628      	mov	r0, r5
 8003d64:	f000 f874 	bl	8003e50 <_svfiprintf_r>
 8003d68:	1c43      	adds	r3, r0, #1
 8003d6a:	bfbc      	itt	lt
 8003d6c:	238b      	movlt	r3, #139	; 0x8b
 8003d6e:	602b      	strlt	r3, [r5, #0]
 8003d70:	2c00      	cmp	r4, #0
 8003d72:	d0e1      	beq.n	8003d38 <_vsniprintf_r+0x14>
 8003d74:	2200      	movs	r2, #0
 8003d76:	9b00      	ldr	r3, [sp, #0]
 8003d78:	701a      	strb	r2, [r3, #0]
 8003d7a:	e7dd      	b.n	8003d38 <_vsniprintf_r+0x14>

08003d7c <vsniprintf>:
 8003d7c:	b507      	push	{r0, r1, r2, lr}
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	4613      	mov	r3, r2
 8003d82:	460a      	mov	r2, r1
 8003d84:	4601      	mov	r1, r0
 8003d86:	4803      	ldr	r0, [pc, #12]	; (8003d94 <vsniprintf+0x18>)
 8003d88:	6800      	ldr	r0, [r0, #0]
 8003d8a:	f7ff ffcb 	bl	8003d24 <_vsniprintf_r>
 8003d8e:	b003      	add	sp, #12
 8003d90:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d94:	20000014 	.word	0x20000014

08003d98 <__ssputs_r>:
 8003d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d9c:	688e      	ldr	r6, [r1, #8]
 8003d9e:	4682      	mov	sl, r0
 8003da0:	429e      	cmp	r6, r3
 8003da2:	460c      	mov	r4, r1
 8003da4:	4690      	mov	r8, r2
 8003da6:	461f      	mov	r7, r3
 8003da8:	d838      	bhi.n	8003e1c <__ssputs_r+0x84>
 8003daa:	898a      	ldrh	r2, [r1, #12]
 8003dac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003db0:	d032      	beq.n	8003e18 <__ssputs_r+0x80>
 8003db2:	6825      	ldr	r5, [r4, #0]
 8003db4:	6909      	ldr	r1, [r1, #16]
 8003db6:	3301      	adds	r3, #1
 8003db8:	eba5 0901 	sub.w	r9, r5, r1
 8003dbc:	6965      	ldr	r5, [r4, #20]
 8003dbe:	444b      	add	r3, r9
 8003dc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003dc8:	106d      	asrs	r5, r5, #1
 8003dca:	429d      	cmp	r5, r3
 8003dcc:	bf38      	it	cc
 8003dce:	461d      	movcc	r5, r3
 8003dd0:	0553      	lsls	r3, r2, #21
 8003dd2:	d531      	bpl.n	8003e38 <__ssputs_r+0xa0>
 8003dd4:	4629      	mov	r1, r5
 8003dd6:	f000 fb45 	bl	8004464 <_malloc_r>
 8003dda:	4606      	mov	r6, r0
 8003ddc:	b950      	cbnz	r0, 8003df4 <__ssputs_r+0x5c>
 8003dde:	230c      	movs	r3, #12
 8003de0:	f04f 30ff 	mov.w	r0, #4294967295
 8003de4:	f8ca 3000 	str.w	r3, [sl]
 8003de8:	89a3      	ldrh	r3, [r4, #12]
 8003dea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dee:	81a3      	strh	r3, [r4, #12]
 8003df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003df4:	464a      	mov	r2, r9
 8003df6:	6921      	ldr	r1, [r4, #16]
 8003df8:	f7ff ff7e 	bl	8003cf8 <memcpy>
 8003dfc:	89a3      	ldrh	r3, [r4, #12]
 8003dfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003e02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e06:	81a3      	strh	r3, [r4, #12]
 8003e08:	6126      	str	r6, [r4, #16]
 8003e0a:	444e      	add	r6, r9
 8003e0c:	6026      	str	r6, [r4, #0]
 8003e0e:	463e      	mov	r6, r7
 8003e10:	6165      	str	r5, [r4, #20]
 8003e12:	eba5 0509 	sub.w	r5, r5, r9
 8003e16:	60a5      	str	r5, [r4, #8]
 8003e18:	42be      	cmp	r6, r7
 8003e1a:	d900      	bls.n	8003e1e <__ssputs_r+0x86>
 8003e1c:	463e      	mov	r6, r7
 8003e1e:	4632      	mov	r2, r6
 8003e20:	4641      	mov	r1, r8
 8003e22:	6820      	ldr	r0, [r4, #0]
 8003e24:	f000 fab8 	bl	8004398 <memmove>
 8003e28:	68a3      	ldr	r3, [r4, #8]
 8003e2a:	6822      	ldr	r2, [r4, #0]
 8003e2c:	1b9b      	subs	r3, r3, r6
 8003e2e:	4432      	add	r2, r6
 8003e30:	2000      	movs	r0, #0
 8003e32:	60a3      	str	r3, [r4, #8]
 8003e34:	6022      	str	r2, [r4, #0]
 8003e36:	e7db      	b.n	8003df0 <__ssputs_r+0x58>
 8003e38:	462a      	mov	r2, r5
 8003e3a:	f000 fb6d 	bl	8004518 <_realloc_r>
 8003e3e:	4606      	mov	r6, r0
 8003e40:	2800      	cmp	r0, #0
 8003e42:	d1e1      	bne.n	8003e08 <__ssputs_r+0x70>
 8003e44:	4650      	mov	r0, sl
 8003e46:	6921      	ldr	r1, [r4, #16]
 8003e48:	f000 fac0 	bl	80043cc <_free_r>
 8003e4c:	e7c7      	b.n	8003dde <__ssputs_r+0x46>
	...

08003e50 <_svfiprintf_r>:
 8003e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e54:	4698      	mov	r8, r3
 8003e56:	898b      	ldrh	r3, [r1, #12]
 8003e58:	4607      	mov	r7, r0
 8003e5a:	061b      	lsls	r3, r3, #24
 8003e5c:	460d      	mov	r5, r1
 8003e5e:	4614      	mov	r4, r2
 8003e60:	b09d      	sub	sp, #116	; 0x74
 8003e62:	d50e      	bpl.n	8003e82 <_svfiprintf_r+0x32>
 8003e64:	690b      	ldr	r3, [r1, #16]
 8003e66:	b963      	cbnz	r3, 8003e82 <_svfiprintf_r+0x32>
 8003e68:	2140      	movs	r1, #64	; 0x40
 8003e6a:	f000 fafb 	bl	8004464 <_malloc_r>
 8003e6e:	6028      	str	r0, [r5, #0]
 8003e70:	6128      	str	r0, [r5, #16]
 8003e72:	b920      	cbnz	r0, 8003e7e <_svfiprintf_r+0x2e>
 8003e74:	230c      	movs	r3, #12
 8003e76:	603b      	str	r3, [r7, #0]
 8003e78:	f04f 30ff 	mov.w	r0, #4294967295
 8003e7c:	e0d1      	b.n	8004022 <_svfiprintf_r+0x1d2>
 8003e7e:	2340      	movs	r3, #64	; 0x40
 8003e80:	616b      	str	r3, [r5, #20]
 8003e82:	2300      	movs	r3, #0
 8003e84:	9309      	str	r3, [sp, #36]	; 0x24
 8003e86:	2320      	movs	r3, #32
 8003e88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e8c:	2330      	movs	r3, #48	; 0x30
 8003e8e:	f04f 0901 	mov.w	r9, #1
 8003e92:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e96:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800403c <_svfiprintf_r+0x1ec>
 8003e9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e9e:	4623      	mov	r3, r4
 8003ea0:	469a      	mov	sl, r3
 8003ea2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ea6:	b10a      	cbz	r2, 8003eac <_svfiprintf_r+0x5c>
 8003ea8:	2a25      	cmp	r2, #37	; 0x25
 8003eaa:	d1f9      	bne.n	8003ea0 <_svfiprintf_r+0x50>
 8003eac:	ebba 0b04 	subs.w	fp, sl, r4
 8003eb0:	d00b      	beq.n	8003eca <_svfiprintf_r+0x7a>
 8003eb2:	465b      	mov	r3, fp
 8003eb4:	4622      	mov	r2, r4
 8003eb6:	4629      	mov	r1, r5
 8003eb8:	4638      	mov	r0, r7
 8003eba:	f7ff ff6d 	bl	8003d98 <__ssputs_r>
 8003ebe:	3001      	adds	r0, #1
 8003ec0:	f000 80aa 	beq.w	8004018 <_svfiprintf_r+0x1c8>
 8003ec4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003ec6:	445a      	add	r2, fp
 8003ec8:	9209      	str	r2, [sp, #36]	; 0x24
 8003eca:	f89a 3000 	ldrb.w	r3, [sl]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 80a2 	beq.w	8004018 <_svfiprintf_r+0x1c8>
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ede:	f10a 0a01 	add.w	sl, sl, #1
 8003ee2:	9304      	str	r3, [sp, #16]
 8003ee4:	9307      	str	r3, [sp, #28]
 8003ee6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003eea:	931a      	str	r3, [sp, #104]	; 0x68
 8003eec:	4654      	mov	r4, sl
 8003eee:	2205      	movs	r2, #5
 8003ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ef4:	4851      	ldr	r0, [pc, #324]	; (800403c <_svfiprintf_r+0x1ec>)
 8003ef6:	f000 fa41 	bl	800437c <memchr>
 8003efa:	9a04      	ldr	r2, [sp, #16]
 8003efc:	b9d8      	cbnz	r0, 8003f36 <_svfiprintf_r+0xe6>
 8003efe:	06d0      	lsls	r0, r2, #27
 8003f00:	bf44      	itt	mi
 8003f02:	2320      	movmi	r3, #32
 8003f04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f08:	0711      	lsls	r1, r2, #28
 8003f0a:	bf44      	itt	mi
 8003f0c:	232b      	movmi	r3, #43	; 0x2b
 8003f0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003f12:	f89a 3000 	ldrb.w	r3, [sl]
 8003f16:	2b2a      	cmp	r3, #42	; 0x2a
 8003f18:	d015      	beq.n	8003f46 <_svfiprintf_r+0xf6>
 8003f1a:	4654      	mov	r4, sl
 8003f1c:	2000      	movs	r0, #0
 8003f1e:	f04f 0c0a 	mov.w	ip, #10
 8003f22:	9a07      	ldr	r2, [sp, #28]
 8003f24:	4621      	mov	r1, r4
 8003f26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f2a:	3b30      	subs	r3, #48	; 0x30
 8003f2c:	2b09      	cmp	r3, #9
 8003f2e:	d94e      	bls.n	8003fce <_svfiprintf_r+0x17e>
 8003f30:	b1b0      	cbz	r0, 8003f60 <_svfiprintf_r+0x110>
 8003f32:	9207      	str	r2, [sp, #28]
 8003f34:	e014      	b.n	8003f60 <_svfiprintf_r+0x110>
 8003f36:	eba0 0308 	sub.w	r3, r0, r8
 8003f3a:	fa09 f303 	lsl.w	r3, r9, r3
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	46a2      	mov	sl, r4
 8003f42:	9304      	str	r3, [sp, #16]
 8003f44:	e7d2      	b.n	8003eec <_svfiprintf_r+0x9c>
 8003f46:	9b03      	ldr	r3, [sp, #12]
 8003f48:	1d19      	adds	r1, r3, #4
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	9103      	str	r1, [sp, #12]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	bfbb      	ittet	lt
 8003f52:	425b      	neglt	r3, r3
 8003f54:	f042 0202 	orrlt.w	r2, r2, #2
 8003f58:	9307      	strge	r3, [sp, #28]
 8003f5a:	9307      	strlt	r3, [sp, #28]
 8003f5c:	bfb8      	it	lt
 8003f5e:	9204      	strlt	r2, [sp, #16]
 8003f60:	7823      	ldrb	r3, [r4, #0]
 8003f62:	2b2e      	cmp	r3, #46	; 0x2e
 8003f64:	d10c      	bne.n	8003f80 <_svfiprintf_r+0x130>
 8003f66:	7863      	ldrb	r3, [r4, #1]
 8003f68:	2b2a      	cmp	r3, #42	; 0x2a
 8003f6a:	d135      	bne.n	8003fd8 <_svfiprintf_r+0x188>
 8003f6c:	9b03      	ldr	r3, [sp, #12]
 8003f6e:	3402      	adds	r4, #2
 8003f70:	1d1a      	adds	r2, r3, #4
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	9203      	str	r2, [sp, #12]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	bfb8      	it	lt
 8003f7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f7e:	9305      	str	r3, [sp, #20]
 8003f80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800404c <_svfiprintf_r+0x1fc>
 8003f84:	2203      	movs	r2, #3
 8003f86:	4650      	mov	r0, sl
 8003f88:	7821      	ldrb	r1, [r4, #0]
 8003f8a:	f000 f9f7 	bl	800437c <memchr>
 8003f8e:	b140      	cbz	r0, 8003fa2 <_svfiprintf_r+0x152>
 8003f90:	2340      	movs	r3, #64	; 0x40
 8003f92:	eba0 000a 	sub.w	r0, r0, sl
 8003f96:	fa03 f000 	lsl.w	r0, r3, r0
 8003f9a:	9b04      	ldr	r3, [sp, #16]
 8003f9c:	3401      	adds	r4, #1
 8003f9e:	4303      	orrs	r3, r0
 8003fa0:	9304      	str	r3, [sp, #16]
 8003fa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fa6:	2206      	movs	r2, #6
 8003fa8:	4825      	ldr	r0, [pc, #148]	; (8004040 <_svfiprintf_r+0x1f0>)
 8003faa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003fae:	f000 f9e5 	bl	800437c <memchr>
 8003fb2:	2800      	cmp	r0, #0
 8003fb4:	d038      	beq.n	8004028 <_svfiprintf_r+0x1d8>
 8003fb6:	4b23      	ldr	r3, [pc, #140]	; (8004044 <_svfiprintf_r+0x1f4>)
 8003fb8:	bb1b      	cbnz	r3, 8004002 <_svfiprintf_r+0x1b2>
 8003fba:	9b03      	ldr	r3, [sp, #12]
 8003fbc:	3307      	adds	r3, #7
 8003fbe:	f023 0307 	bic.w	r3, r3, #7
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	9303      	str	r3, [sp, #12]
 8003fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fc8:	4433      	add	r3, r6
 8003fca:	9309      	str	r3, [sp, #36]	; 0x24
 8003fcc:	e767      	b.n	8003e9e <_svfiprintf_r+0x4e>
 8003fce:	460c      	mov	r4, r1
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8003fd6:	e7a5      	b.n	8003f24 <_svfiprintf_r+0xd4>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	f04f 0c0a 	mov.w	ip, #10
 8003fde:	4619      	mov	r1, r3
 8003fe0:	3401      	adds	r4, #1
 8003fe2:	9305      	str	r3, [sp, #20]
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fea:	3a30      	subs	r2, #48	; 0x30
 8003fec:	2a09      	cmp	r2, #9
 8003fee:	d903      	bls.n	8003ff8 <_svfiprintf_r+0x1a8>
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d0c5      	beq.n	8003f80 <_svfiprintf_r+0x130>
 8003ff4:	9105      	str	r1, [sp, #20]
 8003ff6:	e7c3      	b.n	8003f80 <_svfiprintf_r+0x130>
 8003ff8:	4604      	mov	r4, r0
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004000:	e7f0      	b.n	8003fe4 <_svfiprintf_r+0x194>
 8004002:	ab03      	add	r3, sp, #12
 8004004:	9300      	str	r3, [sp, #0]
 8004006:	462a      	mov	r2, r5
 8004008:	4638      	mov	r0, r7
 800400a:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <_svfiprintf_r+0x1f8>)
 800400c:	a904      	add	r1, sp, #16
 800400e:	f3af 8000 	nop.w
 8004012:	1c42      	adds	r2, r0, #1
 8004014:	4606      	mov	r6, r0
 8004016:	d1d6      	bne.n	8003fc6 <_svfiprintf_r+0x176>
 8004018:	89ab      	ldrh	r3, [r5, #12]
 800401a:	065b      	lsls	r3, r3, #25
 800401c:	f53f af2c 	bmi.w	8003e78 <_svfiprintf_r+0x28>
 8004020:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004022:	b01d      	add	sp, #116	; 0x74
 8004024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004028:	ab03      	add	r3, sp, #12
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	462a      	mov	r2, r5
 800402e:	4638      	mov	r0, r7
 8004030:	4b05      	ldr	r3, [pc, #20]	; (8004048 <_svfiprintf_r+0x1f8>)
 8004032:	a904      	add	r1, sp, #16
 8004034:	f000 f87c 	bl	8004130 <_printf_i>
 8004038:	e7eb      	b.n	8004012 <_svfiprintf_r+0x1c2>
 800403a:	bf00      	nop
 800403c:	080046e6 	.word	0x080046e6
 8004040:	080046f0 	.word	0x080046f0
 8004044:	00000000 	.word	0x00000000
 8004048:	08003d99 	.word	0x08003d99
 800404c:	080046ec 	.word	0x080046ec

08004050 <_printf_common>:
 8004050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004054:	4616      	mov	r6, r2
 8004056:	4699      	mov	r9, r3
 8004058:	688a      	ldr	r2, [r1, #8]
 800405a:	690b      	ldr	r3, [r1, #16]
 800405c:	4607      	mov	r7, r0
 800405e:	4293      	cmp	r3, r2
 8004060:	bfb8      	it	lt
 8004062:	4613      	movlt	r3, r2
 8004064:	6033      	str	r3, [r6, #0]
 8004066:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800406a:	460c      	mov	r4, r1
 800406c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004070:	b10a      	cbz	r2, 8004076 <_printf_common+0x26>
 8004072:	3301      	adds	r3, #1
 8004074:	6033      	str	r3, [r6, #0]
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	0699      	lsls	r1, r3, #26
 800407a:	bf42      	ittt	mi
 800407c:	6833      	ldrmi	r3, [r6, #0]
 800407e:	3302      	addmi	r3, #2
 8004080:	6033      	strmi	r3, [r6, #0]
 8004082:	6825      	ldr	r5, [r4, #0]
 8004084:	f015 0506 	ands.w	r5, r5, #6
 8004088:	d106      	bne.n	8004098 <_printf_common+0x48>
 800408a:	f104 0a19 	add.w	sl, r4, #25
 800408e:	68e3      	ldr	r3, [r4, #12]
 8004090:	6832      	ldr	r2, [r6, #0]
 8004092:	1a9b      	subs	r3, r3, r2
 8004094:	42ab      	cmp	r3, r5
 8004096:	dc28      	bgt.n	80040ea <_printf_common+0x9a>
 8004098:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800409c:	1e13      	subs	r3, r2, #0
 800409e:	6822      	ldr	r2, [r4, #0]
 80040a0:	bf18      	it	ne
 80040a2:	2301      	movne	r3, #1
 80040a4:	0692      	lsls	r2, r2, #26
 80040a6:	d42d      	bmi.n	8004104 <_printf_common+0xb4>
 80040a8:	4649      	mov	r1, r9
 80040aa:	4638      	mov	r0, r7
 80040ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80040b0:	47c0      	blx	r8
 80040b2:	3001      	adds	r0, #1
 80040b4:	d020      	beq.n	80040f8 <_printf_common+0xa8>
 80040b6:	6823      	ldr	r3, [r4, #0]
 80040b8:	68e5      	ldr	r5, [r4, #12]
 80040ba:	f003 0306 	and.w	r3, r3, #6
 80040be:	2b04      	cmp	r3, #4
 80040c0:	bf18      	it	ne
 80040c2:	2500      	movne	r5, #0
 80040c4:	6832      	ldr	r2, [r6, #0]
 80040c6:	f04f 0600 	mov.w	r6, #0
 80040ca:	68a3      	ldr	r3, [r4, #8]
 80040cc:	bf08      	it	eq
 80040ce:	1aad      	subeq	r5, r5, r2
 80040d0:	6922      	ldr	r2, [r4, #16]
 80040d2:	bf08      	it	eq
 80040d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040d8:	4293      	cmp	r3, r2
 80040da:	bfc4      	itt	gt
 80040dc:	1a9b      	subgt	r3, r3, r2
 80040de:	18ed      	addgt	r5, r5, r3
 80040e0:	341a      	adds	r4, #26
 80040e2:	42b5      	cmp	r5, r6
 80040e4:	d11a      	bne.n	800411c <_printf_common+0xcc>
 80040e6:	2000      	movs	r0, #0
 80040e8:	e008      	b.n	80040fc <_printf_common+0xac>
 80040ea:	2301      	movs	r3, #1
 80040ec:	4652      	mov	r2, sl
 80040ee:	4649      	mov	r1, r9
 80040f0:	4638      	mov	r0, r7
 80040f2:	47c0      	blx	r8
 80040f4:	3001      	adds	r0, #1
 80040f6:	d103      	bne.n	8004100 <_printf_common+0xb0>
 80040f8:	f04f 30ff 	mov.w	r0, #4294967295
 80040fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004100:	3501      	adds	r5, #1
 8004102:	e7c4      	b.n	800408e <_printf_common+0x3e>
 8004104:	2030      	movs	r0, #48	; 0x30
 8004106:	18e1      	adds	r1, r4, r3
 8004108:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800410c:	1c5a      	adds	r2, r3, #1
 800410e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004112:	4422      	add	r2, r4
 8004114:	3302      	adds	r3, #2
 8004116:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800411a:	e7c5      	b.n	80040a8 <_printf_common+0x58>
 800411c:	2301      	movs	r3, #1
 800411e:	4622      	mov	r2, r4
 8004120:	4649      	mov	r1, r9
 8004122:	4638      	mov	r0, r7
 8004124:	47c0      	blx	r8
 8004126:	3001      	adds	r0, #1
 8004128:	d0e6      	beq.n	80040f8 <_printf_common+0xa8>
 800412a:	3601      	adds	r6, #1
 800412c:	e7d9      	b.n	80040e2 <_printf_common+0x92>
	...

08004130 <_printf_i>:
 8004130:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004134:	460c      	mov	r4, r1
 8004136:	7e27      	ldrb	r7, [r4, #24]
 8004138:	4691      	mov	r9, r2
 800413a:	2f78      	cmp	r7, #120	; 0x78
 800413c:	4680      	mov	r8, r0
 800413e:	469a      	mov	sl, r3
 8004140:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004142:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004146:	d807      	bhi.n	8004158 <_printf_i+0x28>
 8004148:	2f62      	cmp	r7, #98	; 0x62
 800414a:	d80a      	bhi.n	8004162 <_printf_i+0x32>
 800414c:	2f00      	cmp	r7, #0
 800414e:	f000 80d9 	beq.w	8004304 <_printf_i+0x1d4>
 8004152:	2f58      	cmp	r7, #88	; 0x58
 8004154:	f000 80a4 	beq.w	80042a0 <_printf_i+0x170>
 8004158:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800415c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004160:	e03a      	b.n	80041d8 <_printf_i+0xa8>
 8004162:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004166:	2b15      	cmp	r3, #21
 8004168:	d8f6      	bhi.n	8004158 <_printf_i+0x28>
 800416a:	a001      	add	r0, pc, #4	; (adr r0, 8004170 <_printf_i+0x40>)
 800416c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004170:	080041c9 	.word	0x080041c9
 8004174:	080041dd 	.word	0x080041dd
 8004178:	08004159 	.word	0x08004159
 800417c:	08004159 	.word	0x08004159
 8004180:	08004159 	.word	0x08004159
 8004184:	08004159 	.word	0x08004159
 8004188:	080041dd 	.word	0x080041dd
 800418c:	08004159 	.word	0x08004159
 8004190:	08004159 	.word	0x08004159
 8004194:	08004159 	.word	0x08004159
 8004198:	08004159 	.word	0x08004159
 800419c:	080042eb 	.word	0x080042eb
 80041a0:	0800420d 	.word	0x0800420d
 80041a4:	080042cd 	.word	0x080042cd
 80041a8:	08004159 	.word	0x08004159
 80041ac:	08004159 	.word	0x08004159
 80041b0:	0800430d 	.word	0x0800430d
 80041b4:	08004159 	.word	0x08004159
 80041b8:	0800420d 	.word	0x0800420d
 80041bc:	08004159 	.word	0x08004159
 80041c0:	08004159 	.word	0x08004159
 80041c4:	080042d5 	.word	0x080042d5
 80041c8:	680b      	ldr	r3, [r1, #0]
 80041ca:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80041ce:	1d1a      	adds	r2, r3, #4
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	600a      	str	r2, [r1, #0]
 80041d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041d8:	2301      	movs	r3, #1
 80041da:	e0a4      	b.n	8004326 <_printf_i+0x1f6>
 80041dc:	6825      	ldr	r5, [r4, #0]
 80041de:	6808      	ldr	r0, [r1, #0]
 80041e0:	062e      	lsls	r6, r5, #24
 80041e2:	f100 0304 	add.w	r3, r0, #4
 80041e6:	d50a      	bpl.n	80041fe <_printf_i+0xce>
 80041e8:	6805      	ldr	r5, [r0, #0]
 80041ea:	600b      	str	r3, [r1, #0]
 80041ec:	2d00      	cmp	r5, #0
 80041ee:	da03      	bge.n	80041f8 <_printf_i+0xc8>
 80041f0:	232d      	movs	r3, #45	; 0x2d
 80041f2:	426d      	negs	r5, r5
 80041f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041f8:	230a      	movs	r3, #10
 80041fa:	485e      	ldr	r0, [pc, #376]	; (8004374 <_printf_i+0x244>)
 80041fc:	e019      	b.n	8004232 <_printf_i+0x102>
 80041fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004202:	6805      	ldr	r5, [r0, #0]
 8004204:	600b      	str	r3, [r1, #0]
 8004206:	bf18      	it	ne
 8004208:	b22d      	sxthne	r5, r5
 800420a:	e7ef      	b.n	80041ec <_printf_i+0xbc>
 800420c:	680b      	ldr	r3, [r1, #0]
 800420e:	6825      	ldr	r5, [r4, #0]
 8004210:	1d18      	adds	r0, r3, #4
 8004212:	6008      	str	r0, [r1, #0]
 8004214:	0628      	lsls	r0, r5, #24
 8004216:	d501      	bpl.n	800421c <_printf_i+0xec>
 8004218:	681d      	ldr	r5, [r3, #0]
 800421a:	e002      	b.n	8004222 <_printf_i+0xf2>
 800421c:	0669      	lsls	r1, r5, #25
 800421e:	d5fb      	bpl.n	8004218 <_printf_i+0xe8>
 8004220:	881d      	ldrh	r5, [r3, #0]
 8004222:	2f6f      	cmp	r7, #111	; 0x6f
 8004224:	bf0c      	ite	eq
 8004226:	2308      	moveq	r3, #8
 8004228:	230a      	movne	r3, #10
 800422a:	4852      	ldr	r0, [pc, #328]	; (8004374 <_printf_i+0x244>)
 800422c:	2100      	movs	r1, #0
 800422e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004232:	6866      	ldr	r6, [r4, #4]
 8004234:	2e00      	cmp	r6, #0
 8004236:	bfa8      	it	ge
 8004238:	6821      	ldrge	r1, [r4, #0]
 800423a:	60a6      	str	r6, [r4, #8]
 800423c:	bfa4      	itt	ge
 800423e:	f021 0104 	bicge.w	r1, r1, #4
 8004242:	6021      	strge	r1, [r4, #0]
 8004244:	b90d      	cbnz	r5, 800424a <_printf_i+0x11a>
 8004246:	2e00      	cmp	r6, #0
 8004248:	d04d      	beq.n	80042e6 <_printf_i+0x1b6>
 800424a:	4616      	mov	r6, r2
 800424c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004250:	fb03 5711 	mls	r7, r3, r1, r5
 8004254:	5dc7      	ldrb	r7, [r0, r7]
 8004256:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800425a:	462f      	mov	r7, r5
 800425c:	42bb      	cmp	r3, r7
 800425e:	460d      	mov	r5, r1
 8004260:	d9f4      	bls.n	800424c <_printf_i+0x11c>
 8004262:	2b08      	cmp	r3, #8
 8004264:	d10b      	bne.n	800427e <_printf_i+0x14e>
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	07df      	lsls	r7, r3, #31
 800426a:	d508      	bpl.n	800427e <_printf_i+0x14e>
 800426c:	6923      	ldr	r3, [r4, #16]
 800426e:	6861      	ldr	r1, [r4, #4]
 8004270:	4299      	cmp	r1, r3
 8004272:	bfde      	ittt	le
 8004274:	2330      	movle	r3, #48	; 0x30
 8004276:	f806 3c01 	strble.w	r3, [r6, #-1]
 800427a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800427e:	1b92      	subs	r2, r2, r6
 8004280:	6122      	str	r2, [r4, #16]
 8004282:	464b      	mov	r3, r9
 8004284:	4621      	mov	r1, r4
 8004286:	4640      	mov	r0, r8
 8004288:	f8cd a000 	str.w	sl, [sp]
 800428c:	aa03      	add	r2, sp, #12
 800428e:	f7ff fedf 	bl	8004050 <_printf_common>
 8004292:	3001      	adds	r0, #1
 8004294:	d14c      	bne.n	8004330 <_printf_i+0x200>
 8004296:	f04f 30ff 	mov.w	r0, #4294967295
 800429a:	b004      	add	sp, #16
 800429c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042a0:	4834      	ldr	r0, [pc, #208]	; (8004374 <_printf_i+0x244>)
 80042a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80042a6:	680e      	ldr	r6, [r1, #0]
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	f856 5b04 	ldr.w	r5, [r6], #4
 80042ae:	061f      	lsls	r7, r3, #24
 80042b0:	600e      	str	r6, [r1, #0]
 80042b2:	d514      	bpl.n	80042de <_printf_i+0x1ae>
 80042b4:	07d9      	lsls	r1, r3, #31
 80042b6:	bf44      	itt	mi
 80042b8:	f043 0320 	orrmi.w	r3, r3, #32
 80042bc:	6023      	strmi	r3, [r4, #0]
 80042be:	b91d      	cbnz	r5, 80042c8 <_printf_i+0x198>
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	f023 0320 	bic.w	r3, r3, #32
 80042c6:	6023      	str	r3, [r4, #0]
 80042c8:	2310      	movs	r3, #16
 80042ca:	e7af      	b.n	800422c <_printf_i+0xfc>
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	f043 0320 	orr.w	r3, r3, #32
 80042d2:	6023      	str	r3, [r4, #0]
 80042d4:	2378      	movs	r3, #120	; 0x78
 80042d6:	4828      	ldr	r0, [pc, #160]	; (8004378 <_printf_i+0x248>)
 80042d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80042dc:	e7e3      	b.n	80042a6 <_printf_i+0x176>
 80042de:	065e      	lsls	r6, r3, #25
 80042e0:	bf48      	it	mi
 80042e2:	b2ad      	uxthmi	r5, r5
 80042e4:	e7e6      	b.n	80042b4 <_printf_i+0x184>
 80042e6:	4616      	mov	r6, r2
 80042e8:	e7bb      	b.n	8004262 <_printf_i+0x132>
 80042ea:	680b      	ldr	r3, [r1, #0]
 80042ec:	6826      	ldr	r6, [r4, #0]
 80042ee:	1d1d      	adds	r5, r3, #4
 80042f0:	6960      	ldr	r0, [r4, #20]
 80042f2:	600d      	str	r5, [r1, #0]
 80042f4:	0635      	lsls	r5, r6, #24
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	d501      	bpl.n	80042fe <_printf_i+0x1ce>
 80042fa:	6018      	str	r0, [r3, #0]
 80042fc:	e002      	b.n	8004304 <_printf_i+0x1d4>
 80042fe:	0671      	lsls	r1, r6, #25
 8004300:	d5fb      	bpl.n	80042fa <_printf_i+0x1ca>
 8004302:	8018      	strh	r0, [r3, #0]
 8004304:	2300      	movs	r3, #0
 8004306:	4616      	mov	r6, r2
 8004308:	6123      	str	r3, [r4, #16]
 800430a:	e7ba      	b.n	8004282 <_printf_i+0x152>
 800430c:	680b      	ldr	r3, [r1, #0]
 800430e:	1d1a      	adds	r2, r3, #4
 8004310:	600a      	str	r2, [r1, #0]
 8004312:	681e      	ldr	r6, [r3, #0]
 8004314:	2100      	movs	r1, #0
 8004316:	4630      	mov	r0, r6
 8004318:	6862      	ldr	r2, [r4, #4]
 800431a:	f000 f82f 	bl	800437c <memchr>
 800431e:	b108      	cbz	r0, 8004324 <_printf_i+0x1f4>
 8004320:	1b80      	subs	r0, r0, r6
 8004322:	6060      	str	r0, [r4, #4]
 8004324:	6863      	ldr	r3, [r4, #4]
 8004326:	6123      	str	r3, [r4, #16]
 8004328:	2300      	movs	r3, #0
 800432a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800432e:	e7a8      	b.n	8004282 <_printf_i+0x152>
 8004330:	4632      	mov	r2, r6
 8004332:	4649      	mov	r1, r9
 8004334:	4640      	mov	r0, r8
 8004336:	6923      	ldr	r3, [r4, #16]
 8004338:	47d0      	blx	sl
 800433a:	3001      	adds	r0, #1
 800433c:	d0ab      	beq.n	8004296 <_printf_i+0x166>
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	079b      	lsls	r3, r3, #30
 8004342:	d413      	bmi.n	800436c <_printf_i+0x23c>
 8004344:	68e0      	ldr	r0, [r4, #12]
 8004346:	9b03      	ldr	r3, [sp, #12]
 8004348:	4298      	cmp	r0, r3
 800434a:	bfb8      	it	lt
 800434c:	4618      	movlt	r0, r3
 800434e:	e7a4      	b.n	800429a <_printf_i+0x16a>
 8004350:	2301      	movs	r3, #1
 8004352:	4632      	mov	r2, r6
 8004354:	4649      	mov	r1, r9
 8004356:	4640      	mov	r0, r8
 8004358:	47d0      	blx	sl
 800435a:	3001      	adds	r0, #1
 800435c:	d09b      	beq.n	8004296 <_printf_i+0x166>
 800435e:	3501      	adds	r5, #1
 8004360:	68e3      	ldr	r3, [r4, #12]
 8004362:	9903      	ldr	r1, [sp, #12]
 8004364:	1a5b      	subs	r3, r3, r1
 8004366:	42ab      	cmp	r3, r5
 8004368:	dcf2      	bgt.n	8004350 <_printf_i+0x220>
 800436a:	e7eb      	b.n	8004344 <_printf_i+0x214>
 800436c:	2500      	movs	r5, #0
 800436e:	f104 0619 	add.w	r6, r4, #25
 8004372:	e7f5      	b.n	8004360 <_printf_i+0x230>
 8004374:	080046f7 	.word	0x080046f7
 8004378:	08004708 	.word	0x08004708

0800437c <memchr>:
 800437c:	4603      	mov	r3, r0
 800437e:	b510      	push	{r4, lr}
 8004380:	b2c9      	uxtb	r1, r1
 8004382:	4402      	add	r2, r0
 8004384:	4293      	cmp	r3, r2
 8004386:	4618      	mov	r0, r3
 8004388:	d101      	bne.n	800438e <memchr+0x12>
 800438a:	2000      	movs	r0, #0
 800438c:	e003      	b.n	8004396 <memchr+0x1a>
 800438e:	7804      	ldrb	r4, [r0, #0]
 8004390:	3301      	adds	r3, #1
 8004392:	428c      	cmp	r4, r1
 8004394:	d1f6      	bne.n	8004384 <memchr+0x8>
 8004396:	bd10      	pop	{r4, pc}

08004398 <memmove>:
 8004398:	4288      	cmp	r0, r1
 800439a:	b510      	push	{r4, lr}
 800439c:	eb01 0402 	add.w	r4, r1, r2
 80043a0:	d902      	bls.n	80043a8 <memmove+0x10>
 80043a2:	4284      	cmp	r4, r0
 80043a4:	4623      	mov	r3, r4
 80043a6:	d807      	bhi.n	80043b8 <memmove+0x20>
 80043a8:	1e43      	subs	r3, r0, #1
 80043aa:	42a1      	cmp	r1, r4
 80043ac:	d008      	beq.n	80043c0 <memmove+0x28>
 80043ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043b6:	e7f8      	b.n	80043aa <memmove+0x12>
 80043b8:	4601      	mov	r1, r0
 80043ba:	4402      	add	r2, r0
 80043bc:	428a      	cmp	r2, r1
 80043be:	d100      	bne.n	80043c2 <memmove+0x2a>
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043ca:	e7f7      	b.n	80043bc <memmove+0x24>

080043cc <_free_r>:
 80043cc:	b538      	push	{r3, r4, r5, lr}
 80043ce:	4605      	mov	r5, r0
 80043d0:	2900      	cmp	r1, #0
 80043d2:	d043      	beq.n	800445c <_free_r+0x90>
 80043d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043d8:	1f0c      	subs	r4, r1, #4
 80043da:	2b00      	cmp	r3, #0
 80043dc:	bfb8      	it	lt
 80043de:	18e4      	addlt	r4, r4, r3
 80043e0:	f000 f8d0 	bl	8004584 <__malloc_lock>
 80043e4:	4a1e      	ldr	r2, [pc, #120]	; (8004460 <_free_r+0x94>)
 80043e6:	6813      	ldr	r3, [r2, #0]
 80043e8:	4610      	mov	r0, r2
 80043ea:	b933      	cbnz	r3, 80043fa <_free_r+0x2e>
 80043ec:	6063      	str	r3, [r4, #4]
 80043ee:	6014      	str	r4, [r2, #0]
 80043f0:	4628      	mov	r0, r5
 80043f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043f6:	f000 b8cb 	b.w	8004590 <__malloc_unlock>
 80043fa:	42a3      	cmp	r3, r4
 80043fc:	d90a      	bls.n	8004414 <_free_r+0x48>
 80043fe:	6821      	ldr	r1, [r4, #0]
 8004400:	1862      	adds	r2, r4, r1
 8004402:	4293      	cmp	r3, r2
 8004404:	bf01      	itttt	eq
 8004406:	681a      	ldreq	r2, [r3, #0]
 8004408:	685b      	ldreq	r3, [r3, #4]
 800440a:	1852      	addeq	r2, r2, r1
 800440c:	6022      	streq	r2, [r4, #0]
 800440e:	6063      	str	r3, [r4, #4]
 8004410:	6004      	str	r4, [r0, #0]
 8004412:	e7ed      	b.n	80043f0 <_free_r+0x24>
 8004414:	461a      	mov	r2, r3
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	b10b      	cbz	r3, 800441e <_free_r+0x52>
 800441a:	42a3      	cmp	r3, r4
 800441c:	d9fa      	bls.n	8004414 <_free_r+0x48>
 800441e:	6811      	ldr	r1, [r2, #0]
 8004420:	1850      	adds	r0, r2, r1
 8004422:	42a0      	cmp	r0, r4
 8004424:	d10b      	bne.n	800443e <_free_r+0x72>
 8004426:	6820      	ldr	r0, [r4, #0]
 8004428:	4401      	add	r1, r0
 800442a:	1850      	adds	r0, r2, r1
 800442c:	4283      	cmp	r3, r0
 800442e:	6011      	str	r1, [r2, #0]
 8004430:	d1de      	bne.n	80043f0 <_free_r+0x24>
 8004432:	6818      	ldr	r0, [r3, #0]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	4401      	add	r1, r0
 8004438:	6011      	str	r1, [r2, #0]
 800443a:	6053      	str	r3, [r2, #4]
 800443c:	e7d8      	b.n	80043f0 <_free_r+0x24>
 800443e:	d902      	bls.n	8004446 <_free_r+0x7a>
 8004440:	230c      	movs	r3, #12
 8004442:	602b      	str	r3, [r5, #0]
 8004444:	e7d4      	b.n	80043f0 <_free_r+0x24>
 8004446:	6820      	ldr	r0, [r4, #0]
 8004448:	1821      	adds	r1, r4, r0
 800444a:	428b      	cmp	r3, r1
 800444c:	bf01      	itttt	eq
 800444e:	6819      	ldreq	r1, [r3, #0]
 8004450:	685b      	ldreq	r3, [r3, #4]
 8004452:	1809      	addeq	r1, r1, r0
 8004454:	6021      	streq	r1, [r4, #0]
 8004456:	6063      	str	r3, [r4, #4]
 8004458:	6054      	str	r4, [r2, #4]
 800445a:	e7c9      	b.n	80043f0 <_free_r+0x24>
 800445c:	bd38      	pop	{r3, r4, r5, pc}
 800445e:	bf00      	nop
 8004460:	200000f4 	.word	0x200000f4

08004464 <_malloc_r>:
 8004464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004466:	1ccd      	adds	r5, r1, #3
 8004468:	f025 0503 	bic.w	r5, r5, #3
 800446c:	3508      	adds	r5, #8
 800446e:	2d0c      	cmp	r5, #12
 8004470:	bf38      	it	cc
 8004472:	250c      	movcc	r5, #12
 8004474:	2d00      	cmp	r5, #0
 8004476:	4606      	mov	r6, r0
 8004478:	db01      	blt.n	800447e <_malloc_r+0x1a>
 800447a:	42a9      	cmp	r1, r5
 800447c:	d903      	bls.n	8004486 <_malloc_r+0x22>
 800447e:	230c      	movs	r3, #12
 8004480:	6033      	str	r3, [r6, #0]
 8004482:	2000      	movs	r0, #0
 8004484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004486:	f000 f87d 	bl	8004584 <__malloc_lock>
 800448a:	4921      	ldr	r1, [pc, #132]	; (8004510 <_malloc_r+0xac>)
 800448c:	680a      	ldr	r2, [r1, #0]
 800448e:	4614      	mov	r4, r2
 8004490:	b99c      	cbnz	r4, 80044ba <_malloc_r+0x56>
 8004492:	4f20      	ldr	r7, [pc, #128]	; (8004514 <_malloc_r+0xb0>)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	b923      	cbnz	r3, 80044a2 <_malloc_r+0x3e>
 8004498:	4621      	mov	r1, r4
 800449a:	4630      	mov	r0, r6
 800449c:	f000 f862 	bl	8004564 <_sbrk_r>
 80044a0:	6038      	str	r0, [r7, #0]
 80044a2:	4629      	mov	r1, r5
 80044a4:	4630      	mov	r0, r6
 80044a6:	f000 f85d 	bl	8004564 <_sbrk_r>
 80044aa:	1c43      	adds	r3, r0, #1
 80044ac:	d123      	bne.n	80044f6 <_malloc_r+0x92>
 80044ae:	230c      	movs	r3, #12
 80044b0:	4630      	mov	r0, r6
 80044b2:	6033      	str	r3, [r6, #0]
 80044b4:	f000 f86c 	bl	8004590 <__malloc_unlock>
 80044b8:	e7e3      	b.n	8004482 <_malloc_r+0x1e>
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	1b5b      	subs	r3, r3, r5
 80044be:	d417      	bmi.n	80044f0 <_malloc_r+0x8c>
 80044c0:	2b0b      	cmp	r3, #11
 80044c2:	d903      	bls.n	80044cc <_malloc_r+0x68>
 80044c4:	6023      	str	r3, [r4, #0]
 80044c6:	441c      	add	r4, r3
 80044c8:	6025      	str	r5, [r4, #0]
 80044ca:	e004      	b.n	80044d6 <_malloc_r+0x72>
 80044cc:	6863      	ldr	r3, [r4, #4]
 80044ce:	42a2      	cmp	r2, r4
 80044d0:	bf0c      	ite	eq
 80044d2:	600b      	streq	r3, [r1, #0]
 80044d4:	6053      	strne	r3, [r2, #4]
 80044d6:	4630      	mov	r0, r6
 80044d8:	f000 f85a 	bl	8004590 <__malloc_unlock>
 80044dc:	f104 000b 	add.w	r0, r4, #11
 80044e0:	1d23      	adds	r3, r4, #4
 80044e2:	f020 0007 	bic.w	r0, r0, #7
 80044e6:	1ac2      	subs	r2, r0, r3
 80044e8:	d0cc      	beq.n	8004484 <_malloc_r+0x20>
 80044ea:	1a1b      	subs	r3, r3, r0
 80044ec:	50a3      	str	r3, [r4, r2]
 80044ee:	e7c9      	b.n	8004484 <_malloc_r+0x20>
 80044f0:	4622      	mov	r2, r4
 80044f2:	6864      	ldr	r4, [r4, #4]
 80044f4:	e7cc      	b.n	8004490 <_malloc_r+0x2c>
 80044f6:	1cc4      	adds	r4, r0, #3
 80044f8:	f024 0403 	bic.w	r4, r4, #3
 80044fc:	42a0      	cmp	r0, r4
 80044fe:	d0e3      	beq.n	80044c8 <_malloc_r+0x64>
 8004500:	1a21      	subs	r1, r4, r0
 8004502:	4630      	mov	r0, r6
 8004504:	f000 f82e 	bl	8004564 <_sbrk_r>
 8004508:	3001      	adds	r0, #1
 800450a:	d1dd      	bne.n	80044c8 <_malloc_r+0x64>
 800450c:	e7cf      	b.n	80044ae <_malloc_r+0x4a>
 800450e:	bf00      	nop
 8004510:	200000f4 	.word	0x200000f4
 8004514:	200000f8 	.word	0x200000f8

08004518 <_realloc_r>:
 8004518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800451a:	4607      	mov	r7, r0
 800451c:	4614      	mov	r4, r2
 800451e:	460e      	mov	r6, r1
 8004520:	b921      	cbnz	r1, 800452c <_realloc_r+0x14>
 8004522:	4611      	mov	r1, r2
 8004524:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004528:	f7ff bf9c 	b.w	8004464 <_malloc_r>
 800452c:	b922      	cbnz	r2, 8004538 <_realloc_r+0x20>
 800452e:	f7ff ff4d 	bl	80043cc <_free_r>
 8004532:	4625      	mov	r5, r4
 8004534:	4628      	mov	r0, r5
 8004536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004538:	f000 f830 	bl	800459c <_malloc_usable_size_r>
 800453c:	42a0      	cmp	r0, r4
 800453e:	d20f      	bcs.n	8004560 <_realloc_r+0x48>
 8004540:	4621      	mov	r1, r4
 8004542:	4638      	mov	r0, r7
 8004544:	f7ff ff8e 	bl	8004464 <_malloc_r>
 8004548:	4605      	mov	r5, r0
 800454a:	2800      	cmp	r0, #0
 800454c:	d0f2      	beq.n	8004534 <_realloc_r+0x1c>
 800454e:	4631      	mov	r1, r6
 8004550:	4622      	mov	r2, r4
 8004552:	f7ff fbd1 	bl	8003cf8 <memcpy>
 8004556:	4631      	mov	r1, r6
 8004558:	4638      	mov	r0, r7
 800455a:	f7ff ff37 	bl	80043cc <_free_r>
 800455e:	e7e9      	b.n	8004534 <_realloc_r+0x1c>
 8004560:	4635      	mov	r5, r6
 8004562:	e7e7      	b.n	8004534 <_realloc_r+0x1c>

08004564 <_sbrk_r>:
 8004564:	b538      	push	{r3, r4, r5, lr}
 8004566:	2300      	movs	r3, #0
 8004568:	4d05      	ldr	r5, [pc, #20]	; (8004580 <_sbrk_r+0x1c>)
 800456a:	4604      	mov	r4, r0
 800456c:	4608      	mov	r0, r1
 800456e:	602b      	str	r3, [r5, #0]
 8004570:	f7fd f9c2 	bl	80018f8 <_sbrk>
 8004574:	1c43      	adds	r3, r0, #1
 8004576:	d102      	bne.n	800457e <_sbrk_r+0x1a>
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	b103      	cbz	r3, 800457e <_sbrk_r+0x1a>
 800457c:	6023      	str	r3, [r4, #0]
 800457e:	bd38      	pop	{r3, r4, r5, pc}
 8004580:	200003b0 	.word	0x200003b0

08004584 <__malloc_lock>:
 8004584:	4801      	ldr	r0, [pc, #4]	; (800458c <__malloc_lock+0x8>)
 8004586:	f000 b811 	b.w	80045ac <__retarget_lock_acquire_recursive>
 800458a:	bf00      	nop
 800458c:	200003b8 	.word	0x200003b8

08004590 <__malloc_unlock>:
 8004590:	4801      	ldr	r0, [pc, #4]	; (8004598 <__malloc_unlock+0x8>)
 8004592:	f000 b80c 	b.w	80045ae <__retarget_lock_release_recursive>
 8004596:	bf00      	nop
 8004598:	200003b8 	.word	0x200003b8

0800459c <_malloc_usable_size_r>:
 800459c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045a0:	1f18      	subs	r0, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	bfbc      	itt	lt
 80045a6:	580b      	ldrlt	r3, [r1, r0]
 80045a8:	18c0      	addlt	r0, r0, r3
 80045aa:	4770      	bx	lr

080045ac <__retarget_lock_acquire_recursive>:
 80045ac:	4770      	bx	lr

080045ae <__retarget_lock_release_recursive>:
 80045ae:	4770      	bx	lr

080045b0 <_init>:
 80045b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045b2:	bf00      	nop
 80045b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045b6:	bc08      	pop	{r3}
 80045b8:	469e      	mov	lr, r3
 80045ba:	4770      	bx	lr

080045bc <_fini>:
 80045bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045be:	bf00      	nop
 80045c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045c2:	bc08      	pop	{r3}
 80045c4:	469e      	mov	lr, r3
 80045c6:	4770      	bx	lr
