
Cadence Innovus(TM) Implementation System.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v22.32-s080_1, built Mon Apr 24 15:07:14 PDT 2023
Options:	-stylus 
Date:		Sun May 26 16:04:16 2024
Host:		seh-23.novalocal (x86_64 w/Linux 3.10.0-1160.90.1.el7.x86_64) (1core*1cpu*Intel Xeon Processor (Icelake) 16384KB)
OS:		CentOS Linux 7 (Core)

License:
		[16:04:17.445849] Configured Lic search path (21.01-s002): 5280@192.168.32.10

		invs	Innovus Implementation System	22.1	checkout succeeded


Create and set the environment variable TMPDIR to /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL.

Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

@innovus 1> source ../SCRIPTS/import.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/import.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # specify the names for the power and ground nets
@@file 6: set_db init_power_nets VDD
@@file 7: set_db init_ground_nets VSS
@file 8:
@file 9: # read MMMC file (timing model and constraints)
@@file 10: read_mmmc $data_dir/mmmc/dtmf.mmmc
#@ Begin verbose source ../INPUTS/mmmc/dtmf.mmmc (pre)
@@file 1: create_library_set -name default_libset_max\
   -timing\
    [list ../INPUTS/lib/rom_512x16A_slow_syn.lib\
    ../INPUTS/lib/tpz973gwc-lite_slow.lib\
    ../INPUTS/lib/ram_256x16A_slow_syn.lib\
    ../INPUTS/lib/ram_128x16A_slow_syn.lib\
    ../INPUTS/lib/slow.lib\
    ../INPUTS/lib/pllclk_slow.lib]\
   -si\
    [list ../INPUTS/CDB/slow.cdb]
@@file 11: create_library_set -name default_libset_min\
   -timing\
    [list ../INPUTS/lib/ram_256x16A_fast_syn.lib\
    ../INPUTS/lib/pllclk_fast.lib\
    ../INPUTS/lib/ram_128x16A_fast_syn.lib\
    ../INPUTS/lib/fast.lib\
    ../INPUTS/lib/rom_512x16A_fast_syn.lib\
    ../INPUTS/lib/tpz973gbc-lite_fast.lib]\
   -si\
    [list ../INPUTS/CDB/fast.cdb]
@@file 21: create_timing_condition -name default_mapping_tc_2\
   -library_sets [list default_libset_min]
@@file 23: create_timing_condition -name default_mapping_tc_1\
   -library_sets [list default_libset_max]
@@file 25: create_rc_corner -name default_rc_corner_worst\
   -pre_route_res 1\
   -post_route_res 1\
   -pre_route_cap 1\
   -post_route_cap 1\
   -post_route_cross_cap 1\
   -pre_route_clock_res 0\
   -pre_route_clock_cap 0\
   -qrc_tech ../INPUTS/QRC/t018s6mm.tch
@@file 34: create_delay_corner -name default_delay_corner_max\
   -timing_condition {default_mapping_tc_1}\
   -rc_corner default_rc_corner_worst
@@file 37: create_delay_corner -name default_delay_corner_ocv\
   -early_timing_condition {default_mapping_tc_2}\
   -late_timing_condition {default_mapping_tc_1}\
   -rc_corner default_rc_corner_worst
@@file 41: create_delay_corner -name default_delay_corner_min\
   -timing_condition {default_mapping_tc_2}\
   -rc_corner default_rc_corner_worst
@@file 44: create_constraint_mode -name default_constraint_mode\
   -sdc_files\
    [list ../INPUTS/constraints/dtmf.sdc]
@@file 47: create_analysis_view -name default_analysis_view_setup -constraint_mode default_constraint_mode -delay_corner default_delay_corner_max
@@file 48: create_analysis_view -name default_analysis_view_hold -constraint_mode default_constraint_mode -delay_corner default_delay_corner_min
@@file 49: set_analysis_view -setup [list default_analysis_view_setup] -hold [list default_analysis_view_hold]
#@ End verbose source ../INPUTS/mmmc/dtmf.mmmc
Reading default_libset_max timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_slow_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading default_libset_max timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gwc-lite_slow.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gwc-lite_slow.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gwc-lite_slow.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gwc-lite_slow.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gwc-lite_slow.lib)
Read 4 cells in library 'tpz973g' 
Reading default_libset_max timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/ram_256x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading default_libset_max timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/ram_128x16A_slow_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading default_libset_max timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading default_libset_max timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/pllclk_slow.lib' ...
Read 1 cells in library 'pllclk' 
Reading default_libset_min timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/ram_256x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_256x16A' 
Reading default_libset_min timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/pllclk_fast.lib' ...
Read 1 cells in library 'pllclk' 
Reading default_libset_min timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/ram_128x16A_fast_syn.lib' ...
Read 1 cells in library 'ram_128x16A' 
Reading default_libset_min timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
Reading default_libset_min timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib' ...
**WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
**WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/rom_512x16A_fast_syn.lib, Line 53)
Read 1 cells in library 'rom_512x16A' 
Reading default_libset_min timing library '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gbc-lite_fast.lib' ...
**WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gbc-lite_fast.lib, Line 735)
**WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gbc-lite_fast.lib, Line 741)
**WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gbc-lite_fast.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/lib/tpz973gbc-lite_fast.lib)
Read 4 cells in library 'tpz973g' 
@file 11:
@file 12: # read LEF abstracts and P&R technology file
@@file 13: read_physical -lef {../INPUTS/lef/all.lef}

Loading LEF file ../INPUTS/lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 14:
@file 15: # load netlist file
@@file 16: read_netlist $data_dir/verilog/dtmf_chip_ak.v
#% Begin Load netlist data ... (date=05/26 16:05:12, mem=1230.6M)
*** Begin netlist parsing (mem=1372.2M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 478 new cells from 12 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../INPUTS/verilog/dtmf_chip_ak.v'

*** Memory Usage v#1 (Current mem = 1378.172M, initial mem = 635.105M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1378.2M) ***
#% End Load netlist data ... (date=05/26 16:05:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1243.5M, current mem=1243.5M)
Top level cell is DTMF_CHIP.
Hooked 948 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell DTMF_CHIP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 985 modules.
** info: there are 5906 stdCell insts.
** info: there are 71 Pad insts.
** info: there are 4 macros.

*** Memory Usage v#1 (Current mem = 1411.586M, initial mem = 635.105M) ***
@file 17:
@file 18: # init design
@@file 19: init_design
Initializing I/O assignment ...
Adjusting Core to Left to: 0.6200. Core to Bottom to: 0.2000.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
../INPUTS/QRC/t018s6mm.tch
Generating auto layer map file.
Completed (cpu: 0:00:01.7 real: 0:00:03.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_analysis_view_setup
    RC-Corner Name        : default_rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../INPUTS/QRC/t018s6mm.tch'
 
 Analysis View: default_analysis_view_hold
    RC-Corner Name        : default_rc_corner_worst
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../INPUTS/QRC/t018s6mm.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../INPUTS/constraints/dtmf.sdc' ...
Current (total cpu=0:00:36.2, real=0:01:01, peak res=1674.9M, current mem=1674.9M)
DTMF_CHIP
Number of path exceptions in the constraint file = 9
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1714.5M, current mem=1714.5M)
Current (total cpu=0:00:36.3, real=0:01:01, peak res=1714.5M, current mem=1714.5M)
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
@file 20:
@file 21: # read io file
@@file 22: read_io_file $data_dir/fp/dtmf.io
Reading IO assignment file "../INPUTS/fp/dtmf.io" ...
@file 23:
@file 24: # specify FP size
@@file 25: create_floorplan -site tsm3site -core_size 842 842 100 100 100 100
The core width changes from 842.000000 to 842.160000 when snapping to grid "PlacementGrid".
The core height changes from 842.000000 to 842.240000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 100.320000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 100.240000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 100.320000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 100.240000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Start create_tracks
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 26:
@file 27: # fit screen
@@file 28: gui_fit
@file 29:
@file 30: # save FP db
@@file 31: write_db -sdc $dbs_dir/import.db
#% Begin save design ... (date=05/26 16:05:18, mem=1721.4M)
% Begin Save ccopt configuration ... (date=05/26 16:05:18, mem=1721.4M)
% End Save ccopt configuration ... (date=05/26 16:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.1M, current mem=1722.9M)
% Begin Save netlist data ... (date=05/26 16:05:18, mem=1722.9M)
Writing Binary DB to ../data/dbs/import.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.6M, current mem=1723.0M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/import.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:05:18, mem=1723.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.6M, current mem=1723.6M)
Saving preference file ../data/dbs/import.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:05:20, mem=1730.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:05:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.5M, current mem=1730.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 16:05:20, mem=1730.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:05:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.7M, current mem=1730.7M)
% Begin Save routing data ... (date=05/26 16:05:20, mem=1730.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1894.4M) ***
% End Save routing data ... (date=05/26 16:05:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.9M, current mem=1730.9M)
Saving property file ../data/dbs/import.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1897.4M) ***
Saving preRoute extracted patterns in file '../data/dbs/import.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/import.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:05:20, mem=1732.9M)
% End Save power constraints data ... (date=05/26 16:05:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1733.0M, current mem=1733.0M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design import.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#% End save design ... (date=05/26 16:05:21, total cpu=0:00:01.7, real=0:00:03.0, peak res=1762.7M, current mem=1736.1M)
*** Message Summary: 0 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/import.tcl
0
../INPUTS/constraints/dtmf.sdc
@innovus 2> source ../SCRIPTS/place_macro.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/place_macro.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # place blocks
@@file 6: create_relative_floorplan -place DTMF_INST/PLLCLK_INST -ref_type core_boundary -horizontal_edge_separate {3 20 3} -vertical_edge_separate {0 20 0} 
@@file 7: create_relative_floorplan -place DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST -ref_type core_boundary -horizontal_edge_separate {0 3 0} -vertical_edge_separate {2 -37 2} -orient R270
@@file 8: create_relative_floorplan -place DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST -ref_type core_boundary -horizontal_edge_separate {2 -37 2} -vertical_edge_separate {3 -37 3}
@@file 9: create_relative_floorplan -place DTMF_INST/ARB_INST/ROM_512x16_0_INST -ref_type core_boundary -horizontal_edge_separate {1 -45 1} -vertical_edge_separate {0 3 0} -orient R90
@file 10:
@file 11: # placing halo around blocks
@@file 12: create_place_halo -halo_deltas {20 20 20 20} -all_blocks
@file 13:
@file 14: # save DB
@@file 15: write_db -sdc $dbs_dir/place_macro.db
#% Begin save design ... (date=05/26 16:05:32, mem=1763.0M)
% Begin Save ccopt configuration ... (date=05/26 16:05:32, mem=1763.0M)
% End Save ccopt configuration ... (date=05/26 16:05:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.3M, current mem=1763.3M)
% Begin Save netlist data ... (date=05/26 16:05:33, mem=1763.3M)
Writing Binary DB to ../data/dbs/place_macro.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:05:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.3M, current mem=1763.3M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/place_macro.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:05:33, mem=1763.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:05:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1763.3M, current mem=1763.3M)
Saving preference file ../data/dbs/place_macro.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:05:35, mem=1764.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1764.4M, current mem=1764.4M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/26 16:05:35, mem=1764.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1764.4M, current mem=1764.4M)
% Begin Save routing data ... (date=05/26 16:05:35, mem=1764.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1968.6M) ***
% End Save routing data ... (date=05/26 16:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1764.5M, current mem=1764.5M)
Saving property file ../data/dbs/place_macro.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1971.6M) ***
Saving preRoute extracted patterns in file '../data/dbs/place_macro.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/place_macro.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:05:35, mem=1765.2M)
% End Save power constraints data ... (date=05/26 16:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1765.3M, current mem=1765.3M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design place_macro.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#% End save design ... (date=05/26 16:05:36, total cpu=0:00:01.7, real=0:00:04.0, peak res=1796.5M, current mem=1766.4M)
../INPUTS/constraints/dtmf.sdc
*** Message Summary: 0 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/place_macro.tcl
0
@innovus 3> source ../SCRIPTS/create_power_grid.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/create_power_grid.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # connecting global nets
@@file 6: connect_global_net VDD -type pgpin -pin VDD -all
@@file 7: connect_global_net VSS -type pgpin -pin VSS -all
@@file 8: connect_global_net VDD -type tiehi
@@file 9: connect_global_net VSS -type tielo
@file 10:
@@file 11: set_layer_preference pinObj -is_visible 1
@file 12:
@file 13: # add a ring around the core 
@@file 14: set_db add_rings_target default ;
The ring targets are set to core/block ring wires.
@@file 15: set_db add_rings_extend_over_row 0 ;
add_rings command will disallow rings to go over rows.
@@file 16: set_db add_rings_ignore_rows 0 ;
add_rings command will consider rows while creating rings.
@@file 17: set_db add_rings_avoid_short 0 ;
add_rings command will ignore shorts while creating rings.
@@file 18: set_db add_rings_skip_shared_inner_ring none ;
@@file 19: set_db add_rings_stacked_via_top_layer Metal6 ;
@@file 20: set_db add_rings_stacked_via_bottom_layer Metal1 ;
@@file 21: set_db add_rings_via_using_exact_crossover_size 1 ;
@@file 22: set_db add_rings_orthogonal_only true ;
@@file 23: set_db add_rings_skip_via_on_pin {  standardcell } ;
@@file 24: set_db add_rings_skip_via_on_wire_shape {  noshape }
@file 25:
@@file 26: add_rings -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -extend_corners {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=05/26 16:05:48, mem=1766.5M)


viaInitial starts at Sun May 26 16:05:48 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sun May 26 16:05:48 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1992.0M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=05/26 16:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1769.0M, current mem=1769.0M)
@file 27:
@file 28: # add a ring around the DTMF_INST/PLLCLK_INST block
@@file 29: select_obj [get_db insts *DTMF_INST/PLLCLK_INST]
@file 30:
@@file 31: add_rings -nets {VDD VSS} -type block_rings -around selected -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 8 bottom 8 left 8 right 8} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1 bottom 1 left 1 right 1} -center 0 -extend_corners {bl lb} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
#% Begin add_rings (date=05/26 16:05:48, mem=1769.0M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1992.0M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |       12       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=05/26 16:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1769.1M, current mem=1769.1M)
@file 32:
@@file 33: gui_deselect -all
@file 34:
@file 35: # add PG stripes
@@file 36: set_db add_stripes_ignore_block_check false ;
When breaking rings, the power planner will consider the existence of blocks.
@@file 37: set_db add_stripes_break_at {  none  } ;
@@file 38: set_db add_stripes_route_over_rows_only false ;
@@file 39: set_db add_stripes_rows_without_stripes_only false ;
Stripes will not be created over regions without power planning wires.
@@file 40: set_db add_stripes_extend_to_closest_target none ;
Stripes will not extend to closest target.
@@file 41: set_db add_stripes_stop_at_last_wire_for_area false ;
Stripes will stop at the boundary of the specified area.
@@file 42: set_db add_stripes_partial_set_through_domain false ;
The entire stripe set will break at the domain if one of the nets is not in the domain.
@@file 43: set_db add_stripes_ignore_non_default_domains false ;
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
@@file 44: set_db add_stripes_trim_antenna_back_to_shape none ;
The power planner will set stripe antenna targets to none (no trimming allowed).
@@file 45: set_db add_stripes_spacing_type edge_to_edge ;
@@file 46: set_db add_stripes_spacing_from_block 0 ;
Offset for stripe breaking is set to 0.
@@file 47: set_db add_stripes_stripe_min_length stripe_width ;
@@file 48: set_db add_stripes_stacked_via_top_layer Metal6 ;
@@file 49: set_db add_stripes_stacked_via_bottom_layer Metal1 ;
@@file 50: set_db add_stripes_via_using_exact_crossover_size false ;
@@file 51: set_db add_stripes_split_vias false ;
@@file 52: set_db add_stripes_orthogonal_only true ;
@@file 53: set_db add_stripes_allow_jog { padcore_ring block_ring } ;
add_stripes will allow jog to connect padcore ring and block ring.

@@file 54: set_db add_stripes_skip_via_on_pin {  standardcell } ;
@@file 55: set_db add_stripes_skip_via_on_wire_shape {  noshape   }
@file 56:
@@file 57: add_stripes -nets {VDD VSS} -layer Metal6 -direction vertical -width 8 -spacing 1 -set_to_set_distance 100 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal6 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
#% Begin add_stripes (date=05/26 16:05:48, mem=1769.1M)

Initialize fgc environment(mem: 1992.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1992.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1992.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1992.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1992.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (848.85, 1014.48) (849.06, 1022.48).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (650.76, 1158.28) (651.00, 1166.28).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (848.85, 1014.48) (849.06, 1022.48).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (1051.62, 1158.28) (1051.86, 1166.28).
add_stripes created 20 wires.
ViaGen created 104 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via34 |       14       |        0       |
|  Via45 |       22       |        0       |
|  Via56 |       68       |        0       |
| Metal6 |       20       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=05/26 16:05:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1770.2M, current mem=1770.2M)
@file 58:
@file 59: # add special route
@@file 60: route_special -connect {block_pin pad_pin pad_ring core_pin floating_stripe} -layer_change_range { Metal1(1) Metal6(6) } -block_pin_target {nearest_target} -pad_pin_port_connect {all_port one_geom} -pad_pin_target {nearest_target} -core_pin_target {first_after_row_end} -floating_stripe_target {block_ring pad_ring ring stripe ring_pin block_pin followpin} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal6(6) } -nets { VDD VSS } -allow_layer_change 1 -block_pin use_lef -target_via_layer_range { Metal1(1) Metal6(6) }
#% Begin route_special (date=05/26 16:05:48, mem=1770.2M)
*** Begin SPECIAL ROUTE on Sun May 26 16:05:48 2024 ***
SPECIAL ROUTE ran on directory: /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir
SPECIAL ROUTE ran on machine: seh-23.novalocal (Linux 3.10.0-1160.90.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3412.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 479 macros, 76 used
Read in 141 components
  66 core components: 66 unplaced, 0 placed, 0 fixed
  67 pad components: 0 unplaced, 0 placed, 67 fixed
  4 block/ring components: 0 unplaced, 2 placed, 2 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 57 logical pins
Read in 4 blockages
Read in 57 nets
Read in 2 special nets, 2 routed
Read in 148 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (338.320007, 1171.479980) (348.320007, 1172.280029).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (515.164978, 1171.479980) (525.164978, 1172.280029).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (515.16, 1152.00) (525.16, 1152.12).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (515.16, 1101.36) (525.16, 1101.72).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (515.16, 1090.84) (525.16, 1091.04).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (515.16, 1021.02) (525.16, 1021.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (515.16, 970.38) (525.16, 970.68).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (515.16, 959.80) (525.16, 960.06).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (338.320007, 808.599976) (348.320007, 809.400024).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (515.164978, 808.599976) (525.164978, 809.400024).
Type 'man IMPPP-570' for more detail.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VDD. Use 'CLASS CORE' pad pins of net VDD to create pad ring.
**WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net VSS. Use 'CLASS CORE' pad pins of net VSS to create pad ring.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (581.059998, 1171.479980) (581.460022, 1172.280029).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (581.059998, 1010.200012) (581.460022, 1011.000000).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (985.645020, 344.920013) (993.645020, 345.720001).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (985.645020, 929.559998) (993.645020, 930.359985).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (985.65, 889.72) (993.65, 890.04).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (985.65, 566.68) (993.65, 567.02).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (985.65, 506.20) (993.65, 506.34).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via45 at (985.65, 365.74) (993.65, 365.88).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (504.565002, 1156.359985) (514.565002, 1157.160034).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (504.565002, 823.719971) (514.565002, 824.520020).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (504.57, 833.80) (514.57, 833.94).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (504.57, 854.50) (514.57, 854.76).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (504.57, 915.02) (514.57, 915.24).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (504.57, 895.00) (514.57, 895.08).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (504.57, 874.12) (514.57, 874.44).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (348.920013, 1156.359985) (358.920013, 1157.160034).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (348.920013, 823.719971) (358.920013, 824.520020).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (348.92, 844.60) (358.92, 844.64).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (348.92, 854.20) (358.92, 854.24).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (348.92, 1065.64) (358.92, 1065.68).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (348.92, 995.74) (358.92, 995.88).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via34 at (348.92, 985.00) (358.92, 985.34).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (589.659973, 1015.239990) (590.059998, 1016.039978).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (994.244995, 349.959991) (1002.244995, 350.760010).
Type 'man IMPPP-570' for more detail.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via34 layer at (994.244995, 924.520020) (1002.244995, 925.320007).
Type 'man IMPPP-570' for more detail.
  Number of IO ports routed: 10
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 484
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 242
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 3431.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 11 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


route_special post-processing starts at Sun May 26 16:05:49 2024
The viaGen is rebuilding shadow vias for net VSS.
route_special post-processing ends at Sun May 26 16:05:49 2024

route_special post-processing starts at Sun May 26 16:05:49 2024
The viaGen is rebuilding shadow vias for net VDD.
route_special post-processing ends at Sun May 26 16:05:49 2024
route_special created 720 wires.
ViaGen created 4905 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       675      |       NA       |
|  Via12 |      1106      |        0       |
| Metal2 |       19       |       NA       |
|  Via23 |      1098      |        0       |
|  Via34 |       952      |        0       |
| Metal4 |        5       |       NA       |
|  Via45 |       952      |        0       |
| Metal5 |       21       |       NA       |
|  Via56 |       797      |        0       |
+--------+----------------+----------------+
#% End route_special (date=05/26 16:05:50, total cpu=0:00:00.8, real=0:00:02.0, peak res=1815.9M, current mem=1785.5M)
@file 61:
@file 62: # check floorplan, drc, place
@@file 63: check_floorplan
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7235):	DIE's corner: (1512.8000000000 , 1512.7200000000) is NOT on PlacementGrid,  Please use command get_db to check current Grid settings, use command set_db to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7237):	CORE's corner: (335.3200000000 , 335.2400000000) is NOT on PlacementGrid,  Please use command get_db to check current Grid settings, use command set_db to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7237):	CORE's corner: (1177.4800000000 , 1177.4800000000) is NOT on PlacementGrid,  Please use command get_db to check current Grid settings, use command set_db to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking placement blockage.....
placeBlkGrid grid_type = 1 
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/PLLCLK_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/PLLCLK_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/PLLCLK_INST not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/ARB_INST/ROM_512x16_0_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/ARB_INST/ROM_512x16_0_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/ARB_INST/ROM_512x16_0_INST not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST not snapped to row-site.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7237           2  CORE's corner: %s is NOT on %s,  Please ...
WARNING   IMPFP-7235           1  DIE's corner: %s is NOT on %s,  Please u...
WARNING   IMPFP-10013          8  Halo should be created around block %s a...
*** Message Summary: 11 warning(s), 0 error(s)

@@file 64: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 2002.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.1  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

@@file 65: check_place
Estimated cell power/ground rail width = 0.945 um
Begin checking placement ... (start mem=2258.8M, init mem=2387.8M)
*info: Placed = 4              (Fixed = 2)
*info: Unplaced = 5906        
Placement Density:66.51%(347297/522152)
Placement Density (including fixed std cells):66.51%(347297/522152)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2387.8M)
@file 66:
@file 67: # save DB
@@file 68: write_db -sdc $dbs_dir/create_power_grid.db
#% Begin save design ... (date=05/26 16:05:50, mem=1802.7M)
% Begin Save ccopt configuration ... (date=05/26 16:05:50, mem=1802.7M)
% End Save ccopt configuration ... (date=05/26 16:05:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1803.0M, current mem=1803.0M)
% Begin Save netlist data ... (date=05/26 16:05:50, mem=1803.0M)
Writing Binary DB to ../data/dbs/create_power_grid.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:05:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1803.0M, current mem=1803.0M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/create_power_grid.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:05:51, mem=1803.1M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:05:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1803.1M, current mem=1803.1M)
Saving preference file ../data/dbs/create_power_grid.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:05:52, mem=1804.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:05:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1804.5M, current mem=1804.5M)
Saving PG file ../data/dbs/create_power_grid.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:05:52 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2140.4M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:05:53, mem=1804.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:05:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1804.6M, current mem=1804.6M)
% Begin Save routing data ... (date=05/26 16:05:53, mem=1804.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2141.4M) ***
% End Save routing data ... (date=05/26 16:05:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1804.6M, current mem=1804.6M)
Saving property file ../data/dbs/create_power_grid.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2144.4M) ***
Saving preRoute extracted patterns in file '../data/dbs/create_power_grid.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/create_power_grid.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:05:53, mem=1806.3M)
% End Save power constraints data ... (date=05/26 16:05:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.3M, current mem=1806.3M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design create_power_grid.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#% End save design ... (date=05/26 16:05:54, total cpu=0:00:01.7, real=0:00:04.0, peak res=1835.5M, current mem=1807.1M)
*** Message Summary: 0 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/create_power_grid.tcl
0
@innovus 4> ../INPUTS/constraints/dtmf.sdc
source ../SCRIPTS/placeopt.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/placeopt.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # load scan def
@@file 6: read_def $data_dir/def/scan_chain.def
Reading DEF file '../INPUTS/def/scan_chain.def', current time is Sun May 26 16:06:23 2024 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
DEF file '../INPUTS/def/scan_chain.def' is parsed, current time is Sun May 26 16:06:23 2024.
@@file 7: trace_scan
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
@file 8:
@file 9: # enable multi-threading
@@file 10: set_multi_cpu_usage -local_cpu 2
**WARN: (PRL-39):	Number of local CPUs specified (2) > Actual number of CPUs in the host (1). The lower value will be used.
@file 11:
@file 12: # set analysis type
@@file 13: set_db timing_analysis_type ocv
@file 14:
@file 15: # enable cppr removal for both setup and hold
@@file 16: set_db timing_analysis_cppr both
@file 17:
@file 18: # set process node (this impact cap setting for rc extraction)
@@file 19: set_db design_process_node 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For post_route extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in post_route extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
@file 20:
@file 21: # set placement maximum density
@@file 22: set_db place_global_max_density 0.7
@file 23:
@file 24: # set group path
@@file 25: reset_path_group -all
@@file 26: reset_path_group_options
@@file 27: group_path -name input -from [all_inputs -no_clocks] -to [all_registers]
@@file 28: group_path -name output -from [all_registers ] -to [all_outputs ]    
@@file 29: group_path -name in2out -from [all_inputs -no_clocks] -to [all_outputs ]
@@file 30: group_path -name reg2reg -from [filter_collection [all_registers] "is_black_box != true"] -to [filter_collection [all_registers] "is_black_box != true"]
@@file 31: group_path -name reg2mem -from [filter_collection [all_registers] "is_black_box != true"] -to [filter_collection [all_registers] "is_black_box == true"]
@@file 32: group_path -name mem2reg -from [filter_collection [all_registers] "is_black_box == true"] -to [filter_collection [all_registers] "is_black_box != true"]
@@file 33: group_path -name reg2icg -from [filter_collection [all_registers] "is_black_box != true"] -to [filter_collection [all_registers] "is_clock_gating_check == true"]
@@file 34: group_path -name in2icg -from [all_inputs -no_clocks] -to [filter_collection [all_registers] "is_clock_gating_check == true"]
@file 35:
@file 36: # set optimizing effort per path group
@@file 37: set_path_group_options input -effort_level low
Effort level <low> specified for input path_group
@@file 38: set_path_group_options output -effort_level low
Effort level <low> specified for output path_group
@@file 39: set_path_group_options in2out -effort_level low
Effort level <low> specified for in2out path_group
@@file 40: set_path_group_options default -effort_level high
@@file 41: set_path_group_options reg2reg -effort_level high
Effort level <high> specified for reg2reg path_group
@@file 42: set_path_group_options reg2mem -effort_level high
Effort level <high> specified for reg2mem path_group
@@file 43: set_path_group_options mem2reg -effort_level high
Effort level <high> specified for mem2reg path_group
@@file 44: set_path_group_options mem2reg -effort_level high
Effort level <high> specified for mem2reg path_group
@@file 45: set_path_group_options reg2icg -effort_level high
**WARN: (IMPOPT-3602):	The specified path group name reg2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for reg2icg path_group
@@file 46: set_path_group_options in2icg -effort_level low
**WARN: (IMPOPT-3602):	The specified path group name in2icg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for in2icg path_group
@file 47:
@file 48: # set congestion driven (placement strategy)
@@file 49: set_db place_global_timing_effort high
@file 50: #set_db place_global_cong_effort high
@file 51: #set_db place_global_activity_power_effort high
@file 52: #set_db place_global_clock_power_driven true
@file 53:
@file 54: # run placement
@@file 55: place_opt_design
**INFO: User settings:
setDelayCalMode -engine                        aae
design_process_node                            180
extract_rc_coupling_cap_threshold              3.0
extract_rc_relative_cap_threshold              0.03
extract_rc_shrink_factor                       1.0
extract_rc_total_cap_threshold                 5.0
place_global_max_density                       0.7
place_global_timing_effort                     high
getDelayCalMode -engine                        aae
getIlmMode -keepHighFanoutCriticalInsts        false
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:47.1/0:02:02.1 (0.4), mem = 2362.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.1/0:02:02.2 (0.4), mem = 2146.6M
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 355 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.4) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
Some Macros are marked as preplaced.
No user-set net weight.
Net fanout histogram:
2		: 3334 (56.3%) nets
3		: 1090 (18.4%) nets
4     -	14	: 1346 (22.7%) nets
15    -	39	: 141 (2.4%) nets
40    -	79	: 4 (0.1%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
#std cell=5551 (0 fixed + 5551 movable) #buf cell=0 #inv cell=316 #block=4 (0 floating + 4 preplaced)
#ioInst=71 #net=5905 #term=21763 #term/net=3.69, #fixedIo=71, #floatIo=0, #fixedPin=57, #floatPin=0
stdCell: 5551 single + 0 double + 0 multi
Total standard cell length = 25.8324 (mm), area = 0.1302 (mm^2)
Average module density = 0.425.
Density for the design = 0.425.
       = stdcell_area 39140 sites (130195 um^2) / alloc_area 92168 sites (306588 um^2).
Pin Density = 0.1021.
            = total # of pins 21763 / total area 213092.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.393e+05 (6.22e+04 7.71e+04)
              Est.  stn bbox = 1.645e+05 (7.34e+04 9.11e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2167.1M
Iteration  2: Total net bbox = 1.393e+05 (6.22e+04 7.71e+04)
              Est.  stn bbox = 1.645e+05 (7.34e+04 9.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2167.1M
*** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
Iteration  3: Total net bbox = 1.187e+05 (5.45e+04 6.42e+04)
              Est.  stn bbox = 1.521e+05 (7.10e+04 8.11e+04)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 2263.7M
Iteration  4: Total net bbox = 2.148e+05 (1.08e+05 1.07e+05)
              Est.  stn bbox = 2.759e+05 (1.39e+05 1.37e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 2276.4M
Iteration  5: Total net bbox = 2.148e+05 (1.08e+05 1.07e+05)
              Est.  stn bbox = 2.759e+05 (1.39e+05 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2276.4M
Iteration  6: Total net bbox = 2.344e+05 (1.13e+05 1.21e+05)
              Est.  stn bbox = 2.986e+05 (1.45e+05 1.54e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 2259.4M

Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.18 MB )
Iteration  7: Total net bbox = 2.743e+05 (1.36e+05 1.38e+05)
              Est.  stn bbox = 3.482e+05 (1.73e+05 1.75e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 2261.0M
Iteration  8: Total net bbox = 2.743e+05 (1.36e+05 1.38e+05)
              Est.  stn bbox = 3.482e+05 (1.73e+05 1.75e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2261.0M
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Iteration  9: Total net bbox = 2.773e+05 (1.38e+05 1.40e+05)
              Est.  stn bbox = 3.502e+05 (1.74e+05 1.77e+05)
              cpu = 0:00:02.4 real = 0:00:03.0 mem = 2259.6M
Iteration 10: Total net bbox = 2.773e+05 (1.38e+05 1.40e+05)
              Est.  stn bbox = 3.502e+05 (1.74e+05 1.77e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2259.6M
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Iteration 11: Total net bbox = 2.890e+05 (1.45e+05 1.44e+05)
              Est.  stn bbox = 3.641e+05 (1.82e+05 1.82e+05)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 2259.2M
Iteration 12: Total net bbox = 2.890e+05 (1.45e+05 1.44e+05)
              Est.  stn bbox = 3.641e+05 (1.82e+05 1.82e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2259.2M
Iteration 13: Total net bbox = 2.844e+05 (1.38e+05 1.46e+05)
              Est.  stn bbox = 3.545e+05 (1.72e+05 1.83e+05)
              cpu = 0:00:10.2 real = 0:00:11.0 mem = 2262.2M
Iteration 14: Total net bbox = 2.844e+05 (1.38e+05 1.46e+05)
              Est.  stn bbox = 3.545e+05 (1.72e+05 1.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2262.2M
Iteration 15: Total net bbox = 2.844e+05 (1.38e+05 1.46e+05)
              Est.  stn bbox = 3.545e+05 (1.72e+05 1.83e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2262.2M
Finished Global Placement (cpu=0:00:26.3, real=0:00:28.0, mem=2262.2M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
Begin: Reorder Scan Chains
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Found 0 hierarchical instance(s) in the file.
*** Scan Skip Mode Summary:
Start flexRegrouping ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    32265.695 (floating:    31629.009)
Final   total scan wire length:    14139.827 (floating:    13503.141)
Improvement:    18125.868   percent 56.18 (floating improvement:    18125.868   percent 57.31)
Initial scan reorder max long connection:      841.293
Final   scan reorder max long connection:      866.540
Improvement:      -25.247   percent -3.00
Total net length = 2.852e+05 (1.387e+05 1.465e+05) (ext = 0.000e+00)
*** End of reorder_scan (cpu=0:00:00.1, real=0:00:00.0, mem=2454.2M) ***
End: Reorder Scan Chains
*** Starting place_detail (0:01:15 mem=2454.2M) ***
Total net bbox length = 2.895e+05 (1.413e+05 1.482e+05) (ext = 2.830e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
0 instances honor soft constraint, 0 instances ignore soft constraint during legal search.
Move report: Detail placement moves 5551 insts, mean move: 1.60 um, max move: 43.31 um 
	Max move on inst (DTMF_INST/DATA_SAMPLE_MUX_INST/i_22): (923.01, 627.56) --> (904.90, 652.76)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2339.2MB
Summary Report:
Instances move: 5551 (out of 5551 movable)
Instances flipped: 0
Mean displacement: 1.60 um
Max displacement: 43.31 um (Instance: DTMF_INST/DATA_SAMPLE_MUX_INST/i_22) (923.008, 627.561) -> (904.9, 652.76)
	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: MX2X1
Total net bbox length = 2.823e+05 (1.341e+05 1.482e+05) (ext = 2.845e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2339.2MB
*** Finished place_detail (0:01:16 mem=2339.2M) ***
*** Finished Initial Placement (cpu=0:00:27.6, real=0:00:30.0, mem=2311.2M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_analysis_view_setup
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5918 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5861
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5861 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.04% V. EstWL: 3.522809e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-5)            (6-11)           (12-17)           (18-23)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        22( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         5( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        11( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        52( 0.10%)        14( 0.03%)         3( 0.01%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        40( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       130( 0.06%)        17( 0.01%)         3( 0.00%)         3( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.65 sec, Curr Mem: 2.18 MB )
Early Global Route congestion estimation runtime: 0.68 seconds, mem = 2318.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 8804um, number of vias: 1592
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22033 
[NR-eGR]  Metal2  (2V)        112522  32455 
[NR-eGR]  Metal3  (3H)        140923   2622 
[NR-eGR]  Metal4  (4V)         70024    554 
[NR-eGR]  Metal5  (5H)         23478    387 
[NR-eGR]  Metal6  (6V)         17459      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       364406  58051 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 282323um
[NR-eGR] Total length: 364406um, number of vias: 58051
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Early Global Route wiring runtime: 0.24 seconds, mem = 2332.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:01.0)***
***** Total cpu  0:0:29
***** Total real time  0:0:33
Tdgp not enabled or already been cleared! skip clearing
**place_design ... cpu = 0: 0:29, real = 0: 0:33, mem = 2327.9M **
AAE DB initialization (MEM=2350.8 CPU=0:00:00.0 REAL=0:00:00.0) 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          77.58            162                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:30.5/0:00:34.3 (0.9), totSession cpu/real = 0:01:17.6/0:02:36.5 (0.5), mem = 2354.8M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1891.0M, totSessionCpu=0:01:18 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:17.6/0:02:36.6 (0.5), mem = 2350.8M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2358.81 CPU=0:00:00.0 REAL=0:00:01.0) 
Info: Using Genus executable '/mnt/CADENCE/software/DDI_2232/GENUS221/bin/genus'.
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
-lefTechFileMap {}                         # string, default=""
Warning: cannot find min major genus version for innovus version; min major for 22.1 will be used instead.
**opt_design ... cpu = 0:00:01, real = 0:00:23, mem = 1898.0M, totSessionCpu=0:01:19 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.28 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5918 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5861
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5861 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.05% V. EstWL: 3.556930e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-5)            (6-11)           (12-16)           (17-22)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        20( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         9( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal5 ( 5)        45( 0.09%)        14( 0.03%)         4( 0.01%)         3( 0.01%)   ( 0.13%) 
[NR-eGR]  Metal6 ( 6)        43( 0.09%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       121( 0.05%)        17( 0.01%)         4( 0.00%)         3( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.04% V
[NR-eGR] Total eGR-routed clock nets wire length: 9259um, number of vias: 1551
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22033 
[NR-eGR]  Metal2  (2V)        111683  32379 
[NR-eGR]  Metal3  (3H)        142347   2723 
[NR-eGR]  Metal4  (4V)         69997    559 
[NR-eGR]  Metal5  (5H)         23821    352 
[NR-eGR]  Metal6  (6V)         19909      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       367757  58046 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 282292um
[NR-eGR] Total length: 367757um, number of vias: 58046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.75 sec, Curr Mem: 2.29 MB )
Extraction called for design 'DTMF_CHIP' of instances=5626 and nets=6225 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2420.336M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2441.91)
AAE_INFO: Cdb files are: 
 	../INPUTS/CDB/slow.cdb
	../INPUTS/CDB/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_7/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_6/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_5/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_4/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6164
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2636.32 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2599.71 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:01:25 mem=2607.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.273  |
|           TNS (ns):| -17.691 |
|    Violating Paths:|    9    |
|          All Paths:|   228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.200   |     21 (21)      |
|   max_tran     |    82 (2151)     |   -3.553   |    82 (2151)     |
|   max_fanout   |    125 (125)     |    -525    |    127 (127)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.466%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:32, mem = 2119.5M, totSessionCpu=0:01:25 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.4/0:00:32.4 (0.2), totSession cpu/real = 0:01:25.1/0:03:08.9 (0.5), mem = 2557.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2562.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2562.8M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.2/0:03:09.1 (0.5), mem = 2562.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.6), totSession cpu/real = 0:01:25.2/0:03:09.1 (0.5), mem = 2562.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.6/0:03:09.6 (0.5), mem = 2562.8M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 1 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.5 (0.9), totSession cpu/real = 0:01:28.0/0:03:12.2 (0.5), mem = 2578.7M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.0/0:03:12.2 (0.5), mem = 2578.7M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.46%|        -|  -3.273| -17.691|   0:00:00.0| 2636.9M|
|   42.56%|        9|  -3.273| -17.691|   0:00:00.0| 2683.5M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2683.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:01:29.2/0:03:13.4 (0.5), mem = 2599.5M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.3/0:03:13.6 (0.5), mem = 2599.5M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   118|  2229|    -4.09|    35|    35|    -0.26|   133|   133|     0|     0|    -3.27|   -17.69|       0|       0|       0| 42.56%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|    -2.37|   -11.26|      80|       0|      38| 42.98%| 0:00:02.0|  2687.3M|
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|    -2.37|   -11.26|       0|       0|       0| 42.98%| 0:00:00.0|  2687.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=2687.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.5 (0.9), totSession cpu/real = 0:01:33.5/0:03:18.1 (0.5), mem = 2603.3M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:16, real = 0:00:41, mem = 2154.8M, totSessionCpu=0:01:34 **

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.6/0:03:18.2 (0.5), mem = 2661.5M
*info: 57 io nets excluded
*info: 6 clock nets excluded
*info: 367 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.375  TNS Slack -11.264 
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  -2.375| -11.264|   42.98%|   0:00:00.0| 2680.6M|default_analysis_view_setup|  default| tdigit[0]                                          |
|  -2.375|  -7.722|   42.99%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[0]                                          |
|  -1.069|  -3.568|   43.00%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[4]                                          |
|  -1.069|  -3.568|   43.00%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[4]                                          |
|  -0.137|  -0.271|   43.02%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[4]                                          |
|  -0.137|  -0.271|   43.02%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[4]                                          |
|  -0.137|  -0.271|   43.02%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[4]                                          |
|  -0.137|  -0.271|   43.02%|   0:00:00.0| 2704.2M|default_analysis_view_setup|  default| tdigit[4]                                          |
|   0.000|   0.000|   43.04%|   0:00:00.0| 2704.2M|                         NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2704.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2704.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.8 (0.9), totSession cpu/real = 0:01:36.1/0:03:21.0 (0.5), mem = 2615.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:36.2/0:03:21.2 (0.5), mem = 2673.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 43.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.04%|        -|   0.000|   0.000|   0:00:00.0| 2675.3M|
|   43.04%|        0|   0.000|   0.000|   0:00:00.0| 2675.3M|
|   43.04%|        0|   0.000|   0.000|   0:00:00.0| 2675.3M|
|   43.04%|        0|   0.000|   0.000|   0:00:00.0| 2675.3M|
|   42.46%|      292|   0.000|   0.000|   0:00:02.0| 2698.9M|
|   42.46%|        1|   0.000|   0.000|   0:00:00.0| 2698.9M|
|   42.46%|        0|   0.000|   0.000|   0:00:00.0| 2698.9M|
|   42.46%|        0|   0.000|   0.000|   0:00:00.0| 2698.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.46
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:04.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:03.8 (0.9), totSession cpu/real = 0:01:39.7/0:03:25.0 (0.5), mem = 2698.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=2616.94M, totSessionCpu=0:01:40).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.8/0:03:25.2 (0.5), mem = 2616.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_analysis_view_setup
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6009 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5952 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.04% V. EstWL: 3.553906e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-5)            (6-11)           (12-17)           (18-23)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        22( 0.05%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         5( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        11( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        52( 0.10%)        13( 0.03%)         3( 0.01%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        40( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       130( 0.06%)        16( 0.01%)         3( 0.00%)         3( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.66 sec, Curr Mem: 2.51 MB )
Early Global Route congestion estimation runtime: 0.66 seconds, mem = 2616.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 2.10 (area is in unit of 4 std-cell row bins)
Collecting slack nets ...
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Iteration  7: Total net bbox = 2.378e+05 (1.16e+05 1.22e+05)
              Est.  stn bbox = 3.042e+05 (1.47e+05 1.57e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2614.8M
Iteration  8: Total net bbox = 2.410e+05 (1.15e+05 1.26e+05)
              Est.  stn bbox = 3.062e+05 (1.46e+05 1.60e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 2594.8M
Iteration  9: Total net bbox = 2.472e+05 (1.17e+05 1.30e+05)
              Est.  stn bbox = 3.131e+05 (1.49e+05 1.65e+05)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 2594.8M
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.51 MB )
Iteration 10: Total net bbox = 2.619e+05 (1.26e+05 1.36e+05)
              Est.  stn bbox = 3.286e+05 (1.57e+05 1.71e+05)
              cpu = 0:00:31.3 real = 0:00:33.0 mem = 2622.8M
Iteration 11: Total net bbox = 2.571e+05 (1.24e+05 1.34e+05)
              Est.  stn bbox = 3.229e+05 (1.55e+05 1.68e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 2620.8M
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
*** Starting place_detail (0:02:24 mem=2796.8M) ***
Total net bbox length = 2.632e+05 (1.270e+05 1.363e+05) (ext = 2.944e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
0 instances honor soft constraint, 0 instances ignore soft constraint during legal search.
Move report: Detail placement moves 5641 insts, mean move: 0.93 um, max move: 28.73 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/ALU_32_INST/i_3034): (715.73, 919.97) --> (687.10, 919.88)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2589.8MB
Summary Report:
Instances move: 5641 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 28.73 um (Instance: DTMF_INST/TDSP_CORE_INST/ALU_32_INST/i_3034) (715.734, 919.974) -> (687.1, 919.88)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
Total net bbox length = 2.559e+05 (1.198e+05 1.361e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2589.8MB
*** Finished place_detail (0:02:25 mem=2589.8M) ***
**opt_design ... cpu = 0:01:08, real = 0:01:36, mem = 2129.2M, totSessionCpu=0:02:25 **
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6254
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2651.48 CPU=0:00:01.0 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:47.6/0:00:49.6 (1.0), totSession cpu/real = 0:02:27.4/0:04:14.8 (0.6), mem = 2659.5M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.7/0:04:15.2 (0.6), mem = 2694.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.46
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.46%|        -|   0.000|   0.000|   0:00:00.0| 2710.6M|
|   42.46%|        0|   0.000|   0.000|   0:00:00.0| 2710.6M|
|   42.46%|        0|   0.000|   0.000|   0:00:00.0| 2710.6M|
|   42.46%|        4|   0.000|   0.000|   0:00:00.0| 2729.6M|
|   42.46%|        0|   0.000|   0.000|   0:00:00.0| 2729.6M|
|   42.46%|        0|   0.000|   0.000|   0:00:00.0| 2729.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.46
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 7 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting place_detail (0:02:29 mem=2714.6M) ***
Total net bbox length = 2.559e+05 (1.198e+05 1.361e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2698.6MB
Summary Report:
Instances move: 0 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.559e+05 (1.198e+05 1.361e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2698.6MB
*** Finished place_detail (0:02:29 mem=2698.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2698.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2698.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.6 (0.8), totSession cpu/real = 0:02:28.9/0:04:16.8 (0.6), mem = 2698.6M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2615.64M, totSessionCpu=0:02:29).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:29.0/0:04:16.9 (0.6), mem = 2615.6M
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    10|    -0.32|     0|     0|     0.00|   133|   133|     0|     0|     0.01|     0.00|       0|       0|       0| 42.46%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.01|     0.00|       0|       0|       1| 42.46%| 0:00:00.0|  2716.5M|
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.01|     0.00|       0|       0|       0| 42.46%| 0:00:00.0|  2716.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2716.5M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.3 (0.9), totSession cpu/real = 0:02:30.2/0:04:18.3 (0.6), mem = 2632.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:02:30 mem=2632.5M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2632.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2600.4MB
Summary Report:
Instances move: 0 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2600.4MB
*** Finished place_detail (0:02:30 mem=2600.4M) ***
Register exp ratio and priority group on 0 nets on 6026 nets : 

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5716 and nets=6383 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2593.887M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view default_analysis_view_setup:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2608.44)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6254
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2653.86 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2653.86 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:02:32 mem=2661.9M)
OPTC: user 20.0
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6009 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5952
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5952 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.06% V. EstWL: 3.193142e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-6)            (7-12)           (13-18)           (19-25)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        44( 0.10%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3 ( 3)         6( 0.01%)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        11( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        72( 0.14%)         6( 0.01%)         0( 0.00%)         4( 0.01%)   ( 0.16%) 
[NR-eGR]  Metal6 ( 6)        60( 0.12%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       193( 0.08%)         9( 0.00%)         1( 0.00%)         4( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.08% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.61 sec, Curr Mem: 2.49 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.48 |          5.31 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.48, normalized total congestion hotspot area = 5.31 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   970.36   889.64  1051.00   970.28 |        3.48   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   446.20  1131.56   526.84  1212.20 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   446.20   768.68   526.84   849.32 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   930.04   284.84  1010.68   365.48 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   446.20   849.32   526.84   929.96 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:15, real = 0:01:45, mem = 2185.9M, totSessionCpu=0:02:33 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  2.790  |   N/A   |  0.000  |   N/A   |  5.185  |  0.010  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    135 (135)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.461%
Routing Overflow: 0.08% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:16, real = 0:01:47, mem = 2188.7M, totSessionCpu=0:02:33 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.010 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          76.24            107          0.000 ns          0.010 ns  opt_design_prects
Info: final physical memory for 2 CRR processes is 691.36MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:01:48, real = 0:02:32, mem = 2560.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810       930  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPESI-3086         12  The cell '%s' does not have characterize...
WARNING   IMPESI-3189         16  Proper analysis will not take place sinc...
WARNING   IMPESI-3311        256  Pin %s of Cell %s for timing library %s ...
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   TCLCMD-513           8  The software could not find a matching o...
*** Message Summary: 1225 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:01:48.1/0:02:31.7 (0.7), totSession cpu/real = 0:02:35.1/0:04:33.8 (0.6), mem = 2560.7M
@file 56:
@file 57: # run detail placement
@@file 58: place_detail -eco true
*** Starting place_detail (0:02:35 mem=2560.7M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2560.7MB
Summary Report:
Instances move: 0 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2560.7MB
*** Finished place_detail (0:02:35 mem=2560.7M) ***
@file 59:
@file 60: # power opt
@@file 61: set_db opt_leakage_to_dynamic_ratio 0.5
@@file 62: set_default_switching_activity -global_activity 0.2 -sequential_activity 0.8
'set_default_switching_activity' finished successfully.
@@file 63: opt_power -pre_cts
*** opt_power #1 [begin] : totSession cpu/real = 0:02:35.3/0:04:34.2 (0.6), mem = 2560.7M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3802):	The opt_power command does not support the distributed mode: running the simple multithreaded mode.
#optDebug: fT-E <X 2 3 1 0>
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
**INFO: No dynamic/leakage power view specified, setting up the setup view "default_analysis_view_setup" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

vclk1(142.857MHz) CK: assigning clock vclk1 to net DTMF_INST/m_clk
vclk2(71.4286MHz) CK: assigning clock vclk2 to net DTMF_INST/m_digit_clk
CK: assigning clock vclk2 to net DTMF_INST/m_spi_clk
CK: assigning clock vclk2 to net DTMF_INST/m_ram_clk
CK: assigning clock vclk2 to net DTMF_INST/m_dsram_clk
CK: assigning clock vclk2 to net DTMF_INST/m_rcc_clk

Starting Levelizing
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT)
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 10%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 20%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 30%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 40%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 50%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 60%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 70%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 80%
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT): 90%

Finished Levelizing
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT)

Starting Activity Propagation
2024-May-26 16:08:56 (2024-May-26 09:08:56 GMT)

Finished Activity Propagation
2024-May-26 16:08:57 (2024-May-26 09:08:57 GMT)
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2187.0M, totSessionCpu=0:02:38 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  2.790  |   N/A   |  0.000  |   N/A   |  5.185  |  0.010  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    135 (135)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.461%
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
Info: 57 io nets excluded
Info: 6 clock nets excluded from IPO operation.
 Design has 5975 nets in selected transition density range, driven by 4971 HVT insts, 0 MVT insts and 895 LVT insts

Begin: Power Optimization
env CDS_WORKAREA is set to /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          1.62V	    VDD
Using Power View: default_analysis_view_setup.

Begin Power Analysis

             0V	    VSS
          1.62V	    VDD
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2187.61MB/4162.94MB/2198.70MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2187.63MB/4162.94MB/2198.70MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock vclk1 to net DTMF_INST/m_clk
CK: assigning clock vclk2 to net DTMF_INST/m_digit_clk
CK: assigning clock vclk2 to net DTMF_INST/m_spi_clk
CK: assigning clock vclk2 to net DTMF_INST/m_ram_clk
CK: assigning clock vclk2 to net DTMF_INST/m_dsram_clk
CK: assigning clock vclk2 to net DTMF_INST/m_rcc_clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2188.16MB/4162.94MB/2198.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2188.16MB/4162.94MB/2198.70MB)

Begin Processing Signal Activity


Starting Activity Propagation
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT)

Finished Activity Propagation
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2188.25MB/4162.94MB/2198.70MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      ----------------------------------------------------------
CellName                                  Missing Table(s)
PDIDGZ                                    leakage power, 
PDO04CDG                                  leakage power, 
PVDD1DGZ                                  internal power, leakage power, 
PVSS1DGZ                                  internal power, leakage power, 
pllclk                                    internal power, 



Starting Calculating power
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT)
 ... Calculating switching power
  instance IOPADS_INST/Ptdigop7 is not connected to any rail
  instance IOPADS_INST/Ptdigop6 is not connected to any rail
  instance IOPADS_INST/Ptdigop5 is not connected to any rail
  instance IOPADS_INST/Ptdigop4 is not connected to any rail
  instance IOPADS_INST/Ptdigop3 is not connected to any rail
  only first five unconnected instances are listed...
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT): 10%
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT): 20%
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT): 30%
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT): 40%
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT): 50%
 ... Calculating internal and leakage power
2024-May-26 16:09:01 (2024-May-26 09:09:01 GMT): 60%
2024-May-26 16:09:02 (2024-May-26 09:09:02 GMT): 70%
2024-May-26 16:09:02 (2024-May-26 09:09:02 GMT): 80%
2024-May-26 16:09:02 (2024-May-26 09:09:02 GMT): 90%

Finished Calculating power
2024-May-26 16:09:02 (2024-May-26 09:09:02 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2188.66MB/4162.94MB/2198.70MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2188.67MB/4162.94MB/2198.70MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2188.73MB/4162.94MB/2198.70MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:02, mem(process/total/peak)=2188.73MB/4162.94MB/2198.70MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2188.81MB/4162.94MB/2198.70MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 22.32-s080_1 (64bit) 04/24/2023 15:07 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-May-26 16:09:03 (2024-May-26 09:09:03 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: DTMF_CHIP
*
*	Parasitic Files used:
*
*       Power View : default_analysis_view_setup
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: 0.200000
*
*       Sequential Element Activity: 0.800000
*
*       Primary Input Activity: N.A.
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  16 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Ptestmdip (PDIDGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pscanenip (PDIDGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerlr (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerll (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerur (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerul (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pavss0 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pavdd0 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd3 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd2 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd1 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvdd0 (PVDD1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss3 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss2 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss1 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pvss0 (PVSS1DGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       73.75865194 	   95.2895%
Total Switching Power:       3.64195065 	    4.7051%
Total Leakage Power:         0.00424418 	    0.0055%
Total Power:                77.40484677
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         6.189      0.5706    0.001255        6.76       8.734
Macro                              46.02     0.09591           0       46.11       59.57
IO                                 19.39     0.08645           0       19.48       25.16
Combinational                      2.144       2.889    0.002981       5.036       6.506
Clock (Combinational)            0.02004           0    7.84e-06     0.02005      0.0259
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              73.76       3.642    0.004244        77.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                  1.62      19.39     0.09589   1.458e-07       19.48       25.17
VDD                      1.62      54.37       3.546    0.004244       57.92       74.83


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vclk1                           0.005672           0   1.307e-06    0.005674     0.00733
vclk2                            0.01437           0   6.533e-06     0.01438     0.01857
-----------------------------------------------------------------------------------------
Total                            0.02004           0    7.84e-06     0.02005      0.0259
-----------------------------------------------------------------------------------------
Clock: vclk1
Clock Period: 0.007000 usec 
Clock Toggle Rate:   285.7143 Mhz 
Clock Static Probability:  0.5000
  
Clock: vclk2
Clock Period: 0.014000 usec 
Clock Toggle Rate:   142.8571 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: DTMF_INST/ARB_INST/ROM_512x16_0_INST (rom_512x16A):            31.21
*              Highest Leakage Power: DTMF_INST/DIGIT_REG_INST/digit_out_reg_4 (SDFFSHQX4):        4.981e-06
*                Total Cap:      1.08293e-10 F
*                Total instances in design:  5716
*                Total instances in design with no power:    16
*                Total instances in design with no activty:    16

*                Total Fillers and Decap:     4
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 4 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2190.36MB/4162.94MB/2198.70MB)

OptDebug: Start of Power Reclaim:
+---------------------------+-----+-----+
|Path Group                 |  WNS|  TNS|
+---------------------------+-----+-----+
|in2out input output default|0.010|0.000|
|mem2reg                    |5.185|0.000|
|reg2mem                    |0.000|0.000|
|reg2reg                    |2.790|0.000|
|HEPG                       |2.790|0.000|
|All Paths                  |0.010|0.000|
+---------------------------+-----+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (opt_power #1) : totSession cpu/real = 0:02:41.5/0:04:44.0 (0.6), mem = 2689.5M
(I,S,L,T): default_analysis_view_setup: 8.35, 3.93976, 0.0042362, 12.294
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.46
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.46%|        -|   0.000|   0.000|   0:00:00.0| 2789.5M|
|   42.46%|       46|   0.000|   0.000|   0:00:02.0| 2789.5M|
|   42.42%|     3365|   0.000|   0.000|   0:00:18.0| 2807.1M|
|   42.41%|      137|   0.000|   0.000|   0:00:02.0| 2808.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.41
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 181 seq cells, 0 cells are internal dont use, and 5 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:22.5) (real = 0:00:23.0) **
(I,S,L,T): default_analysis_view_setup: 7.66474, 3.50873, 0.00394815, 11.1774
*** PowerOpt #1 [finish] (opt_power #1) : cpu/real = 0:00:22.6/0:00:23.4 (1.0), totSession cpu/real = 0:03:04.0/0:05:07.3 (0.6), mem = 2808.2M
*** Starting place_detail (0:03:04 mem=2808.2M) ***
Total net bbox length = 2.559e+05 (1.198e+05 1.361e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 37 insts, mean move: 1.58 um, max move: 5.04 um 
	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_9360): (885.76, 501.56) --> (885.76, 506.60)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2788.3MB
Summary Report:
Instances move: 37 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 5.04 um (Instance: DTMF_INST/RESULTS_CONV_INST/i_9360) (885.76, 501.56) -> (885.76, 506.6)
	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
Total net bbox length = 2.559e+05 (1.198e+05 1.361e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2788.3MB
*** Finished place_detail (0:03:04 mem=2788.3M) ***
*** maximum move = 5.04 um ***
*** Finished re-routing un-routed nets (2785.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2785.3M) ***
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt #2 [begin] (opt_power #1) : totSession cpu/real = 0:03:04.6/0:05:08.1 (0.6), mem = 2801.3M
(I,S,L,T): default_analysis_view_setup: 7.66474, 3.50873, 0.00394815, 11.1774
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.41
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.41%|        -|   0.000|   0.000|   0:00:00.0| 2801.3M|
|   42.41%|       22|   0.000|   0.000|   0:00:01.0| 2801.3M|
|   42.41%|      168|   0.000|   0.000|   0:00:02.0| 2801.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.41
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 181 seq cells, 0 cells are internal dont use, and 5 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
(I,S,L,T): default_analysis_view_setup: 7.65712, 3.50164, 0.00394386, 11.1627
*** PowerOpt #2 [finish] (opt_power #1) : cpu/real = 0:00:03.7/0:00:04.0 (0.9), totSession cpu/real = 0:03:08.3/0:05:12.1 (0.6), mem = 2801.3M
*** Starting place_detail (0:03:08 mem=2801.3M) ***
Total net bbox length = 2.559e+05 (1.198e+05 1.361e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 20 insts, mean move: 1.75 um, max move: 3.96 um 
	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_1610): (725.38, 562.04) --> (721.42, 562.04)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2786.3MB
Summary Report:
Instances move: 20 (out of 5641 movable)
Instances flipped: 0
Mean displacement: 1.75 um
Max displacement: 3.96 um (Instance: DTMF_INST/RESULTS_CONV_INST/i_1610) (725.38, 562.04) -> (721.42, 562.04)
	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: NAND2X1
Total net bbox length = 2.560e+05 (1.199e+05 1.361e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2786.3MB
*** Finished place_detail (0:03:09 mem=2786.3M) ***
*** maximum move = 3.96 um ***
*** Finished re-routing un-routed nets (2786.3M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2786.3M) ***
Checking setup slack degradation ...
env CDS_WORKAREA is set to /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir
Using Power View: default_analysis_view_setup.

Begin Power Analysis

             0V	    VSS
          1.62V	    VDD
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.71MB/4291.76MB/2293.71MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.71MB/4291.76MB/2293.71MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock vclk1 to net DTMF_INST/m_clk
CK: assigning clock vclk2 to net DTMF_INST/m_digit_clk
CK: assigning clock vclk2 to net DTMF_INST/m_spi_clk
CK: assigning clock vclk2 to net DTMF_INST/m_ram_clk
CK: assigning clock vclk2 to net DTMF_INST/m_dsram_clk
CK: assigning clock vclk2 to net DTMF_INST/m_rcc_clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.71MB/4291.76MB/2293.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.71MB/4291.76MB/2293.71MB)

Begin Processing Signal Activity


Starting Levelizing
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT)
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 10%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 20%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 30%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 40%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 50%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 60%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 70%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 80%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 90%

Finished Levelizing
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT)

Starting Activity Propagation
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT)

Finished Activity Propagation
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.74MB/4291.76MB/2293.74MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 3
      # of cell(s) missing leakage table: 4
      ----------------------------------------------------------
CellName                                  Missing Table(s)
PDIDGZ                                    leakage power, 
PDO04CDG                                  leakage power, 
PVDD1DGZ                                  internal power, leakage power, 
PVSS1DGZ                                  internal power, leakage power, 
pllclk                                    internal power, 



Starting Calculating power
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT)
 ... Calculating switching power
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 10%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 20%
2024-May-26 16:09:35 (2024-May-26 09:09:35 GMT): 30%
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT): 40%
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT): 50%
 ... Calculating internal and leakage power
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT): 60%
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT): 70%
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT): 80%
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT): 90%

Finished Calculating power
2024-May-26 16:09:36 (2024-May-26 09:09:36 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.74MB/4291.76MB/2293.74MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2293.74MB/4291.76MB/2293.74MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2293.74MB/4291.76MB/2293.74MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:02, mem(process/total/peak)=2293.74MB/4291.76MB/2293.75MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2293.75MB/4291.76MB/2293.75MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 22.32-s080_1 (64bit) 04/24/2023 15:07 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-May-26 16:09:37 (2024-May-26 09:09:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: DTMF_CHIP
*
*	Parasitic Files used:
*
*       Power View : default_analysis_view_setup
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: 0.200000
*
*       Sequential Element Activity: 0.800000
*
*       Primary Input Activity: N.A.
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  16 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Ptestmdip (PDIDGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pscanenip (PDIDGZ) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerlr (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance IOPADS_INST/Pcornerll (PCORNERDG) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (EMS-27): Message (VOLTUS_POWR-2152) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       73.20494188 	   95.6575%
Total Switching Power:       3.31929743 	    4.3374%
Total Leakage Power:         0.00395185 	    0.0052%
Total Power:                76.52819115
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         5.837      0.5141    0.001181       6.352         8.3
Macro                              46.02     0.09523           0       46.11       60.26
IO                                 19.45     0.08452           0       19.53       25.52
Combinational                      1.886       2.625    0.002763       4.514       5.899
Clock (Combinational)            0.02019           0    7.84e-06      0.0202     0.02639
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                               73.2       3.319    0.003952       76.53         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                  1.62      19.45     0.09393   1.458e-07       19.54       25.53
VDD                      1.62      53.76       3.225    0.003952       56.99       74.47


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vclk1                           0.005672           0   1.307e-06    0.005674    0.007414
vclk2                            0.01451           0   6.533e-06     0.01452     0.01898
-----------------------------------------------------------------------------------------
Total                            0.02019           0    7.84e-06      0.0202     0.02639
-----------------------------------------------------------------------------------------
Clock: vclk1
Clock Period: 0.007000 usec 
Clock Toggle Rate:   285.7143 Mhz 
Clock Static Probability:  0.5000
  
Clock: vclk2
Clock Period: 0.014000 usec 
Clock Toggle Rate:   142.8571 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: DTMF_INST/ARB_INST/ROM_512x16_0_INST (rom_512x16A):            31.21
*              Highest Leakage Power: DTMF_INST/DIGIT_REG_INST/digit_out_reg_4 (SDFFSHQX4):        4.981e-06
*                Total Cap:      9.93998e-11 F
*                Total instances in design:  5716
*                Total instances in design with no power:    16
*                Total instances in design with no activty:    16

*                Total Fillers and Decap:     4
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 4 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2294.77MB/4292.76MB/2295.00MB)

OptDebug: End of Power Reclaim:
+---------------------------+-----+-----+
|Path Group                 |  WNS|  TNS|
+---------------------------+-----+-----+
|in2out input output default|0.010|0.000|
|mem2reg                    |5.370|0.000|
|reg2mem                    |0.000|0.000|
|reg2reg                    |3.091|0.000|
|HEPG                       |3.091|0.000|
|All Paths                  |0.010|0.000|
+---------------------------+-----+-----+

End: Power Optimization (cpu=0:00:28, real=0:00:32, mem=2702.29M, totSessionCpu=0:03:10).

------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  3.091  |   N/A   |  0.000  |   N/A   |  5.370  |  0.010  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    135 (135)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.406%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:32, real = 0:00:38, mem = 2283.3M, totSessionCpu=0:03:10 **
#optDebug: fT-D <X 1 0 0 0>
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:00:34.6) (real = 0:00:42.0) **
*** opt_power #1 [finish] : cpu/real = 0:00:34.6/0:00:42.0 (0.8), totSession cpu/real = 0:03:09.9/0:05:16.2 (0.6), mem = 2694.4M
@file 64:
@file 65: # add tiecells
@@file 66: set_db add_tieoffs_max_fanout 10
@@file 67: set_db add_tieoffs_max_distance 20
@@file 68: set_db add_tieoffs_cells {TIEHI TIELO}
@@file 69: add_tieoffs
Options: Max Distance = 20.000 microns, Max Fan-out = 10.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
Re-routed 2 nets
INFO: Total Number of Tie Cells (TIELO) placed: 2  
@file 70:
@file 71: # report congetsion
@@file 72: report_congestion -overflow
Usage: (4.0%H 5.5%V) = (1.528e+05um 2.306e+05um) = (30315 45746)
Overflow: 112 = 85 (0.16% H) + 27 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	16	 0.03%	0	 0.00%
 -4:	6	 0.01%	1	 0.00%
 -3:	1	 0.00%	1	 0.00%
 -2:	6	 0.01%	4	 0.01%
 -1:	11	 0.02%	18	 0.03%
--------------------------------------
  0:	12	 0.02%	101	 0.19%
  1:	443	 0.85%	318	 0.59%
  2:	634	 1.21%	483	 0.90%
  3:	258	 0.49%	800	 1.50%
  4:	574	 1.10%	1011	 1.89%
  5:	50366	96.25%	50722	94.88%
@@file 73: report_congestion -hotspot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
@file 74:
@file 75: # extract rc
@@file 76: set_db extract_rc_engine pre_route
@@file 77: extract_rc
Extraction called for design 'DTMF_CHIP' of instances=5718 and nets=6385 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2696.465M)
@@file 78: write_parasitics -spef_file $dbs_dir/place_opt.spef -rc_corner default_rc_corner_worst
@file 79:
@file 80: # save timing report
@@file 81: time_design -pre_cts -report_prefix place -report_dir $reports_dir
*** time_design #1 [begin] : totSession cpu/real = 0:03:11.6/0:05:18.1 (0.6), mem = 2678.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2664.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2671.3)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6256
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2716.71 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2716.71 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:03.0 totSessionCpu=0:03:14 mem=2724.7M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.010  |  3.094  |   N/A   |  0.000  |   N/A   |  5.370  |  0.010  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    135 (135)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.411%
Routing Overflow: 0.16% H and 0.05% V
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 2.22 sec
Total Real time: 5.0 sec
Total Memory Usage: 2679.898438 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:02.2/0:00:04.5 (0.5), totSession cpu/real = 0:03:13.8/0:05:22.6 (0.6), mem = 2679.9M
@@file 82: time_design -pre_cts -hold -report_prefix place -report_dir $reports_dir
*** time_design #2 [begin] : totSession cpu/real = 0:03:13.8/0:05:22.6 (0.6), mem = 2679.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2635.2M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2649.73)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6256
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2711.15 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2711.15 CPU=0:00:01.2 REAL=0:00:01.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:03.0 totSessionCpu=0:03:16 mem=2719.1M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.948  | -1.948  |   N/A   |  0.000  |   N/A   | -1.140  |  4.589  |   N/A   |
|           TNS (ns):|-114.640 | -96.963 |   N/A   |  0.000  |   N/A   | -17.677 |  0.000  |   N/A   |
|    Violating Paths:|   74    |   58    |   N/A   |    0    |   N/A   |   16    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.411%
Routing Overflow: 0.16% H and 0.05% V
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 2.25 sec
Total Real time: 3.0 sec
Total Memory Usage: 2619.449219 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:02.2/0:00:03.3 (0.7), totSession cpu/real = 0:03:16.1/0:05:25.9 (0.6), mem = 2619.4M
@file 83:
@file 84: # save DB
@@file 85: write_db -sdc $dbs_dir/placeopt.db
#% Begin save design ... (date=05/26 16:09:47, mem=2212.1M)
% Begin Save ccopt configuration ... (date=05/26 16:09:47, mem=2212.1M)
% End Save ccopt configuration ... (date=05/26 16:09:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2212.1M, current mem=2212.1M)
% Begin Save netlist data ... (date=05/26 16:09:47, mem=2212.1M)
Writing Binary DB to ../data/dbs/placeopt.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:09:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2212.1M, current mem=2212.1M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/placeopt.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:09:48, mem=2212.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:09:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2212.2M, current mem=2212.2M)
Saving preference file ../data/dbs/placeopt.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:09:49, mem=2212.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:09:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2212.5M, current mem=2212.5M)
Saving PG file ../data/dbs/placeopt.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:09:49 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2620.0M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:09:50, mem=2212.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:09:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2212.5M, current mem=2212.5M)
% Begin Save routing data ... (date=05/26 16:09:50, mem=2212.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2620.0M) ***
% End Save routing data ... (date=05/26 16:09:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2212.5M, current mem=2212.5M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file ../data/dbs/placeopt.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2816.0M) ***
Saving rc congestion map ../data/dbs/placeopt.db.tmp/DTMF_CHIP.congmap.gz ...
Saving preRoute extracted patterns in file '../data/dbs/placeopt.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/placeopt.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:09:51, mem=2215.4M)
% End Save power constraints data ... (date=05/26 16:09:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2215.4M, current mem=2215.4M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design placeopt.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#../INPUTS/constraints/dtmf.sdc
% End save design ... (date=05/26 16:09:51, total cpu=0:00:01.9, real=0:00:04.0, peak res=2245.6M, current mem=2216.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/placeopt.tcl
0
@innovus 5> source ../SCRIPTS/cts.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/cts.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # create CTS non default rule (NDR) to use for clock net routing
@@file 6: create_route_rule -width {Metal1 0.46 Metal2 0.56 Metal3 0.56 Metal4 0.56 Metal5 0.56 Metal6 0.88} -spacing {Metal1 0.46 Metal2 0.56 Metal3 0.56 Metal4 0.56 Metal5 0.56 Metal6 0.92} -name 2w2s
@file 7:
@file 8: # create a route type to define the NDR and layers to use for routing the clock tree
@@file 9: create_route_type -name clkroute -route_rule 2w2s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
@file 10:
@file 11: # specify that this route type should be used for trunk and leaf nets:
@@file 12: set_db cts_route_type_trunk clkroute
@@file 13: set_db cts_route_type_leaf clkroute
@file 14:
@file 15: # specify CTS clock buffers and inverters
@@file 16: set_db cts_buffer_cells {CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL}
@@file 17: set_db cts_inverter_cells {CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL}
@file 18:
@file 19: ### CTS engine buffer/inverter preference setting.
@file 20: # default is auto (prefer buffers but also use inverters where needed).
@file 21: # set to "true" to use inverters only
@@file 22: set_db cts_use_inverters auto
@file 23:
@file 24: # generate the ccopt spec file and source it:
@@file 25: create_clock_tree_spec -out_file $dbs_dir/ccopt.spec
Creating clock tree spec for modes (timing configs): default_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ../data/dbs/ccopt.spec
@file 26: source $dbs_dir/ccopt.spec
#@ Begin verbose source ../data/dbs/ccopt.spec (pre)
@file 1: ###############################################################
@file 2: #  Generated by:      Cadence Innovus 22.32-s080_1
@file 3: #  OS:                Linux x86_64(Host ID seh-23.novalocal)
@file 4: #  Generated on:      Sun May 26 16:11:09 2024
@file 5: #  Design:            DTMF_CHIP
@file 6: #  Command:           create_clock_tree_spec -out_file ../data/dbs/ccopt.spec
@file 7: ###############################################################
@file 8: #-------------------------------------------------------------------------------
@file 9: # Clock tree setup script - dialect: Common UI
@file 10: #-------------------------------------------------------------------------------
@file 11: #-------------------------------------------------------------------------------
@file 12:
@file 13: if { [get_db clock_trees] != {} } {...}
@file 16:
@file 17: namespace eval ::ccopt {}
@file 18: namespace eval ::ccopt::ilm {}
@file 19: set ::ccopt::ilm::ccoptSpecRestoreData {}
@file 20: # Start by checking for unflattened ILMs.
@file 21: # Will flatten if so and then check the db sync.
@file 22: if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {...}
@file 25: # cache the value of the restore command output by the ILM flattening code
@file 26: set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState
@file 27:
@file 28: # Timing through the following pins was disabled by case analysis
@file 29: # These pins are ignore skew pins
@@file 30: set_db pin:DTMF_INST/TDSP_DS_CS_INST/i_4380/B1 .cts_sink_type ignore
@@file 31: set_db pin:DTMF_INST/TDSP_DS_CS_INST/i_4380/B1 .cts_sink_type_reasons set_case_analysis
@@file 32: set_db pin:DTMF_INST/TDSP_DS_CS_INST/i_4383/B1 .cts_sink_type ignore
@@file 33: set_db pin:DTMF_INST/TDSP_DS_CS_INST/i_4383/B1 .cts_sink_type_reasons set_case_analysis
@file 34:
@file 35: # The following pins are clock sources
@@file 36: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_150/Y .cts_is_sdc_clock_root true
@@file 37: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_152/Y .cts_is_sdc_clock_root true
@@file 38: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_154/Y .cts_is_sdc_clock_root true
@@file 39: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_156/Y .cts_is_sdc_clock_root true
@@file 40: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_158/Y .cts_is_sdc_clock_root true
@@file 41: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_160/Y .cts_is_sdc_clock_root true
@file 42:
@file 43: # Clocks present at pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
@file 44: #   vclk2 (period 14.000ns) in timing_config default_constraint_mode([../INPUTS/constraints/dtmf.sdc])
@@file 45: create_clock_tree -name vclk2 -source DTMF_INST/TEST_CONTROL_INST/i_152/Y -no_skew_group
Extracting original clock gating for vclk2...
  clock_tree vclk2 contains 1 sinks and 0 clock gates.
Extracting original clock gating for vclk2 done.
@file 46: # Clock period setting for source pin of vclk2
@@file 47: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_152/Y .cts_clock_period 14
@file 48:
@file 49: # Clocks present at pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
@file 50: #   vclk2 (period 14.000ns) in timing_config default_constraint_mode([../INPUTS/constraints/dtmf.sdc])
@@file 51: create_clock_tree -name vclk2<1> -source DTMF_INST/TEST_CONTROL_INST/i_154/Y -no_skew_group
Extracting original clock gating for vclk2<1>...
  clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
Extracting original clock gating for vclk2<1> done.
@file 52: # Clock period setting for source pin of vclk2<1>
@@file 53: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_154/Y .cts_clock_period 14
@file 54:
@file 55: # Clocks present at pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
@file 56: #   vclk2 (period 14.000ns) in timing_config default_constraint_mode([../INPUTS/constraints/dtmf.sdc])
@@file 57: create_clock_tree -name vclk2<2> -source DTMF_INST/TEST_CONTROL_INST/i_156/Y -no_skew_group
Extracting original clock gating for vclk2<2>...
  clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
Extracting original clock gating for vclk2<2> done.
@file 58: # Clock period setting for source pin of vclk2<2>
@@file 59: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_156/Y .cts_clock_period 14
@file 60:
@file 61: # Clocks present at pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
@file 62: #   vclk2 (period 14.000ns) in timing_config default_constraint_mode([../INPUTS/constraints/dtmf.sdc])
@@file 63: create_clock_tree -name vclk2<3> -source DTMF_INST/TEST_CONTROL_INST/i_158/Y -no_skew_group
Extracting original clock gating for vclk2<3>...
  clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
Extracting original clock gating for vclk2<3> done.
@file 64: # Clock period setting for source pin of vclk2<3>
@@file 65: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_158/Y .cts_clock_period 14
@file 66:
@file 67: # Clocks present at pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
@file 68: #   vclk2 (period 14.000ns) in timing_config default_constraint_mode([../INPUTS/constraints/dtmf.sdc])
@@file 69: create_clock_tree -name vclk2<4> -source DTMF_INST/TEST_CONTROL_INST/i_160/Y -no_skew_group
Extracting original clock gating for vclk2<4>...
  clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
Extracting original clock gating for vclk2<4> done.
@file 70: # Clock period setting for source pin of vclk2<4>
@@file 71: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_160/Y .cts_clock_period 14
@file 72:
@file 73: # Clocks present at pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
@file 74: #   vclk1 (period 7.000ns) in timing_config default_constraint_mode([../INPUTS/constraints/dtmf.sdc])
@@file 75: create_clock_tree -name vclk1 -source DTMF_INST/TEST_CONTROL_INST/i_150/Y -no_skew_group
Extracting original clock gating for vclk1...
  clock_tree vclk1 contains 394 sinks and 0 clock gates.
    Found 2 implicit ignore or stop or exclude pins - run report_clock_trees -list_special_pins for more details.
Extracting original clock gating for vclk1 done.
@file 76: # Clock period setting for source pin of vclk1
@@file 77: set_db pin:DTMF_INST/TEST_CONTROL_INST/i_150/Y .cts_clock_period 7
@file 78:
@file 79: ##############################################################################
@file 80: ##
@file 81: ## Timing connectivity based skew groups: off
@file 82: ##
@file 83: ##############################################################################
@@file 84: set_db cts_timing_connectivity_info {}
@file 85:
@file 86: # Skew group to balance non generated clock:vclk1 in timing_config:default_constraint_mode (sdc ../INPUTS/constraints/dtmf.sdc)
@@file 87: create_skew_group -name vclk1/default_constraint_mode -sources DTMF_INST/TEST_CONTROL_INST/i_150/Y -auto_sinks
The skew group vclk1/default_constraint_mode was created. It contains 394 sinks and 1 sources.
@@file 88: set_db skew_group:vclk1/default_constraint_mode .cts_skew_group_include_source_latency true
@@file 89: set_db skew_group:vclk1/default_constraint_mode .cts_skew_group_created_from_clock vclk1
@@file 90: set_db skew_group:vclk1/default_constraint_mode .cts_skew_group_created_from_constraint_modes {default_constraint_mode  }
@@file 91: set_db skew_group:vclk1/default_constraint_mode .cts_skew_group_created_from_delay_corners {default_delay_corner_max default_delay_corner_min}
@file 92:
@file 93: # Skew group to balance non generated clock:vclk2 in timing_config:default_constraint_mode (sdc ../INPUTS/constraints/dtmf.sdc)
@@file 94: create_skew_group -name vclk2/default_constraint_mode -sources {DTMF_INST/TEST_CONTROL_INST/i_152/Y DTMF_INST/TEST_CONTROL_INST/i_154/Y DTMF_INST/TEST_CONTROL_INST/i_156/Y DTMF_INST/TEST_CONTROL_INST/i_158/Y DTMF_INST/TEST_CONTROL_INST/i_160/Y} -auto_sinks
The skew group vclk2/default_constraint_mode was created. It contains 152 sinks and 5 sources.
@@file 95: set_db skew_group:vclk2/default_constraint_mode .cts_skew_group_include_source_latency true
@@file 96: set_db skew_group:vclk2/default_constraint_mode .cts_skew_group_created_from_clock vclk2
@@file 97: set_db skew_group:vclk2/default_constraint_mode .cts_skew_group_created_from_constraint_modes {default_constraint_mode  }
@@file 98: set_db skew_group:vclk2/default_constraint_mode .cts_skew_group_created_from_delay_corners {default_delay_corner_max default_delay_corner_min}
@file 99:
@file 100:
@@file 101: check_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
@file 102: # Restore the ILM status if possible
@file 103: if { [get_db ccopt_auto_design_state_for_ilms] == 0 } {...}
@file 108:
#@ End verbose source ../data/dbs/ccopt.spec
@file 27:
@file 28: # set CTS skew target
@@file 29: set_db cts_target_skew 0.08
@file 30:
@file 31: # set cts drv rules
@@file 32: set_db cts_target_max_capacitance 0.05
@@file 33: set_db cts_target_max_transition_time 0.04
@@file 34: set_db cts_max_fanout 60
@file 35:
@file 36: # build clock tree and optimize data path (setup and hold) concurrently and preroute all clock nets
@@file 37: ccopt_design
#% Begin ccopt_design (date=05/26 16:11:09, mem=2223.3M)
% Begin ccopt_design (date=05/26 16:11:09, mem=2223.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:03:23.3/0:06:47.7 (0.5), mem = 2659.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            180
extract_rc_coupling_cap_threshold                              3.0
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              0.03
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 5.0
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_exp_pre_route_auto_flow_update                             true
opt_leakage_to_dynamic_ratio                                   0.5
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { default_analysis_view_hold }
opt_view_pruning_setup_views_active_list                       { default_analysis_view_setup }
opt_view_pruning_setup_views_persistent_list                   { default_analysis_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_analysis_view_setup}
place_global_max_density                                       0.7
place_global_timing_effort                                     high
route_detail_use_min_spacing_for_blockage                      auto
route_extract_third_party_compatible                           false
route_global_exp_timing_driven_std_delay                       53.5
route_strict_honor_route_rule                                  false
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2689.5M, init mem=2689.5M)
*info: Placed = 5647           (Fixed = 4)
*info: Unplaced = 0           
Placement Density:42.41%(130026/306588)
Placement Density (including fixed std cells):42.41%(130026/306588)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2689.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:23.8/0:06:48.4 (0.5), mem = 2689.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 546 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 546 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6011 nets ( ignored 0 )
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5954
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5954 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.06% V. EstWL: 3.198586e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-6)            (7-13)           (14-20)           (21-27)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        45( 0.10%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3 ( 3)         6( 0.01%)         2( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        12( 0.03%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        68( 0.13%)         5( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.15%) 
[NR-eGR]  Metal6 ( 6)        59( 0.12%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       190( 0.08%)        10( 0.00%)         2( 0.00%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.05% V
[NR-eGR] Total eGR-routed clock nets wire length: 8462um, number of vias: 1588
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22216 
[NR-eGR]  Metal2  (2V)         96034  31225 
[NR-eGR]  Metal3  (3H)        121845   3461 
[NR-eGR]  Metal4  (4V)         70741    738 
[NR-eGR]  Metal5  (5H)         24313    420 
[NR-eGR]  Metal6  (6V)         19770      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       332704  58060 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 256012um
[NR-eGR] Total length: 332704um, number of vias: 58060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.78 sec, Curr Mem: 2.55 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.9)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_target_max_transition_time is set for at least one object
    cts_target_skew is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Library trimming buffers in power domain auto-default and half-corner default_delay_corner_max:setup.late removed 2 of 9 cells
Original list had 9 cells:
CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
New trimmed list has 7 cells:
CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
Library trimming inverters in power domain auto-default and half-corner default_delay_corner_max:setup.late removed 5 of 9 cells
Original list had 9 cells:
CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
New trimmed list has 4 cells:
CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk1 and net_type leaf. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk1 and net_type trunk. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<4> and net_type leaf. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<4> and net_type trunk. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<3> and net_type leaf. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<3> and net_type trunk. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<2> and net_type leaf. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<2> and net_type trunk. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<1> and net_type leaf. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2<1> and net_type trunk. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2 and net_type leaf. CTS will proceed using 0.212ns.
**WARN: (IMPCCOPT-2441):	The cts_target_maximum_transition_time 0.040ns is too low for delay_corner default_delay_corner_max and delay_type late for clock_tree vclk2 and net_type trunk. CTS will proceed using 0.212ns.
Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): clkroute (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): clkroute (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
  Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
  Unblocked area available for placement of any clock cells in power_domain auto-default: 305110.714um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk/Leaf Routing info:
  Route-type name: clkroute; Top/bottom preferred layer name: Metal6/Metal5; 
  Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_delay_corner_max:setup, late and power domain auto-default:
  Slew time target (leaf):    0.210ns
  Slew time target (trunk):   0.210ns
  Slew time target (top):     0.040ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.126ns
  Buffer max distance: 1567.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=default_delay_corner_max:setup.late, optimalDrivingDistance=1567.500um, saturatedSlew=0.172ns, speed=6788.653um per ns, cellArea=50.931um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=default_delay_corner_max:setup.late, optimalDrivingDistance=383.309um, saturatedSlew=0.173ns, speed=2786.689um per ns, cellArea=52.069um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group vclk1/default_constraint_mode:
 Created from constraint modes: {[]}
  Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
  Total number of sinks:       394
  Delay constrained sinks:     392
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_delay_corner_max:setup.late:
  Skew target:                 0.126ns
Clock tree balancer configuration for skew_group vclk2/default_constraint_mode:
 Created from constraint modes: {[]}
  Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
                               pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
  Total number of sinks:       152
  Delay constrained sinks:     152
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_delay_corner_max:setup.late:
  Skew target:                 0.126ns
Primary reporting skew groups are:
skew_group vclk1/default_constraint_mode with 394 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

default_delay_corner_max:setup.late

Cap constraints are active in the following delay corners:

default_delay_corner_max:setup.late

Transition constraint summary:

----------------------------------------------------------------------------------------------------------
Delay corner                                     Target (ns)    Num pins    Target source    Clock tree(s)
----------------------------------------------------------------------------------------------------------
default_delay_corner_max:setup.late (primary)         -            -              -                -
                      -                             0.210         558       tool modified    all
----------------------------------------------------------------------------------------------------------

Capacitance constraint summary:

---------------------------------------------------------------------------------------------------------------------
Delay corner                                     Limit (pF)    Num nets    Target source                Clock tree(s)
---------------------------------------------------------------------------------------------------------------------
default_delay_corner_max:setup.late (primary)        -            -                    -                      -
                      -                            0.312          6        library_or_sdc_constraint    all
---------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
  misc counts      : r=6, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.8)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.8)
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
      Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree vclk1...
      Clustering clock_tree vclk1 done.
      Clustering clock_tree vclk2<3>...
      Clustering clock_tree vclk2<3> done.
      Clustering clock_tree vclk2<1>...
      Clustering clock_tree vclk2<1> done.
      Clustering clock_tree vclk2<2>...
      Clustering clock_tree vclk2<2> done.
      Clustering clock_tree vclk2...
      Clustering clock_tree vclk2 done.
      Clustering clock_tree vclk2<4>...
      Clustering clock_tree vclk2<4> done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=7065.274um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7065.274um^2
      hp wire lengths  : top=0.000um, trunk=17984.940um, leaf=4685.010um, total=22669.950um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 78 CLKBUFX8: 36 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:02.0 real=0:00:02.3)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:03:27 mem=2671.9M) ***
Total net bbox length = 2.761e+05 (1.270e+05 1.490e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 417 insts, mean move: 8.27 um, max move: 70.56 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/CTS_ccl_a_buf_00111): (702.28, 516.68) --> (702.28, 446.12)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2651.0MB
Summary Report:
Instances move: 417 (out of 5757 movable)
Instances flipped: 0
Mean displacement: 8.27 um
Max displacement: 70.56 um (Instance: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/CTS_ccl_a_buf_00111) (702.28, 516.68) -> (702.28, 446.12)
	Length: 24 sites, height: 1 rows, site name: tsm3site, cell type: CLKBUFX20
Total net bbox length = 2.775e+05 (1.276e+05 1.499e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2651.0MB
*** Finished place_detail (0:03:27 mem=2651.0M) ***
    ClockRefiner summary
    All clock instances: Moved 162, flipped 54 and cell swapped 0 (out of a total of 666).
    All Clock instances: Average move = 15.8um
    The largest move was 70.6 um for DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/CTS_ccl_a_buf_00111.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
    Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.66,7.65)             8
    [7.65,14.64)            7
    [14.64,21.63)          10
    [21.63,28.62)           0
    [28.62,35.61)          12
    [35.61,42.6)            7
    [42.6,49.59)            0
    [49.59,56.58)           8
    [56.58,63.57)          10
    [63.57,70.56)           1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------
        70.56        (702.280,516.680)    (702.280,446.120)    CTS_ccl_a_buf_00111 (a lib_cell CLKBUFX20) at (702.280,446.120), in power domain auto-default
        63.36        (702.280,516.680)    (765.640,516.680)    CTS_ccl_a_buf_00110 (a lib_cell CLKBUFX20) at (765.640,516.680), in power domain auto-default
        62.94        (710.860,516.680)    (723.400,466.280)    CTS_ccl_a_buf_00027 (a lib_cell CLKBUFX8) at (723.400,466.280), in power domain auto-default
        62.4         (702.280,516.680)    (744.520,536.840)    CTS_ccl_a_buf_00108 (a lib_cell CLKBUFX20) at (744.520,536.840), in power domain auto-default
        62.4         (702.280,516.680)    (744.520,496.520)    CTS_ccl_a_buf_00107 (a lib_cell CLKBUFX20) at (744.520,496.520), in power domain auto-default
        61.44        (702.280,516.680)    (681.160,557.000)    CTS_ccl_a_buf_00106 (a lib_cell CLKBUFX20) at (681.160,557.000), in power domain auto-default
        61.44        (702.280,516.680)    (681.160,476.360)    CTS_ccl_a_buf_00105 (a lib_cell CLKBUFX20) at (681.160,476.360), in power domain auto-default
        61.44        (702.280,516.680)    (723.400,557.000)    CTS_ccl_a_buf_00103 (a lib_cell CLKBUFX20) at (723.400,557.000), in power domain auto-default
        61.44        (702.280,516.680)    (723.400,476.360)    CTS_ccl_a_buf_00099 (a lib_cell CLKBUFX20) at (723.400,476.360), in power domain auto-default
        60.48        (702.280,516.680)    (702.280,577.160)    CTS_ccl_a_buf_00112 (a lib_cell CLKBUFX20) at (702.280,577.160), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=7065.274um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7065.274um^2
      cell capacitance : b=2.654pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.654pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=2.475pF, leaf=1.017pF, total=3.492pF
      wire lengths     : top=0.000um, trunk=18807.923um, leaf=6530.536um, total=25338.459um
      hp wire lengths  : top=0.000um, trunk=18156.120um, leaf=4771.130um, total=22927.250um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=44, worst=[14.631ns, 4.936ns, 1.047ns, 0.309ns, 0.236ns, 0.227ns, 0.114ns, 0.110ns, 0.109ns, 0.107ns, ...]} avg=0.564ns sd=2.293ns sum=24.803ns
      Capacitance          : {count=37, worst=[0.914pF, 0.186pF, 0.184pF, 0.164pF, 0.110pF, 0.067pF, 0.058pF, 0.050pF, 0.049pF, 0.044pF, ...]} avg=0.061pF sd=0.152pF sum=2.271pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.210ns count=63 avg=0.580ns sd=1.933ns min=0.060ns max=14.842ns {6 <= 0.126ns, 13 <= 0.168ns, 0 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 34 <= 0.316ns, 10 > 0.316ns}
      Leaf  : target=0.210ns count=57 avg=0.085ns sd=0.024ns min=0.044ns max=0.128ns {55 <= 0.126ns, 2 <= 0.168ns, 0 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 78 CLKBUFX8: 36 
    Primary reporting skew groups after 'Clustering':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.847, max=0.936, avg=0.884, sd=0.017, skn=-0.092, kur=-0.336], skew [0.088 vs 0.126], 100% {0.847, 0.936} (wid=0.046 ws=0.034) (gid=0.889 gs=0.074)
    Skew group summary after 'Clustering':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.847, max=0.936, avg=0.884, sd=0.017, skn=-0.092, kur=-0.336], skew [0.088 vs 0.126], 100% {0.847, 0.936} (wid=0.046 ws=0.034) (gid=0.889 gs=0.074)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.306, max=0.571, avg=0.527, sd=0.078, skn=-2.151, kur=3.025], skew [0.265 vs 0.126*], 84.9% {0.549, 0.571} (wid=0.021 ws=0.016) (gid=0.550 gs=0.249)
    Legalizer API calls during this step: 4039 succeeded with high effort: 4039 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.7 real=0:00:03.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       120 (unrouted=120, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8727 (unrouted=2779, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2722, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 120 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 120 nets for routing of which 120 have one or more fixed wires.
(ccopt eGR): Start to route 120 all nets
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.53 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 120 out of 6125 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6125 nets ( ignored 6005 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 120 clock nets ( 120 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 120 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.42% V. EstWL: 2.688336e+04um
[NR-eGR] Create a new net group with 29 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.364768e+04um
[NR-eGR] Layer group 3: route 29 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.093048e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 6]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.219552e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)        32( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        33( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 26441um, number of vias: 2865
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   777 
[NR-eGR]  Metal2  (2V)          1380   836 
[NR-eGR]  Metal3  (3H)          1661   525 
[NR-eGR]  Metal4  (4V)          1880   393 
[NR-eGR]  Metal5  (5H)          8063   334 
[NR-eGR]  Metal6  (6V)         13458     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        26441  2865 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 23283um
[NR-eGR] Total length: 26441um, number of vias: 2865
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 26441um, number of vias: 2865
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22444 
[NR-eGR]  Metal2  (2V)         93803  31074 
[NR-eGR]  Metal3  (3H)        120393   3952 
[NR-eGR]  Metal4  (4V)         71803   1123 
[NR-eGR]  Metal5  (5H)         32084    744 
[NR-eGR]  Metal6  (6V)         32599      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       350682  59337 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 277520um
[NR-eGR] Total length: 350682um, number of vias: 59337
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.56 sec, Real: 1.19 sec, Curr Mem: 2.55 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.6 real=0:00:01.4)
    Routing using eGR only done.
Net route status summary:
  Clock:       120 (unrouted=0, trialRouted=0, noStatus=0, routed=120, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8727 (unrouted=2779, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2722, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:03:28.4/0:06:55.3 (0.5), mem = 2660.2M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 3252
[NR-eGR] Read 6125 nets ( ignored 120 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5948
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5948 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.05% V. EstWL: 3.128731e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        44( 0.10%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  Metal3 ( 3)         7( 0.02%)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        12( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        63( 0.12%)         5( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        65( 0.13%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       191( 0.08%)         8( 0.00%)         2( 0.00%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.64 sec, Curr Mem: 2.55 MB )
Early Global Route congestion estimation runtime: 0.67 seconds, mem = 2659.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22444 
[NR-eGR]  Metal2  (2V)         94166  30986 
[NR-eGR]  Metal3  (3H)        120266   4167 
[NR-eGR]  Metal4  (4V)         73149   1233 
[NR-eGR]  Metal5  (5H)         32757    729 
[NR-eGR]  Metal6  (6V)         31356      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       351692  59559 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 277520um
[NR-eGR] Total length: 351692um, number of vias: 59559
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Early Global Route wiring runtime: 0.21 seconds, mem = 2677.2M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.4, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.4/0:00:01.0 (0.5), totSession cpu/real = 0:03:28.9/0:06:56.2 (0.5), mem = 2677.2M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:00.4 real=0:00:01.0)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.2 real=0:00:02.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5832 and nets=8847 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2677.223M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0, mci=0
    cell areas       : b=7065.274um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=7065.274um^2
    cell capacitance : b=2.654pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=2.654pF
    sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=2.737pF, leaf=1.077pF, total=3.814pF
    wire lengths     : top=0.000um, trunk=18807.923um, leaf=6530.536um, total=25338.459um
    hp wire lengths  : top=0.000um, trunk=18156.120um, leaf=4771.130um, total=22927.250um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=44, worst=[14.742ns, 4.971ns, 1.047ns, 0.312ns, 0.237ns, 0.229ns, 0.118ns, 0.115ns, 0.114ns, 0.112ns, ...]} avg=0.571ns sd=2.309ns sum=25.123ns
    Capacitance          : {count=51, worst=[0.923pF, 0.186pF, 0.184pF, 0.164pF, 0.113pF, 0.069pF, 0.063pF, 0.056pF, 0.055pF, 0.051pF, ...]} avg=0.049pF sd=0.132pF sum=2.474pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.210ns count=63 avg=0.585ns sd=1.947ns min=0.060ns max=14.953ns {6 <= 0.126ns, 13 <= 0.168ns, 0 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 30 <= 0.316ns, 14 > 0.316ns}
    Leaf  : target=0.210ns count=57 avg=0.086ns sd=0.024ns min=0.045ns max=0.128ns {55 <= 0.126ns, 2 <= 0.168ns, 0 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 78 CLKBUFX8: 36 
  Primary reporting skew groups after clustering cong repair call:
    skew_group vclk1/default_constraint_mode: insertion delay [min=0.854, max=0.943, avg=0.892, sd=0.018, skn=-0.149, kur=-0.261], skew [0.089 vs 0.126], 100% {0.854, 0.943} (wid=0.047 ws=0.035) (gid=0.896 gs=0.075)
  Skew group summary after clustering cong repair call:
    skew_group vclk1/default_constraint_mode: insertion delay [min=0.854, max=0.943, avg=0.892, sd=0.018, skn=-0.149, kur=-0.261], skew [0.089 vs 0.126], 100% {0.854, 0.943} (wid=0.047 ws=0.035) (gid=0.896 gs=0.075)
    skew_group vclk2/default_constraint_mode: insertion delay [min=0.306, max=0.574, avg=0.530, sd=0.079, skn=-2.144, kur=2.989], skew [0.267 vs 0.126*], 84.9% {0.552, 0.574} (wid=0.021 ws=0.017) (gid=0.553 gs=0.251)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.4 real=0:00:02.8)
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:06.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=151, i=0, icg=0, dcg=0, l=0, total=151
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4796.669um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4796.669um^2
      cell capacitance : b=1.605pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.605pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.948pF, leaf=1.329pF, total=3.277pF
      wire lengths     : top=0.000um, trunk=13403.171um, leaf=8359.955um, total=21763.126um
      hp wire lengths  : top=0.000um, trunk=13005.420um, leaf=6718.120um, total=19723.540um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.210ns count=98 avg=0.130ns sd=0.050ns min=0.052ns max=0.208ns {49 <= 0.126ns, 18 <= 0.168ns, 20 <= 0.189ns, 3 <= 0.200ns, 8 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.100ns sd=0.043ns min=0.045ns max=0.181ns {45 <= 0.126ns, 5 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 19 CLKBUFX16: 9 CLKBUFX12: 13 CLKBUFX8: 46 CLKBUFX4: 29 CLKBUFX3: 33 CLKBUFX1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.288, max=0.990], skew [0.702 vs 0.126*]
    Legalizer API calls during this step: 9543 succeeded with high effort: 9543 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:38.0 real=0:00:39.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=151, i=0, icg=0, dcg=0, l=0, total=151
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4796.669um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4796.669um^2
      cell capacitance : b=1.605pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.605pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.948pF, leaf=1.329pF, total=3.277pF
      wire lengths     : top=0.000um, trunk=13403.171um, leaf=8359.955um, total=21763.126um
      hp wire lengths  : top=0.000um, trunk=13005.420um, leaf=6718.120um, total=19723.540um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.210ns count=98 avg=0.130ns sd=0.050ns min=0.052ns max=0.208ns {49 <= 0.126ns, 18 <= 0.168ns, 20 <= 0.189ns, 3 <= 0.200ns, 8 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.100ns sd=0.043ns min=0.045ns max=0.181ns {45 <= 0.126ns, 5 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 19 CLKBUFX16: 9 CLKBUFX12: 13 CLKBUFX8: 46 CLKBUFX4: 29 CLKBUFX3: 33 CLKBUFX1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293, avg=1.131, sd=0.068, skn=0.122, kur=-0.309], skew [0.289 vs 0.126*], 71.7% {1.068, 1.194} (wid=0.014 ws=0.008) (gid=1.285 gs=0.286)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293, avg=1.131, sd=0.068, skn=0.122, kur=-0.309], skew [0.289 vs 0.126*], 71.7% {1.068, 1.194} (wid=0.014 ws=0.008) (gid=1.285 gs=0.286)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.288, max=0.990, avg=0.784, sd=0.164, skn=-2.192, kur=4.433], skew [0.702 vs 0.126*], 75.7% {0.742, 0.868} (wid=0.013 ws=0.009) (gid=0.983 gs=0.699)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:38.0 real=0:00:39.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=150, i=0, icg=0, dcg=0, l=0, total=150
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4716.835um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4716.835um^2
      cell capacitance : b=1.575pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.575pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.944pF, leaf=1.330pF, total=3.274pF
      wire lengths     : top=0.000um, trunk=13381.111um, leaf=8355.455um, total=21736.566um
      hp wire lengths  : top=0.000um, trunk=12982.800um, leaf=6718.120um, total=19700.920um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.210ns count=97 avg=0.130ns sd=0.050ns min=0.052ns max=0.208ns {48 <= 0.126ns, 18 <= 0.168ns, 20 <= 0.189ns, 3 <= 0.200ns, 8 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.101ns sd=0.042ns min=0.045ns max=0.181ns {45 <= 0.126ns, 5 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 18 CLKBUFX16: 9 CLKBUFX12: 13 CLKBUFX8: 46 CLKBUFX4: 29 CLKBUFX3: 33 CLKBUFX1: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.175, max=0.990], skew [0.815 vs 0.126*]
    Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Removing unconstrained drivers...
    Have 1 candidate drivers for removal.
    Removing drivers: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=150, i=0, icg=0, dcg=0, l=0, total=150
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4716.835um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4716.835um^2
      cell capacitance : b=1.575pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.575pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.944pF, leaf=1.330pF, total=3.274pF
      wire lengths     : top=0.000um, trunk=13381.111um, leaf=8355.455um, total=21736.566um
      hp wire lengths  : top=0.000um, trunk=12982.800um, leaf=6718.120um, total=19700.920um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.210ns count=97 avg=0.130ns sd=0.050ns min=0.052ns max=0.208ns {48 <= 0.126ns, 18 <= 0.168ns, 20 <= 0.189ns, 3 <= 0.200ns, 8 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.101ns sd=0.042ns min=0.045ns max=0.181ns {45 <= 0.126ns, 5 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 18 CLKBUFX16: 9 CLKBUFX12: 13 CLKBUFX8: 46 CLKBUFX4: 29 CLKBUFX3: 33 CLKBUFX1: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.175, max=0.990], skew [0.815 vs 0.126*]
    Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=150, i=0, icg=0, dcg=0, l=0, total=150
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4716.835um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4716.835um^2
      cell capacitance : b=1.575pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.575pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.944pF, leaf=1.330pF, total=3.274pF
      wire lengths     : top=0.000um, trunk=13381.111um, leaf=8355.455um, total=21736.566um
      hp wire lengths  : top=0.000um, trunk=12982.800um, leaf=6718.120um, total=19700.920um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.210ns count=97 avg=0.130ns sd=0.050ns min=0.052ns max=0.208ns {48 <= 0.126ns, 18 <= 0.168ns, 20 <= 0.189ns, 3 <= 0.200ns, 8 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.101ns sd=0.042ns min=0.045ns max=0.181ns {45 <= 0.126ns, 5 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 18 CLKBUFX16: 9 CLKBUFX12: 13 CLKBUFX8: 46 CLKBUFX4: 29 CLKBUFX3: 33 CLKBUFX1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.005, max=1.293], skew [0.289 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.175, max=0.990], skew [0.815 vs 0.126*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4683.571um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4683.571um^2
      cell capacitance : b=1.564pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.564pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.889pF, leaf=1.376pF, total=3.265pF
      wire lengths     : top=0.000um, trunk=12933.251um, leaf=8697.046um, total=21630.297um
      hp wire lengths  : top=0.000um, trunk=12538.140um, leaf=7027.060um, total=19565.200um
    Clock DAG net violations after 'Removing longest path buffering':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.210ns count=94 avg=0.131ns sd=0.050ns min=0.053ns max=0.208ns {46 <= 0.126ns, 17 <= 0.168ns, 20 <= 0.189ns, 4 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.101ns sd=0.043ns min=0.045ns max=0.181ns {46 <= 0.126ns, 3 <= 0.168ns, 10 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 17 CLKBUFX16: 9 CLKBUFX12: 15 CLKBUFX8: 45 CLKBUFX4: 30 CLKBUFX3: 29 CLKBUFX1: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.951, max=1.265], skew [0.314 vs 0.126*]
    Skew group summary after 'Removing longest path buffering':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.951, max=1.265], skew [0.314 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.175, max=0.902], skew [0.727 vs 0.126*]
    Legalizer API calls during this step: 451 succeeded with high effort: 451 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.0 real=0:00:01.0)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4710.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4710.182um^2
      cell capacitance : b=1.570pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.570pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.855pF, leaf=1.370pF, total=3.225pF
      wire lengths     : top=0.000um, trunk=12705.610um, leaf=8669.966um, total=21375.576um
      hp wire lengths  : top=0.000um, trunk=12384.780um, leaf=7006.760um, total=19391.540um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.210ns count=94 avg=0.125ns sd=0.049ns min=0.053ns max=0.208ns {49 <= 0.126ns, 19 <= 0.168ns, 20 <= 0.189ns, 1 <= 0.200ns, 5 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.100ns sd=0.043ns min=0.045ns max=0.181ns {46 <= 0.126ns, 4 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 15 CLKBUFX16: 10 CLKBUFX12: 17 CLKBUFX8: 47 CLKBUFX4: 33 CLKBUFX3: 25 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.930, max=1.189, avg=1.086, sd=0.063, skn=-0.428, kur=-0.875], skew [0.260 vs 0.126*], 69.9% {1.047, 1.173} (wid=0.013 ws=0.007) (gid=1.176 gs=0.257)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.930, max=1.189, avg=1.086, sd=0.063, skn=-0.428, kur=-0.875], skew [0.260 vs 0.126*], 69.9% {1.047, 1.173} (wid=0.013 ws=0.007) (gid=1.176 gs=0.257)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.175, max=0.740, avg=0.669, sd=0.152, skn=-2.783, kur=6.335], skew [0.564 vs 0.126*], 89.5% {0.644, 0.740} (wid=0.013 ws=0.011) (gid=0.733 gs=0.560)
    Legalizer API calls during this step: 1602 succeeded with high effort: 1602 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.6 real=0:00:02.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.0 real=0:00:04.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:46.0 real=0:00:49.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=4710.182um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=4710.182um^2
      cell capacitance : b=1.570pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.570pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.846pF, leaf=1.370pF, total=3.216pF
      wire lengths     : top=0.000um, trunk=12643.130um, leaf=8669.966um, total=21313.096um
      hp wire lengths  : top=0.000um, trunk=12346.140um, leaf=7006.760um, total=19352.900um
    Clock DAG net violations after 'Improving clock tree routing':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.210ns count=94 avg=0.125ns sd=0.048ns min=0.053ns max=0.208ns {49 <= 0.126ns, 21 <= 0.168ns, 18 <= 0.189ns, 1 <= 0.200ns, 5 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.100ns sd=0.043ns min=0.045ns max=0.181ns {46 <= 0.126ns, 4 <= 0.168ns, 9 <= 0.189ns, 0 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 15 CLKBUFX16: 10 CLKBUFX12: 17 CLKBUFX8: 47 CLKBUFX4: 33 CLKBUFX3: 25 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.930, max=1.189], skew [0.260 vs 0.126*]
    Skew group summary after 'Improving clock tree routing':
      skew_group vclk1/default_constraint_mode: insertion delay [min=0.930, max=1.189], skew [0.260 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.175, max=0.740], skew [0.564 vs 0.126*]
    Legalizer API calls during this step: 93 succeeded with high effort: 93 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3356.338um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3356.338um^2
      cell capacitance : b=1.012pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.012pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.836pF, leaf=1.361pF, total=3.198pF
      wire lengths     : top=0.000um, trunk=12606.579um, leaf=8607.807um, total=21214.386um
      hp wire lengths  : top=0.000um, trunk=12346.140um, leaf=7006.760um, total=19352.900um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.210ns count=94 avg=0.134ns sd=0.041ns min=0.055ns max=0.208ns {40 <= 0.126ns, 36 <= 0.168ns, 10 <= 0.189ns, 3 <= 0.200ns, 5 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 66 CLKBUFX3: 39 CLKBUFX1: 3 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.023, max=1.189], skew [0.167 vs 0.126*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.023, max=1.189], skew [0.167 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.222, max=0.734], skew [0.512 vs 0.126*]
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3319.747um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3319.747um^2
      cell capacitance : b=1.002pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.002pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.836pF, leaf=1.361pF, total=3.198pF
      wire lengths     : top=0.000um, trunk=12609.938um, leaf=8607.807um, total=21217.745um
      hp wire lengths  : top=0.000um, trunk=12346.140um, leaf=7006.760um, total=19352.900um
    Clock DAG net violations after reducing clock tree power 1 iteration 2:
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.210ns count=94 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {35 <= 0.126ns, 39 <= 0.168ns, 12 <= 0.189ns, 2 <= 0.200ns, 6 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 19 CLKBUFX4: 58 CLKBUFX3: 44 CLKBUFX1: 7 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.030, max=1.196], skew [0.167 vs 0.126*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.030, max=1.196], skew [0.167 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.222, max=0.733], skew [0.511 vs 0.126*]
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3249.893um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3249.893um^2
      cell capacitance : b=0.974pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.974pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.836pF, leaf=1.361pF, total=3.197pF
      wire lengths     : top=0.000um, trunk=12608.539um, leaf=8607.807um, total=21216.345um
      hp wire lengths  : top=0.000um, trunk=12346.140um, leaf=7006.760um, total=19352.900um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.210ns count=94 avg=0.140ns sd=0.037ns min=0.055ns max=0.208ns {36 <= 0.126ns, 38 <= 0.168ns, 12 <= 0.189ns, 2 <= 0.200ns, 6 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 19 CLKBUFX4: 57 CLKBUFX3: 46 CLKBUFX1: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.030, max=1.196], skew [0.167 vs 0.126*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.030, max=1.196], skew [0.167 vs 0.126*]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.222, max=0.733], skew [0.511 vs 0.126*]
    Legalizer API calls during this step: 1280 succeeded with high effort: 1280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.3 real=0:00:01.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3249.893um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3249.893um^2
      cell capacitance : b=0.974pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.974pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.845pF, leaf=1.363pF, total=3.208pF
      wire lengths     : top=0.000um, trunk=12667.599um, leaf=8624.307um, total=21291.905um
      hp wire lengths  : top=0.000um, trunk=12349.440um, leaf=7019.930um, total=19369.370um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.210ns count=94 avg=0.141ns sd=0.038ns min=0.055ns max=0.210ns {35 <= 0.126ns, 38 <= 0.168ns, 12 <= 0.189ns, 2 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 19 CLKBUFX4: 57 CLKBUFX3: 46 CLKBUFX1: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.030, max=1.196, avg=1.147, sd=0.042, skn=-1.040, kur=0.276], skew [0.167 vs 0.126*], 92.1% {1.073, 1.196} (wid=0.013 ws=0.008) (gid=1.184 gs=0.164)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.030, max=1.196, avg=1.147, sd=0.042, skn=-1.040, kur=0.276], skew [0.167 vs 0.126*], 92.1% {1.073, 1.196} (wid=0.013 ws=0.008) (gid=1.184 gs=0.164)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.246, max=0.733, avg=0.678, sd=0.130, skn=-2.963, kur=7.092], skew [0.487 vs 0.126*], 91.4% {0.627, 0.733} (wid=0.013 ws=0.010) (gid=0.727 gs=0.484)
    Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Reducing Power done. (took cpu=0:00:01.6 real=0:00:01.9)
  Stage::Balancing...
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
        Solving LP: 2 skew groups; 13 fragments, 18 fraglets and 20 vertices; 61 variables and 168 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.600ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 154 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=147, i=0, icg=0, dcg=0, l=0, total=147
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=3249.893um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3249.893um^2
            cell capacitance : b=0.974pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.974pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.845pF, leaf=1.363pF, total=3.208pF
            wire lengths     : top=0.000um, trunk=12667.599um, leaf=8624.307um, total=21291.905um
            hp wire lengths  : top=0.000um, trunk=12349.440um, leaf=7019.930um, total=19369.370um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Trunk : target=0.210ns count=94 avg=0.141ns sd=0.038ns min=0.055ns max=0.210ns {35 <= 0.126ns, 38 <= 0.168ns, 12 <= 0.189ns, 2 <= 0.200ns, 7 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
             Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 19 CLKBUFX4: 57 CLKBUFX3: 46 CLKBUFX1: 7 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=148, i=0, icg=0, dcg=0, l=0, total=148
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=3273.178um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3273.178um^2
            cell capacitance : b=0.981pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.981pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.848pF, leaf=1.363pF, total=3.212pF
            wire lengths     : top=0.000um, trunk=12688.419um, leaf=8624.307um, total=21312.725um
            hp wire lengths  : top=0.000um, trunk=12380.160um, leaf=7019.930um, total=19400.090um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Trunk : target=0.210ns count=95 avg=0.140ns sd=0.039ns min=0.055ns max=0.210ns {36 <= 0.126ns, 38 <= 0.168ns, 12 <= 0.189ns, 2 <= 0.200ns, 7 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
             Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 57 CLKBUFX3: 46 CLKBUFX1: 7 
          Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.3)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
            cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
            wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
            hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
             Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays, iteration 2...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
            cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
            cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
            wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
            hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
            Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
            Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
             Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
        Approximately balancing fragments, wire and cell delays, iteration 2 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.2)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0, mci=0
        cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
        cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
        sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
        wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
        hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
        Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
         Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
      Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.7)
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
      wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
      hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
    Clock DAG net violations after Approximately balancing fragments:
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after Approximately balancing fragments {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
    Skew group summary after Approximately balancing fragments:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.627, max=0.733], skew [0.106 vs 0.126]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0, mci=0
        cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
        cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
        sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
        wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
        hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
      Clock DAG net violations after 'Improving fragments clock skew':
        Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
        Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
         Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
      Skew group summary after 'Improving fragments clock skew':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
        skew_group vclk2/default_constraint_mode: insertion delay [min=0.627, max=0.733], skew [0.106 vs 0.126]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
    Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.5 real=0:00:00.9)
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 13 fragments, 18 fraglets and 20 vertices; 61 variables and 168 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0, mci=0
          cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
          cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
          sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
          wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
          hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
          Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
      wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
      hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
    Clock DAG net violations after 'Approximately balancing step':
      Capacitance : {count=3, worst=[0.183pF, 0.183pF, 0.162pF]} avg=0.176pF sd=0.012pF sum=0.528pF
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
    Skew group summary after 'Approximately balancing step':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.627, max=0.733], skew [0.106 vs 0.126]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
      wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
      hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
    Skew group summary after 'Fixing clock tree overload':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.119 vs 0.126]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.627, max=0.733], skew [0.106 vs 0.126]
    Legalizer API calls during this step: 66 succeeded with high effort: 66 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
      wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
      hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.055ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191, avg=1.156, sd=0.032, skn=-0.711, kur=-0.561], skew [0.119 vs 0.126], 100% {1.073, 1.191} (wid=0.012 ws=0.007) (gid=1.184 gs=0.120)
    Skew group summary after 'Approximately balancing paths':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191, avg=1.156, sd=0.032, skn=-0.711, kur=-0.561], skew [0.119 vs 0.126], 100% {1.073, 1.191} (wid=0.012 ws=0.007) (gid=1.184 gs=0.120)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.627, max=0.733, avg=0.713, sd=0.022, skn=-1.945, kur=4.057], skew [0.106 vs 0.126], 100% {0.627, 0.733} (wid=0.013 ws=0.010) (gid=0.727 gs=0.105)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:01.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0, mci=0
    cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
    cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
    sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
    wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
    hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.056ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
    Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
  Primary reporting skew groups before polishing:
    skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.118 vs 0.126]
  Skew group summary before polishing:
    skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.118 vs 0.126]
    skew_group vclk2/default_constraint_mode: insertion delay [min=0.626, max=0.734], skew [0.107 vs 0.126]
  Merging balancing drivers for power...
    Tried: 160 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
      wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
      hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.056ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.118 vs 0.126]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191], skew [0.118 vs 0.126]
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.626, max=0.734], skew [0.107 vs 0.126]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.896pF, leaf=1.363pF, total=3.259pF
      wire lengths     : top=0.000um, trunk=13003.619um, leaf=8621.007um, total=21624.625um
      hp wire lengths  : top=0.000um, trunk=12691.500um, leaf=7016.630um, total=19708.130um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.210ns count=100 avg=0.139ns sd=0.039ns min=0.056ns max=0.208ns {38 <= 0.126ns, 40 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 7 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.133ns sd=0.048ns min=0.057ns max=0.204ns {26 <= 0.126ns, 7 <= 0.168ns, 23 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191, avg=1.156, sd=0.031, skn=-0.720, kur=-0.532], skew [0.118 vs 0.126], 100% {1.073, 1.191} (wid=0.012 ws=0.007) (gid=1.183 gs=0.119)
    Skew group summary after 'Improving clock skew':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.073, max=1.191, avg=1.156, sd=0.031, skn=-0.720, kur=-0.532], skew [0.118 vs 0.126], 100% {1.073, 1.191} (wid=0.012 ws=0.007) (gid=1.183 gs=0.119)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.626, max=0.734, avg=0.713, sd=0.022, skn=-1.940, kur=3.994], skew [0.107 vs 0.126], 100% {0.626, 0.734} (wid=0.013 ws=0.011) (gid=0.728 gs=0.105)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.1)
        Legalizer API calls during this step: 622 succeeded with high effort: 622 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2106 succeeded with high effort: 2106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.4)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group vclk1/default_constraint_mode, artificially shortened or lengthened 19 paths.
        	The smallest offset applied was 0.004ns.
        	The largest offset applied was 0.006ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 606 succeeded with high effort: 606 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2106 succeeded with high effort: 2106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.3)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=3346.358um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=3346.358um^2
      cell capacitance : b=1.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=1.000pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.600pF, leaf=1.301pF, total=2.900pF
      wire lengths     : top=0.000um, trunk=10944.230um, leaf=8173.607um, total=19117.838um
      hp wire lengths  : top=0.000um, trunk=10802.520um, leaf=6597.390um, total=17399.910um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.210ns count=100 avg=0.127ns sd=0.035ns min=0.053ns max=0.196ns {45 <= 0.126ns, 40 <= 0.168ns, 13 <= 0.189ns, 2 <= 0.200ns, 0 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.131ns sd=0.048ns min=0.056ns max=0.204ns {27 <= 0.126ns, 10 <= 0.168ns, 19 <= 0.189ns, 2 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX20: 7 CLKBUFX16: 1 CLKBUFX12: 10 CLKBUFX8: 20 CLKBUFX4: 59 CLKBUFX3: 47 CLKBUFX1: 9 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.068, max=1.193, avg=1.129, sd=0.031, skn=-0.069, kur=-0.554], skew [0.126 vs 0.126], 100% {1.068, 1.193} (wid=0.012 ws=0.007) (gid=1.184 gs=0.125)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.068, max=1.193, avg=1.129, sd=0.031, skn=-0.069, kur=-0.554], skew [0.126 vs 0.126], 100% {1.068, 1.193} (wid=0.012 ws=0.007) (gid=1.184 gs=0.125)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.610, max=0.729, avg=0.693, sd=0.031, skn=-1.685, kur=2.124], skew [0.119 vs 0.126], 100% {0.610, 0.729} (wid=0.013 ws=0.011) (gid=0.723 gs=0.121)
    Legalizer API calls during this step: 5440 succeeded with high effort: 5440 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.3 real=0:00:03.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.856pF fall=2.856pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Iteration 1: gate capacitance is (rise=2.609pF fall=2.609pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 2: unable to make further power recovery in this step.
    Iteration 2: gate capacitance is (rise=2.587pF fall=2.587pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=2654.467um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2654.467um^2
      cell capacitance : b=0.730pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.730pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.601pF, leaf=1.304pF, total=2.906pF
      wire lengths     : top=0.000um, trunk=10962.010um, leaf=8194.747um, total=19156.758um
      hp wire lengths  : top=0.000um, trunk=10802.520um, leaf=6597.390um, total=17399.910um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.210ns count=100 avg=0.136ns sd=0.035ns min=0.056ns max=0.199ns {38 <= 0.126ns, 44 <= 0.168ns, 11 <= 0.189ns, 7 <= 0.200ns, 0 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.155ns sd=0.035ns min=0.058ns max=0.204ns {14 <= 0.126ns, 14 <= 0.168ns, 27 <= 0.189ns, 3 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 16 CLKBUFX4: 50 CLKBUFX3: 60 CLKBUFX1: 21 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.113, max=1.224, avg=1.186, sd=0.029, skn=-0.661, kur=-0.409], skew [0.111 vs 0.126], 100% {1.113, 1.224} (wid=0.012 ws=0.007) (gid=1.215 gs=0.107)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.113, max=1.224, avg=1.186, sd=0.029, skn=-0.661, kur=-0.409], skew [0.111 vs 0.126], 100% {1.113, 1.224} (wid=0.012 ws=0.007) (gid=1.215 gs=0.107)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.610, max=0.735, avg=0.715, sd=0.035, skn=-2.426, kur=4.608], skew [0.125 vs 0.126], 100% {0.610, 0.735} (wid=0.013 ws=0.011) (gid=0.729 gs=0.128)
    Legalizer API calls during this step: 777 succeeded with high effort: 777 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.7 real=0:00:00.9)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=2661.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2661.120um^2
      cell capacitance : b=0.734pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.734pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.606pF, leaf=1.304pF, total=2.910pF
      wire lengths     : top=0.000um, trunk=10995.750um, leaf=8194.747um, total=19190.498um
      hp wire lengths  : top=0.000um, trunk=10812.420um, leaf=6597.390um, total=17409.810um
    Clock DAG net violations after 'Improving insertion delay':
      Capacitance : {count=1, worst=[0.003pF]} avg=0.003pF sd=0.000pF sum=0.003pF
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.210ns count=100 avg=0.136ns sd=0.035ns min=0.056ns max=0.199ns {38 <= 0.126ns, 43 <= 0.168ns, 11 <= 0.189ns, 8 <= 0.200ns, 0 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.155ns sd=0.035ns min=0.058ns max=0.204ns {14 <= 0.126ns, 14 <= 0.168ns, 27 <= 0.189ns, 3 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 17 CLKBUFX4: 49 CLKBUFX3: 60 CLKBUFX1: 21 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.066, max=1.175, avg=1.137, sd=0.029, skn=-0.657, kur=-0.432], skew [0.109 vs 0.126], 100% {1.066, 1.175} (wid=0.013 ws=0.007) (gid=1.165 gs=0.106)
    Skew group summary after 'Improving insertion delay':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.066, max=1.175, avg=1.137, sd=0.029, skn=-0.657, kur=-0.432], skew [0.109 vs 0.126], 100% {1.066, 1.175} (wid=0.013 ws=0.007) (gid=1.165 gs=0.106)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.610, max=0.733, avg=0.714, sd=0.034, skn=-2.422, kur=4.596], skew [0.123 vs 0.126], 100% {0.610, 0.733} (wid=0.013 ws=0.011) (gid=0.728 gs=0.126)
    Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 143 succeeded with high effort: 143 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=153, filtered=0, permitted=150, cannotCompute=11, computed=139, moveTooSmall=269, resolved=0, predictFail=35, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=331, accepted=54
        Max accepted move=118.860um, total accepted move=1691.760um, average move=31.328um
        Move for wirelength. considered=153, filtered=0, permitted=150, cannotCompute=10, computed=140, moveTooSmall=266, resolved=0, predictFail=40, currentlyIllegal=0, legalizationFail=21, legalizedMoveTooSmall=18, ignoredLeafDriver=0, worse=337, accepted=45
        Max accepted move=63.000um, total accepted move=951.000um, average move=21.133um
        Move for wirelength. considered=153, filtered=0, permitted=150, cannotCompute=9, computed=141, moveTooSmall=271, resolved=0, predictFail=51, currentlyIllegal=0, legalizationFail=24, legalizedMoveTooSmall=21, ignoredLeafDriver=0, worse=354, accepted=43
        Max accepted move=91.320um, total accepted move=771.240um, average move=17.936um
        Legalizer API calls during this step: 1844 succeeded with high effort: 1844 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 146 succeeded with high effort: 146 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=153, filtered=0, permitted=150, cannotCompute=144, computed=6, moveTooSmall=445, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=1
        Max accepted move=5.280um, total accepted move=5.280um, average move=5.280um
        Move for wirelength. considered=153, filtered=0, permitted=150, cannotCompute=146, computed=4, moveTooSmall=458, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 316 succeeded with high effort: 316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 446 succeeded with high effort: 446 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=153, filtered=0, permitted=150, cannotCompute=0, computed=150, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=205, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 364 succeeded with high effort: 364 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0, mci=0
        cell areas       : b=2661.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2661.120um^2
        cell capacitance : b=0.734pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.734pF
        sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=1.486pF, leaf=1.251pF, total=2.737pF
        wire lengths     : top=0.000um, trunk=10146.359um, leaf=7810.996um, total=17957.356um
        hp wire lengths  : top=0.000um, trunk=9932.400um, leaf=6267.690um, total=16200.090um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.210ns count=100 avg=0.130ns sd=0.037ns min=0.053ns max=0.206ns {55 <= 0.126ns, 25 <= 0.168ns, 13 <= 0.189ns, 5 <= 0.200ns, 2 <= 0.210ns}
        Leaf  : target=0.210ns count=59 avg=0.153ns sd=0.035ns min=0.053ns max=0.204ns {14 <= 0.126ns, 18 <= 0.168ns, 23 <= 0.189ns, 3 <= 0.200ns, 1 <= 0.210ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 17 CLKBUFX4: 49 CLKBUFX3: 60 CLKBUFX1: 21 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.066, max=1.182, avg=1.133, sd=0.033, skn=-0.533, kur=-0.816], skew [0.116 vs 0.126], 100% {1.066, 1.182} (wid=0.013 ws=0.008) (gid=1.175 gs=0.117)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.066, max=1.182, avg=1.133, sd=0.033, skn=-0.533, kur=-0.816], skew [0.116 vs 0.126], 100% {1.066, 1.182} (wid=0.013 ws=0.008) (gid=1.175 gs=0.117)
        skew_group vclk2/default_constraint_mode: insertion delay [min=0.608, max=0.734, avg=0.713, sd=0.033, skn=-2.541, kur=5.153], skew [0.126 vs 0.126], 100% {0.608, 0.734} (wid=0.013 ws=0.010) (gid=0.730 gs=0.133)
      Legalizer API calls during this step: 3259 succeeded with high effort: 3259 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.4 real=0:00:01.8)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 150 , Succeeded = 35 , Constraints Broken = 115 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.5 real=0:00:00.5)
    Optimizing orientation done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=2661.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2661.120um^2
      cell capacitance : b=0.734pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.734pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.476pF, leaf=1.253pF, total=2.728pF
      wire lengths     : top=0.000um, trunk=10020.748um, leaf=7816.667um, total=17837.415um
      hp wire lengths  : top=0.000um, trunk=9850.560um, leaf=6299.070um, total=16149.630um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.210ns count=100 avg=0.130ns sd=0.036ns min=0.051ns max=0.206ns {55 <= 0.126ns, 25 <= 0.168ns, 13 <= 0.189ns, 5 <= 0.200ns, 2 <= 0.210ns}
      Leaf  : target=0.210ns count=59 avg=0.154ns sd=0.034ns min=0.053ns max=0.204ns {13 <= 0.126ns, 19 <= 0.168ns, 23 <= 0.189ns, 3 <= 0.200ns, 1 <= 0.210ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 17 CLKBUFX4: 49 CLKBUFX3: 60 CLKBUFX1: 21 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.066, max=1.181, avg=1.133, sd=0.034, skn=-0.507, kur=-0.908], skew [0.115 vs 0.126], 100% {1.066, 1.181} (wid=0.013 ws=0.008) (gid=1.174 gs=0.117)
    Skew group summary after 'Wire Opt OverFix':
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.066, max=1.181, avg=1.133, sd=0.034, skn=-0.507, kur=-0.908], skew [0.115 vs 0.126], 100% {1.066, 1.181} (wid=0.013 ws=0.008) (gid=1.174 gs=0.117)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.608, max=0.732, avg=0.710, sd=0.032, skn=-2.510, kur=5.049], skew [0.124 vs 0.126], 100% {0.608, 0.732} (wid=0.013 ws=0.010) (gid=0.727 gs=0.130)
    Legalizer API calls during this step: 4009 succeeded with high effort: 4005 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.0 real=0:00:02.4)
  Total capacitance is (rise=5.319pF fall=5.319pF), of which (rise=2.728pF fall=2.728pF) is wire, and (rise=2.590pF fall=2.590pF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.3 real=0:00:07.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 153 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:04:20 mem=2675.4M) ***
Total net bbox length = 2.703e+05 (1.253e+05 1.450e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2675.4MB
Summary Report:
Instances move: 0 (out of 5796 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.703e+05 (1.253e+05 1.450e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2675.4MB
*** Finished place_detail (0:04:20 mem=2675.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 705).
  Restoring place_status_cts on 153 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:08.6 real=0:00:10.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       159 (unrouted=159, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8708 (unrouted=2760, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2703, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 159 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 159 nets for routing of which 159 have one or more fixed wires.
(ccopt eGR): Start to route 159 all nets
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 159 out of 6164 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6164 nets ( ignored 6005 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 159 clock nets ( 159 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 159
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 159 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.40% V. EstWL: 1.910664e+04um
[NR-eGR] Create a new net group with 36 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.585584e+04um
[NR-eGR] Layer group 3: route 36 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.409120e+04um
[NR-eGR] Create a new net group with 17 nets and layer range [2, 6]
[NR-eGR] Layer group 4: route 17 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.681280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal6 ( 6)       118( 0.23%)         3( 0.01%)   ( 0.24%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       122( 0.05%)         4( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 18991um, number of vias: 3307
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   855 
[NR-eGR]  Metal2  (2V)          1008   923 
[NR-eGR]  Metal3  (3H)          1712   623 
[NR-eGR]  Metal4  (4V)          2051   506 
[NR-eGR]  Metal5  (5H)          5698   400 
[NR-eGR]  Metal6  (6V)          8521     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        18991  3307 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 16059um
[NR-eGR] Total length: 18991um, number of vias: 3307
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 18991um, number of vias: 3307
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22522 
[NR-eGR]  Metal2  (2V)         93794  31073 
[NR-eGR]  Metal3  (3H)        120317   4265 
[NR-eGR]  Metal4  (4V)         73320   1346 
[NR-eGR]  Metal5  (5H)         30392    795 
[NR-eGR]  Metal6  (6V)         26419      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       344242  60001 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 270296um
[NR-eGR] Total length: 344242um, number of vias: 60001
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 1.01 sec, Curr Mem: 2.57 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:01.1)
      Routing using eGR only done.
Net route status summary:
  Clock:       159 (unrouted=0, trialRouted=0, noStatus=0, routed=159, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8708 (unrouted=2760, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2703, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:01.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5871 and nets=8867 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2678.105M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        ProEngine running partially connected to DB
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
        Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0, mci=0
          cell areas       : b=2661.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2661.120um^2
          cell capacitance : b=0.734pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.734pF
          sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=1.504pF, leaf=1.430pF, total=2.934pF
          wire lengths     : top=0.000um, trunk=10162.850um, leaf=8828.135um, total=18990.985um
          hp wire lengths  : top=0.000um, trunk=9850.560um, leaf=6299.070um, total=16149.630um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
          Capacitance          : {count=16, worst=[0.262pF, 0.196pF, 0.186pF, 0.006pF, 0.003pF, 0.002pF, 0.002pF, 0.002pF, 0.001pF, 0.001pF, ...]} avg=0.042pF sd=0.087pF sum=0.666pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.210ns count=100 avg=0.131ns sd=0.036ns min=0.052ns max=0.209ns {49 <= 0.126ns, 33 <= 0.168ns, 11 <= 0.189ns, 4 <= 0.200ns, 3 <= 0.210ns}
          Leaf  : target=0.210ns count=59 avg=0.158ns sd=0.036ns min=0.053ns max=0.229ns {13 <= 0.126ns, 14 <= 0.168ns, 26 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns} {0 <= 0.221ns, 1 <= 0.232ns, 0 <= 0.253ns, 0 <= 0.316ns, 0 > 0.316ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 17 CLKBUFX4: 49 CLKBUFX3: 60 CLKBUFX1: 21 
        Primary reporting skew groups eGRPC initial state:
          skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186, avg=1.134, sd=0.034, skn=-0.482, kur=-0.957], skew [0.123 vs 0.126], 100% {1.064, 1.186} (wid=0.021 ws=0.017) (gid=1.176 gs=0.119)
        Skew group summary eGRPC initial state:
          skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186, avg=1.134, sd=0.034, skn=-0.482, kur=-0.957], skew [0.123 vs 0.126], 100% {1.064, 1.186} (wid=0.021 ws=0.017) (gid=1.176 gs=0.119)
          skew_group vclk2/default_constraint_mode: insertion delay [min=0.606, max=0.737, avg=0.712, sd=0.034, skn=-2.437, kur=4.869], skew [0.131 vs 0.126*], 92.1% {0.638, 0.737} (wid=0.025 ws=0.023) (gid=0.731 gs=0.128)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         4
            Processed:             4
            Moved (slew improved): 1
            Moved (slew fixed):    0
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=2661.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2661.120um^2
            cell capacitance : b=0.734pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.734pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.505pF, leaf=1.430pF, total=2.935pF
            wire lengths     : top=0.000um, trunk=10169.120um, leaf=8821.865um, total=18990.985um
            hp wire lengths  : top=0.000um, trunk=9855.840um, leaf=6304.350um, total=16160.190um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
            Capacitance          : {count=16, worst=[0.262pF, 0.196pF, 0.185pF, 0.006pF, 0.003pF, 0.002pF, 0.002pF, 0.002pF, 0.001pF, 0.001pF, ...]} avg=0.042pF sd=0.087pF sum=0.665pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.210ns count=100 avg=0.131ns sd=0.037ns min=0.052ns max=0.209ns {49 <= 0.126ns, 33 <= 0.168ns, 11 <= 0.189ns, 3 <= 0.200ns, 4 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.158ns sd=0.036ns min=0.053ns max=0.229ns {13 <= 0.126ns, 14 <= 0.168ns, 26 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns} {0 <= 0.221ns, 1 <= 0.232ns, 0 <= 0.253ns, 0 <= 0.316ns, 0 > 0.316ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 17 CLKBUFX4: 49 CLKBUFX3: 60 CLKBUFX1: 21 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186], skew [0.123 vs 0.126]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186], skew [0.123 vs 0.126]
            skew_group vclk2/default_constraint_mode: insertion delay [min=0.606, max=0.737], skew [0.131 vs 0.126*]
          Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 89, numSkippedDueToCloseToSlewTarget = 47, numSkippedDueToCloseToSkewTarget = 23
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 4, numUnchanged = 85
          CCOpt-eGRPC Downsizing: considered: 89, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 84, unsuccessful: 0, sized: 4
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 1
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=2641.162um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2641.162um^2
            cell capacitance : b=0.725pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.725pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.505pF, leaf=1.430pF, total=2.935pF
            wire lengths     : top=0.000um, trunk=10169.120um, leaf=8821.865um, total=18990.985um
            hp wire lengths  : top=0.000um, trunk=9855.840um, leaf=6304.350um, total=16160.190um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=1, worst=[0.018ns]} avg=0.018ns sd=0.000ns sum=0.018ns
            Capacitance          : {count=16, worst=[0.262pF, 0.196pF, 0.185pF, 0.006pF, 0.003pF, 0.002pF, 0.002pF, 0.002pF, 0.001pF, 0.001pF, ...]} avg=0.042pF sd=0.087pF sum=0.665pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.210ns count=100 avg=0.132ns sd=0.036ns min=0.052ns max=0.209ns {48 <= 0.126ns, 33 <= 0.168ns, 12 <= 0.189ns, 3 <= 0.200ns, 4 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.159ns sd=0.036ns min=0.053ns max=0.229ns {13 <= 0.126ns, 13 <= 0.168ns, 27 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns} {0 <= 0.221ns, 1 <= 0.232ns, 0 <= 0.253ns, 0 <= 0.316ns, 0 > 0.316ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX12: 4 CLKBUFX8: 15 CLKBUFX4: 49 CLKBUFX3: 62 CLKBUFX1: 21 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186], skew [0.123 vs 0.126]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186], skew [0.123 vs 0.126]
            skew_group vclk2/default_constraint_mode: insertion delay [min=0.606, max=0.737], skew [0.131 vs 0.126*]
          Legalizer API calls during this step: 111 succeeded with high effort: 111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.4)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 159, tested: 159, violation detected: 16, violation ignored (due to small violation): 0, cannot run: 0, attempted: 16, unsuccessful: 0, sized: 3
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              1 [6.2%]             0                   0            0                    0 (0.0%)            1 (100.0%)
          leaf              15 [93.8%]            3 (20.0%)           0            0                    3 (20.0%)          12 (80.0%)
          ----------------------------------------------------------------------------------------------------------------------------
          Total             16 [100.0%]           3 (18.8%)           0            0                    3 (18.8%)          13 (81.2%)
          ----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 23.285um^2 (0.882%)
          Max. move: 1.980um (DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00019 and 11 others), Min. move: 0.000um, Avg. move: 0.123um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=153, i=0, icg=0, dcg=0, l=0, total=153
            sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
            misc counts      : r=6, pp=0, mci=0
            cell areas       : b=2664.446um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2664.446um^2
            cell capacitance : b=0.736pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.736pF
            sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
            wire capacitance : top=0.000pF, trunk=1.505pF, leaf=1.430pF, total=2.935pF
            wire lengths     : top=0.000um, trunk=10169.120um, leaf=8821.865um, total=18990.985um
            hp wire lengths  : top=0.000um, trunk=9853.860um, leaf=6306.330um, total=16160.190um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Capacitance : {count=16, worst=[0.262pF, 0.196pF, 0.185pF, 0.006pF, 0.003pF, 0.002pF, 0.002pF, 0.002pF, 0.001pF, 0.001pF, ...]} avg=0.042pF sd=0.087pF sum=0.665pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.210ns count=100 avg=0.132ns sd=0.037ns min=0.052ns max=0.209ns {47 <= 0.126ns, 33 <= 0.168ns, 13 <= 0.189ns, 3 <= 0.200ns, 4 <= 0.210ns}
            Leaf  : target=0.210ns count=59 avg=0.156ns sd=0.036ns min=0.053ns max=0.198ns {15 <= 0.126ns, 13 <= 0.168ns, 25 <= 0.189ns, 6 <= 0.200ns, 0 <= 0.210ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 3 CLKBUFX8: 17 CLKBUFX4: 47 CLKBUFX3: 62 CLKBUFX1: 21 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186], skew [0.123 vs 0.126]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186], skew [0.123 vs 0.126]
            skew_group vclk2/default_constraint_mode: insertion delay [min=0.606, max=0.737], skew [0.131 vs 0.126*]
          Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=12, unsuccessful=0, alreadyClose=0, noImprovementFound=12, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 12, succeeded = 12, unsuccessful = 0, skipped = 0, ignored = 0
        Cloning attempts on buffers = 12, inverters = 0, gates = 0, logic = 0, other = 0
        Cloning successes on buffers = 12, inverters = 0, gates = 0, logic = 0, other = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
          sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
          misc counts      : r=6, pp=0, mci=0
          cell areas       : b=2897.294um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2897.294um^2
          cell capacitance : b=0.803pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.803pF
          sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
          wire capacitance : top=0.000pF, trunk=1.507pF, leaf=1.491pF, total=2.998pF
          wire lengths     : top=0.000um, trunk=10192.300um, leaf=9272.809um, total=19465.109um
          hp wire lengths  : top=0.000um, trunk=9891.480um, leaf=7035.950um, total=16927.430um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.034ns]} avg=0.034ns sd=0.000ns sum=0.034ns
          Capacitance          : {count=4, worst=[0.262pF, 0.196pF, 0.185pF, 0.002pF]} avg=0.161pF sd=0.112pF sum=0.646pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.210ns count=100 avg=0.136ns sd=0.039ns min=0.052ns max=0.244ns {45 <= 0.126ns, 31 <= 0.168ns, 14 <= 0.189ns, 5 <= 0.200ns, 4 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 1 <= 0.253ns, 0 <= 0.316ns, 0 > 0.316ns}
          Leaf  : target=0.210ns count=71 avg=0.138ns sd=0.042ns min=0.053ns max=0.198ns {28 <= 0.126ns, 19 <= 0.168ns, 19 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 3 CLKBUFX8: 22 CLKBUFX4: 54 CLKBUFX3: 62 CLKBUFX1: 21 
        Primary reporting skew groups before routing clock trees:
          skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186, avg=1.133, sd=0.035, skn=-0.443, kur=-0.940], skew [0.123 vs 0.126], 100% {1.064, 1.186} (wid=0.021 ws=0.017) (gid=1.176 gs=0.118)
        Skew group summary before routing clock trees:
          skew_group vclk1/default_constraint_mode: insertion delay [min=1.064, max=1.186, avg=1.133, sd=0.035, skn=-0.443, kur=-0.940], skew [0.123 vs 0.126], 100% {1.064, 1.186} (wid=0.021 ws=0.017) (gid=1.176 gs=0.118)
          skew_group vclk2/default_constraint_mode: insertion delay [min=0.584, max=0.745, avg=0.714, sd=0.031, skn=-2.487, kur=6.154], skew [0.161 vs 0.126*], 98% {0.634, 0.745} (wid=0.025 ws=0.023) (gid=0.740 gs=0.158)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 165 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:04:21 mem=2724.3M) ***
Total net bbox length = 2.711e+05 (1.256e+05 1.454e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 174 insts, mean move: 2.14 um, max move: 9.66 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31): (716.80, 693.08) --> (712.18, 688.04)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2700.3MB
Summary Report:
Instances move: 174 (out of 5808 movable)
Instances flipped: 0
Mean displacement: 2.14 um
Max displacement: 9.66 um (Instance: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31) (716.8, 693.08) -> (712.18, 688.04)
	Length: 27 sites, height: 1 rows, site name: tsm3site, cell type: SEDFFXL
Total net bbox length = 2.713e+05 (1.258e+05 1.455e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2700.3MB
*** Finished place_detail (0:04:22 mem=2700.3M) ***
  ClockRefiner summary
  All clock instances: Moved 18, flipped 3 and cell swapped 0 (out of a total of 717).
  All Clock instances: Average move = 2.86um
  The largest move was 9.66 um for DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31.
  Restoring place_status_cts on 165 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.9 real=0:00:03.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       171 (unrouted=0, trialRouted=0, noStatus=0, routed=171, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8698 (unrouted=2750, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2693, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 171 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 171 nets for routing of which 171 have one or more fixed wires.
(ccopt eGR): Start to route 171 all nets
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 171 out of 6176 routable nets
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 6176 nets ( ignored 6005 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 171 clock nets ( 171 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 171
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.39% V. EstWL: 1.976688e+04um
[NR-eGR] Create a new net group with 42 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 1.636992e+04um
[NR-eGR] Layer group 3: route 42 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.470104e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 6]
[NR-eGR] Layer group 4: route 14 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.635920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)       100( 0.20%)         2( 0.00%)   ( 0.20%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       102( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 19583um, number of vias: 3368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   879 
[NR-eGR]  Metal2  (2V)          1057   954 
[NR-eGR]  Metal3  (3H)          1850   625 
[NR-eGR]  Metal4  (4V)          1994   502 
[NR-eGR]  Metal5  (5H)          5879   408 
[NR-eGR]  Metal6  (6V)          8803     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total        19583  3368 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 16839um
[NR-eGR] Total length: 19583um, number of vias: 3368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19583um, number of vias: 3368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)             0  22546 
[NR-eGR]  Metal2  (2V)         93843  31104 
[NR-eGR]  Metal3  (3H)        120455   4267 
[NR-eGR]  Metal4  (4V)         73262   1342 
[NR-eGR]  Metal5  (5H)         30573    803 
[NR-eGR]  Metal6  (6V)         26701      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       344834  60062 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 271287um
[NR-eGR] Total length: 344834um, number of vias: 60062
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 1.00 sec, Curr Mem: 2.55 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:01.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 171 clock nets with NanoRoute.
  0 nets are default rule and 171 are 2w2s.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Sun May 26 16:12:16 2024
#
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=8869)
#NanoRoute Version 22.32-s080_1 NR230417-0429/22_12-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 19583 um.
#Total half perimeter of net bounding box = 17189 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1057 um.
#Total wire length on LAYER Metal3 = 1850 um.
#Total wire length on LAYER Metal4 = 1994 um.
#Total wire length on LAYER Metal5 = 5879 um.
#Total wire length on LAYER Metal6 = 8803 um.
#Total number of vias = 3368
#Up-Via Summary (total 3368):
#           
#-----------------------
# Metal1            879
# Metal2            954
# Metal3            625
# Metal4            502
# Metal5            408
#-----------------------
#                  3368 
#
#Start routing data preparation on Sun May 26 16:12:17 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8867 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2249.30 (MB), peak = 2295.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2281.99 (MB), peak = 2295.90 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8867 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            3426 ( 38.6%)
#          3            1115 ( 12.6%)
#          4             562 (  6.3%)
#          5             256 (  2.9%)
#          6             139 (  1.6%)
#          7             100 (  1.1%)
#          8              61 (  0.7%)
#          9              45 (  0.5%)
#  10  -  19             355 (  4.0%)
#  20  -  29              24 (  0.3%)
#  30  -  39              23 (  0.3%)
#  40  -  49               4 (  0.0%)
#  50  -  59               4 (  0.0%)
#  60  -  69               2 (  0.0%)
#  70  -  79               3 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 8869 nets, 6119 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed          171 ( 2.8%)
#  Clock                        171
#  Nondefault rule              171
#  Prefer layer range           171
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  2w2s            171           0      [ 5, --]
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#             Metal5           ------         171 (  2.8%)
#
#171 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.92 (MB)
#Total memory = 2316.68 (MB)
#Peak memory = 2316.88 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.3 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 19697 um.
#Total half perimeter of net bounding box = 17189 um.
#Total wire length on LAYER Metal1 = 5 um.
#Total wire length on LAYER Metal2 = 1286 um.
#Total wire length on LAYER Metal3 = 2028 um.
#Total wire length on LAYER Metal4 = 1967 um.
#Total wire length on LAYER Metal5 = 5680 um.
#Total wire length on LAYER Metal6 = 8732 um.
#Total number of vias = 3117
#Up-Via Summary (total 3117):
#           
#-----------------------
# Metal1            879
# Metal2            903
# Metal3            563
# Metal4            443
# Metal5            329
#-----------------------
#                  3117 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 65.69 (MB)
#Total memory = 2307.71 (MB)
#Peak memory = 2317.11 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8867 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8867 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8867 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 8867 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2310.04 (MB), peak = 2372.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 171
#Total wire length = 19798 um.
#Total half perimeter of net bounding box = 17189 um.
#Total wire length on LAYER Metal1 = 23 um.
#Total wire length on LAYER Metal2 = 1186 um.
#Total wire length on LAYER Metal3 = 2038 um.
#Total wire length on LAYER Metal4 = 2172 um.
#Total wire length on LAYER Metal5 = 5700 um.
#Total wire length on LAYER Metal6 = 8679 um.
#Total number of vias = 3035
#Up-Via Summary (total 3035):
#           
#-----------------------
# Metal1            878
# Metal2            824
# Metal3            591
# Metal4            431
# Metal5            311
#-----------------------
#                  3035 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.22 (MB)
#Total memory = 2310.05 (MB)
#Peak memory = 2372.64 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.35 (MB)
#Total memory = 2310.06 (MB)
#Peak memory = 2372.64 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 51.07 (MB)
#Total memory = 2294.86 (MB)
#Peak memory = 2372.64 (MB)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May 26 16:12:25 2024
#
        NanoRoute done. (took cpu=0:00:08.0 real=0:00:08.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 171 net(s)
Set FIXED placed status on 171 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.60 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3677
[NR-eGR] Read 6176 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 5948
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5948 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.06% V. EstWL: 3.132410e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-15)           (16-23)           (24-31)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        41( 0.09%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         7( 0.02%)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        14( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        62( 0.12%)         3( 0.01%)         2( 0.00%)         2( 0.00%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        72( 0.14%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       196( 0.08%)         8( 0.00%)         2( 0.00%)         2( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)            23  22545 
[NR-eGR]  Metal2  (2V)         93512  30910 
[NR-eGR]  Metal3  (3H)        120413   4271 
[NR-eGR]  Metal4  (4V)         72929   1283 
[NR-eGR]  Metal5  (5H)         30956    733 
[NR-eGR]  Metal6  (6V)         27683      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       345517  59742 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 271287um
[NR-eGR] Total length: 345517um, number of vias: 59742
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.40 sec, Real: 0.75 sec, Curr Mem: 2.61 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.4 real=0:00:00.8)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       171 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=171, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8698 (unrouted=2750, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2693, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:09.1 real=0:00:11.0)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'DTMF_CHIP' of instances=5883 and nets=8869 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2720.160M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0, mci=0
    cell areas       : b=2897.294um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2897.294um^2
    cell capacitance : b=0.803pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.803pF
    sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
    wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
    hp wire lengths  : top=0.000um, trunk=9891.480um, leaf=7043.870um, total=16935.350um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
    Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.210ns count=100 avg=0.136ns sd=0.039ns min=0.052ns max=0.254ns {47 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 7 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
    Leaf  : target=0.210ns count=71 avg=0.139ns sd=0.042ns min=0.053ns max=0.200ns {28 <= 0.126ns, 17 <= 0.168ns, 21 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 3 CLKBUFX8: 22 CLKBUFX4: 54 CLKBUFX3: 62 CLKBUFX1: 21 
  Primary reporting skew groups after routing clock trees:
    skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190, avg=1.135, sd=0.036, skn=-0.490, kur=-0.989], skew [0.127 vs 0.126*], 98.2% {1.067, 1.190} (wid=0.021 ws=0.018) (gid=1.180 gs=0.122)
  Skew group summary after routing clock trees:
    skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190, avg=1.135, sd=0.036, skn=-0.490, kur=-0.989], skew [0.127 vs 0.126*], 98.2% {1.067, 1.190} (wid=0.021 ws=0.018) (gid=1.180 gs=0.122)
    skew_group vclk2/default_constraint_mode: insertion delay [min=0.577, max=0.750, avg=0.717, sd=0.034, skn=-2.462, kur=5.909], skew [0.173 vs 0.126*], 98% {0.631, 0.750} (wid=0.025 ws=0.024) (gid=0.745 gs=0.170)
  CCOpt::Phase::Routing done. (took cpu=0:00:09.3 real=0:00:11.3)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 171, tested: 171, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              3 [30.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      leaf               7 [70.0%]            0           0            0                    0 (0.0%)           7 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0, mci=0
        cell areas       : b=2897.294um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2897.294um^2
        cell capacitance : b=0.803pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.803pF
        sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
        wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
        hp wire lengths  : top=0.000um, trunk=9891.480um, leaf=7043.870um, total=16935.350um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
        Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.210ns count=100 avg=0.136ns sd=0.039ns min=0.052ns max=0.254ns {47 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 7 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
        Leaf  : target=0.210ns count=71 avg=0.139ns sd=0.042ns min=0.053ns max=0.200ns {28 <= 0.126ns, 17 <= 0.168ns, 21 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 1 CLKBUFX12: 3 CLKBUFX8: 22 CLKBUFX4: 54 CLKBUFX3: 62 CLKBUFX1: 21 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190], skew [0.127 vs 0.126*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190], skew [0.127 vs 0.126*]
        skew_group vclk2/default_constraint_mode: insertion delay [min=0.577, max=0.750], skew [0.173 vs 0.126*]
      Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 2 skew groups; 13 fragments, 18 fraglets and 20 vertices; 61 variables and 168 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk1/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.080ns for skew_group vclk2/default_constraint_mode in primary delay corner default_delay_corner_max is too small. For best results, it is recommended that the skew target be set no lower than 0.126ns. The skew target has been relaxed to 0.126ns. You may force the use of the tighter skew target by setting cts_exit_if_skew_target_over_constrained to false.
Type 'man IMPCCOPT-1261' for more detail.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 171, tested: 171, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized           Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0           0                   0                    0                   0
      trunk              3 [30.0%]            0           0                   0                    0 (0.0%)            3 (100.0%)
      leaf               7 [70.0%]            0           1 (14.3%)           0                    1 (14.3%)           6 (85.7%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           1 (10.0%)           0                    1 (10.0%)           9 (90.0%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 1, Sized but same area: 0, Unchanged: 9, Area change: -63.202um^2 (-2.181%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0, mci=0
        cell areas       : b=2834.093um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2834.093um^2
        cell capacitance : b=0.776pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.776pF
        sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
        wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
        hp wire lengths  : top=0.000um, trunk=9891.480um, leaf=7043.870um, total=16935.350um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
        Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.210ns count=100 avg=0.135ns sd=0.039ns min=0.052ns max=0.254ns {48 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 6 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
        Leaf  : target=0.210ns count=71 avg=0.140ns sd=0.042ns min=0.053ns max=0.200ns {27 <= 0.126ns, 17 <= 0.168ns, 22 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX20: 1 CLKBUFX16: 1 CLKBUFX12: 3 CLKBUFX8: 22 CLKBUFX4: 55 CLKBUFX3: 62 CLKBUFX1: 21 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190], skew [0.127 vs 0.126*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190], skew [0.127 vs 0.126*]
        skew_group vclk2/default_constraint_mode: insertion delay [min=0.577, max=0.750], skew [0.173 vs 0.126*]
      Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 171, nets tested: 171, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 10, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
      sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
      misc counts      : r=6, pp=0, mci=0
      cell areas       : b=2834.093um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2834.093um^2
      cell capacitance : b=0.776pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.776pF
      sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
      wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
      wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
      hp wire lengths  : top=0.000um, trunk=9891.480um, leaf=7043.870um, total=16935.350um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
      Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.210ns count=100 avg=0.135ns sd=0.039ns min=0.052ns max=0.254ns {48 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 6 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
      Leaf  : target=0.210ns count=71 avg=0.140ns sd=0.042ns min=0.053ns max=0.200ns {27 <= 0.126ns, 17 <= 0.168ns, 22 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 1 CLKBUFX16: 1 CLKBUFX12: 3 CLKBUFX8: 22 CLKBUFX4: 55 CLKBUFX3: 62 CLKBUFX1: 21 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190, avg=1.135, sd=0.036, skn=-0.483, kur=-0.994], skew [0.127 vs 0.126*], 98.2% {1.067, 1.190} (wid=0.021 ws=0.018) (gid=1.180 gs=0.122)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.190, avg=1.135, sd=0.036, skn=-0.483, kur=-0.994], skew [0.127 vs 0.126*], 98.2% {1.067, 1.190} (wid=0.021 ws=0.018) (gid=1.180 gs=0.122)
      skew_group vclk2/default_constraint_mode: insertion delay [min=0.577, max=0.750, avg=0.717, sd=0.034, skn=-2.462, kur=5.909], skew [0.173 vs 0.126*], 98% {0.631, 0.750} (wid=0.025 ws=0.024) (gid=0.745 gs=0.170)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 10 clock insts to decrease delay.
      Resized 1 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized           Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0                   0                    0                   0
      trunk              8 [44.4%]            4 (50.0%)           0                   0                    4 (50.0%)           4 (50.0%)
      leaf              10 [55.6%]            6 (60.0%)           1 (10.0%)           0                    7 (70.0%)           3 (30.0%)
      ----------------------------------------------------------------------------------------------------------------------------------
      Total             18 [100.0%]          10 (55.6%)           1 (5.6%)            0                   11 (61.1%)           7 (38.9%)
      ----------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 10, Downsized: 1, Sized but same area: 0, Unchanged: 7, Area change: 66.528um^2 (2.347%)
      Max. move: 5.940um (DTMF_INST/DIGIT_REG_INST/CTS_ccl_a_buf_00061 and 9 others), Min. move: 0.000um, Avg. move: 0.685um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
        sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
        misc counts      : r=6, pp=0, mci=0
        cell areas       : b=2900.621um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2900.621um^2
        cell capacitance : b=0.802pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.802pF
        sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
        wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
        wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
        hp wire lengths  : top=0.000um, trunk=9909.720um, leaf=7043.540um, total=16953.260um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
        Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.210ns count=100 avg=0.135ns sd=0.040ns min=0.052ns max=0.254ns {48 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 6 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
        Leaf  : target=0.210ns count=71 avg=0.138ns sd=0.041ns min=0.053ns max=0.200ns {30 <= 0.126ns, 16 <= 0.168ns, 20 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX20: 1 CLKBUFX16: 1 CLKBUFX12: 4 CLKBUFX8: 24 CLKBUFX4: 57 CLKBUFX3: 56 CLKBUFX1: 22 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.180, avg=1.134, sd=0.035, skn=-0.514, kur=-0.971], skew [0.117 vs 0.126], 100% {1.063, 1.180} (wid=0.021 ws=0.018) (gid=1.173 gs=0.115)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.180, avg=1.134, sd=0.035, skn=-0.514, kur=-0.971], skew [0.117 vs 0.126], 100% {1.063, 1.180} (wid=0.021 ws=0.018) (gid=1.173 gs=0.115)
        skew_group vclk2/default_constraint_mode: insertion delay [min=0.610, max=0.716, avg=0.696, sd=0.025, skn=-2.211, kur=3.990], skew [0.106 vs 0.126], 100% {0.610, 0.716} (wid=0.025 ws=0.024) (gid=0.711 gs=0.103)
      Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 165 clock instances.
    Performing Single Pass Refine Place.
*** Starting place_detail (0:04:31 mem=2720.4M) ***
Total net bbox length = 2.713e+05 (1.258e+05 1.455e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 8 insts, mean move: 3.35 um, max move: 5.04 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/ALU_32_INST/i_55): (635.62, 819.08) --> (635.62, 824.12)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2707.4MB
Summary Report:
Instances move: 8 (out of 5802 movable)
Instances flipped: 0
Mean displacement: 3.35 um
Max displacement: 5.04 um (Instance: DTMF_INST/TDSP_CORE_INST/ALU_32_INST/i_55) (635.62, 819.08) -> (635.62, 824.12)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: OAI21XL
Total net bbox length = 2.713e+05 (1.258e+05 1.455e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2707.4MB
*** Finished place_detail (0:04:32 mem=2707.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 717).
    Restoring place_status_cts on 165 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.4)
  PostConditioning done.
Net route status summary:
  Clock:       171 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=171, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  8698 (unrouted=2750, trialRouted=5948, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2693, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
  Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
    sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
    misc counts      : r=6, pp=0, mci=0
    cell areas       : b=2900.621um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2900.621um^2
    cell capacitance : b=0.802pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.802pF
    sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
    wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
    wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
    hp wire lengths  : top=0.000um, trunk=9909.720um, leaf=7043.540um, total=16953.260um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
    Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.210ns count=100 avg=0.135ns sd=0.040ns min=0.052ns max=0.254ns {48 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 6 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
    Leaf  : target=0.210ns count=71 avg=0.138ns sd=0.041ns min=0.053ns max=0.200ns {30 <= 0.126ns, 16 <= 0.168ns, 20 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 1 CLKBUFX16: 1 CLKBUFX12: 4 CLKBUFX8: 24 CLKBUFX4: 57 CLKBUFX3: 56 CLKBUFX1: 22 
  Primary reporting skew groups after post-conditioning:
    skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.180, avg=1.134, sd=0.035, skn=-0.514, kur=-0.971], skew [0.117 vs 0.126], 100% {1.063, 1.180} (wid=0.021 ws=0.018) (gid=1.173 gs=0.115)
  Skew group summary after post-conditioning:
    skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.180, avg=1.134, sd=0.035, skn=-0.514, kur=-0.971], skew [0.117 vs 0.126], 100% {1.063, 1.180} (wid=0.021 ws=0.018) (gid=1.173 gs=0.115)
    skew_group vclk2/default_constraint_mode: insertion delay [min=0.610, max=0.716, avg=0.696, sd=0.025, skn=-2.211, kur=3.990], skew [0.106 vs 0.126], 100% {0.610, 0.716} (wid=0.025 ws=0.024) (gid=0.711 gs=0.103)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.4)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    165     2900.621       0.802
  Inverters                    0        0.000       0.000
  Integrated Clock Gates       0        0.000       0.000
  Discrete Clock Gates         0        0.000       0.000
  Clock Logic                  0        0.000       0.000
  All                        165     2900.621       0.802
  ----------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      6
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              546
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                546
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     10190.090
  Leaf       9607.790
  Total     19797.880
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       9909.720
  Leaf        7043.540
  Total      16953.260
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.802    1.512    2.314
  Leaf     1.856    1.506    3.362
  Total    2.658    3.018    5.676
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.856     0.003       0.016      0.002    0.229
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.043       0.000      0.043    [0.043]
  Capacitance             pF         9       0.072       0.108      0.646    [0.261, 0.196, 0.184, 0.001, 0.001, 0.001, 0.001, 0.001, 0.000]
  ------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.210      100      0.135       0.040      0.052    0.254    {48 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 6 <= 0.200ns, 2 <= 0.210ns}    {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
  Leaf        0.210       71      0.138       0.041      0.053    0.200    {30 <= 0.126ns, 16 <= 0.168ns, 20 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}                                      -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer      1        79.834
  CLKBUFX16    buffer      1        63.202
  CLKBUFX12    buffer      4       212.890
  CLKBUFX8     buffer     24       558.835
  CLKBUFX4     buffer     57       948.024
  CLKBUFX3     buffer     56       745.114
  CLKBUFX1     buffer     22       292.723
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                            Skew Group                       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_delay_corner_max:setup.late    vclk1/default_constraint_mode    1.063     1.180     0.117       0.126         0.018           0.001           1.134        0.035      -0.514      -0.971     100% {1.063, 1.180}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                            Skew Group                       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_delay_corner_max:setup.late    vclk1/default_constraint_mode    1.063     1.180     0.117       0.126         0.018           0.001           1.134        0.035      -0.514      -0.971     100% {1.063, 1.180}
  default_delay_corner_max:setup.late    vclk2/default_constraint_mode    0.610     0.716     0.106       0.126         0.024           0.002           0.696        0.025      -2.211       3.990     100% {0.610, 0.716}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 3 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 3 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                          Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                       amount     target  achieved  touch  net?   source         
                                                                    net?                         
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_delay_corner_max:setup.late    0.043    0.210    0.254    N      N      tool modified  DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/CTS_ccl_a_buf_00049_clone/A
  default_delay_corner_max:setup.late    0.043    0.210    0.254    N      N      tool modified  DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/CTS_ccl_a_buf_00049/A
  default_delay_corner_max:setup.late    0.043    0.210    0.254    N      N      tool modified  DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/CTS_ccl_a_buf_00106/Y
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via cts_target_max_transition_time attribute.
  pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time attribute.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2782.21)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6421
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 6421
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2859.92 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2859.92 CPU=0:00:00.6 REAL=0:00:01.0)
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -min -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -min -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -early -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.329362
	 Executing: set_clock_latency -source -late -max -rise -0.329362 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -early -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_hold, Ideal Latency: 0, Propagated Latency: 0.355841
	 Executing: set_clock_latency -source -late -max -fall -0.355841 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_156/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_154/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_152/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_160/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -min -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -min -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -early -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.695316
	 Executing: set_clock_latency -source -late -max -rise -0.695316 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -early -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk2, View: default_analysis_view_setup, Ideal Latency: 0, Propagated Latency: 0.751189
	 Executing: set_clock_latency -source -late -max -fall -0.751189 [get_pins DTMF_INST/TEST_CONTROL_INST/i_158/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.534178
	 Executing: set_clock_latency -source -early -min -rise 1.46582 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.534178
	 Executing: set_clock_latency -source -late -min -rise 1.46582 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.580382
	 Executing: set_clock_latency -source -early -min -fall 1.41962 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.580382
	 Executing: set_clock_latency -source -late -min -fall 1.41962 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.534178
	 Executing: set_clock_latency -source -early -max -rise 1.46582 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.534178
	 Executing: set_clock_latency -source -late -max -rise 1.46582 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.580382
	 Executing: set_clock_latency -source -early -max -fall 1.41962 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_hold, Ideal Latency: 2, Propagated Latency: 0.580382
	 Executing: set_clock_latency -source -late -max -fall 1.41962 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.1335
	 Executing: set_clock_latency -source -early -min -rise 0.8665 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.1335
	 Executing: set_clock_latency -source -late -min -rise 0.8665 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.2228
	 Executing: set_clock_latency -source -early -min -fall 0.7772 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.2228
	 Executing: set_clock_latency -source -late -min -fall 0.7772 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.1335
	 Executing: set_clock_latency -source -early -max -rise 0.8665 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.1335
	 Executing: set_clock_latency -source -late -max -rise 0.8665 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.2228
	 Executing: set_clock_latency -source -early -max -fall 0.7772 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
	Clock: vclk1, View: default_analysis_view_setup, Ideal Latency: 2, Propagated Latency: 1.2228
	 Executing: set_clock_latency -source -late -max -fall 0.7772 [get_pins DTMF_INST/TEST_CONTROL_INST/i_150/Y]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.0 real=0:00:02.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=165, i=0, icg=0, dcg=0, l=0, total=165
  sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
  misc counts      : r=6, pp=0, mci=0
  cell areas       : b=2900.621um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=2900.621um^2
  cell capacitance : b=0.802pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.802pF
  sink capacitance : total=1.856pF, avg=0.003pF, sd=0.016pF, min=0.002pF, max=0.229pF
  wire capacitance : top=0.000pF, trunk=1.512pF, leaf=1.506pF, total=3.018pF
  wire lengths     : top=0.000um, trunk=10190.090um, leaf=9607.790um, total=19797.880um
  hp wire lengths  : top=0.000um, trunk=9909.720um, leaf=7043.540um, total=16953.260um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.043ns]} avg=0.043ns sd=0.000ns sum=0.043ns
  Capacitance          : {count=9, worst=[0.261pF, 0.196pF, 0.184pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.001pF, 0.000pF]} avg=0.072pF sd=0.108pF sum=0.646pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.210ns count=100 avg=0.135ns sd=0.040ns min=0.052ns max=0.254ns {48 <= 0.126ns, 28 <= 0.168ns, 15 <= 0.189ns, 6 <= 0.200ns, 2 <= 0.210ns} {0 <= 0.221ns, 0 <= 0.232ns, 0 <= 0.253ns, 1 <= 0.316ns, 0 > 0.316ns}
  Leaf  : target=0.210ns count=71 avg=0.138ns sd=0.041ns min=0.053ns max=0.200ns {30 <= 0.126ns, 16 <= 0.168ns, 20 <= 0.189ns, 5 <= 0.200ns, 0 <= 0.210ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 1 CLKBUFX16: 1 CLKBUFX12: 4 CLKBUFX8: 24 CLKBUFX4: 57 CLKBUFX3: 56 CLKBUFX1: 22 
Primary reporting skew groups after update timingGraph:
  skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.180, avg=1.134, sd=0.035, skn=-0.514, kur=-0.971], skew [0.117 vs 0.126], 100% {1.063, 1.180} (wid=0.021 ws=0.018) (gid=1.173 gs=0.115)
Skew group summary after update timingGraph:
  skew_group vclk1/default_constraint_mode: insertion delay [min=1.063, max=1.180, avg=1.134, sd=0.035, skn=-0.514, kur=-0.971], skew [0.117 vs 0.126], 100% {1.063, 1.180} (wid=0.021 ws=0.018) (gid=1.173 gs=0.115)
  skew_group vclk2/default_constraint_mode: insertion delay [min=0.610, max=0.716, avg=0.696, sd=0.025, skn=-2.211, kur=3.990], skew [0.106 vs 0.126], 100% {0.610, 0.716} (wid=0.025 ws=0.024) (gid=0.711 gs=0.103)
Logging CTS constraint violations...
  Clock tree vclk1 has 6 max_capacitance violations and 1 slew violation.
  Clock tree vclk2<4> has 1 max_capacitance violation.
  Clock tree vclk2<3> has 1 max_capacitance violation.
  Clock tree vclk2 has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/RAM_256x16_TEST_INST/CTS_ccl_a_buf_00019 (a lib_cell CLKBUFX16) at (970.240,602.360), in power domain auto-default. Achieved capacitance of 0.311pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/ARB_INST/CTS_ccl_buf_00056 (a lib_cell CLKBUFX12) at (524.080,914.840), in power domain auto-default. Achieved capacitance of 0.246pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/RAM_128x16_TEST_INST/CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX12) at (901.600,995.480), in power domain auto-default. Achieved capacitance of 0.234pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/CTS_csf_buf_00157 (a lib_cell CLKBUFX4) at (782.800,652.760), in power domain auto-default. Achieved capacitance of 0.051pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/TDSP_CORE_INST/CTS_ccl_a_buf_00112 (a lib_cell CLKBUFX4) at (675.880,627.560), in power domain auto-default. Achieved capacitance of 0.051pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/TDSP_CORE_INST/CTS_ccl_a_buf_00032 (a lib_cell CLKBUFX4) at (774.220,698.120), in power domain auto-default. Achieved capacitance of 0.051pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/TDSP_CORE_INST/CTS_ccl_a_buf_00034 (a lib_cell CLKBUFX4) at (840.220,929.960), in power domain auto-default. Achieved capacitance of 0.051pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/CTS_ccl_a_buf_00053 (a lib_cell CLKBUFX8) at (632.320,819.080), in power domain auto-default. Achieved capacitance of 0.051pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.050pF below cell DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX8) at (903.580,551.960), in power domain auto-default. Achieved capacitance of 0.050pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 3 slew violations below cell DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/CTS_ccl_a_buf_00106 (a lib_cell CLKBUFX1) at (686.440,824.120), in power domain auto-default with half corner default_delay_corner_max:setup.late. The worst violation was at the pin DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/CTS_ccl_a_buf_00106/Y with a slew time target of 0.210ns. Achieved a slew time of 0.254ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.080ns for skew group vclk1/default_constraint_mode in half corner default_delay_corner_max:setup.late. Achieved skew of 0.117ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.080ns for skew group vclk2/default_constraint_mode in half corner default_delay_corner_max:setup.late. Achieved skew of 0.106ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.0 real=0:00:02.4)
Runtime done. (took cpu=0:01:11 real=0:01:21)
Runtime Summary
===============
Clock Runtime:  (77%) Core CTS          62.74 (Init 1.59, Construction 46.38, Implementation 10.51, eGRPC 1.49, PostConditioning 1.07, Other 1.70)
Clock Runtime:  (16%) CTS services      13.38 (RefinePlace 1.51, EarlyGlobalClock 2.71, NanoRoute 8.79, ExtractRC 0.38, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          5.06 (Init 1.01, CongRepair/EGR-DP 1.78, TimingUpdate 2.27, Other 0.00)
Clock Runtime: (100%) Total             81.18

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:10.0/0:01:20.6 (0.9), totSession cpu/real = 0:04:33.8/0:08:09.0 (0.6), mem = 2841.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3031.91)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6421
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3051.64 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3051.64 CPU=0:00:01.3 REAL=0:00:01.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3031.91)
Total number of fetched objects 6421
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3051.64 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3051.64 CPU=0:00:01.2 REAL=0:00:01.0)
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    11613.460 (floating:    10664.940)
Final   total scan wire length:    11613.460 (floating:    10664.940)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      762.880
Total net length = 2.892e+05 (1.295e+05 1.598e+05) (ext = 0.000e+00)
*** End of reorder_scan (cpu=0:00:04.0, real=0:00:05.0, mem=3033.9M) ***
End: Reorder Scan Chains
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2286.5M, totSessionCpu=0:04:38 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:37.9/0:08:13.6 (0.6), mem = 2707.9M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/mnt/CADENCE/software/DDI_2232/GENUS221/bin/genus'.
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL32'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL4'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL64'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL8'
-lefTechFileMap {}                         # string, default=""
**opt_design ... cpu = 0:00:02, real = 0:00:21, mem = 2254.9M, totSessionCpu=0:04:40 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_skew_eco_route false
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2690.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2693.47)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6421
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2754.89 CPU=0:00:01.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2754.89 CPU=0:00:01.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:04.0 totSessionCpu=0:04:42 mem=2762.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.024  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      3 (76)      |   -0.007   |      3 (76)      |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.357%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:26, mem = 2275.7M, totSessionCpu=0:04:42 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.0/0:00:26.5 (0.2), totSession cpu/real = 0:04:41.9/0:08:40.2 (0.5), mem = 2719.0M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0
OPTC: view 50.0
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 107.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:42.8/0:08:41.2 (0.5), mem = 2723.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:04:44.6/0:08:43.1 (0.5), mem = 2827.0M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:44.6/0:08:43.2 (0.5), mem = 2827.0M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (0.9), totSession cpu/real = 0:04:46.1/0:08:44.7 (0.5), mem = 2789.1M
*** Starting optimizing excluded clock nets MEM= 2789.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2789.1M) ***
*** Starting optimizing excluded clock nets MEM= 2789.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2789.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:46.2/0:08:44.8 (0.5), mem = 2789.1M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.1 (0.9), totSession cpu/real = 0:04:47.2/0:08:45.9 (0.5), mem = 2789.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:47.4/0:08:46.1 (0.5), mem = 2789.3M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    85|  1595|    -0.55|    45|    45|    -0.03|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       0| 43.36%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|      17|       0|      68| 43.47%| 0:00:03.0|  2902.7M|
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       0| 43.47%| 0:00:00.0|  2902.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.3 real=0:00:03.0 mem=2902.7M) ***

*** Starting place_detail (0:04:52 mem=2883.7M) ***
Total net bbox length = 2.714e+05 (1.258e+05 1.456e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 21 insts, mean move: 2.54 um, max move: 7.02 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC98_ir_7): (827.68, 909.80) --> (829.66, 914.84)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2870.7MB
Summary Report:
Instances move: 21 (out of 5654 movable)
Instances flipped: 0
Mean displacement: 2.54 um
Max displacement: 7.02 um (Instance: DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC98_ir_7) (827.68, 909.8) -> (829.66, 914.84)
	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX1
Total net bbox length = 2.714e+05 (1.259e+05 1.456e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2870.7MB
*** Finished place_detail (0:04:52 mem=2870.7M) ***
*** maximum move = 7.02 um ***
*** Finished re-routing un-routed nets (2867.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2867.7M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.8/0:00:05.3 (0.9), totSession cpu/real = 0:04:52.2/0:08:51.4 (0.5), mem = 2799.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:14, real = 0:00:37, mem = 2348.3M, totSessionCpu=0:04:52 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:52.2/0:08:51.4 (0.5), mem = 2799.7M
*info: 57 io nets excluded
*info: 169 clock nets excluded
*info: 378 no-driver nets excluded.
*info: 171 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|   43.47%|   0:00:00.0| 2857.9M|default_analysis_view_setup|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2857.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2857.9M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (0.9), totSession cpu/real = 0:04:54.5/0:08:53.8 (0.6), mem = 2797.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:54.9/0:08:54.4 (0.6), mem = 2854.1M
Reclaim Optimization WNS Slack 0.024  TNS Slack 0.000 Density 43.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.47%|        -|   0.024|   0.000|   0:00:00.0| 2858.1M|
|   43.47%|        0|   0.024|   0.000|   0:00:00.0| 2858.1M|
|   43.47%|        0|   0.024|   0.000|   0:00:00.0| 2858.1M|
|   43.47%|        0|   0.024|   0.000|   0:00:01.0| 2858.1M|
|   43.46%|        4|   0.024|   0.000|   0:00:00.0| 2881.7M|
|   43.46%|        0|   0.024|   0.000|   0:00:00.0| 2881.7M|
|   43.46%|        0|   0.024|   0.000|   0:00:00.0| 2881.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.024  TNS Slack 0.000 Density 43.46
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 4 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
*** Starting place_detail (0:04:57 mem=2881.7M) ***
Total net bbox length = 2.714e+05 (1.259e+05 1.456e+05) (ext = 2.949e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2865.7MB
Summary Report:
Instances move: 0 (out of 5654 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.714e+05 (1.259e+05 1.456e+05) (ext = 2.949e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2865.7MB
*** Finished place_detail (0:04:58 mem=2865.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2865.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2865.7M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.8/0:00:03.1 (0.9), totSession cpu/real = 0:04:57.7/0:08:57.5 (0.6), mem = 2865.7M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=2784.67M, totSessionCpu=0:04:58).
Starting local wire reclaim
*** Starting place_detail (0:04:58 mem=2784.7M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 1662 insts, mean move: 7.08 um, max move: 96.24 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/i_876): (776.20, 970.28) --> (786.76, 884.60)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2841.1MB
Summary Report:
Instances move: 1662 (out of 5654 movable)
Instances flipped: 3
Mean displacement: 7.08 um
Max displacement: 96.24 um (Instance: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/i_876) (776.2, 970.28) -> (786.76, 884.6)
	Length: 5 sites, height: 1 rows, site name: tsm3site, cell type: AOI22XL
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2841.1MB
*** Finished place_detail (0:05:09 mem=2841.1M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2777.89)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2855.31 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2855.31 CPU=0:00:01.2 REAL=0:00:01.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3718
[NR-eGR] Read 6193 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5965
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5965 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.06% V. EstWL: 3.095014e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        55( 0.12%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal3 ( 3)         6( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)        14( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        60( 0.12%)         5( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        73( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       208( 0.09%)         8( 0.00%)         1( 0.00%)         3( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)            23  22579 
[NR-eGR]  Metal2  (2V)         91172  30321 
[NR-eGR]  Metal3  (3H)        115125   4293 
[NR-eGR]  Metal4  (4V)         73824   1309 
[NR-eGR]  Metal5  (5H)         33623    728 
[NR-eGR]  Metal6  (6V)         27093      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       340861  59230 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 268707um
[NR-eGR] Total length: 340861um, number of vias: 59230
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 1.07 sec, Curr Mem: 2.62 MB )
Extraction called for design 'DTMF_CHIP' of instances=5900 and nets=6573 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2768.867M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:11.7/0:09:13.0 (0.6), mem = 2813.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.6), totSession cpu/real = 0:05:11.7/0:09:13.0 (0.6), mem = 2813.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2811.95)
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2850.35 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2850.35 CPU=0:00:01.2 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:13.6/0:09:15.1 (0.6), mem = 2858.3M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    24|    -0.02|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       0| 43.46%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       1| 43.46%| 0:00:01.0|  2928.5M|
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       0| 43.46%| 0:00:00.0|  2928.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2928.5M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.4 (0.9), totSession cpu/real = 0:05:14.9/0:09:16.5 (0.6), mem = 2835.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:05:15 mem=2835.5M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 25.575%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2835.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2803.5MB
Summary Report:
Instances move: 0 (out of 5654 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2803.5MB
*** Finished place_detail (0:05:15 mem=2803.5M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 6212 nets : 

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5900 and nets=6573 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2793.941M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2808.5)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2853.91 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2853.91 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:17 mem=2861.9M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:39, real = 0:01:06, mem = 2351.5M, totSessionCpu=0:05:17 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  3.020  |   N/A   |  0.000  |   N/A   |  5.399  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.460%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:40, real = 0:01:08, mem = 2353.0M, totSessionCpu=0:05:18 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.022 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          44.51             73          0.000 ns          0.022 ns  opt_design_postcts
Info: final physical memory for 2 CRR processes is 692.33MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_delay_corner_max:setup.early...
Clock tree timing engine global stage delay update for default_delay_corner_max:setup.early done. (took cpu=0:00:00.1 real=0:00:00.2)
Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late...
Clock tree timing engine global stage delay update for default_delay_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_delay_corner_min:hold.early...
Clock tree timing engine global stage delay update for default_delay_corner_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_delay_corner_min:hold.late...
Clock tree timing engine global stage delay update for default_delay_corner_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.1)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         166.42            308          0.000 ns          0.022 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      1072  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPSC-1138           2  In scan chain "%s" DEF ordered section, ...
WARNING   IMPCCOPT-1033        9  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1182        6  The cts_clock_gating_cells attribute has...
WARNING   IMPCCOPT-1261       68  The skew target of %s for %s in %sdelay ...
WARNING   IMPCCOPT-2441       12  The cts_target_maximum_transition_time %...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        2  Did not meet the skew target of %s       
WARNING   TCLCMD-513           8  The software could not find a matching o...
*** Message Summary: 1181 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:57.0/0:02:44.0 (0.7), totSession cpu/real = 0:05:20.3/0:09:31.7 (0.6), mem = 2856.3M
% End ccopt_design (date=05/26 16:13:53, total cpu=0:01:57, real=0:02:44, peak res=2509.3M, current mem=2285.7M)
#% End ccopt_design (date=05/26 16:13:53, total cpu=0:01:57, real=0:02:44, peak res=2509.3M, current mem=2285.7M)
@file 38:
@file 39: # save timing report
@@file 40: time_design -post_cts -report_prefix cts -report_dir $reports_dir
*** time_design #3 [begin] : totSession cpu/real = 0:05:20.4/0:09:31.8 (0.6), mem = 2759.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2759.3M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  3.020  |   N/A   |  0.000  |   N/A   |  5.399  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.460%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 0.7 sec
Total Real time: 3.0 sec
Total Memory Usage: 2767.460938 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:00.7/0:00:02.7 (0.3), totSession cpu/real = 0:05:21.1/0:09:34.5 (0.6), mem = 2767.5M
@@file 41: time_design -post_cts -hold -report_prefix cts -report_dir $reports_dir
*** time_design #4 [begin] : totSession cpu/real = 0:05:21.1/0:09:34.5 (0.6), mem = 2767.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2726.7M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2741.29)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2802.71 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2802.71 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:03.0 totSessionCpu=0:05:23 mem=2810.7M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.952  | -1.952  |   N/A   |  0.000  |   N/A   | -1.154  |  4.604  |   N/A   |
|           TNS (ns):|-113.200 | -95.349 |   N/A   |  0.000  |   N/A   | -17.851 |  0.000  |   N/A   |
|    Violating Paths:|   74    |   58    |   N/A   |    0    |   N/A   |   16    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 43.460%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 2.32 sec
Total Real time: 3.0 sec
Total Memory Usage: 2712.011719 Mbytes
*** time_design #4 [finish] : cpu/real = 0:00:02.3/0:00:03.2 (0.7), totSession cpu/real = 0:05:23.4/0:09:37.7 (0.6), mem = 2712.0M
@file 42:
@file 43: # save DB 
@@file 44: write_db -sdc $dbs_dir/cts.db
#% Begin save design ... (date=05/26 16:13:59, mem=2238.4M)
% Begin Save ccopt configuration ... (date=05/26 16:13:59, mem=2238.4M)
% End Save ccopt configuration ... (date=05/26 16:13:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.1M, current mem=2239.1M)
% Begin Save netlist data ... (date=05/26 16:13:59, mem=2239.1M)
Writing Binary DB to ../data/dbs/cts.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:13:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2239.1M, current mem=2239.1M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/cts.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:13:59, mem=2239.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:13:59, total cpu=0:00:00.0, real=0:00:01.0, peak res=2239.3M, current mem=2239.3M)
Saving preference file ../data/dbs/cts.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:14:01, mem=2241.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2241.3M, current mem=2241.3M)
Saving PG file ../data/dbs/cts.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:14:01 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2712.5M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:14:01, mem=2241.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2241.3M, current mem=2241.3M)
% Begin Save routing data ... (date=05/26 16:14:01, mem=2241.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2712.5M) ***
% End Save routing data ... (date=05/26 16:14:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=2241.4M, current mem=2241.4M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file ../data/dbs/cts.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2908.5M) ***
#Saving pin access data to file ../data/dbs/cts.db.tmp/DTMF_CHIP.apa ...
#
Saving preRoute extracted patterns in file '../data/dbs/cts.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/cts.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:14:03, mem=2243.7M)
% End Save power constraints data ... (date=05/26 16:14:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2243.7M, current mem=2243.7M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design cts.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#../INPUTS/constraints/dtmf.sdc
% End save design ... (date=05/26 16:14:04, total cpu=0:00:02.3, real=0:00:05.0, peak res=2244.7M, current mem=2244.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/cts.tcl
0
@innovus 6> source ../SCRIPTS/ctsopt.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/ctsopt.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # run postCTS setup and hold optimization
@@file 6: opt_design -post_cts -report_prefix ctsopt -report_dir $reports_dir
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2244.8M, totSessionCpu=0:05:26 **
*** opt_design #1 [begin] : totSession cpu/real = 0:05:26.2/0:09:47.2 (0.6), mem = 2734.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:26.2/0:09:47.2 (0.6), mem = 2734.8M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            180
extract_rc_coupling_cap_threshold                              3.0
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              0.03
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 5.0
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_exp_pre_route_auto_flow_update                             true
opt_leakage_to_dynamic_ratio                                   0.5
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_skew_eco_route                                             false
opt_view_pruning_setup_views_active_list                       { default_analysis_view_setup }
opt_view_pruning_setup_views_persistent_list                   { default_analysis_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_analysis_view_setup}
place_global_max_density                                       0.7
place_global_timing_effort                                     high
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/mnt/CADENCE/software/DDI_2232/GENUS221/bin/genus'.
      Genus workers will not check out additional licenses.
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ANTENNA'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL1'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL16'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILL2'
Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
-lefTechFileMap {}                         # string, default=""
**opt_design ... cpu = 0:00:02, real = 0:00:22, mem = 2273.1M, totSessionCpu=0:05:28 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_skew_eco_route false
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2754.3M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2889.41)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2877.12 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2877.12 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:05:32 mem=2885.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.022  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.460%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:06, real = 0:00:29, mem = 2364.6M, totSessionCpu=0:05:32 **
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:06.0/0:00:28.5 (0.2), totSession cpu/real = 0:05:32.2/0:10:15.7 (0.5), mem = 2822.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0
OPTC: view 50.0
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 107.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.0/0:10:16.6 (0.5), mem = 2822.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:05:33.1/0:10:16.7 (0.5), mem = 2822.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.1/0:10:16.7 (0.5), mem = 2822.1M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (opt_design #1) : cpu/real = 0:00:01.6/0:00:01.7 (0.9), totSession cpu/real = 0:05:34.7/0:10:18.4 (0.5), mem = 2838.4M
*** Starting optimizing excluded clock nets MEM= 2838.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2838.4M) ***
*** Starting optimizing excluded clock nets MEM= 2838.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2838.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:34.7/0:10:18.4 (0.5), mem = 2838.4M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:05:35.8/0:10:19.6 (0.5), mem = 2838.5M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:35.9/0:10:19.8 (0.5), mem = 2838.5M
*info: 57 io nets excluded
*info: 169 clock nets excluded
*info: 378 no-driver nets excluded.
*info: 171 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|   43.46%|   0:00:00.0| 2896.7M|default_analysis_view_setup|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2896.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2896.7M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.1/0:00:02.3 (0.9), totSession cpu/real = 0:05:38.1/0:10:22.1 (0.5), mem = 2836.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:38.4/0:10:22.5 (0.5), mem = 2892.8M
Reclaim Optimization WNS Slack 0.022  TNS Slack 0.000 Density 43.46
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   43.46%|        -|   0.022|   0.000|   0:00:00.0| 2896.9M|
|   43.46%|        0|   0.022|   0.000|   0:00:01.0| 2896.9M|
|   43.46%|        0|   0.022|   0.000|   0:00:00.0| 2896.9M|
|   43.46%|        0|   0.022|   0.000|   0:00:00.0| 2896.9M|
|   43.46%|        2|   0.022|   0.000|   0:00:00.0| 2923.5M|
|   43.46%|        0|   0.022|   0.000|   0:00:00.0| 2923.5M|
|   43.46%|        0|   0.022|   0.000|   0:00:00.0| 2923.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.022  TNS Slack 0.000 Density 43.46
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:02.0) **
*** Starting place_detail (0:05:41 mem=2923.5M) ***
Total net bbox length = 2.687e+05 (1.240e+05 1.447e+05) (ext = 2.971e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2908.4MB
Summary Report:
Instances move: 0 (out of 5654 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.687e+05 (1.240e+05 1.447e+05) (ext = 2.971e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2908.4MB
*** Finished place_detail (0:05:41 mem=2908.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2908.4M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2908.4M) ***
*** AreaOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:02.8/0:00:03.2 (0.9), totSession cpu/real = 0:05:41.3/0:10:25.7 (0.5), mem = 2908.4M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2827.45M, totSessionCpu=0:05:41).
Starting local wire reclaim
*** Starting place_detail (0:05:41 mem=2827.4M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 383 insts, mean move: 7.85 um, max move: 96.24 um 
	Max move on inst (DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/i_885): (776.20, 970.28) --> (786.76, 884.60)
	Runtime: CPU: 0:00:10.9 REAL: 0:00:11.0 MEM: 2908.2MB
Summary Report:
Instances move: 383 (out of 5654 movable)
Instances flipped: 1
Mean displacement: 7.85 um
Max displacement: 96.24 um (Instance: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/i_885) (776.2, 970.28) -> (786.76, 884.6)
	Length: 5 sites, height: 1 rows, site name: tsm3site, cell type: AOI22XL
Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 2908.2MB
*** Finished place_detail (0:05:52 mem=2908.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2847.52)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2924.94 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2924.94 CPU=0:00:01.3 REAL=0:00:02.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3718
[NR-eGR] Read 6193 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5965
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5965 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.07% V. EstWL: 3.092846e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        62( 0.13%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)        13( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        59( 0.12%)         6( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        73( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       211( 0.09%)         9( 0.00%)         1( 0.00%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)            23  22579 
[NR-eGR]  Metal2  (2V)         90532  30308 
[NR-eGR]  Metal3  (3H)        114274   4308 
[NR-eGR]  Metal4  (4V)         73518   1342 
[NR-eGR]  Metal5  (5H)         34513    731 
[NR-eGR]  Metal6  (6V)         27666      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       340526  59268 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 268292um
[NR-eGR] Total length: 340526um, number of vias: 59268
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 1.14 sec, Curr Mem: 2.66 MB )
Extraction called for design 'DTMF_CHIP' of instances=5900 and nets=6573 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2832.887M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:55.5/0:10:41.5 (0.6), mem = 2878.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.5), totSession cpu/real = 0:05:55.5/0:10:41.5 (0.6), mem = 2878.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2875.97)
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2914.37 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2914.37 CPU=0:00:01.3 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:57.6/0:10:43.9 (0.6), mem = 2922.4M
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       0| 43.46%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   133|   133|     0|     0|     0.02|     0.00|       0|       0|       0| 43.46%| 0:00:00.0|  2973.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2973.5M) ***

*** DrvOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:01.2/0:00:01.3 (0.9), totSession cpu/real = 0:05:58.8/0:10:45.2 (0.6), mem = 2897.5M
End: GigaOpt postEco DRV Optimization
**INFO: Skipping refine place as no non-legal commits were detected
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 6212 nets : 

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5900 and nets=6573 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2856.883M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2871.44)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2916.85 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2916.85 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:06:01 mem=2924.9M)
OPTC: user 20.0
Reported timing to dir ./reports
**opt_design ... cpu = 0:00:35, real = 0:01:01, mem = 2382.6M, totSessionCpu=0:06:01 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  3.000  |   N/A   |  0.000  |   N/A   |  5.396  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.458%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:36, real = 0:01:03, mem = 2384.3M, totSessionCpu=0:06:02 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.022 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          41.91             78          0.000 ns          0.022 ns  opt_design_postcts
Info: final physical memory for 2 CRR processes is 689.42MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:00:37.3/0:01:11.0 (0.5), totSession cpu/real = 0:06:03.5/0:10:58.2 (0.6), mem = 2871.1M
@@file 7: opt_design -post_cts -hold -report_prefix ctsopt -report_dir $reports_dir
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2315.1M, totSessionCpu=0:06:04 **
*** opt_design #2 [begin] : totSession cpu/real = 0:06:03.5/0:10:58.2 (0.6), mem = 2818.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:03.5/0:10:58.2 (0.6), mem = 2818.1M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            180
extract_rc_coupling_cap_threshold                              3.0
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              0.03
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 5.0
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_exp_pre_route_auto_flow_update                             true
opt_leakage_to_dynamic_ratio                                   0.5
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_skew_eco_route                                             false
opt_view_pruning_setup_views_active_list                       { default_analysis_view_setup }
opt_view_pruning_setup_views_persistent_list                   { default_analysis_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_analysis_view_setup}
place_global_max_density                                       0.7
place_global_timing_effort                                     high
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 2320.5M, totSessionCpu=0:06:05 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2818.1M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:03.7/0:00:04.9 (0.7), totSession cpu/real = 0:06:07.2/0:11:03.1 (0.6), mem = 2953.6M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:08 mem=2867.6M ***
*** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:08.5/0:11:04.5 (0.6), mem = 2867.6M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2878.39)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2924.8 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2924.8 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:03.0 totSessionCpu=0:06:11 mem=2932.8M)

Active hold views:
 default_analysis_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:04.0 totSessionCpu=0:06:11 mem=2964.8M ***
OPTC: user 20.0
Done building hold timer [4713 node(s), 5968 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:04.0 totSessionCpu=0:06:11 mem=2964.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:06:12 mem=2956.8M ***

*Info: minBufDelay = 112.9 ps, libStdDelay = 53.5 ps, minBufSize = 53222400 (4.0)
*Info: worst delay setup view: default_analysis_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup
Hold views included:
 default_analysis_view_hold

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  3.000  |   N/A   |  0.000  |   N/A   |  5.396  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.952  | -1.952  |   N/A   |  0.000  |   N/A   | -1.155  |  4.604  |   N/A   |
|           TNS (ns):|-113.178 | -95.378 |   N/A   |  0.000  |   N/A   | -17.801 |  0.000  |   N/A   |
|    Violating Paths:|   74    |   58    |   N/A   |    0    |   N/A   |   16    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.458%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:14, mem = 2386.7M, totSessionCpu=0:06:14 **
*** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:00:05.8/0:00:07.7 (0.8), totSession cpu/real = 0:06:14.3/0:11:12.3 (0.6), mem = 2863.8M
*** HoldOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:14.3/0:11:12.3 (0.6), mem = 2863.8M
*info: Run opt_design holdfix with 1 thread.
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.3 real=0:00:08.0 totSessionCpu=0:06:15 mem=2922.0M density=43.458% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.952|  -113.18|      74|          0|       0(     0)|   43.46%|   0:00:00.0|  2932.0M|
|   1|  -1.952|  -113.18|      74|          0|       0(     0)|   43.46%|   0:00:00.0|  2932.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.952|  -113.18|      74|          0|       0(     0)|   43.46%|   0:00:00.0|  2932.0M|
|   1|  -1.426|   -79.59|     182|        155|       0(     0)|   44.63%|   0:00:04.0|  2970.2M|
|   2|  -0.955|   -40.22|      71|        150|       0(     0)|   45.76%|   0:00:02.0|  2970.2M|
|   3|  -0.650|   -11.46|      55|         81|       0(     0)|   46.35%|   0:00:00.0|  2971.2M|
|   4|  -0.570|    -0.60|       2|         52|       2(     2)|   46.69%|   0:00:01.0|  2971.2M|
|   5|  -0.381|    -0.38|       1|          5|       0(     0)|   46.72%|   0:00:00.0|  2971.2M|
|   6|   0.000|     0.00|       0|          1|       0(     0)|   46.73%|   0:00:00.0|  2971.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 444 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 2 instances resized for Phase I
*info:        in which 2 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:13.4 real=0:00:16.0 totSessionCpu=0:06:22 mem=2981.2M density=46.730% ***

*info:
*info: Added a total of 444 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFX3' used
*info:            4 cells of type 'CLKBUFX1' used
*info:            4 cells of type 'CLKBUFXL' used
*info:           19 cells of type 'DLY1X1' used
*info:           40 cells of type 'DLY2X1' used
*info:           21 cells of type 'DLY3X1' used
*info:          353 cells of type 'DLY4X1' used
*info:
*info: Total 2 instances resized
*info:       in which 2 FF resizing
*info:

*** Starting place_detail (0:06:22 mem=2968.2M) ***
Total net bbox length = 2.805e+05 (1.299e+05 1.506e+05) (ext = 2.986e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2952.2MB
Summary Report:
Instances move: 0 (out of 6098 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.805e+05 (1.299e+05 1.506e+05) (ext = 2.986e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2952.2MB
*** Finished place_detail (0:06:22 mem=2952.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2952.2M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=2952.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:13.8 real=0:00:17.0 totSessionCpu=0:06:22 mem=2962.2M density=46.730%) ***
**INFO: total 897 insts, 940 nets marked don't touch
**INFO: total 897 insts, 940 nets marked don't touch DB property
**INFO: total 897 insts, 940 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:08.0/0:00:09.3 (0.9), totSession cpu/real = 0:06:22.3/0:11:21.5 (0.6), mem = 2867.2M
*** Steiner Routed Nets: 11.376%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02675
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3718
[NR-eGR] Read 6637 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6409
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6409 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.08% V. EstWL: 3.203071e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        69( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)        16( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal5 ( 5)        60( 0.12%)         6( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        73( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       222( 0.10%)         8( 0.00%)         1( 0.00%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.75 sec, Curr Mem: 2.75 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.48 |          7.93 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.48, normalized total congestion hotspot area = 7.93 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   970.36   889.64  1051.00   970.28 |        3.48   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   930.04   284.84  1010.68   365.48 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   446.20   768.68   526.84   849.32 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   446.20  1131.56   526.84  1212.20 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./reports
**opt_design ... cpu = 0:00:20, real = 0:00:25, mem = 2347.3M, totSessionCpu=0:06:23 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2842.6)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2888.02 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2888.02 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:06:25 mem=2896.0M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2813.34)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2890.76 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2890.76 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:06:27 mem=2898.8M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 
Hold views included:
 default_analysis_view_hold

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |   N/A   |  0.000  |   N/A   |  2.599  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.002  |  0.001  |   N/A   |  0.000  |   N/A   | -0.002  |  4.604  |   N/A   |
|           TNS (ns):| -0.002  |  0.000  |   N/A   |  0.000  |   N/A   | -0.002  |  0.000  |   N/A   |
|    Violating Paths:|    1    |    0    |   N/A   |    0    |   N/A   |    1    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.730%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:24, real = 0:00:32, mem = 2398.3M, totSessionCpu=0:06:28 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.021 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          25.91             40          0.000 ns          0.021 ns  opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** opt_design #2 [finish] : cpu/real = 0:00:24.7/0:00:32.4 (0.8), totSession cpu/real = 0:06:28.2/0:11:30.6 (0.6), mem = 2848.9M
@file 8:
@file 9: # run incremental setup and hold fix
@@file 10: opt_design -incremental -post_cts -report_prefix ctsopt_incr -report_dir $reports_dir
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2335.2M, totSessionCpu=0:06:28 **
*** opt_design #3 [begin] : totSession cpu/real = 0:06:28.2/0:11:30.6 (0.6), mem = 2802.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:06:28.2/0:11:30.6 (0.6), mem = 2802.9M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            180
extract_rc_coupling_cap_threshold                              3.0
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              0.03
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 5.0
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_exp_pre_route_auto_flow_update                             true
opt_leakage_to_dynamic_ratio                                   0.5
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_skew_eco_route                                             false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { default_analysis_view_hold }
opt_view_pruning_hold_views_persistent_list                    { default_analysis_view_hold}
opt_view_pruning_setup_views_active_list                       { default_analysis_view_setup }
opt_view_pruning_setup_views_persistent_list                   { default_analysis_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_analysis_view_setup}
place_global_max_density                                       0.7
place_global_timing_effort                                     high
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using Genus executable '/mnt/CADENCE/software/DDI_2232/GENUS221/bin/genus'.
      Genus workers will not check out additional licenses.
-lefTechFileMap {}                         # string, default=""
**opt_design ... cpu = 0:00:02, real = 0:00:23, mem = 2340.3M, totSessionCpu=0:06:30 **
**INFO: DRVs not fixed with -incr option
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_skew_eco_route false
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2803.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.021  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.730%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:25, mem = 2336.6M, totSessionCpu=0:06:31 **
*** InitOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:02.6/0:00:25.7 (0.1), totSession cpu/real = 0:06:30.8/0:11:56.3 (0.5), mem = 2811.1M
The useful skew maximum allowed delay is: 0.3
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:06:31.4/0:11:57.6 (0.5), mem = 2873.3M
Reclaim Optimization WNS Slack 0.021  TNS Slack 0.000 Density 46.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   46.73%|        -|   0.021|   0.000|   0:00:00.0| 2991.7M|
|   46.73%|        0|   0.021|   0.000|   0:00:00.0| 2991.7M|
|   46.73%|        0|   0.021|   0.000|   0:00:00.0| 2991.7M|
|   43.46%|      444|   0.022|   0.000|   0:00:02.0| 2991.7M|
|   43.46%|        0|   0.022|   0.000|   0:00:00.0| 2991.7M|
|   43.46%|        0|   0.022|   0.000|   0:00:00.0| 2991.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.022  TNS Slack 0.000 Density 43.46
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:04.0) **
*** Starting place_detail (0:06:36 mem=2961.7M) ***
Total net bbox length = 2.683e+05 (1.238e+05 1.445e+05) (ext = 2.986e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2945.7MB
Summary Report:
Instances move: 0 (out of 5654 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.683e+05 (1.238e+05 1.445e+05) (ext = 2.986e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2945.7MB
*** Finished place_detail (0:06:36 mem=2945.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2945.7M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2945.7M) ***
*** AreaOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:04.6/0:00:05.0 (0.9), totSession cpu/real = 0:06:36.0/0:12:02.6 (0.5), mem = 2945.7M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2864.73M, totSessionCpu=0:06:36).
eGR doReRoute: optGuide
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3718
[NR-eGR] Read 6193 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5965
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5965 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.07% V. EstWL: 3.092846e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        64( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)        13( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        60( 0.12%)         6( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        73( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       214( 0.09%)         8( 0.00%)         1( 0.00%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                 Length (um)   Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1  (1H)            23  22579 
[NR-eGR]  Metal2  (2V)         90705  30310 
[NR-eGR]  Metal3  (3H)        114265   4296 
[NR-eGR]  Metal4  (4V)         73345   1337 
[NR-eGR]  Metal5  (5H)         34488    733 
[NR-eGR]  Metal6  (6V)         27672      0 
[NR-eGR] -----------------------------------
[NR-eGR]          Total       340500  59255 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 268292um
[NR-eGR] Total length: 340500um, number of vias: 59255
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.97 sec, Curr Mem: 2.69 MB )
Extraction called for design 'DTMF_CHIP' of instances=5900 and nets=6573 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2833.035M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (opt_design #3) : totSession cpu/real = 0:06:36.9/0:12:04.1 (0.5), mem = 2862.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |     DB     |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          2 |        169 | 2w2s     |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (opt_design #3) : cpu/real = 0:00:00.1/0:00:00.1 (0.8), totSession cpu/real = 0:06:37.0/0:12:04.2 (0.5), mem = 2862.1M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2860.11)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2906.52 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2906.52 CPU=0:00:01.2 REAL=0:00:01.0)
GigaOpt: Skipping postEco DRV optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:06:39 mem=2914.5M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 25.523%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2914.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2914.5MB
Summary Report:
Instances move: 0 (out of 5654 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2914.5MB
*** Finished place_detail (0:06:39 mem=2914.5M) ***
*** Steiner Routed Nets: 1.292%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Register exp ratio and priority group on 0 nets on 6212 nets : 

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'DTMF_CHIP' of instances=5900 and nets=6573 using extraction engine 'pre_route' .
pre_route RC Extraction called for design DTMF_CHIP.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2847.953M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2862.51)
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2907.92 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2907.92 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:06:41 mem=2915.9M)
OPTC: user 20.0
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3718
[NR-eGR] Read 6193 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5965
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5965 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.07% V. EstWL: 3.092846e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        64( 0.14%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)        13( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        60( 0.12%)         6( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        73( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       214( 0.09%)         8( 0.00%)         1( 0.00%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.61 sec, Curr Mem: 2.73 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.48 |          8.59 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.48, normalized total congestion hotspot area = 8.59 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   970.36   889.64  1051.00   970.28 |        3.48   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   930.04   284.84  1010.68   365.48 |        2.49   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   446.20   768.68   526.84   849.32 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   446.20  1131.56   526.84  1212.20 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./reports
**opt_design ... cpu = 0:00:13, real = 0:00:39, mem = 2414.1M, totSessionCpu=0:06:42 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  2.999  |   N/A   |  0.000  |   N/A   |  5.396  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.458%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:41, mem = 2414.6M, totSessionCpu=0:06:42 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.022 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          14.66             42          0.000 ns          0.022 ns  opt_design_incr_postcts
Info: final physical memory for 2 CRR processes is 691.80MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** opt_design #3 [finish] : cpu/real = 0:00:15.9/0:00:52.0 (0.3), totSession cpu/real = 0:06:44.1/0:12:22.6 (0.5), mem = 2877.7M
@@file 11: opt_design -incremental -post_cts -hold -report_prefix ctsopt_incr -report_dir $reports_dir
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2345.0M, totSessionCpu=0:06:44 **
*** opt_design #4 [begin] : totSession cpu/real = 0:06:44.1/0:12:22.6 (0.5), mem = 2828.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:06:44.1/0:12:22.6 (0.5), mem = 2828.7M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            180
extract_rc_coupling_cap_threshold                              3.0
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              0.03
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 5.0
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_exp_pre_route_auto_flow_update                             true
opt_leakage_to_dynamic_ratio                                   0.5
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_skew_eco_route                                             false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { default_analysis_view_hold }
opt_view_pruning_hold_views_persistent_list                    { default_analysis_view_hold}
opt_view_pruning_setup_views_active_list                       { default_analysis_view_setup }
opt_view_pruning_setup_views_persistent_list                   { default_analysis_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_analysis_view_setup}
place_global_max_density                                       0.7
place_global_timing_effort                                     high
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 2350.1M, totSessionCpu=0:06:45 **
**WARN: (IMPOPT-3328):	The -incremental option is ignored with -hold option.*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2828.7M)
*** InitOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:01.6/0:00:02.8 (0.6), totSession cpu/real = 0:06:45.6/0:12:25.5 (0.5), mem = 2828.7M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:47 mem=2836.8M ***
*** BuildHoldData #1 [begin] (opt_design #4) : totSession cpu/real = 0:06:46.9/0:12:26.9 (0.5), mem = 2836.8M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2847.55)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6438
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2885.95 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2885.95 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:06:50 mem=2893.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:04.0 totSessionCpu=0:06:50 mem=2893.9M ***
OPTC: user 20.0
Done building hold timer [4713 node(s), 5968 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:04.0 totSessionCpu=0:06:50 mem=2909.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:06:51 mem=2905.0M ***

*Info: minBufDelay = 112.9 ps, libStdDelay = 53.5 ps, minBufSize = 53222400 (4.0)
*Info: worst delay setup view: default_analysis_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup
Hold views included:
 default_analysis_view_hold

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.022  |  2.999  |   N/A   |  0.000  |   N/A   |  5.396  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.952  | -1.952  |   N/A   |  0.000  |   N/A   | -1.155  |  4.604  |   N/A   |
|           TNS (ns):|-113.201 | -95.397 |   N/A   |  0.000  |   N/A   | -17.804 |  0.000  |   N/A   |
|    Violating Paths:|   74    |   58    |   N/A   |    0    |   N/A   |   16    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 43.458%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:09, real = 0:00:12, mem = 2345.5M, totSessionCpu=0:06:53 **
*** BuildHoldData #1 [finish] (opt_design #4) : cpu/real = 0:00:05.9/0:00:07.9 (0.7), totSession cpu/real = 0:06:52.7/0:12:34.8 (0.5), mem = 2822.0M
*** HoldOpt #1 [begin] (opt_design #4) : totSession cpu/real = 0:06:52.7/0:12:34.8 (0.5), mem = 2822.0M
*info: Run opt_design holdfix with 1 thread.
Info: 57 io nets excluded
Info: 171 nets with fixed/cover wires excluded.
Info: 171 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:06.9 real=0:00:09.0 totSessionCpu=0:06:54 mem=2944.2M density=43.458% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.952|  -113.20|      74|          0|       0(     0)|   43.46%|   0:00:00.0|  2960.2M|
|   1|  -1.952|  -113.20|      74|          0|       0(     0)|   43.46%|   0:00:00.0|  2960.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -1.952|  -113.20|      74|          0|       0(     0)|   43.46%|   0:00:00.0|  2960.2M|
|   1|  -1.426|   -79.55|     183|        156|       0(     0)|   44.64%|   0:00:03.0|  2993.9M|
|   2|  -0.955|   -40.21|      72|        150|       0(     0)|   45.77%|   0:00:02.0|  2993.9M|
|   3|  -0.650|   -11.33|      53|         81|       0(     0)|   46.36%|   0:00:01.0|  2993.9M|
|   4|  -0.570|    -0.57|       1|         52|       0(     0)|   46.70%|   0:00:00.0|  2993.9M|
|   5|  -0.398|    -0.40|       1|          4|       0(     0)|   46.72%|   0:00:00.0|  2993.9M|
|   6|   0.000|     0.00|       0|          1|       0(     0)|   46.73%|   0:00:00.0|  2993.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 444 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:13.5 real=0:00:16.0 totSessionCpu=0:07:00 mem=3003.9M density=46.732% ***

*info:
*info: Added a total of 444 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFX3' used
*info:            4 cells of type 'CLKBUFX1' used
*info:            4 cells of type 'CLKBUFXL' used
*info:           17 cells of type 'DLY1X1' used
*info:           40 cells of type 'DLY2X1' used
*info:           21 cells of type 'DLY3X1' used
*info:          355 cells of type 'DLY4X1' used

*** Starting place_detail (0:07:00 mem=2990.9M) ***
Total net bbox length = 2.805e+05 (1.299e+05 1.506e+05) (ext = 2.986e+04)
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2974.9MB
Summary Report:
Instances move: 0 (out of 6098 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.805e+05 (1.299e+05 1.506e+05) (ext = 2.986e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2974.9MB
*** Finished place_detail (0:07:01 mem=2974.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2974.9M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2974.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:14.0 real=0:00:17.0 totSessionCpu=0:07:01 mem=2984.9M density=46.732%) ***
**INFO: total 893 insts, 937 nets marked don't touch
**INFO: total 893 insts, 937 nets marked don't touch DB property
**INFO: total 893 insts, 937 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #4) : cpu/real = 0:00:08.1/0:00:09.1 (0.9), totSession cpu/real = 0:07:00.9/0:12:43.9 (0.6), mem = 2889.9M
*** Steiner Routed Nets: 11.391%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02675
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 default_analysis_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 9031 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3227
[NR-eGR] #PG Blockages       : 9031
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Num Prerouted Nets = 171  Num Prerouted Wires = 3718
[NR-eGR] Read 6637 nets ( ignored 171 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6409
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6409 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.07% V. EstWL: 3.203222e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-7)            (8-14)           (15-21)           (22-29)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        68( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal3 ( 3)         4( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)        13( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal5 ( 5)        60( 0.12%)         6( 0.01%)         1( 0.00%)         3( 0.01%)   ( 0.14%) 
[NR-eGR]  Metal6 ( 6)        73( 0.15%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.15%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       218( 0.09%)         8( 0.00%)         1( 0.00%)         3( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.07% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.81 sec, Curr Mem: 2.76 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          3.48 |          7.93 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.48, normalized total congestion hotspot area = 7.93 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   970.36   889.64  1051.00   970.28 |        3.48   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   930.04   284.84  1010.68   365.48 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   446.20   768.68   526.84   849.32 |        1.84   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   446.20  1131.56   526.84  1212.20 |        0.79   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./reports
**opt_design ... cpu = 0:00:18, real = 0:00:23, mem = 2366.8M, totSessionCpu=0:07:02 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2882.66)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2928.08 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2928.08 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:07:04 mem=2936.1M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2853.4)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2930.82 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2930.82 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:07:06 mem=2938.8M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 
Hold views included:
 default_analysis_view_hold

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |   N/A   |  0.000  |   N/A   |  2.047  |  0.022  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |   N/A   |  0.000  |   N/A   |  0.010  |  4.604  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.732%
Routing Overflow: 0.07% H and 0.04% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:22, real = 0:00:29, mem = 2417.3M, totSessionCpu=0:07:06 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.019 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          23.98             40          0.000 ns          0.019 ns  opt_design_incr_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** opt_design #4 [finish] : cpu/real = 0:00:22.8/0:00:30.4 (0.7), totSession cpu/real = 0:07:06.8/0:12:53.1 (0.6), mem = 2888.0M
@file 12:
@file 13: # report power and congestion numbers
@@file 14: report_power
env CDS_WORKAREA is set to /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir
Using Power View: default_analysis_view_setup.

Begin Power Analysis

             0V	    VSS
          1.62V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.65MB/4401.05MB/2494.84MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock vclk1 to net DTMF_INST/CTS_43
CK: assigning clock vclk2 to net DTMF_INST/CTS_46
CK: assigning clock vclk2 to net DTMF_INST/CTS_47
CK: assigning clock vclk2 to net DTMF_INST/CTS_48
CK: assigning clock vclk2 to net DTMF_INST/CTS_44
CK: assigning clock vclk2 to net DTMF_INST/CTS_45
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Begin Processing Signal Activity


Starting Levelizing
2024-May-26 16:17:15 (2024-May-26 09:17:15 GMT)
2024-May-26 16:17:15 (2024-May-26 09:17:15 GMT): 10%
2024-May-26 16:17:15 (2024-May-26 09:17:15 GMT): 20%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 30%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 40%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 50%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 60%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 70%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 80%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 90%

Finished Levelizing
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT)

Starting Activity Propagation
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT)

Finished Activity Propagation
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 5
      ----------------------------------------------------------
CellName                                  Missing Table(s)
PDIDGZ                                    leakage power, 
PDO04CDG                                  leakage power, 
PVDD1DGZ                                  internal power, leakage power, 
PVSS1DGZ                                  internal power, leakage power, 
TIELO                                     internal power, leakage power, 
pllclk                                    internal power, 



Starting Calculating power
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT)
 ... Calculating switching power
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 10%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 20%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 30%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 40%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 50%
 ... Calculating internal and leakage power
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 60%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 70%
2024-May-26 16:17:16 (2024-May-26 09:17:16 GMT): 80%
2024-May-26 16:17:17 (2024-May-26 09:17:17 GMT): 90%

Finished Calculating power
2024-May-26 16:17:17 (2024-May-26 09:17:17 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:02, mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2420.87MB/4401.05MB/2494.84MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 22.32-s080_1 (64bit) 04/24/2023 15:07 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-May-26 16:17:17 (2024-May-26 09:17:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: DTMF_CHIP
*
*	Liberty Libraries used:
*	        default_analysis_view_setup: ../INPUTS/lib/rom_512x16A_slow_syn.lib
*	        default_analysis_view_setup: ../INPUTS/lib/tpz973gwc-lite_slow.lib
*	        default_analysis_view_setup: ../INPUTS/lib/ram_256x16A_slow_syn.lib
*	        default_analysis_view_setup: ../INPUTS/lib/ram_128x16A_slow_syn.lib
*	        default_analysis_view_setup: ../INPUTS/lib/slow.lib
*	        default_analysis_view_setup: ../INPUTS/lib/pllclk_slow.lib
*
*	Parasitic Files used:
*
*       Power View : default_analysis_view_setup
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: 0.200000
*
*       Sequential Element Activity: 0.800000
*
*       Primary Input Activity: N.A.
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  18 instances have no static power
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       74.70628824 	   93.5844%
Total Switching Power:       5.11704335 	    6.4101%
Total Leakage Power:         0.00439993 	    0.0055%
Total Power:                79.82773151
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         5.843      0.3954    0.001181        6.24       7.816
Macro                              46.02     0.09671           0       46.11       57.77
IO                                 19.44     0.08506           0       19.53       24.46
Combinational                      2.102       2.804    0.003053       4.909       6.149
Clock (Combinational)              1.301       1.736   0.0001662       3.037       3.804
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              74.71       5.117      0.0044       79.83         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                  1.62      19.44     0.09454   1.458e-07       19.54       24.48
VDD                      1.62      55.26       5.023      0.0044       60.29       75.52


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vclk2                             0.3028      0.3752    6.47e-05      0.6781      0.8494
vclk1                             0.9979       1.361   0.0001015       2.359       2.955
-----------------------------------------------------------------------------------------
Total                              1.301       1.736   0.0001662       3.037       3.804
-----------------------------------------------------------------------------------------
Clock: vclk2
Clock Period: 0.014000 usec 
Clock Toggle Rate:   142.8571 Mhz 
Clock Static Probability:  0.5000
  
Clock: vclk1
Clock Period: 0.007000 usec 
Clock Toggle Rate:   285.7143 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: DTMF_INST/ARB_INST/ROM_512x16_0_INST (rom_512x16A):            31.21
*              Highest Leakage Power: DTMF_INST/CTS_ccl_a_buf_00030 (CLKBUFX20):        6.339e-06
*                Total Cap:      1.0765e-10 F
*                Total instances in design:  6344
*                Total instances in design with no power:    18
*                Total instances in design with no activty:    18

*                Total Fillers and Decap:     4
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 4 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2422.14MB/4401.05MB/2494.84MB)

@@file 15: report_congestion -overflow
Usage: (4.7%H 6.4%V) = (1.796e+05um 2.706e+05um) = (35630 53691)
Overflow: 109 = 81 (0.15% H) + 28 (0.05% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	17	 0.03%	0	 0.00%
 -4:	4	 0.01%	0	 0.00%
 -3:	0	 0.00%	3	 0.01%
 -2:	3	 0.01%	6	 0.01%
 -1:	11	 0.02%	14	 0.03%
--------------------------------------
  0:	10	 0.02%	113	 0.21%
  1:	441	 0.84%	324	 0.61%
  2:	655	 1.25%	507	 0.95%
  3:	252	 0.48%	826	 1.55%
  4:	593	 1.13%	1051	 1.97%
  5:	50339	96.20%	50615	94.68%
@@file 16: report_congestion -hotspot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   446.20   728.36   526.84   809.00 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
@file 17:
@file 18: # review CTS results and clock tree
@@file 19: report_clock_trees > $reports_dir/clocktree.rpt
@@file 20: report_skew_groups > $reports_dir/clocktree.skew-group.rpt
@file 21:
@file 22: # write DB
@@file 23: write_db -sdc $dbs_dir/ctsopt.db
#% Begin save design ... (date=05/26 16:17:18, mem=2358.3M)
% Begin Save ccopt configuration ... (date=05/26 16:17:18, mem=2358.3M)
% End Save ccopt configuration ... (date=05/26 16:17:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2358.6M, current mem=2358.6M)
% Begin Save netlist data ... (date=05/26 16:17:18, mem=2358.6M)
Writing Binary DB to ../data/dbs/ctsopt.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.6M, current mem=2358.6M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/ctsopt.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:17:19, mem=2358.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:17:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2358.8M, current mem=2358.8M)
Saving preference file ../data/dbs/ctsopt.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:17:20, mem=2359.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:17:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=2359.1M, current mem=2359.1M)
Saving PG file ../data/dbs/ctsopt.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:17:21 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2846.7M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:17:21, mem=2359.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:17:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.2M, current mem=2359.2M)
% Begin Save routing data ... (date=05/26 16:17:21, mem=2359.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2846.7M) ***
% End Save routing data ... (date=05/26 16:17:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2359.3M, current mem=2359.3M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file ../data/dbs/ctsopt.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3038.7M) ***
#Saving pin access data to file ../data/dbs/ctsopt.db.tmp/DTMF_CHIP.apa ...
#
Saving rc congestion map ../data/dbs/ctsopt.db.tmp/DTMF_CHIP.congmap.gz ...
Saving preRoute extracted patterns in file '../data/dbs/ctsopt.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/ctsopt.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:17:23, mem=2360.7M)
% End Save power constraints data ... (date=05/26 16:17:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2360.7M, current mem=2360.7M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design ctsopt.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#../INPUTS/constraints/dtmf.sdc
% End save design ... (date=05/26 16:17:23, total cpu=0:00:02.4, real=0:00:05.0, peak res=2392.8M, current mem=2361.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/ctsopt.tcl
0
@innovus 7> source ../SCRIPTS/route.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/route.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # add fillers cells
@@file 6: add_fillers -base_cells FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER -check_drc true -check_min_hole true -check_via_enclosure true
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

*INFO: Adding fillers to top-module.
*INFO:   Added 301 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 116 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 333 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 615 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 1805 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 2894 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 2864 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 8928 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 8928 new insts, @file 7:
@file 8: # running nano route with si and timing
@@file 9: set_db route_with_si_driven true
@@file 10: set_db route_with_timing_driven true
@file 11:
@file 12: # running nano route
@@file 13: route_design -global_detail
#% Begin route_design (date=05/26 16:18:05, mem=2363.3M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2363.35 (MB), peak = 2544.44 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
delaycal_enable_high_fanout                            true
delaycal_eng_enablepreplacedflow                       false
delaycal_ignore_net_load                               false
delaycal_socv_accuracy_mode                            low
setAnalysisMode -cts                                   postCTS
setAnalysisMode -skew                                  true
setDelayCalMode -engine                                aae
design_process_node                                    180
extract_rc_coupling_cap_threshold                      3.0
extract_rc_engine                                      pre_route
extract_rc_relative_cap_threshold                      0.03
extract_rc_shrink_factor                               1.0
extract_rc_total_cap_threshold                         5.0
route_detail_use_min_spacing_for_blockage              auto
route_extract_third_party_compatible                   false
route_global_exp_timing_driven_std_delay               53.5
route_route_side                                       front
route_strict_honor_route_rule                          false
route_with_si_driven                                   true
route_with_timing_driven                               true
getAnalysisMode -cts                                   postCTS
getAnalysisMode -skew                                  true
getDelayCalMode -engine                                aae
getIlmMode -keepHighFanoutCriticalInsts                false
get_power_analysis_mode -report_power_quiet            false
getAnalysisMode -cts                                   postCTS
getAnalysisMode -skew                                  true
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2829.9M, init mem=2830.9M)
*info: Placed = 15201          (Fixed = 175)
*info: Unplaced = 0           
Placement Density:100.00%(306588/306588)
Placement Density (including fixed std cells):100.00%(306588/306588)
Finished check_place (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2830.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (171) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2830.9M) ***

route_global_detail

#Start route_global_detail on Sun May 26 16:18:06 2024
#
#Generating timing data, please wait...
#6656 total nets, 6580 already routed, 6580 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2316.89 (MB), peak = 2544.44 (MB)
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 22.32-s080_1
#  OS:                Linux x86_64(Host ID seh-23.novalocal)
#  Generated on:      Sun May 26 16:18:08 2024
#  Design:            DTMF_CHIP
#  Command:           route_design -global_detail
###############################################################
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 7.000 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2368.26 (MB), peak = 2544.44 (MB)
#Library Standard Delay: 53.50ps
#Slack threshold: 107.00ps
#*** Analyzed 4 timing critical paths, and collected 2.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2368.56 (MB), peak = 2544.44 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2374.43 (MB), peak = 2544.44 (MB)
#Default setup view is reset to default_analysis_view_setup.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2374.44 (MB), peak = 2544.44 (MB)
#Current view: default_analysis_view_setup 
#Current enabled view: default_analysis_view_setup 
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2374.44 (MB), peak = 2544.44 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7017)
#NanoRoute Version 22.32-s080_1 NR230417-0429/22_12-UB
#Start routing data preparation on Sun May 26 16:18:10 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2382.27 (MB), peak = 2544.44 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2413.90 (MB), peak = 2544.44 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 44 nets
#    Honor OPT layer assignment for 0 nets.
#    Honor USER layer assignment for 0 nets.
#    Remove OPT layer assignment for 0 nets.
#    Remove USER layer assignment for 0 nets.
#layer Metal1: Res =   0.33913 (ohm/um), Cap =  0.254223 (ff/um), RC = 0.0862149
#layer Metal2: Res =  0.278571 (ohm/um), Cap =  0.232698 (ff/um), RC = 0.0648229
#layer Metal3: Res =  0.278571 (ohm/um), Cap =  0.235667 (ff/um), RC = 0.0656502
#layer Metal4: Res =  0.278571 (ohm/um), Cap =  0.235359 (ff/um), RC = 0.0655644
#layer Metal5: Res =  0.278571 (ohm/um), Cap =  0.233172 (ff/um), RC = 0.0649551
#layer Metal6: Res = 0.0818182 (ohm/um), Cap =  0.323292 (ff/um), RC = 0.0264512
#Metal stack 1: Metal1 (1) - Metal4 (4)
#Metal stack 2: Metal5 (5) - Metal6 (6)
#Prevention stack gain threshold: Min=0.2 ps, 1-stack=107 ps
#0 nets (0 um) assigned to layer Metal5
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#    Honor OPT extra spacing for 0 nets.
#    Honor USER extra spacing for 0 nets.
#    Remove OPT extra spacing for 0 nets.
#    Remove USER extra spacing for 0 nets.
#36 critical nets are selected for extra spacing.
#    Honor OPT detour control for 0 nets.
#    Honor USER detour control for 0 nets.
#    Remove OPT detour control for 0 nets.
#    Remove USER detour control for 0 nets.
#44 critical nets are selected for detour control.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        44 |
#| Prefer Extra Space       |        36 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention.
#cpu time = 00:00:25, elapsed time = 00:00:27, memory = 2459.11 (MB), peak = 2620.67 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 437 (skipped).
#Total number of routable nets = 6580.
#Total number of nets in the design = 7017.
#6423 routable nets do not have any wires.
#157 routable nets have routed wires.
#6423 nets will be global routed.
#58 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#157 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Finished routing data preparation on Sun May 26 16:18:40 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 2459.15 (MB)
#Peak memory = 2620.67 (MB)
#
#
#Start global routing on Sun May 26 16:18:40 2024
#
#
#Start global routing initialization on Sun May 26 16:18:40 2024
#
#Number of eco nets is 14
#
#Start global routing data preparation on Sun May 26 16:18:40 2024
#
#Start routing resource analysis on Sun May 26 16:18:40 2024
#
#Routing resource analysis is done on Sun May 26 16:18:40 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         962        1739       32580    58.48%
#  Metal2         V         964        1328       32580    51.60%
#  Metal3         H        1140        1561       32580    53.88%
#  Metal4         V         916        1376       32580    54.04%
#  Metal5         H        1315        1386       32580    46.04%
#  Metal6         V         734         794       32580    44.59%
#  --------------------------------------------------------------
#  Total                   6033      57.22%      195480    51.44%
#
#  36 nets (0.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 26 16:18:40 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.93 (MB), peak = 2620.67 (MB)
#
#
#Global routing initialization is done on Sun May 26 16:18:40 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.95 (MB), peak = 2620.67 (MB)
#
#Route nets in 1/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2452.52 (MB), peak = 2653.75 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2452.52 (MB), peak = 2653.75 (MB)
#
#Route nets in 2/2 round...
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2463.12 (MB), peak = 2653.75 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2464.50 (MB), peak = 2653.75 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 437 (skipped).
#Total number of routable nets = 6580.
#Total number of nets in the design = 7017.
#
#6580 routable nets have routed wires.
#58 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#157 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 36            0              8            6365  
#         2w2s                  0           14             14               0  
#----------------------------------------------------------------------------
#        Total                 36           14             22            6365  
#----------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 36            0              8            6365  
#         2w2s                  0          171            171               0  
#----------------------------------------------------------------------------
#        Total                 36          171            179            6365  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        4(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  Metal2      244(1.50%)    113(0.70%)     12(0.07%)      2(0.01%)   (2.29%)
#  Metal3       31(0.20%)      3(0.02%)      0(0.00%)      0(0.00%)   (0.22%)
#  Metal4       23(0.15%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.15%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    302(0.31%)    116(0.12%)     12(0.01%)      2(0.00%)   (0.44%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.04% H + 0.41% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.89 |              4.44 |   786.24   907.20   826.56   947.51 |
[hotspot] |   Metal2(V)    |             15.56 |             84.33 |   705.60   463.68   766.08   645.12 |
[hotspot] |   Metal3(H)    |              0.89 |              1.33 |   604.79   705.60   645.12   745.91 |
[hotspot] |   Metal4(V)    |              0.44 |              1.33 |   705.60   524.15   745.91   564.48 |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal2)    15.56 | (Metal2)    84.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             18.00 |             72.89 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 18.00/72.89 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   705.60   544.32   766.08   624.96 |        7.33   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   624.96   665.27   665.27   745.91 |        7.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   826.56   826.56   866.88   887.03 |        4.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   725.75   463.68   766.08   504.00 |        3.56   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   624.96   907.20   665.27   947.51 |        3.11   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 207
#Total wire length = 336022 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 10008 um.
#Total wire length on LAYER Metal2 = 74082 um.
#Total wire length on LAYER Metal3 = 109182 um.
#Total wire length on LAYER Metal4 = 73663 um.
#Total wire length on LAYER Metal5 = 44298 um.
#Total wire length on LAYER Metal6 = 24788 um.
#Total number of vias = 46205
#Up-Via Summary (total 46205):
#           
#-----------------------
# Metal1          22745
# Metal2          15321
# Metal3           5544
# Metal4           1961
# Metal5            634
#-----------------------
#                 46205 
#
#Total number of involved regular nets 1289
#Maximum src to sink distance  1656.1
#Average of max src_to_sink distance  119.6
#Average of ave src_to_sink distance  79.2
#Total number of involved priority nets 14
#Maximum src to sink distance for priority net 315.9
#Average of max src_to_sink distance for priority net 117.3
#Average of ave src_to_sink distance for priority net 106.5
#Max overcon = 11 tracks.
#Total overcon = 0.45%.
#Worst layer Gcell overcon rate = 0.25%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 3.29 (MB)
#Total memory = 2462.44 (MB)
#Peak memory = 2656.11 (MB)
#
#Finished global routing on Sun May 26 16:18:51 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2459.71 (MB), peak = 2656.11 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 10500 horizontal wires in 6 hboxes and 9751 vertical wires in 6 hboxes.
#Done with 2291 horizontal wires in 6 hboxes and 2303 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      9923.90 	 17.26%  	  5.96% 	 17.26%
# Metal2     71829.51 	  0.11%  	  0.00% 	  0.01%
# Metal3    104669.46 	  0.12%  	  0.00% 	  0.01%
# Metal4     70214.79 	  0.06%  	  0.00% 	  0.02%
# Metal5     38391.82 	  0.01%  	  0.00% 	  0.00%
# Metal6     16020.86 	  0.13%  	  0.00% 	  0.12%
#------------------------------------------------------------------------
# All      311050.34  	  0.64% 	  0.19% 	  0.12%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 207
#Total wire length = 328524 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 9930 um.
#Total wire length on LAYER Metal2 = 72265 um.
#Total wire length on LAYER Metal3 = 105622 um.
#Total wire length on LAYER Metal4 = 72051 um.
#Total wire length on LAYER Metal5 = 44026 um.
#Total wire length on LAYER Metal6 = 24631 um.
#Total number of vias = 46205
#Up-Via Summary (total 46205):
#           
#-----------------------
# Metal1          22745
# Metal2          15321
# Metal3           5544
# Metal4           1961
# Metal5            634
#-----------------------
#                 46205 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2460.21 (MB), peak = 2656.11 (MB)
#
#number of short segments in preferred routing layers
#	Metal5    Total 
#	1         1         
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_rc_corner_worst /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 (real) 
#(i=6, n=6 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#SADV_On
# Corner(s) : 
#default_rc_corner_worst [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch
#found RESMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2455.14 (MB), peak = 2656.11 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2460.21 (MB)
#Peak memory = 2656.11 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Track Assignment Wire Spread.
#Done with 2348 horizontal wires in 6 hboxes and 2526 vertical wires in 6 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 31 hboxes with single thread on machine with  Xeon 2.19GHz 16384KB Cache...
#Process 0 special clock nets for rc extraction
#Total 6580 nets were built. 254 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    39.85 (MB), total memory =  2498.21 (MB), peak memory =  2656.11 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2479.18 (MB), peak = 2656.11 (MB)
#RC Statistics: 28646 Res, 18580 Ground Cap, 6425 XCap (Edge to Edge)
#RC V/H edge ratio: 0.40, Avg V/H Edge Length: 9330.11 (18472), Avg L-Edge Length: 42295.04 (6035)
#Register nets and terms for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_oF4l5D.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 42219 nodes, 35639 edges, and 16038 xcaps
#254 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_oF4l5D.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2986.391M)
Following multi-corner parasitics specified:
	/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_oF4l5D.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell DTMF_CHIP has rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_oF4l5D.rcdb.d specified
Cell DTMF_CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 2986.391M)
#
#Restore RCDB.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 19.71 (MB)
#Total memory = 2480.09 (MB)
#Peak memory = 2656.11 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
###############################################################
#  Generated by:      Cadence Innovus 22.32-s080_1
#  OS:                Linux x86_64(Host ID seh-23.novalocal)
#  Generated on:      Sun May 26 16:19:05 2024
#  Design:            DTMF_CHIP
#  Command:           route_design -global_detail
###############################################################
#Normalized TNS: -0.665 -> -0.095, r2r -0.397 -> -0.057, unit 1000.000, clk period 7.000 (ns)
#Stage 1: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2474.03 (MB), peak = 2656.11 (MB)
#Library Standard Delay: 53.50ps
#Slack threshold: 0.00ps
#*** Analyzed 4 timing critical paths, and collected 2.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2474.31 (MB), peak = 2656.11 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2474.99 (MB), peak = 2656.11 (MB)
Worst slack reported in the design = -0.072783 (late)

*** writeDesignTiming (0:00:00.4) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2475.32 (MB), peak = 2656.11 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 40
#Number of critical nets: 40
#	level 1 [-396.9, -376.1]: 38 nets
#	level 2 [-396.9, -396.9]: 1 nets
#	level 3 [-396.9, -396.9]: 1 nets
#Total number of nets: 6580
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 4
#Setup timing driven post global route constraints on 40 nets
#8 critical nets are selected for extra spacing.
#Postfix stack gain threshold: Min=0.2 ps, 1-stack=107 ps
#0 nets (0 um) assigned to layer Metal5
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        4(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  Metal2      236(1.45%)    112(0.69%)     12(0.07%)      2(0.01%)   (2.23%)
#  Metal3       31(0.20%)      3(0.02%)      0(0.00%)      0(0.00%)   (0.22%)
#  Metal4       21(0.14%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.14%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    292(0.30%)    115(0.12%)     12(0.01%)      2(0.00%)   (0.43%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
#  Overflow after GR: 0.04% H + 0.39% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.89 |              4.44 |   786.24   907.20   826.56   947.51 |
[hotspot] |   Metal2(V)    |             15.11 |             75.11 |   705.60   463.68   766.08   645.12 |
[hotspot] |   Metal3(H)    |              0.89 |              1.78 |   604.79   705.60   645.12   745.91 |
[hotspot] |   Metal4(V)    |              0.44 |              1.33 |   705.60   524.15   745.91   564.48 |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal2)    15.11 | (Metal2)    75.11 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             16.89 |             69.78 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 16.89/69.78 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   624.96   665.27   665.27   745.91 |        7.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   725.75   544.32   766.08   624.96 |        6.22   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   725.75   463.68   766.08   504.00 |        3.56   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   624.96   907.20   665.27   947.51 |        3.11   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   826.56   826.56   866.88   866.88 |        2.67   |
[hotspot] +-----+-------------------------------------+---------------+
#Max overcon = 11 tracks.
#Total overcon = 0.44%.
#Worst layer Gcell overcon rate = 0.27%.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |        48 |
#| Prefer Extra Space       |        44 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 328354 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 9930 um.
#Total wire length on LAYER Metal2 = 72126 um.
#Total wire length on LAYER Metal3 = 105648 um.
#Total wire length on LAYER Metal4 = 72048 um.
#Total wire length on LAYER Metal5 = 43996 um.
#Total wire length on LAYER Metal6 = 24607 um.
#Total number of vias = 46201
#Up-Via Summary (total 46201):
#           
#-----------------------
# Metal1          22745
# Metal2          15321
# Metal3           5544
# Metal4           1959
# Metal5            632
#-----------------------
#                 46201 
#
#Total number of involved regular nets 1293
#Maximum src to sink distance  1679.3
#Average of max src_to_sink distance  120.8
#Average of ave src_to_sink distance  80.4
#Total number of involved priority nets 171
#Maximum src to sink distance for priority net 566.6
#Average of max src_to_sink distance for priority net 100.8
#Average of ave src_to_sink distance for priority net 86.5
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2482.07 (MB), peak = 2676.29 (MB)
Current (total cpu=0:08:11, real=0:14:54, peak res=2676.3M, current mem=2442.9M)
DTMF_CHIP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2459.5M, current mem=2459.5M)
Current (total cpu=0:08:12, real=0:14:54, peak res=2676.3M, current mem=2459.5M)
Current (total cpu=0:08:12, real=0:14:55, peak res=2676.3M, current mem=2459.6M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2461.0M, current mem=2461.0M)
Current (total cpu=0:08:12, real=0:14:55, peak res=2676.3M, current mem=2461.0M)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.00 (MB), peak = 2676.29 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 40
#Number of critical nets: 40
#	level 1 [-396.9, -376.1]: 38 nets
#	level 2 [-396.9, -396.9]: 1 nets
#	level 3 [-396.9, -396.9]: 1 nets
#Total number of nets: 6580
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 378 horizontal wires in 6 hboxes and 401 vertical wires in 6 hboxes.
#Done with 62 horizontal wires in 6 hboxes and 74 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1      9921.92 	 17.26%  	  5.96% 	 17.26%
# Metal2     71817.75 	  0.06%  	  0.00% 	  0.01%
# Metal3    104652.93 	  0.09%  	  0.00% 	  0.01%
# Metal4     70227.95 	  0.05%  	  0.00% 	  0.02%
# Metal5     38373.91 	  0.03%  	  0.00% 	  0.00%
# Metal6     15994.46 	  0.14%  	  0.00% 	  0.12%
#------------------------------------------------------------------------
# All      310988.92  	  0.62% 	  0.19% 	  0.12%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 328534 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 9927 um.
#Total wire length on LAYER Metal2 = 72274 um.
#Total wire length on LAYER Metal3 = 105622 um.
#Total wire length on LAYER Metal4 = 72078 um.
#Total wire length on LAYER Metal5 = 44018 um.
#Total wire length on LAYER Metal6 = 24615 um.
#Total number of vias = 46201
#Up-Via Summary (total 46201):
#           
#-----------------------
# Metal1          22745
# Metal2          15321
# Metal3           5544
# Metal4           1959
# Metal5            632
#-----------------------
#                 46201 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2461.30 (MB), peak = 2676.29 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:54
#Elapsed time = 00:01:02
#Increased memory = 86.30 (MB)
#Total memory = 2461.30 (MB)
#Peak memory = 2676.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start reading timing information from file .timing_file_14522.tif.gz ...
#Read in timing information for 57 ports, 6344 instances from timing file .timing_file_14522.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 150
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        3       12       15
#	Metal2      106       25      131
#	Metal3        0        2        2
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        0        2
#	Totals      111       39      150
#2418 out of 15272 instances (15.8%) need to be verified(marked ipoed), dirty area = 2.3%.
#12.18% of the total area is being checked for drcs
#12.2% of the total area was checked
#   number of violations = 161
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        3       13       16
#	Metal2      114       27      141
#	Metal3        0        2        2
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        0        2
#	Totals      119       42      161
#cpu time = 00:00:41, elapsed time = 00:00:42, memory = 2462.59 (MB), peak = 2676.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 89
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        3       11       14
#	Metal2       54       19       73
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        0        2
#	Totals       59       30       89
#    number of process antenna violations = 92
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2459.45 (MB), peak = 2676.29 (MB)
#start 2nd optimization iteration ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        3       11       14
#	Metal2        6       15       21
#	Metal3        1        0        1
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        0        2
#	Totals       12       26       38
#    number of process antenna violations = 92
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2460.10 (MB), peak = 2676.29 (MB)
#start 3rd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        1        5        6
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        1        1
#	Metal5        0        0        0
#	Metal6        2        0        2
#	Totals        3        6        9
#    number of process antenna violations = 92
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2458.63 (MB), peak = 2676.29 (MB)
#start 4th optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        5        5
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        1        1
#	Metal5        0        0        0
#	Metal6        2        0        2
#	Totals        2        6        8
#    number of process antenna violations = 93
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2460.04 (MB), peak = 2676.29 (MB)
#start 5th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        1        1
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        2        4
#    number of process antenna violations = 94
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.19 (MB), peak = 2676.29 (MB)
#start 6th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        1        1
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        2        4
#    number of process antenna violations = 100
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.91 (MB), peak = 2676.29 (MB)
#start 7th optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        1        1
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        2        4
#    number of process antenna violations = 100
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.29 (MB), peak = 2676.29 (MB)
#start 8th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 99
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.31 (MB), peak = 2676.29 (MB)
#start 9th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.55 (MB), peak = 2676.29 (MB)
#start 10th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.18 (MB), peak = 2676.29 (MB)
#start 11th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.75 (MB), peak = 2676.29 (MB)
#start 12th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.27 (MB), peak = 2676.29 (MB)
#start 13th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.44 (MB), peak = 2676.29 (MB)
#start 14th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.40 (MB), peak = 2676.29 (MB)
#start 15th optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        0        0
#	Metal2        0        0        0
#	Metal3        0        0        0
#	Metal4        0        0        0
#	Metal5        0        0        0
#	Metal6        2        1        3
#	Totals        2        1        3
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.40 (MB), peak = 2676.29 (MB)
#start 16th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 102
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.82 (MB), peak = 2676.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 346612 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24563 um.
#Total wire length on LAYER Metal2 = 95824 um.
#Total wire length on LAYER Metal3 = 96251 um.
#Total wire length on LAYER Metal4 = 67146 um.
#Total wire length on LAYER Metal5 = 38000 um.
#Total wire length on LAYER Metal6 = 24827 um.
#Total number of vias = 45238
#Up-Via Summary (total 45238):
#           
#-----------------------
# Metal1          23104
# Metal2          15238
# Metal3           4715
# Metal4           1584
# Metal5            597
#-----------------------
#                 45238 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:52
#Elapsed time = 00:00:54
#Increased memory = 2.52 (MB)
#Total memory = 2463.82 (MB)
#Peak memory = 2676.29 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 2463.54 (MB), peak = 2676.29 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 346641 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24563 um.
#Total wire length on LAYER Metal2 = 95621 um.
#Total wire length on LAYER Metal3 = 96120 um.
#Total wire length on LAYER Metal4 = 67224 um.
#Total wire length on LAYER Metal5 = 38148 um.
#Total wire length on LAYER Metal6 = 24965 um.
#Total number of vias = 45398
#Up-Via Summary (total 45398):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1628
# Metal5            635
#-----------------------
#                 45398 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 6
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 2460.15 (MB), peak = 2676.29 (MB)
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 346641 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24563 um.
#Total wire length on LAYER Metal2 = 95621 um.
#Total wire length on LAYER Metal3 = 96120 um.
#Total wire length on LAYER Metal4 = 67224 um.
#Total wire length on LAYER Metal5 = 38148 um.
#Total wire length on LAYER Metal6 = 24965 um.
#Total number of vias = 45398
#Up-Via Summary (total 45398):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1628
# Metal5            635
#-----------------------
#                 45398 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 6
#
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 346641 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24563 um.
#Total wire length on LAYER Metal2 = 95621 um.
#Total wire length on LAYER Metal3 = 96120 um.
#Total wire length on LAYER Metal4 = 67224 um.
#Total wire length on LAYER Metal5 = 38148 um.
#Total wire length on LAYER Metal6 = 24965 um.
#Total number of vias = 45398
#Up-Via Summary (total 45398):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1628
# Metal5            635
#-----------------------
#                 45398 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 6
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2463.11 (MB), peak = 2676.29 (MB)
#CELL_VIEW DTMF_CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 6
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May 26 16:20:22 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 1737 horizontal wires in 11 hboxes and 1694 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350262 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24655 um.
#Total wire length on LAYER Metal2 = 96330 um.
#Total wire length on LAYER Metal3 = 97372 um.
#Total wire length on LAYER Metal4 = 68409 um.
#Total wire length on LAYER Metal5 = 38380 um.
#Total wire length on LAYER Metal6 = 25116 um.
#Total number of vias = 45398
#Up-Via Summary (total 45398):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1628
# Metal5            635
#-----------------------
#                 45398 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2465.42 (MB), peak = 2676.29 (MB)
#CELL_VIEW DTMF_CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 6
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2465.42 (MB), peak = 2676.29 (MB)
#CELL_VIEW DTMF_CHIP,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 7
#Total number of net violated process antenna rule = 7
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350262 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24655 um.
#Total wire length on LAYER Metal2 = 96330 um.
#Total wire length on LAYER Metal3 = 97372 um.
#Total wire length on LAYER Metal4 = 68409 um.
#Total wire length on LAYER Metal5 = 38380 um.
#Total wire length on LAYER Metal6 = 25116 um.
#Total number of vias = 45398
#Up-Via Summary (total 45398):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1628
# Metal5            635
#-----------------------
#                 45398 
#
#route_detail Statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:15
#Increased memory = 2.12 (MB)
#Total memory = 2463.43 (MB)
#Peak memory = 2676.29 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:02:11
#Elapsed time = 00:02:22
#Increased memory = 64.38 (MB)
#Total memory = 2428.86 (MB)
#Peak memory = 2676.29 (MB)
#Number of warnings = 4
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May 26 16:20:27 2024
#
#Default setup view is reset to default_analysis_view_setup.
#Default setup view is reset to default_analysis_view_setup.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:02:11, elapsed time = 00:02:22, memory = 2394.83 (MB), peak = 2676.29 (MB)
#% End route_design (date=05/26 16:20:28, total cpu=0:02:11, real=0:02:23, peak res=2676.3M, current mem=2394.8M)
@file 14:
@file 15: # gernarate timing report
@@file 16: time_design -post_route -report_prefix route -report_dir $reports_dir
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** time_design #5 [begin] : totSession cpu/real = 0:09:25.0/0:16:06.6 (0.6), mem = 2979.6M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7017)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun May 26 16:20:28 2024
#
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2395.89 (MB), peak = 2676.29 (MB)
#Start routing data preparation on Sun May 26 16:20:29 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2423.60 (MB), peak = 2676.29 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_rc_corner_worst /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 (real) 
#(i=6, n=6 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#SADV-On
# Corner(s) : 
#default_rc_corner_worst [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch
#found RESMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2425.66 (MB), peak = 2676.29 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2425.66 (MB)
#Peak memory = 2676.29 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 31 hboxes with single thread on machine with  Xeon 2.19GHz 16384KB Cache...
#Process 0 special clock nets for rc extraction
#Total 6580 nets were built. 184 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:05 .
#   Increased memory =    40.33 (MB), total memory =  2466.00 (MB), peak memory =  2676.29 (MB)
#Register nets and terms for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_cuV8fi.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2450.27 (MB), peak = 2676.29 (MB)
#RC Statistics: 35852 Res, 19200 Ground Cap, 6410 XCap (Edge to Edge)
#RC V/H edge ratio: 0.38, Avg V/H Edge Length: 9980.02 (17612), Avg L-Edge Length: 25521.44 (11197)
#Nets and terms are pre-registered for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_cuV8fi.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 42839 nodes, 36259 edges, and 15282 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2446.84 (MB), peak = 2676.29 (MB)
Restoring parasitic data from file '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_cuV8fi.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3022.695M)
Following multi-corner parasitics specified:
	/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_cuV8fi.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell DTMF_CHIP has rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_cuV8fi.rcdb.d specified
Cell DTMF_CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:01.0 mem: 3022.695M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:08
#Increased memory = 23.34 (MB)
#Total memory = 2446.94 (MB)
#Peak memory = 2676.29 (MB)
#
#184 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(27884363)
#Calculate SNet Signature in MT (29713754)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2416.70 (MB), peak memory =  2676.29 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2416.70 (MB), peak memory =  2676.29 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  2416.70 (MB), peak memory =  2676.29 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2416.64 (MB), peak memory =  2676.29 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.06 (MB), total memory =  2416.70 (MB), peak memory =  2676.29 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.11 (MB), total memory =  2416.64 (MB), peak memory =  2676.29 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3000.23 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3011.77)
AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
AAE_INFO: Cdb files are: 
 	../INPUTS/CDB/slow.cdb
	../INPUTS/CDB/fast.cdb
 
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
Type 'man IMPESI-3311' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNXL, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX4, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX2, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
**WARN: (IMPESI-3189):	Proper analysis will not take place since the cell, RSLATNX1, is present in multiple noise library files( cdb ): ../INPUTS/CDB/slow.cdb, ../INPUTS/CDB/fast.cdb and these files are bound to the same timing model file (.lib): tsmc18. Make sure there is a one-to-one mapping between the noise and timing libraries. Check the ENCESI-3192 message for the names of the cdb files that are missing the timing library.
Type 'man IMPESI-3189' for more detail.
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
**WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
Type 'man IMPESI-3086' for more detail.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3118.36 CPU=0:00:02.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3081.74 CPU=0:00:03.8 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3089.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3089.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3031.86)
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Analyzed = 6882. 
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3086.54 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3086.54 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:09:37 mem=3094.5M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.024  |   N/A   |  0.000  |   N/A   |  2.133  |  0.019  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.732%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 12.82 sec
Total Real time: 18.0 sec
Total Memory Usage: 3056.890625 Mbytes
Reset AAE Options
*** time_design #5 [finish] : cpu/real = 0:00:12.8/0:00:18.0 (0.7), totSession cpu/real = 0:09:37.8/0:16:24.6 (0.6), mem = 3056.9M
@@file 17: time_design -hold -post_route -report_prefix route -report_dir $reports_dir
*** time_design #6 [begin] : totSession cpu/real = 0:09:37.8/0:16:24.7 (0.6), mem = 3056.9M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(27884363)
#Calculate SNet Signature in MT (29713754)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2504.56 (MB), peak memory =  2676.29 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2504.55 (MB), peak memory =  2676.29 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2504.55 (MB), peak memory =  2676.29 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2504.55 (MB), peak memory =  2676.29 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2504.55 (MB), peak memory =  2676.29 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  2504.55 (MB), peak memory =  2676.29 (MB)
The design is extracted. Skipping TQuantus.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3032.18)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3085.48 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3085.48 CPU=0:00:02.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3093.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3093.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3027.6)
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Analyzed = 6882. 
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3082.28 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3082.28 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:05.0 totSessionCpu=0:09:42 mem=3090.3M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.043  | -0.001  |   N/A   |  0.000  |   N/A   | -0.043  |  4.594  |   N/A   |
|           TNS (ns):| -0.139  | -0.001  |   N/A   |  0.000  |   N/A   | -0.138  |  0.000  |   N/A   |
|    Violating Paths:|    6    |    1    |   N/A   |    0    |   N/A   |    5    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 46.732%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 3.94 sec
Total Real time: 5.0 sec
Total Memory Usage: 2996.582031 Mbytes
Reset AAE Options
*** time_design #6 [finish] : cpu/real = 0:00:03.9/0:00:05.2 (0.8), totSession cpu/real = 0:09:41.8/0:16:29.8 (0.6), mem = 2996.6M
@file 18:
@file 19: # save DB
@@file 20: write_db -sdc $dbs_dir/route.db
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/26 16:20:51, mem=2454.5M)
% Begin Save ccopt configuration ... (date=05/26 16:20:51, mem=2454.5M)
% End Save ccopt configuration ... (date=05/26 16:20:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2455.1M, current mem=2455.1M)
% Begin Save netlist data ... (date=05/26 16:20:51, mem=2455.1M)
Writing Binary DB to ../data/dbs/route.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:20:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2455.1M, current mem=2455.1M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/route.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:20:52, mem=2455.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:20:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2455.3M, current mem=2455.3M)
Saving preference file ../data/dbs/route.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:20:53, mem=2457.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:20:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=2457.8M, current mem=2457.8M)
Saving PG file ../data/dbs/route.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:20:54 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2997.1M) ***
Saving Drc markers ...
... 10 markers are saved ...
... 0 geometry drc markers are saved ...
... 7 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:20:54, mem=2457.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:20:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=2457.8M, current mem=2457.8M)
% Begin Save routing data ... (date=05/26 16:20:54, mem=2457.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2997.1M) ***
% End Save routing data ... (date=05/26 16:20:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2458.0M, current mem=2458.0M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file ../data/dbs/route.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3193.1M) ***
#Saving pin access data to file ../data/dbs/route.db.tmp/DTMF_CHIP.apa ...
#
Saving preRoute extracted patterns in file '../data/dbs/route.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/route.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:20:55, mem=2461.3M)
% End Save power constraints data ... (date=05/26 16:20:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2461.3M, current mem=2461.3M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design route.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#% End save design ... (date=05/26 16:20:56, total cpu=0:00:02.5, real=0:00:05.0, peak res=2461.3M, current mem=2457.4M)
../INPUTS/constraints/dtmf.sdc

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/route.tcl
0
@innovus 8> source ../SCRIPTS/routeopt.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/routeopt.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # delete fillers cells
@@file 6: delete_filler -cells FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
Deleted 2864 physical insts (cell FILL1 / prefix FILLER).
Deleted 333 physical insts (cell FILL16 / prefix FILLER).
Deleted 2894 physical insts (cell FILL2 / prefix FILLER).
Deleted 116 physical insts (cell FILL32 / prefix FILLER).
Deleted 1805 physical insts (cell FILL4 / prefix FILLER).
Deleted 301 physical insts (cell FILL64 / prefix FILLER).
Deleted 615 physical insts (cell FILL8 / prefix FILLER).
Total physical insts deleted = 8928.
@file 7:
@file 8: # antenna fixing (insert diode is one of them)
@@file 9: set_db route_antenna_diode_insertion true
@@file 10: route_eco
**INFO: User settings:
design_process_node                                                                 180
extract_design_signature                                                            49612879
extract_rc_model_file                                                               rc_model.bin
route_antenna_diode_insertion                                                       true
route_detail_use_lef_pin_taper_rule                                                 true
route_detail_use_min_spacing_for_blockage                                           auto
route_extract_third_party_compatible                                                false
route_global_exp_timing_driven_std_delay                                            53.5
route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_si_effort                                                                     high
route_strict_honor_route_rule                                                       false
route_with_si_driven                                                                true
route_with_timing_driven                                                            true
setNanoRouteMode -timingEngine                                                      .timing_file_14522.tif.gz
getAnalysisMode -cts                                                                postCTS
getAnalysisMode -skew                                                               true
getDelayCalMode -engine                                                             aae
getIlmMode -keepHighFanoutCriticalInsts                                             false
get_power_analysis_mode -report_power_quiet                                         false
getNanoRouteMode -timingEngine                                                      .timing_file_14522.tif.gz
getAnalysisMode -cts                                                                postCTS
getAnalysisMode -skew                                                               true

route_global_detail

#Start route_global_detail on Sun May 26 16:21:39 2024
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7017)
#NanoRoute Version 22.32-s080_1 NR230417-0429/22_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 437 (skipped).
#Total number of routable nets = 6580.
#Total number of nets in the design = 7017.
#6580 routable nets have routed wires.
#227 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Sun May 26 16:21:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 8928/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.27 (MB), peak = 2676.29 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2486.21 (MB), peak = 2676.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Finished routing data preparation on Sun May 26 16:21:41 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 28.13 (MB)
#Total memory = 2486.21 (MB)
#Peak memory = 2676.29 (MB)
#
#
#Start global routing on Sun May 26 16:21:41 2024
#
#
#Start global routing initialization on Sun May 26 16:21:41 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 28.13 (MB)
#Total memory = 2486.21 (MB)
#Peak memory = 2676.29 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 15.00% of the total area was rechecked for DRC, and 0.00% required routing.
#   number of violations = 0
#0 out of 6344 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#3.15% of the total area is being checked for drcs
#3.1% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2492.74 (MB), peak = 2676.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350262 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24655 um.
#Total wire length on LAYER Metal2 = 96330 um.
#Total wire length on LAYER Metal3 = 97372 um.
#Total wire length on LAYER Metal4 = 68409 um.
#Total wire length on LAYER Metal5 = 38380 um.
#Total wire length on LAYER Metal6 = 25116 um.
#Total number of vias = 45398
#Up-Via Summary (total 45398):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1628
# Metal5            635
#-----------------------
#                 45398 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.53 (MB)
#Total memory = 2492.74 (MB)
#Peak memory = 2676.29 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2491.16 (MB), peak = 2676.29 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350266 um.
#Total half perimeter of net bounding box = 295313 um.
#Total wire length on LAYER Metal1 = 24655 um.
#Total wire length on LAYER Metal2 = 96330 um.
#Total wire length on LAYER Metal3 = 97372 um.
#Total wire length on LAYER Metal4 = 68396 um.
#Total wire length on LAYER Metal5 = 38383 um.
#Total wire length on LAYER Metal6 = 25130 um.
#Total number of vias = 45404
#Up-Via Summary (total 45404):
#           
#-----------------------
# Metal1          23104
# Metal2          15272
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45404 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 6
#Total number of net violated process antenna rule = 6
#
#
# start diode insertion for process antenna violation fix ...
# output diode eco list to '.nano_eco_diode.list'.
#
# ** Added 6 diode instances.
# Distance statistics from ideal location:
#     Max (X+Y): 5.700 microns
#    Mean (X+Y): 1.795 microns
#
# 6 diode(s) added
# 0 old filler cell(s) deleted
# 0 new filler cell(s) added
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2490.00 (MB), peak = 2690.89 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350277 um.
#Total half perimeter of net bounding box = 295328 um.
#Total wire length on LAYER Metal1 = 24648 um.
#Total wire length on LAYER Metal2 = 96329 um.
#Total wire length on LAYER Metal3 = 97392 um.
#Total wire length on LAYER Metal4 = 68396 um.
#Total wire length on LAYER Metal5 = 38383 um.
#Total wire length on LAYER Metal6 = 25130 um.
#Total number of vias = 45419
#Up-Via Summary (total 45419):
#           
#-----------------------
# Metal1          23108
# Metal2          15283
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45419 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350277 um.
#Total half perimeter of net bounding box = 295328 um.
#Total wire length on LAYER Metal1 = 24648 um.
#Total wire length on LAYER Metal2 = 96329 um.
#Total wire length on LAYER Metal3 = 97392 um.
#Total wire length on LAYER Metal4 = 68396 um.
#Total wire length on LAYER Metal5 = 38383 um.
#Total wire length on LAYER Metal6 = 25130 um.
#Total number of vias = 45419
#Up-Via Summary (total 45419):
#           
#-----------------------
# Metal1          23108
# Metal2          15283
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45419 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May 26 16:21:53 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Post Route Wire Spread.
#Done with 414 horizontal wires in 11 hboxes and 209 vertical wires in 11 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350640 um.
#Total half perimeter of net bounding box = 295328 um.
#Total wire length on LAYER Metal1 = 24756 um.
#Total wire length on LAYER Metal2 = 96364 um.
#Total wire length on LAYER Metal3 = 97474 um.
#Total wire length on LAYER Metal4 = 68504 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45419
#Up-Via Summary (total 45419):
#           
#-----------------------
# Metal1          23108
# Metal2          15283
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45419 
#
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2491.50 (MB), peak = 2690.89 (MB)
#CELL_VIEW DTMF_CHIP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350640 um.
#Total half perimeter of net bounding box = 295328 um.
#Total wire length on LAYER Metal1 = 24756 um.
#Total wire length on LAYER Metal2 = 96364 um.
#Total wire length on LAYER Metal3 = 97474 um.
#Total wire length on LAYER Metal4 = 68504 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45419
#Up-Via Summary (total 45419):
#           
#-----------------------
# Metal1          23108
# Metal2          15283
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45419 
#
#route_detail Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 5.29 (MB)
#Total memory = 2491.50 (MB)
#Peak memory = 2690.89 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:15
#Increased memory = -3.30 (MB)
#Total memory = 2464.87 (MB)
#Peak memory = 2690.89 (MB)
#Number of warnings = 4
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May 26 16:21:55 2024
#
@file 11:
@file 12: # check DRC, antenna, connectivity
@@file 13: check_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3047.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.5  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***

@@file 14: check_antenna
 *** Starting Verify Antenna (MEM: 3303.6) ***

Report File: DTMF_CHIP.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
5000 nets processed: 0 violations
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.8  ELAPSED TIME: 0.00  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
@@file 15: check_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun May 26 16:21:57 2024

Design Name: DTMF_CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1512.8000, 1512.7200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:21:58 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun May 26 16:21:58 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

@file 16:
@file 17: ### check timing
@file 18: # simulate setup and hold time at the same time
@@file 19: set_db timing_enable_simultaneous_setup_hold_mode true
@file 20: # preview timing result
@@file 21: time_design -post_route
*** time_design #7 [begin] : totSession cpu/real = 0:10:04.0/0:17:36.9 (0.6), mem = 3303.6M
**INFO: Activating simultaneous setup hold mode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7017)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun May 26 16:21:59 2024
#
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2486.85 (MB), peak = 2690.89 (MB)
#Start routing data preparation on Sun May 26 16:21:59 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7015 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2514.56 (MB), peak = 2690.89 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_rc_corner_worst /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 (real) 
#(i=6, n=6 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#SADV-On
# Corner(s) : 
#default_rc_corner_worst [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch
#found RESMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2516.80 (MB), peak = 2690.89 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 2516.87 (MB)
#Peak memory = 2690.89 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 31 hboxes with single thread on machine with  Xeon 2.19GHz 16384KB Cache...
#Process 0 special clock nets for rc extraction
#Total 6580 nets were built. 183 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:05 .
#   Increased memory =    37.21 (MB), total memory =  2554.08 (MB), peak memory =  2690.89 (MB)
#Register nets and terms for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_8huzDZ.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2539.04 (MB), peak = 2690.89 (MB)
#RC Statistics: 35868 Res, 19209 Ground Cap, 6424 XCap (Edge to Edge)
#RC V/H edge ratio: 0.38, Avg V/H Edge Length: 9909.14 (17609), Avg L-Edge Length: 25619.82 (11241)
#Nets and terms are pre-registered for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_8huzDZ.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 42854 nodes, 36274 edges, and 15292 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2535.66 (MB), peak = 2690.89 (MB)
Restoring parasitic data from file '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_8huzDZ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3093.680M)
Following multi-corner parasitics specified:
	/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_8huzDZ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell DTMF_CHIP has rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_8huzDZ.rcdb.d specified
Cell DTMF_CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:01.0 mem: 3093.680M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:08
#Increased memory = 21.14 (MB)
#Total memory = 2535.70 (MB)
#Peak memory = 2690.89 (MB)
#
#183 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(31390869)
#Calculate SNet Signature in MT (58329009)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2505.98 (MB), peak memory =  2690.89 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2505.98 (MB), peak memory =  2690.89 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2505.98 (MB), peak memory =  2690.89 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2505.98 (MB), peak memory =  2690.89 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2505.98 (MB), peak memory =  2690.89 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.13 (MB), total memory =  2505.98 (MB), peak memory =  2690.89 (MB)
OPTC: user 20.0
Starting delay calculation for SetupHold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3078.25)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  98.1 percent of the nets selected for SI analysis
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3120.25 CPU=0:00:03.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3120.25 CPU=0:00:03.9 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3128.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3128.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3072.46)
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  2.1 percent of the nets selected for SI analysis
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Analyzed = 6882. 
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  3.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=3132.66 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3132.66 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:10:17 mem=3140.7M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 
Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.019  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.043  | -0.000  |   N/A   | -0.000  |   N/A   | -0.043  |  4.594  |   N/A   |
|           TNS (ns):| -0.138  |  0.000  |   N/A   |  0.000  |   N/A   | -0.137  |  0.000  |   N/A   |
|    Violating Paths:|    6    |    1    |   N/A   |    0    |   N/A   |    5    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.745%
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 13.45 sec
Total Real time: 18.0 sec
Total Memory Usage: 3100.039062 Mbytes
Reset AAE Options
*** time_design #7 [finish] : cpu/real = 0:00:13.5/0:00:18.2 (0.7), totSession cpu/real = 0:10:17.4/0:17:55.1 (0.6), mem = 3100.0M
@@file 22: set_db timing_enable_simultaneous_setup_hold_mode false
@file 23:
@file 24: # optimize design to meet setup and hold timing
@@file 25: opt_design -post_route -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2510.7M, totSessionCpu=0:10:18 **
*** opt_design #5 [begin] : totSession cpu/real = 0:10:17.5/0:17:55.3 (0.6), mem = 3054.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #5) : totSession cpu/real = 0:10:17.5/0:17:55.3 (0.6), mem = 3054.0M
**INFO: User settings:
delaycal_enable_high_fanout                                                         true
delaycal_enable_si                                                                  true
delaycal_eng_enablepreplacedflow                                                    false
delaycal_ignore_net_load                                                            false
delaycal_socv_accuracy_mode                                                         low
setAnalysisMode -cts                                                                postCTS
setAnalysisMode -skew                                                               true
setDelayCalMode -engine                                                             aae
design_process_node                                                                 180
extract_rc_coupled                                                                  true
extract_rc_coupling_cap_threshold                                                   3.0
extract_rc_engine                                                                   post_route
extract_rc_relative_cap_threshold                                                   0.03
extract_rc_shrink_factor                                                            1.0
extract_rc_total_cap_threshold                                                      5.0
opt_auto_view                                                                       false
opt_drv                                                                             true
opt_drv_margin                                                                      0.0
opt_exp_pre_route_auto_flow_update                                                  true
opt_leakage_to_dynamic_ratio                                                        0.5
opt_preserve_all_sequential                                                         false
opt_resize_flip_flops                                                               true
opt_setup_target_slack                                                              0.0
opt_skew_eco_route                                                                  false
place_global_max_density                                                            0.7
place_global_timing_effort                                                          high
extract_design_signature                                                            78228134
extract_rc_model_file                                                               rc_model.bin
route_antenna_diode_insertion                                                       true
route_detail_antenna_factor                                                         1.0
route_detail_post_route_spread_wire                                                 auto
route_detail_use_lef_pin_taper_rule                                                 true
route_detail_use_min_spacing_for_blockage                                           auto
route_extract_third_party_compatible                                                false
route_global_exp_timing_driven_std_delay                                            53.5
route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_route_side                                                                    none
route_si_effort                                                                     high
route_strict_honor_route_rule                                                       false
route_with_si_driven                                                                true
route_with_timing_driven                                                            true
setNanoRouteMode -drouteStartIteration                                              0
setNanoRouteMode -timingEngine                                                      .timing_file_14522.tif.gz
getAnalysisMode -cts                                                                postCTS
getAnalysisMode -skew                                                               true
getDelayCalMode -engine                                                             aae
getIlmMode -keepHighFanoutCriticalInsts                                             false
get_power_analysis_mode -report_power_quiet                                         false
getNanoRouteMode -drouteStartIteration                                              0
getNanoRouteMode -timingEngine                                                      .timing_file_14522.tif.gz
getAnalysisMode -cts                                                                postCTS
getAnalysisMode -skew                                                               true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like opt_leakage_power in postroute mode. To find out what cells are LEF equivalent use the report_lef_equivalent_cells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
**opt_design ... cpu = 0:00:02, real = 0:00:03, mem = 2543.7M, totSessionCpu=0:10:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3071.6M, init mem=3071.6M)
*info: Placed = 6279           (Fixed = 175)
*info: Unplaced = 0           
Placement Density:46.75%(143315/306588)
Placement Density (including fixed std cells):46.75%(143315/306588)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3071.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (opt_design #5) : cpu/real = 0:00:01.8/0:00:02.7 (0.6), totSession cpu/real = 0:10:19.3/0:17:58.0 (0.6), mem = 3071.6M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(31390869)
#Calculate SNet Signature in MT (58329009)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2536.61 (MB), peak memory =  2690.89 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2536.61 (MB), peak memory =  2690.89 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2536.61 (MB), peak memory =  2690.89 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2536.61 (MB), peak memory =  2690.89 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2536.61 (MB), peak memory =  2690.89 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.30 (MB), total memory =  2536.61 (MB), peak memory =  2690.89 (MB)
The design is extracted. Skipping TQuantus.
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #2 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:21 mem=3110.7M ***
*** BuildHoldData #1 [begin] (opt_design #5) : totSession cpu/real = 0:10:20.6/0:17:59.6 (0.6), mem = 3110.7M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3111.19)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3156.49 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3156.49 CPU=0:00:02.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3164.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3164.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3098.61)
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Analyzed = 6882. 
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  2.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3153.29 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3153.29 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:10:24 mem=3161.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:10:24 mem=3161.3M ***
OPTC: user 20.0
Done building hold timer [2280 node(s), 2433 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.0 real=0:00:05.0 totSessionCpu=0:10:25 mem=3196.4M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3168.64)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3164.25 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3164.25 CPU=0:00:01.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3172.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3172.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3099.36)
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Analyzed = 6882. 
Total number of fetched objects 6882
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7017,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3155.04 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3155.04 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:10:28 mem=3163.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:07.6 real=0:00:09.0 totSessionCpu=0:10:28 mem=3163.0M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 112.9 ps, libStdDelay = 53.5 ps, minBufSize = 53222400 (4.0)
*Info: worst delay setup view: default_analysis_view_setup
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup
Hold views included:
 default_analysis_view_hold

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.019  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.043  | -0.000  |   N/A   | -0.000  |   N/A   | -0.043  |  4.594  |   N/A   |
|           TNS (ns):| -0.138  |  0.000  |   N/A   |  0.000  |   N/A   | -0.137  |  0.000  |   N/A   |
|    Violating Paths:|    6    |    1    |   N/A   |    0    |   N/A   |    5    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.745%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:14, real = 0:00:17, mem = 2574.5M, totSessionCpu=0:10:32 **
*** BuildHoldData #1 [finish] (opt_design #5) : cpu/real = 0:00:11.0/0:00:12.7 (0.9), totSession cpu/real = 0:10:31.6/0:18:12.3 (0.6), mem = 3131.1M
*** HoldOpt #1 [begin] (opt_design #5) : totSession cpu/real = 0:10:31.6/0:18:12.3 (0.6), mem = 3131.1M
*info: Run opt_design holdfix with 1 thread.
Info: 57 io nets excluded
Info: 169 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:12.3 real=0:00:14.0 totSessionCpu=0:10:33 mem=3265.8M density=46.745% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.043|    -0.14|       6|          0|       0(     0)|   46.75%|   0:00:00.0|  3281.8M|
|   1|  -0.043|    -0.14|       6|          0|       0(     0)|   46.75%|   0:00:00.0|  3281.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.043|    -0.14|       6|          0|       0(     0)|   46.75%|   0:00:00.0|  3281.8M|
|   1|   0.002|     0.00|       0|          6|       0(     0)|   46.77%|   0:00:00.0|  3300.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 6 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=0:10:33 mem=3308.9M density=46.771% ***

*info:
*info: Added a total of 6 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            6 cells of type 'BUFX3' used

*** Finish Post Route Hold Fixing (cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=0:10:33 mem=3308.9M density=46.771%) ***
**INFO: total 6 insts, 0 nets marked don't touch
**INFO: total 6 insts, 0 nets marked don't touch DB property
**INFO: total 6 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #5) : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:10:33.2/0:18:14.1 (0.6), mem = 3212.9M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:16, real = 0:00:19, mem = 2640.4M, totSessionCpu=0:10:33 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3213.07M, totSessionCpu=0:10:33).
**opt_design ... cpu = 0:00:16, real = 0:00:19, mem = 2640.4M, totSessionCpu=0:10:33 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:10:33 mem=3271.2M) ***
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Max route layer is changed from 127 to 6 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3239.2MB
Summary Report:
Instances move: 0 (out of 6110 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3239.2MB
*** Finished place_detail (0:10:34 mem=3239.2M) ***
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.019  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.771%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:16, real = 0:00:20, mem = 2640.4M, totSessionCpu=0:10:34 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 12
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 12
*** EcoRoute #1 [begin] (opt_design #5) : totSession cpu/real = 0:10:33.9/0:18:15.0 (0.6), mem = 3197.4M

route_global_detail

#Start route_global_detail on Sun May 26 16:22:36 2024
#
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7023)
#NanoRoute Version 22.32-s080_1 NR230417-0429/22_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 437 (skipped).
#Total number of routable nets = 6586.
#Total number of nets in the design = 7023.
#12 routable nets do not have any wires.
#6574 routable nets have routed wires.
#12 nets will be global routed.
#227 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sun May 26 16:22:37 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 6/0 dirty instances, 16/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(6 insts marked dirty, reset pre-exisiting dirty flag on 6 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2643.94 (MB), peak = 2690.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2667.88 (MB), peak = 2690.89 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun May 26 16:22:37 2024
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 28.09 (MB)
#Total memory = 2667.88 (MB)
#Peak memory = 2690.89 (MB)
#
#
#Start global routing on Sun May 26 16:22:37 2024
#
#
#Start global routing initialization on Sun May 26 16:22:37 2024
#
#Number of eco nets is 7
#
#Start global routing data preparation on Sun May 26 16:22:37 2024
#
#Start routing resource analysis on Sun May 26 16:22:37 2024
#
#Routing resource analysis is done on Sun May 26 16:22:38 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         952        1749       32580    58.48%
#  Metal2         V         828        1464       32580    51.60%
#  Metal3         H        1024        1677       32580    53.88%
#  Metal4         V         851        1441       32580    54.04%
#  Metal5         H        1283        1418       32580    46.04%
#  Metal6         V         718         810       32580    44.59%
#  --------------------------------------------------------------
#  Total                   5657      59.84%      195480    51.44%
#
#  44 nets (0.63%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May 26 16:22:38 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.72 (MB), peak = 2690.89 (MB)
#
#
#Global routing initialization is done on Sun May 26 16:22:38 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.72 (MB), peak = 2690.89 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.21 (MB), peak = 2863.33 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2670.21 (MB), peak = 2863.33 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 437 (skipped).
#Total number of routable nets = 6586.
#Total number of nets in the design = 7023.
#
#6586 routable nets have routed wires.
#227 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              12  
#         2w2s               0  
#-----------------------------
#        Total              12  
#-----------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------
#      Default                 44            0             12            6359  
#         2w2s                  0          171            171               0  
#----------------------------------------------------------------------------
#        Total                 44          171            183            6359  
#----------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        1(0.01%)   (0.01%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350658 um.
#Total half perimeter of net bounding box = 295371 um.
#Total wire length on LAYER Metal1 = 24756 um.
#Total wire length on LAYER Metal2 = 96372 um.
#Total wire length on LAYER Metal3 = 97499 um.
#Total wire length on LAYER Metal4 = 68488 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45427
#Up-Via Summary (total 45427):
#           
#-----------------------
# Metal1          23116
# Metal2          15285
# Metal3           4757
# Metal4           1630
# Metal5            639
#-----------------------
#                 45427 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.94 (MB)
#Total memory = 2669.82 (MB)
#Peak memory = 2863.33 (MB)
#
#Finished global routing on Sun May 26 16:22:39 2024
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2666.88 (MB), peak = 2863.33 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Start Track Assignment.
#Done with 3 horizontal wires in 6 hboxes and 1 vertical wires in 6 hboxes.
#Done with 0 horizontal wires in 6 hboxes and 0 vertical wires in 6 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350658 um.
#Total half perimeter of net bounding box = 295371 um.
#Total wire length on LAYER Metal1 = 24756 um.
#Total wire length on LAYER Metal2 = 96372 um.
#Total wire length on LAYER Metal3 = 97499 um.
#Total wire length on LAYER Metal4 = 68488 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45427
#Up-Via Summary (total 45427):
#           
#-----------------------
# Metal1          23116
# Metal2          15285
# Metal3           4757
# Metal4           1630
# Metal5            639
#-----------------------
#                 45427 
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2665.60 (MB), peak = 2863.33 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 25.97 (MB)
#Total memory = 2665.77 (MB)
#Peak memory = 2863.33 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.11% of the total area was rechecked for DRC, and 0.56% required routing.
#   number of violations = 0
#6 out of 6356 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2664.38 (MB), peak = 2863.33 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350676 um.
#Total half perimeter of net bounding box = 295371 um.
#Total wire length on LAYER Metal1 = 24760 um.
#Total wire length on LAYER Metal2 = 96385 um.
#Total wire length on LAYER Metal3 = 97500 um.
#Total wire length on LAYER Metal4 = 68490 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45439
#Up-Via Summary (total 45439):
#           
#-----------------------
# Metal1          23120
# Metal2          15293
# Metal3           4757
# Metal4           1630
# Metal5            639
#-----------------------
#                 45439 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -1.38 (MB)
#Total memory = 2664.38 (MB)
#Peak memory = 2863.33 (MB)
#
#start routing for process antenna violation fix ...
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2665.38 (MB), peak = 2863.33 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350676 um.
#Total half perimeter of net bounding box = 295371 um.
#Total wire length on LAYER Metal1 = 24760 um.
#Total wire length on LAYER Metal2 = 96368 um.
#Total wire length on LAYER Metal3 = 97500 um.
#Total wire length on LAYER Metal4 = 68506 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45443
#Up-Via Summary (total 45443):
#           
#-----------------------
# Metal1          23120
# Metal2          15295
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45443 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 215
#Total wire length = 350676 um.
#Total half perimeter of net bounding box = 295371 um.
#Total wire length on LAYER Metal1 = 24760 um.
#Total wire length on LAYER Metal2 = 96368 um.
#Total wire length on LAYER Metal3 = 97500 um.
#Total wire length on LAYER Metal4 = 68506 um.
#Total wire length on LAYER Metal5 = 38395 um.
#Total wire length on LAYER Metal6 = 25148 um.
#Total number of vias = 45443
#Up-Via Summary (total 45443):
#           
#-----------------------
# Metal1          23120
# Metal2          15295
# Metal3           4759
# Metal4           1630
# Metal5            639
#-----------------------
#                 45443 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#route_detail Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -0.39 (MB)
#Total memory = 2665.38 (MB)
#Peak memory = 2863.33 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = -52.26 (MB)
#Total memory = 2588.19 (MB)
#Peak memory = 2863.33 (MB)
#Number of warnings = 2
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May 26 16:22:43 2024
#
*** EcoRoute #1 [finish] (opt_design #5) : cpu/real = 0:00:05.7/0:00:06.9 (0.8), totSession cpu/real = 0:10:39.5/0:18:21.9 (0.6), mem = 3155.4M
**opt_design ... cpu = 0:00:22, real = 0:00:27, mem = 2587.8M, totSessionCpu=0:10:40 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7023)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun May 26 16:22:43 2024
#
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2588.46 (MB), peak = 2863.33 (MB)
#Start routing data preparation on Sun May 26 16:22:44 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7021 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2616.21 (MB), peak = 2863.33 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_rc_corner_worst /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 (real) 
#(i=6, n=6 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#SADV-On
# Corner(s) : 
#default_rc_corner_worst [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch
#found RESMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2618.34 (MB), peak = 2863.33 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2618.34 (MB)
#Peak memory = 2863.33 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 31 hboxes with single thread on machine with  Xeon 2.19GHz 16384KB Cache...
#Process 0 special clock nets for rc extraction
#Total 6586 nets were built. 183 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:05 .
#   Increased memory =    48.75 (MB), total memory =  2667.09 (MB), peak memory =  2863.33 (MB)
#Register nets and terms for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_WDTWpJ.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2650.99 (MB), peak = 2863.33 (MB)
#RC Statistics: 35885 Res, 19220 Ground Cap, 6427 XCap (Edge to Edge)
#RC V/H edge ratio: 0.38, Avg V/H Edge Length: 9942.91 (17612), Avg L-Edge Length: 25576.05 (11227)
#Nets and terms are pre-registered for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_WDTWpJ.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 42877 nodes, 36291 edges, and 15302 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2647.73 (MB), peak = 2863.33 (MB)
Restoring parasitic data from file '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_WDTWpJ.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3199.477M)
Following multi-corner parasitics specified:
	/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_WDTWpJ.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell DTMF_CHIP has rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_WDTWpJ.rcdb.d specified
Cell DTMF_CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 3199.477M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 31.55 (MB)
#Total memory = 2647.77 (MB)
#Peak memory = 2863.33 (MB)
#
#183 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(7460914)
#Calculate SNet Signature in MT (57038774)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2617.39 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2617.39 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2617.39 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2617.39 (MB), peak memory =  2863.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2617.39 (MB), peak memory =  2863.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.13 (MB), total memory =  2617.39 (MB), peak memory =  2863.33 (MB)
**opt_design ... cpu = 0:00:29, real = 0:00:36, mem = 2617.4M, totSessionCpu=0:10:46 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3182.03)
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7023,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3219.32 CPU=0:00:01.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3219.32 CPU=0:00:01.9 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3227.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3227.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3169.43)
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Analyzed = 6888. 
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7023,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3224.11 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3224.11 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:10:50 mem=3232.1M)
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.016  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.771%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:40, mem = 2662.5M, totSessionCpu=0:10:50 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:00:33, real = 0:00:40, mem = 2662.6M, totSessionCpu=0:10:50 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3194.51M, totSessionCpu=0:10:50).
**opt_design ... cpu = 0:00:33, real = 0:00:40, mem = 2662.5M, totSessionCpu=0:10:50 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:33, real = 0:00:41, mem = 2662.0M, totSessionCpu=0:10:51 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3197.31)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7023,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3235.6 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3235.6 CPU=0:00:01.9 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3243.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3243.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3165.71)
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Analyzed = 6888. 
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7023,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3220.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3220.39 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:10:55 mem=3228.4M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 
Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.016  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |   N/A   |  0.000  |   N/A   |  0.012  |  4.594  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.771%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:39, real = 0:00:50, mem = 2697.1M, totSessionCpu=0:10:57 **
 ReSet Options after AAE Based Opt flow 
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.016 ns  final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         230.54            352          0.000 ns          0.016 ns  opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** opt_design #5 [finish] : cpu/real = 0:00:39.9/0:00:50.3 (0.8), totSession cpu/real = 0:10:57.4/0:18:45.6 (0.6), mem = 3229.8M
@file 26:
@file 27: # create metrics
@@file 28: create_snapshot -name POST_ROUTE
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           0.52              0                                      POST_ROUTE
@@file 29: report_metric -file metrics.html -format html
@file 30:
@file 31: # gernarate timing report
@@file 32: time_design -post_route -report_prefix routeopt -report_dir $reports_dir
*** time_design #8 [begin] : totSession cpu/real = 0:10:58.0/0:18:46.9 (0.6), mem = 3229.8M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(7460914)
#Calculate SNet Signature in MT (57038774)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2632.58 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2632.58 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2632.58 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2632.58 (MB), peak memory =  2863.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2632.58 (MB), peak memory =  2863.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -66.77 (MB), total memory =  2632.58 (MB), peak memory =  2863.33 (MB)
The design is extracted. Skipping TQuantus.
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.016  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.771%
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 0.77 sec
Total Real time: 2.0 sec
Total Memory Usage: 3143.195312 Mbytes
Reset AAE Options
*** time_design #8 [finish] : cpu/real = 0:00:00.8/0:00:02.4 (0.3), totSession cpu/real = 0:10:58.8/0:18:49.3 (0.6), mem = 3143.2M
@@file 33: time_design -hold -post_route -report_prefix routeopt -report_dir $reports_dir
*** time_design #9 [begin] : totSession cpu/real = 0:10:58.8/0:18:49.3 (0.6), mem = 3143.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(7460914)
#Calculate SNet Signature in MT (57038774)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2588.49 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2588.49 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2588.49 (MB), peak memory =  2863.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2588.49 (MB), peak memory =  2863.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2588.49 (MB), peak memory =  2863.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2588.49 (MB), peak memory =  2863.33 (MB)
The design is extracted. Skipping TQuantus.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3120.49)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7023,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3173.79 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3173.79 CPU=0:00:02.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3181.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3181.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3122.91)
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Analyzed = 6888. 
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7023,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3177.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3177.59 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:11:02 mem=3185.6M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |   N/A   |  0.000  |   N/A   |  0.012  |  4.594  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 46.771%
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 3.85 sec
Total Real time: 5.0 sec
Total Memory Usage: 3092.886719 Mbytes
Reset AAE Options
*** time_design #9 [finish] : cpu/real = 0:00:03.9/0:00:05.0 (0.8), totSession cpu/real = 0:11:02.7/0:18:54.3 (0.6), mem = 3092.9M
@file 34:
@file 35: # save DB
@@file 36: write_db -sdc $dbs_dir/routeopt.db
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/26 16:23:15, mem=2534.4M)
% Begin Save ccopt configuration ... (date=05/26 16:23:15, mem=2534.4M)
% End Save ccopt configuration ... (date=05/26 16:23:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=2535.0M, current mem=2535.0M)
% Begin Save netlist data ... (date=05/26 16:23:16, mem=2535.0M)
Writing Binary DB to ../data/dbs/routeopt.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:23:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2535.0M, current mem=2535.0M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/routeopt.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:23:16, mem=2535.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:23:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2535.2M, current mem=2535.2M)
Saving preference file ../data/dbs/routeopt.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:23:17, mem=2537.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:23:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2537.2M, current mem=2537.2M)
Saving PG file ../data/dbs/routeopt.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:23:18 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3093.4M) ***
Saving Drc markers ...
... 3 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:23:18, mem=2537.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:23:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2537.4M, current mem=2537.4M)
% Begin Save routing data ... (date=05/26 16:23:18, mem=2537.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=3093.4M) ***
% End Save routing data ... (date=05/26 16:23:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=2537.5M, current mem=2537.5M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file ../data/dbs/routeopt.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3289.4M) ***
#Saving pin access data to file ../data/dbs/routeopt.db.tmp/DTMF_CHIP.apa ...
#
Saving preRoute extracted patterns in file '../data/dbs/routeopt.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/routeopt.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:23:21, mem=2540.6M)
% End Save power constraints data ... (date=05/26 16:23:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2540.6M, current mem=2540.6M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design routeopt.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#../INPUTS/constraints/dtmf.sdc
% End save design ... (date=05/26 16:23:22, total cpu=0:00:02.4, real=0:00:07.0, peak res=2541.3M, current mem=2541.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/routeopt.tcl
0
@innovus 9> source ../SCRIPTS/chip_finishing.tcl 

#@ Begin verbose source (pre): source ../SCRIPTS/chip_finishing.tcl 
@file 1: set data_dir "../INPUTS"
@file 2: set reports_dir "./reports"
@file 3: set dbs_dir "../data/dbs"
@file 4:
@file 5: # add fillers cells
@@file 6: add_fillers -base_cells FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER -check_drc true -check_min_hole true -check_via_enclosure true
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: Restore Filler Flow is ON!
*INFO: Total 8913 filler insts restored.
For 8913 new insts, *INFO: Adding fillers to top-module.
*INFO:   Added 301 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 116 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 330 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 617 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 1803 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 2896 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 2864 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 8927 filler insts added - prefix FILLER (CPU: 0:00:00.3).
For 14 new insts, @file 7: report_place_density
**WARN: (IMPSP-9005):	The command 'queryPlaceDensity' is obsolete.  To check the density of each constraint, use the 'checkFPlan -reportUtil' command.
Average module density = 1.000.
Density for the design = 1.000.
       = stdcell_area 92168 sites (306588 um^2) / alloc_area 92168 sites (306588 um^2).
Pin Density = 0.1116.
            = total # of pins 23771 / total area 213092.
@file 8:
@file 9: # add metal fill
@@file 10: add_metal_fill
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_14522.conf) Unknown option '0'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_14522.conf) Unknown option '2'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_14522.conf) Unknown option '0'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_14522.conf) Unknown option '2'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_14522.conf) Unknown option '0'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_14522.conf) Unknown option '2'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_14522.conf) Unknown option '0'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_14522.conf) Unknown option '2'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_14522.conf) Unknown option '0'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.5'!
**WARN: (from .metalfill_14522.conf) Unknown option '2'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_14522.conf) Unknown option '0'!
**WARN: (from .metalfill_14522.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.6'!
**WARN: (from .metalfill_14522.conf) Unknown option '2'!
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 6850
Clock Nets: 171
************************
Density calculation ...... Slot :   1 of   3
Density calculation ...... Slot :   2 of   3
Density calculation ...... Slot :   3 of   3
Density calculation ...... Slot :   1 of   3
Density calculation ...... Slot :   2 of   3
Density calculation ...... Slot :   3 of   3
End of Density Calculation : cpu time : 0:00:02.2, real time : 0:00:03.0, peak mem : 3344.05 megs
Process data during iteration   1 in region   0 of 4.
Process data during iteration   1 in region   1 of 4.
Process data during iteration   1 in region   2 of 4.
Process data during iteration   1 in region   3 of 4.
End metal filling: cpu:  0:00:04.2,  real:  0:00:06.0,  peak mem:  3387.05  megs.
@@file 11: check_metal_density

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   3
Density calculation ...... Slot :   2 of   3
Density calculation ...... Slot :   3 of   3

Densities of non-overlapping windows have been saved in FE DB.

A total of 52 density violation(s).
Windows < Min. Density = 52
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 1.00
     (CPU Time: 0:00:01.3  MEM: 0.000M)

@file 12:
@file 13: # gernarate timing report
@@file 14: time_design -post_route -report_prefix chip_finishing -report_dir $reports_dir
*** time_design #10 [begin] : totSession cpu/real = 0:11:16.4/0:20:42.2 (0.5), mem = 3387.0M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(47597235)
#Calculate SNet Signature in MT (97175095)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2736.05 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2736.04 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2736.04 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2736.04 (MB), peak memory =  2965.23 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2736.04 (MB), peak memory =  2965.23 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =  -227.96 (MB), total memory =  2736.04 (MB), peak memory =  2965.23 (MB)
#WARNING (NRIG-34) Power/Ground pin vdd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin gnd! of instance DTMF_INST/PLLCLK_INST is not connected to any power/ground net. Use command connect_global_net to connect the power/ground pin to a power/ground net.
#num needed restored net=0
#need_extraction net=0 (total=7024)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sun May 26 16:25:05 2024
#
# Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
# Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
# Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
# Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2738.65 (MB), peak = 2965.23 (MB)
#Start routing data preparation on Sun May 26 16:25:05 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 1.980] has 7022 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=6(Metal6)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2773.86 (MB), peak = 2965.23 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_rc_corner_worst /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 (real) 
#(i=6, n=6 2000)
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#SADV-On
# Corner(s) : 
#default_rc_corner_worst [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=56 [6, 147]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch
#found RESMODEL /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/INPUTS/QRC/t018s6mm.tch 25.000000 
#number model r/c [1,1] [6,147] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2778.11 (MB), peak = 2965.23 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2778.11 (MB)
#Peak memory = 2965.23 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#7x7 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 31 hboxes with single thread on machine with  Xeon 2.19GHz 16384KB Cache...
#Process 0 special clock nets for rc extraction
#Total 6586 nets were built. 183 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:05 .
#   Increased memory =    59.88 (MB), total memory =  2838.96 (MB), peak memory =  2965.23 (MB)
#Register nets and terms for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_sl7tXx.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2816.85 (MB), peak = 2965.23 (MB)
#RC Statistics: 35885 Res, 19220 Ground Cap, 6427 XCap (Edge to Edge)
#RC V/H edge ratio: 0.38, Avg V/H Edge Length: 9942.91 (17612), Avg L-Edge Length: 25576.05 (11227)
#Nets and terms are pre-registered for rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_sl7tXx.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 42877 nodes, 36291 edges, and 15302 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2813.68 (MB), peak = 2965.23 (MB)
Restoring parasitic data from file '/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_sl7tXx.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3296.121M)
Following multi-corner parasitics specified:
	/home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_sl7tXx.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell DTMF_CHIP has rcdb /home/Student-HCM/Desktop/works/Projects/DTMF_CHIP/runDir/innovus_temp_14522_seh-23.novalocal_Student-HCM_yMINtL/nr14522_sl7tXx.rcdb.d specified
Cell DTMF_CHIP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.8 real: 0:00:02.0 mem: 3296.121M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:09
#Increased memory = 39.82 (MB)
#Total memory = 2813.69 (MB)
#Peak memory = 2965.23 (MB)
#
#183 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Inst Signature in MT(0)
#Start Net Signature in MT(47597235)
#Calculate SNet Signature in MT (97175095)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2769.41 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2769.41 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2769.41 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2769.36 (MB), peak memory =  2965.23 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.05 (MB), total memory =  2769.41 (MB), peak memory =  2965.23 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.42 (MB), total memory =  2769.36 (MB), peak memory =  2965.23 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3285.98)
*** Calculating scaling factor for default_libset_max libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view default_analysis_view_setup.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7024,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3323.27 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3323.27 CPU=0:00:02.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3331.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3331.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3274.39)
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_setup -- Total Number of Nets Analyzed = 6888. 
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7024,  2.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3330.08 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3330.08 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:11:27 mem=3338.1M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 default_analysis_view_setup 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.023  |   N/A   |  0.000  |   N/A   |  2.133  |  0.016  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    133 (133)     |    -60     |    133 (133)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 46.771%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 11.19 sec
Total Real time: 20.0 sec
Total Memory Usage: 3300.433594 Mbytes
Reset AAE Options
*** time_design #10 [finish] : cpu/real = 0:00:11.2/0:00:19.5 (0.6), totSession cpu/real = 0:11:27.6/0:21:01.7 (0.5), mem = 3300.4M
@@file 15: time_design -hold -post_route -report_prefix chip_finishing -report_dir $reports_dir
*** time_design #11 [begin] : totSession cpu/real = 0:11:27.6/0:21:01.7 (0.5), mem = 3300.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(47597235)
#Calculate SNet Signature in MT (97175095)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.19GHz 16384KB Cache.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2815.96 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2815.95 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2815.95 (MB), peak memory =  2965.23 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2815.95 (MB), peak memory =  2965.23 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2815.95 (MB), peak memory =  2965.23 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  2815.95 (MB), peak memory =  2965.23 (MB)
The design is extracted. Skipping TQuantus.
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: DTMF_CHIP
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3271.97)
*** Calculating scaling factor for default_libset_min libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN122_n, driver IOPADS_INST/FE_OFC90_tdigitO_1/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop1/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigfgop/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_RN_1, driver IOPADS_INST/FE_OFC89_n_7874/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Pscanout1op/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC9_tdsp_portO_15/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_13/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_12/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_11/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_10/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_9/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_8/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_7/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_6/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_5/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_0/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/FE_OFC94_tdigitO_7/Y (cell CLKBUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view default_analysis_view_hold.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7024,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3325.27 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3325.27 CPU=0:00:02.0 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3333.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3333.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3278.39)
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_analysis_view_hold -- Total Number of Nets Analyzed = 6888. 
Total number of fetched objects 6888
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 7024,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3333.07 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3333.07 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:05.0 totSessionCpu=0:11:31 mem=3341.1M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 default_analysis_view_hold 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2out  | default |  input  | mem2reg | output  | reg2mem |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |   N/A   |  0.000  |   N/A   |  0.012  |  4.594  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |   N/A   |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |   N/A   |    0    |    0    |   N/A   |
|          All Paths:|   228   |   203   |   N/A   |    0    |   N/A   |   16    |    9    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

Density: 46.771%
       (100.000% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./reports
Total CPU time: 3.87 sec
Total Real time: 7.0 sec
Total Memory Usage: 3240.367188 Mbytes
Reset AAE Options
*** time_design #11 [finish] : cpu/real = 0:00:03.9/0:00:06.8 (0.6), totSession cpu/real = 0:11:31.4/0:21:08.5 (0.5), mem = 3240.4M
@file 16:
@file 17: # save DB
@@file 18: write_db -sdc $dbs_dir/chip_finishing.db
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/26 16:25:30, mem=2768.9M)
% Begin Save ccopt configuration ... (date=05/26 16:25:30, mem=2768.9M)
% End Save ccopt configuration ... (date=05/26 16:25:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2769.5M, current mem=2769.5M)
% Begin Save netlist data ... (date=05/26 16:25:30, mem=2769.5M)
Writing Binary DB to ../data/dbs/chip_finishing.db.tmp/DTMF_CHIP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/26 16:25:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.5M, current mem=2769.5M)
Saving symbol-table file ...
Saving congestion map file ../data/dbs/chip_finishing.db.tmp/DTMF_CHIP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 16:25:31, mem=2769.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 16:25:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.6M, current mem=2769.6M)
Saving preference file ../data/dbs/chip_finishing.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=05/26 16:25:33, mem=2771.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/26 16:25:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2771.9M, current mem=2771.9M)
Saving PG file ../data/dbs/chip_finishing.db.tmp/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v22.32-s080_1 on Sun May 26 16:25:33 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3238.9M) ***
Saving Drc markers ...
... 55 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/26 16:25:34, mem=2772.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/26 16:25:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2772.0M, current mem=2772.0M)
% Begin Save routing data ... (date=05/26 16:25:34, mem=2772.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3238.9M) ***
% End Save routing data ... (date=05/26 16:25:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=2772.1M, current mem=2772.1M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 540 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving property file ../data/dbs/chip_finishing.db.tmp/DTMF_CHIP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3434.9M) ***
#Saving pin access data to file ../data/dbs/chip_finishing.db.tmp/DTMF_CHIP.apa ...
#
Saving preRoute extracted patterns in file '../data/dbs/chip_finishing.db.tmp/DTMF_CHIP.techData.gz' ...
Saving preRoute extraction data in directory '../data/dbs/chip_finishing.db.tmp/extraction/' ...
% Begin Save power constraints data ... (date=05/26 16:25:36, mem=2775.3M)
% End Save power constraints data ... (date=05/26 16:25:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2775.3M, current mem=2775.3M)
default_rc_corner_worst
default_rc_corner_worst
default_rc_corner_worst
Generated self-contained design chip_finishing.db.tmp
default_libset_max default_libset_min
default_rc_corner_worst
default_constraint_mode
#% End save design ... (date=05/26 16:25:37, total cpu=0:00:02.5, real=0:00:07.0, peak res=2775.5M, current mem=2775.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
*** Message Summary: 1 warning(s), 0 error(s)

#@ End verbose source: ../SCRIPTS/chip_finishing.tcl
0
@innovus 10> ../INPUTS/constraints/dtmf.sdc
check_drc

#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3273.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:02.1  ELAPSED TIME: 0:00:04.0  MEM: 256.1M) ***

1
@innovus 11> check_antenna

 *** Starting Verify Antenna (MEM: 3529.2) ***

Report File: DTMF_CHIP.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
#- FE data import: obj_type VIA:
#--layer Metal1 obj num 4
#--layer Metal2 obj num 6
#--layer Metal3 obj num 2
#- total obj num 12
#- FE data import: obj_type INSTANCE_PIN:
#--layer Metal1 obj num 7
#- total obj num 7
#- FE data import: obj_type WIRE:
#--layer Metal2 obj num 1
#--layer Metal3 obj num 1
#- total obj num 2
5000 nets processed: 0 violations
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.8  ELAPSED TIME: 1.00  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
1
@innovus 12> check_connectivity

VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun May 26 16:26:11 2024

Design Name: DTMF_CHIP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1512.8000, 1512.7200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 16:26:12 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun May 26 16:26:12 2024
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

1
@innovus 13> check_floorplan

Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
**WARN: (IMPFP-7235):	DIE's corner: (1512.8000000000 , 1512.7200000000) is NOT on PlacementGrid,  Please use command get_db to check current Grid settings, use command set_db to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7237):	CORE's corner: (335.3200000000 , 335.2400000000) is NOT on PlacementGrid,  Please use command get_db to check current Grid settings, use command set_db to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
**WARN: (IMPFP-7237):	CORE's corner: (1177.4800000000 , 1177.4800000000) is NOT on PlacementGrid,  Please use command get_db to check current Grid settings, use command set_db to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking placement blockage.....
placeBlkGrid grid_type = 1 
Checking components.....
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/PLLCLK_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/PLLCLK_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/PLLCLK_INST not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/ARB_INST/ROM_512x16_0_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/ARB_INST/ROM_512x16_0_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/ARB_INST/ROM_512x16_0_INST not snapped to row-site.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST and snapping rules are not checked since it's width is not multiple of default tech site's width.
**WARN: (IMPFP-10013):	Halo should be created around block DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST and snapping rules are not checked since it's height is not multiple of default tech site's height.
Instance DTMF_INST/RAM_256x16_TEST_INST/RAM_256x16_INST not snapped to row-site.
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-7237           2  CORE's corner: %s is NOT on %s,  Please ...
WARNING   IMPFP-7235           1  DIE's corner: %s is NOT on %s,  Please u...
WARNING   IMPFP-10013          8  Halo should be created around block %s a...
*** Message Summary: 11 warning(s), 0 error(s)

0
@innovus 14> check_place

Begin checking placement ... (start mem=3529.2M, init mem=3529.2M)
*info: Placed = 15212          (Fixed = 175)
*info: Unplaced = 0           
Placement Density:100.00%(306588/306588)
Placement Density (including fixed std cells):100.00%(306588/306588)
Finished check_place (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3529.2M)
0
@innovus 15> 
--------------------------------------------------------------------------------
Exiting Innovus on Sun May 26 16:26:47 2024
  Total CPU time:     0:13:29
  Total real time:    0:22:33
  Peak memory (main): 2965.12MB


*** Memory Usage v#1 (Current mem = 3529.188M, initial mem = 635.105M) ***
*** Message Summary: 7587 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:11:42, real=0:22:31, mem=3529.2M) ---
