{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "I:/GitHub/CSC258FinalProject/part2.sv " "Source file: I:/GitHub/CSC258FinalProject/part2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575435852263 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575435852263 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "I:/GitHub/CSC258FinalProject/part2.sv " "Source file: I:/GitHub/CSC258FinalProject/part2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575435852309 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575435852309 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "I:/GitHub/CSC258FinalProject/part2.sv " "Source file: I:/GitHub/CSC258FinalProject/part2.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1575435852355 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1575435852355 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575435852845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575435852850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 00:04:12 2019 " "Processing started: Wed Dec 04 00:04:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575435852850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435852850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435852850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575435853434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575435853434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_scancoderaw_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_scancoderaw_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scancoderaw_driver " "Found entity 1: keyboard_scancoderaw_driver" {  } { { "KeyboardFiles/keyboard_scancoderaw_driver.v" "" { Text "I:/GitHub/CSC258FinalProject/KeyboardFiles/keyboard_scancoderaw_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "KeyboardFiles/keyboard_press_driver.v" "" { Text "I:/GitHub/CSC258FinalProject/KeyboardFiles/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(47) " "Verilog HDL information at keyboard_inner_driver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "I:/GitHub/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575435861383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardfiles/keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardfiles/keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "KeyboardFiles/keyboard_inner_driver.v" "" { Text "I:/GitHub/CSC258FinalProject/KeyboardFiles/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "I:/GitHub/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.sv(108) " "Verilog HDL Declaration information at part2.sv(108): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 108 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575435861394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.sv(109) " "Verilog HDL Declaration information at part2.sv(109): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575435861394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.sv(435) " "Verilog HDL information at part2.sv(435): always construct contains both blocking and non-blocking assignments" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 435 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575435861394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.sv(471) " "Verilog HDL information at part2.sv(471): always construct contains both blocking and non-blocking assignments" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 471 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575435861394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 18 18 " "Found 18 design units, including 18 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "2 testRightScore " "Found entity 2: testRightScore" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "3 testControl " "Found entity 3: testControl" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "4 StrikeDetector " "Found entity 4: StrikeDetector" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "5 LeftScoreCounter " "Found entity 5: LeftScoreCounter" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "6 RightScoreCounter " "Found entity 6: RightScoreCounter" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "7 lKeyBoardDetector " "Found entity 7: lKeyBoardDetector" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "8 rKeyBoardDetector " "Found entity 8: rKeyBoardDetector" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapathFSM " "Found entity 9: datapathFSM" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "10 drawBorder " "Found entity 10: drawBorder" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "11 squareFSM " "Found entity 11: squareFSM" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "12 paddleFSM " "Found entity 12: paddleFSM" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "13 eraseAll " "Found entity 13: eraseAll" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "14 XCounter " "Found entity 14: XCounter" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "15 YCounter " "Found entity 15: YCounter" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "16 YPaddle " "Found entity 16: YPaddle" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "17 TimeCounter " "Found entity 17: TimeCounter" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""} { "Info" "ISGN_ENTITY_NAME" "18 hex_decoder " "Found entity 18: hex_decoder" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 1206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575435861398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.sv(333) " "Verilog HDL Implicit Net warning at part2.sv(333): created implicit net for \"lsignal\"" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575435861399 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "softReset part2.sv(416) " "Verilog HDL Module Declaration error at part2.sv(416): top module port \"softReset\" is not found in the port list" {  } { { "part2.sv" "" { Text "I:/GitHub/CSC258FinalProject/part2.sv" 416 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1575435861402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/GitHub/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file I:/GitHub/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575435861477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 04 00:04:21 2019 " "Processing ended: Wed Dec 04 00:04:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575435861477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575435861477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575435861477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435861477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575435862073 ""}
