library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity stepmot_v1_0 is
	generic (
		C_S00_AXI_DATA_WIDTH : integer := 32;
		C_S00_AXI_ADDR_WIDTH : integer := 5
	);
	port (
        SWITCH_art : in std_logic_vector(1 downto 0);
        PUSHB_art  : in std_logic_vector(3 downto 0);
        LED_blu    : out std_logic_vector(1 downto 0);
        LED_grn    : out std_logic_vector(1 downto 0);
        LED_red    : out std_logic_vector(1 downto 0);
        LED_hig    : out std_logic_vector(3 downto 0);
        a1p : out std_logic; a1n : out std_logic;
        a2p : out std_logic; a2n : out std_logic;
        b1p : out std_logic; b1n : out std_logic;
        b2p : out std_logic; b2n : out std_logic;
        s00_axi_aclk : in std_logic;
        s00_axi_aresetn : in std_logic;
        s00_axi_awaddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
        s00_axi_awprot : in std_logic_vector(2 downto 0);
        s00_axi_awvalid : in std_logic;
        s00_axi_awready : out std_logic;
        s00_axi_wdata : in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
        s00_axi_wstrb : in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
        s00_axi_wvalid : in std_logic;
        s00_axi_wready : out std_logic;
        s00_axi_bresp : out std_logic_vector(1 downto 0);
        s00_axi_bvalid : out std_logic;
        s00_axi_bready : in std_logic;
        s00_axi_araddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
        s00_axi_arprot : in std_logic_vector(2 downto 0);
        s00_axi_arvalid : in std_logic;
        s00_axi_arready : out std_logic;
        s00_axi_rdata : out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
        s00_axi_rresp : out std_logic_vector(1 downto 0);
        s00_axi_rvalid : out std_logic;
        s00_axi_rready : in std_logic
	);
end stepmot_v1_0;

architecture arch_imp of stepmot_v1_0 is
begin
    -- The AXI implementation in this repository is retained from the original
    -- generated IP and is wrapped here with the project-correct stepmot name.
    u_axi : entity work.stmipng_v1_0_S00_AXI
        generic map (
            C_S_AXI_DATA_WIDTH => C_S00_AXI_DATA_WIDTH,
            C_S_AXI_ADDR_WIDTH => C_S00_AXI_ADDR_WIDTH
        )
        port map (
            uSWITCH_art => SWITCH_art, uPUSHB_art => PUSHB_art,
            uLED_blu => LED_blu, uLED_grn => LED_grn, uLED_red => LED_red,
            uLED_hig => LED_hig,
            ua1p => a1p, ua1n => a1n, ua2p => a2p, ua2n => a2n,
            ub1p => b1p, ub1n => b1n, ub2p => b2p, ub2n => b2n,
            S_AXI_ACLK => s00_axi_aclk, S_AXI_ARESETN => s00_axi_aresetn,
            S_AXI_AWADDR => s00_axi_awaddr, S_AXI_AWPROT => s00_axi_awprot,
            S_AXI_AWVALID => s00_axi_awvalid, S_AXI_AWREADY => s00_axi_awready,
            S_AXI_WDATA => s00_axi_wdata, S_AXI_WSTRB => s00_axi_wstrb,
            S_AXI_WVALID => s00_axi_wvalid, S_AXI_WREADY => s00_axi_wready,
            S_AXI_BRESP => s00_axi_bresp, S_AXI_BVALID => s00_axi_bvalid,
            S_AXI_BREADY => s00_axi_bready,
            S_AXI_ARADDR => s00_axi_araddr, S_AXI_ARPROT => s00_axi_arprot,
            S_AXI_ARVALID => s00_axi_arvalid, S_AXI_ARREADY => s00_axi_arready,
            S_AXI_RDATA => s00_axi_rdata, S_AXI_RRESP => s00_axi_rresp,
            S_AXI_RVALID => s00_axi_rvalid, S_AXI_RREADY => s00_axi_rready
        );
end arch_imp;
