+incdir+../rtl
+define+TRACE
../rtl/riscv.v
../testbench/testbench.v
../testbench/memmodel.v
