Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 26 23:25:18 2025
| Host         : LAPTOP-D6BOEUU6 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/filter_kernel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------+
|      Characteristics      |                                        Path #1                                       |
+---------------------------+--------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                               |
| Path Delay                | 7.763                                                                                |
| Logic Delay               | 5.602(73%)                                                                           |
| Net Delay                 | 2.161(27%)                                                                           |
| Clock Skew                | -0.035                                                                               |
| Slack                     | 2.042                                                                                |
| Clock Uncertainty         | 0.035                                                                                |
| Clock Relationship        | Timed                                                                                |
| Clock Delay Group         | Same Clock                                                                           |
| Logic Levels              | 8                                                                                    |
| Routes                    | NA                                                                                   |
| Logical Path              | FDRE/C-(41)-LUT4-(1)-DSP48E1-(1)-DSP48E1-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                               |
| End Point Clock           | ap_clk                                                                               |
| DSP Block                 | Comb                                                                                 |
| RAM Registers             | None-None                                                                            |
| IO Crossings              | 0                                                                                    |
| Config Crossings          | 0                                                                                    |
| SLR Crossings             | 0                                                                                    |
| PBlocks                   | 0                                                                                    |
| High Fanout               | 41                                                                                   |
| Dont Touch                | 0                                                                                    |
| Mark Debug                | 0                                                                                    |
| Start Point Pin Primitive | FDRE/C                                                                               |
| End Point Pin Primitive   | FDRE/D                                                                               |
| Start Point Pin           | ap_CS_fsm_reg[29]/C                                                                  |
| End Point Pin             | reg_1225_reg[27]/D                                                                   |
+---------------------------+--------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+----+----+----+----+----+---+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  2  |  3  |  4 |  5 |  6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 23 | 24 |
+-----------------+-------------+----+-----+-----+----+----+----+----+----+---+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 65 | 664 | 100 | 48 | 46 | 12 | 12 | 14 | 4 | 10 |  4 |  4 |  4 |  3 |  1 |  9 |
+-----------------+-------------+----+-----+-----+----+----+----+----+----+---+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


