INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/test_ACC/test_ACC.srcs/sources_1/new/test_ACC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ACC_tb
