#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 11 23:54:44 2021
# Process ID: 2828
# Current directory: D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.runs/synth_2
# Command line: vivado.exe -log inPlaceNTT_DIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source inPlaceNTT_DIT.tcl
# Log file: D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.runs/synth_2/inPlaceNTT_DIT.vds
# Journal file: D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source inPlaceNTT_DIT.tcl -notrace
Command: synth_design -top inPlaceNTT_DIT -part xcvu13p-fhga2104-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu13p'
INFO: [Device 21-403] Loading part xcvu13p-fhga2104-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1646.258 ; gain = 158.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:9015]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_8_64_256_256_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5674]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_8_64_256_256_64_1_gen' (1#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5674]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_8_64_256_256_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5642]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_8_64_256_256_64_1_gen' (2#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5642]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_8_64_256_256_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5609]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_8_64_256_256_64_1_gen' (3#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5609]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_8_64_256_256_64_1_gen' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5576]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_8_64_256_256_64_1_gen' (4#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5576]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_core' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:6907]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
	Parameter rscid bound to: 5 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1' (5#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized0' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
	Parameter rscid bound to: 6 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized0' (5#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_io_sync_v2' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:55]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_io_sync_v2' (6#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:55]
INFO: [Synth 8-6157] synthesizing module 'modulo_dev' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5311]
INFO: [Synth 8-6157] synthesizing module 'modulo_dev_core' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:287]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized1' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
	Parameter rscid bound to: 1 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized1' (6#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized2' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized2' (6#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_out_dreg_v2' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:87]
	Parameter rscid bound to: 3 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_out_dreg_v2' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:87]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1__parameterized3' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
	Parameter rscid bound to: 7 - type: integer 
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1__parameterized3' (7#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_rem' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:102]
	Parameter width_a bound to: 65 - type: integer 
	Parameter width_b bound to: 65 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_rem' (8#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:102]
INFO: [Synth 8-6155] done synthesizing module 'modulo_dev_core' (9#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:287]
INFO: [Synth 8-6155] done synthesizing module 'modulo_dev' (10#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5311]
INFO: [Synth 8-6157] synthesizing module 'mgc_div' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5341]
	Parameter width_a bound to: 65 - type: integer 
	Parameter width_b bound to: 11 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_div' (11#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5341]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5511]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5' (12#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5511]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_core_wait_dp' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:6889]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_core_wait_dp' (13#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:6889]
INFO: [Synth 8-6157] synthesizing module 'inPlaceNTT_DIT_core_core_fsm' [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5707]
	Parameter main_C_0 bound to: 8'b00000000 
	Parameter STAGE_LOOP_C_0 bound to: 8'b00000001 
	Parameter STAGE_LOOP_C_1 bound to: 8'b00000010 
	Parameter STAGE_LOOP_C_2 bound to: 8'b00000011 
	Parameter STAGE_LOOP_C_3 bound to: 8'b00000100 
	Parameter modExp_dev_while_C_0 bound to: 8'b00000101 
	Parameter modExp_dev_while_C_1 bound to: 8'b00000110 
	Parameter modExp_dev_while_C_2 bound to: 8'b00000111 
	Parameter modExp_dev_while_C_3 bound to: 8'b00001000 
	Parameter modExp_dev_while_C_4 bound to: 8'b00001001 
	Parameter modExp_dev_while_C_5 bound to: 8'b00001010 
	Parameter modExp_dev_while_C_6 bound to: 8'b00001011 
	Parameter modExp_dev_while_C_7 bound to: 8'b00001100 
	Parameter modExp_dev_while_C_8 bound to: 8'b00001101 
	Parameter modExp_dev_while_C_9 bound to: 8'b00001110 
	Parameter modExp_dev_while_C_10 bound to: 8'b00001111 
	Parameter modExp_dev_while_C_11 bound to: 8'b00010000 
	Parameter modExp_dev_while_C_12 bound to: 8'b00010001 
	Parameter modExp_dev_while_C_13 bound to: 8'b00010010 
	Parameter modExp_dev_while_C_14 bound to: 8'b00010011 
	Parameter COMP_LOOP_C_0 bound to: 8'b00010100 
	Parameter COMP_LOOP_C_1 bound to: 8'b00010101 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_0 bound to: 8'b00010110 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_1 bound to: 8'b00010111 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_2 bound to: 8'b00011000 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_3 bound to: 8'b00011001 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_4 bound to: 8'b00011010 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_5 bound to: 8'b00011011 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_6 bound to: 8'b00011100 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_7 bound to: 8'b00011101 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_8 bound to: 8'b00011110 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_9 bound to: 8'b00011111 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_10 bound to: 8'b00100000 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_11 bound to: 8'b00100001 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_12 bound to: 8'b00100010 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_13 bound to: 8'b00100011 
	Parameter COMP_LOOP_1_modExp_dev_1_while_C_14 bound to: 8'b00100100 
	Parameter COMP_LOOP_C_2 bound to: 8'b00100101 
	Parameter COMP_LOOP_C_3 bound to: 8'b00100110 
	Parameter COMP_LOOP_C_4 bound to: 8'b00100111 
	Parameter COMP_LOOP_C_5 bound to: 8'b00101000 
	Parameter COMP_LOOP_C_6 bound to: 8'b00101001 
	Parameter COMP_LOOP_C_7 bound to: 8'b00101010 
	Parameter COMP_LOOP_C_8 bound to: 8'b00101011 
	Parameter COMP_LOOP_C_9 bound to: 8'b00101100 
	Parameter COMP_LOOP_C_10 bound to: 8'b00101101 
	Parameter COMP_LOOP_C_11 bound to: 8'b00101110 
	Parameter COMP_LOOP_C_12 bound to: 8'b00101111 
	Parameter COMP_LOOP_C_13 bound to: 8'b00110000 
	Parameter COMP_LOOP_C_14 bound to: 8'b00110001 
	Parameter COMP_LOOP_C_15 bound to: 8'b00110010 
	Parameter COMP_LOOP_C_16 bound to: 8'b00110011 
	Parameter COMP_LOOP_C_17 bound to: 8'b00110100 
	Parameter COMP_LOOP_C_18 bound to: 8'b00110101 
	Parameter COMP_LOOP_C_19 bound to: 8'b00110110 
	Parameter COMP_LOOP_C_20 bound to: 8'b00110111 
	Parameter COMP_LOOP_C_21 bound to: 8'b00111000 
	Parameter COMP_LOOP_C_22 bound to: 8'b00111001 
	Parameter COMP_LOOP_C_23 bound to: 8'b00111010 
	Parameter COMP_LOOP_C_24 bound to: 8'b00111011 
	Parameter COMP_LOOP_C_25 bound to: 8'b00111100 
	Parameter COMP_LOOP_C_26 bound to: 8'b00111101 
	Parameter COMP_LOOP_C_27 bound to: 8'b00111110 
	Parameter COMP_LOOP_C_28 bound to: 8'b00111111 
	Parameter COMP_LOOP_C_29 bound to: 8'b01000000 
	Parameter COMP_LOOP_C_30 bound to: 8'b01000001 
	Parameter COMP_LOOP_C_31 bound to: 8'b01000010 
	Parameter COMP_LOOP_C_32 bound to: 8'b01000011 
	Parameter COMP_LOOP_C_33 bound to: 8'b01000100 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_0 bound to: 8'b01000101 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_1 bound to: 8'b01000110 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_2 bound to: 8'b01000111 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_3 bound to: 8'b01001000 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_4 bound to: 8'b01001001 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_5 bound to: 8'b01001010 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_6 bound to: 8'b01001011 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_7 bound to: 8'b01001100 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_8 bound to: 8'b01001101 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_9 bound to: 8'b01001110 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_10 bound to: 8'b01001111 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_11 bound to: 8'b01010000 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_12 bound to: 8'b01010001 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_13 bound to: 8'b01010010 
	Parameter COMP_LOOP_2_modExp_dev_1_while_C_14 bound to: 8'b01010011 
	Parameter COMP_LOOP_C_34 bound to: 8'b01010100 
	Parameter COMP_LOOP_C_35 bound to: 8'b01010101 
	Parameter COMP_LOOP_C_36 bound to: 8'b01010110 
	Parameter COMP_LOOP_C_37 bound to: 8'b01010111 
	Parameter COMP_LOOP_C_38 bound to: 8'b01011000 
	Parameter COMP_LOOP_C_39 bound to: 8'b01011001 
	Parameter COMP_LOOP_C_40 bound to: 8'b01011010 
	Parameter COMP_LOOP_C_41 bound to: 8'b01011011 
	Parameter COMP_LOOP_C_42 bound to: 8'b01011100 
	Parameter COMP_LOOP_C_43 bound to: 8'b01011101 
	Parameter COMP_LOOP_C_44 bound to: 8'b01011110 
	Parameter COMP_LOOP_C_45 bound to: 8'b01011111 
	Parameter COMP_LOOP_C_46 bound to: 8'b01100000 
	Parameter COMP_LOOP_C_47 bound to: 8'b01100001 
	Parameter COMP_LOOP_C_48 bound to: 8'b01100010 
	Parameter COMP_LOOP_C_49 bound to: 8'b01100011 
	Parameter COMP_LOOP_C_50 bound to: 8'b01100100 
	Parameter COMP_LOOP_C_51 bound to: 8'b01100101 
	Parameter COMP_LOOP_C_52 bound to: 8'b01100110 
	Parameter COMP_LOOP_C_53 bound to: 8'b01100111 
	Parameter COMP_LOOP_C_54 bound to: 8'b01101000 
	Parameter COMP_LOOP_C_55 bound to: 8'b01101001 
	Parameter COMP_LOOP_C_56 bound to: 8'b01101010 
	Parameter COMP_LOOP_C_57 bound to: 8'b01101011 
	Parameter COMP_LOOP_C_58 bound to: 8'b01101100 
	Parameter COMP_LOOP_C_59 bound to: 8'b01101101 
	Parameter COMP_LOOP_C_60 bound to: 8'b01101110 
	Parameter COMP_LOOP_C_61 bound to: 8'b01101111 
	Parameter COMP_LOOP_C_62 bound to: 8'b01110000 
	Parameter COMP_LOOP_C_63 bound to: 8'b01110001 
	Parameter COMP_LOOP_C_64 bound to: 8'b01110010 
	Parameter COMP_LOOP_C_65 bound to: 8'b01110011 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_0 bound to: 8'b01110100 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_1 bound to: 8'b01110101 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_2 bound to: 8'b01110110 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_3 bound to: 8'b01110111 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_4 bound to: 8'b01111000 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_5 bound to: 8'b01111001 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_6 bound to: 8'b01111010 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_7 bound to: 8'b01111011 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_8 bound to: 8'b01111100 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_9 bound to: 8'b01111101 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_10 bound to: 8'b01111110 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_11 bound to: 8'b01111111 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_12 bound to: 8'b10000000 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_13 bound to: 8'b10000001 
	Parameter COMP_LOOP_3_modExp_dev_1_while_C_14 bound to: 8'b10000010 
	Parameter COMP_LOOP_C_66 bound to: 8'b10000011 
	Parameter COMP_LOOP_C_67 bound to: 8'b10000100 
	Parameter COMP_LOOP_C_68 bound to: 8'b10000101 
	Parameter COMP_LOOP_C_69 bound to: 8'b10000110 
	Parameter COMP_LOOP_C_70 bound to: 8'b10000111 
	Parameter COMP_LOOP_C_71 bound to: 8'b10001000 
	Parameter COMP_LOOP_C_72 bound to: 8'b10001001 
	Parameter COMP_LOOP_C_73 bound to: 8'b10001010 
	Parameter COMP_LOOP_C_74 bound to: 8'b10001011 
	Parameter COMP_LOOP_C_75 bound to: 8'b10001100 
	Parameter COMP_LOOP_C_76 bound to: 8'b10001101 
	Parameter COMP_LOOP_C_77 bound to: 8'b10001110 
	Parameter COMP_LOOP_C_78 bound to: 8'b10001111 
	Parameter COMP_LOOP_C_79 bound to: 8'b10010000 
	Parameter COMP_LOOP_C_80 bound to: 8'b10010001 
	Parameter COMP_LOOP_C_81 bound to: 8'b10010010 
	Parameter COMP_LOOP_C_82 bound to: 8'b10010011 
	Parameter COMP_LOOP_C_83 bound to: 8'b10010100 
	Parameter COMP_LOOP_C_84 bound to: 8'b10010101 
	Parameter COMP_LOOP_C_85 bound to: 8'b10010110 
	Parameter COMP_LOOP_C_86 bound to: 8'b10010111 
	Parameter COMP_LOOP_C_87 bound to: 8'b10011000 
	Parameter COMP_LOOP_C_88 bound to: 8'b10011001 
	Parameter COMP_LOOP_C_89 bound to: 8'b10011010 
	Parameter COMP_LOOP_C_90 bound to: 8'b10011011 
	Parameter COMP_LOOP_C_91 bound to: 8'b10011100 
	Parameter COMP_LOOP_C_92 bound to: 8'b10011101 
	Parameter COMP_LOOP_C_93 bound to: 8'b10011110 
	Parameter COMP_LOOP_C_94 bound to: 8'b10011111 
	Parameter COMP_LOOP_C_95 bound to: 8'b10100000 
	Parameter COMP_LOOP_C_96 bound to: 8'b10100001 
	Parameter COMP_LOOP_C_97 bound to: 8'b10100010 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_0 bound to: 8'b10100011 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_1 bound to: 8'b10100100 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_2 bound to: 8'b10100101 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_3 bound to: 8'b10100110 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_4 bound to: 8'b10100111 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_5 bound to: 8'b10101000 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_6 bound to: 8'b10101001 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_7 bound to: 8'b10101010 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_8 bound to: 8'b10101011 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_9 bound to: 8'b10101100 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_10 bound to: 8'b10101101 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_11 bound to: 8'b10101110 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_12 bound to: 8'b10101111 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_13 bound to: 8'b10110000 
	Parameter COMP_LOOP_4_modExp_dev_1_while_C_14 bound to: 8'b10110001 
	Parameter COMP_LOOP_C_98 bound to: 8'b10110010 
	Parameter COMP_LOOP_C_99 bound to: 8'b10110011 
	Parameter COMP_LOOP_C_100 bound to: 8'b10110100 
	Parameter COMP_LOOP_C_101 bound to: 8'b10110101 
	Parameter COMP_LOOP_C_102 bound to: 8'b10110110 
	Parameter COMP_LOOP_C_103 bound to: 8'b10110111 
	Parameter COMP_LOOP_C_104 bound to: 8'b10111000 
	Parameter COMP_LOOP_C_105 bound to: 8'b10111001 
	Parameter COMP_LOOP_C_106 bound to: 8'b10111010 
	Parameter COMP_LOOP_C_107 bound to: 8'b10111011 
	Parameter COMP_LOOP_C_108 bound to: 8'b10111100 
	Parameter COMP_LOOP_C_109 bound to: 8'b10111101 
	Parameter COMP_LOOP_C_110 bound to: 8'b10111110 
	Parameter COMP_LOOP_C_111 bound to: 8'b10111111 
	Parameter COMP_LOOP_C_112 bound to: 8'b11000000 
	Parameter COMP_LOOP_C_113 bound to: 8'b11000001 
	Parameter COMP_LOOP_C_114 bound to: 8'b11000010 
	Parameter COMP_LOOP_C_115 bound to: 8'b11000011 
	Parameter COMP_LOOP_C_116 bound to: 8'b11000100 
	Parameter COMP_LOOP_C_117 bound to: 8'b11000101 
	Parameter COMP_LOOP_C_118 bound to: 8'b11000110 
	Parameter COMP_LOOP_C_119 bound to: 8'b11000111 
	Parameter COMP_LOOP_C_120 bound to: 8'b11001000 
	Parameter COMP_LOOP_C_121 bound to: 8'b11001001 
	Parameter COMP_LOOP_C_122 bound to: 8'b11001010 
	Parameter COMP_LOOP_C_123 bound to: 8'b11001011 
	Parameter COMP_LOOP_C_124 bound to: 8'b11001100 
	Parameter COMP_LOOP_C_125 bound to: 8'b11001101 
	Parameter COMP_LOOP_C_126 bound to: 8'b11001110 
	Parameter COMP_LOOP_C_127 bound to: 8'b11001111 
	Parameter COMP_LOOP_C_128 bound to: 8'b11010000 
	Parameter VEC_LOOP_C_0 bound to: 8'b11010001 
	Parameter STAGE_LOOP_C_4 bound to: 8'b11010010 
	Parameter main_C_1 bound to: 8'b11010011 
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_core_core_fsm' (14#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:5707]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT_core' (15#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:6907]
INFO: [Synth 8-6155] done synthesizing module 'inPlaceNTT_DIT' (16#1) [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:9015]
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_8_64_256_256_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_11_8_64_256_256_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_8_64_256_256_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_10_8_64_256_256_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_8_64_256_256_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_9_8_64_256_256_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_8_64_256_256_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design inPlaceNTT_DIT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_8_8_64_256_256_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1787.680 ; gain = 300.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1805.594 ; gain = 317.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1805.594 ; gain = 317.996
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc:7]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inPlaceNTT_DIT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inPlaceNTT_DIT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
Finished Parsing XDC File [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/constrs_1/imports/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/inPlaceNTT_DIT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/inPlaceNTT_DIT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2095.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2095.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2095.621 ; gain = 608.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu13p-fhga2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2095.621 ; gain = 608.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2095.621 ; gain = 608.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'inPlaceNTT_DIT_core_core_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000000 |                         00000000
*
          STAGE_LOOP_C_0 |                         00000001 |                         00000001
          STAGE_LOOP_C_1 |                         00000010 |                         00000010
          STAGE_LOOP_C_2 |                         00000011 |                         00000011
          STAGE_LOOP_C_3 |                         00000100 |                         00000100
    modExp_dev_while_C_0 |                         00000101 |                         00000101
    modExp_dev_while_C_1 |                         00000110 |                         00000110
    modExp_dev_while_C_2 |                         00000111 |                         00000111
    modExp_dev_while_C_3 |                         00001000 |                         00001000
    modExp_dev_while_C_4 |                         00001001 |                         00001001
    modExp_dev_while_C_5 |                         00001010 |                         00001010
    modExp_dev_while_C_6 |                         00001011 |                         00001011
    modExp_dev_while_C_7 |                         00001100 |                         00001100
    modExp_dev_while_C_8 |                         00001101 |                         00001101
    modExp_dev_while_C_9 |                         00001110 |                         00001110
   modExp_dev_while_C_10 |                         00001111 |                         00001111
   modExp_dev_while_C_11 |                         00010000 |                         00010000
   modExp_dev_while_C_12 |                         00010001 |                         00010001
   modExp_dev_while_C_13 |                         00010010 |                         00010010
   modExp_dev_while_C_14 |                         00010011 |                         00010011
           COMP_LOOP_C_0 |                         00010100 |                         00010100
           COMP_LOOP_C_1 |                         00010101 |                         00010101
COMP_LOOP_1_modExp_dev_1_while_C_0 |                         00010110 |                         00010110
COMP_LOOP_1_modExp_dev_1_while_C_1 |                         00010111 |                         00010111
COMP_LOOP_1_modExp_dev_1_while_C_2 |                         00011000 |                         00011000
COMP_LOOP_1_modExp_dev_1_while_C_3 |                         00011001 |                         00011001
COMP_LOOP_1_modExp_dev_1_while_C_4 |                         00011010 |                         00011010
COMP_LOOP_1_modExp_dev_1_while_C_5 |                         00011011 |                         00011011
COMP_LOOP_1_modExp_dev_1_while_C_6 |                         00011100 |                         00011100
COMP_LOOP_1_modExp_dev_1_while_C_7 |                         00011101 |                         00011101
COMP_LOOP_1_modExp_dev_1_while_C_8 |                         00011110 |                         00011110
COMP_LOOP_1_modExp_dev_1_while_C_9 |                         00011111 |                         00011111
COMP_LOOP_1_modExp_dev_1_while_C_10 |                         00100000 |                         00100000
COMP_LOOP_1_modExp_dev_1_while_C_11 |                         00100001 |                         00100001
COMP_LOOP_1_modExp_dev_1_while_C_12 |                         00100010 |                         00100010
COMP_LOOP_1_modExp_dev_1_while_C_13 |                         00100011 |                         00100011
COMP_LOOP_1_modExp_dev_1_while_C_14 |                         00100100 |                         00100100
           COMP_LOOP_C_2 |                         00100101 |                         00100101
           COMP_LOOP_C_3 |                         00100110 |                         00100110
           COMP_LOOP_C_4 |                         00100111 |                         00100111
           COMP_LOOP_C_5 |                         00101000 |                         00101000
           COMP_LOOP_C_6 |                         00101001 |                         00101001
           COMP_LOOP_C_7 |                         00101010 |                         00101010
           COMP_LOOP_C_8 |                         00101011 |                         00101011
           COMP_LOOP_C_9 |                         00101100 |                         00101100
          COMP_LOOP_C_10 |                         00101101 |                         00101101
          COMP_LOOP_C_11 |                         00101110 |                         00101110
          COMP_LOOP_C_12 |                         00101111 |                         00101111
          COMP_LOOP_C_13 |                         00110000 |                         00110000
          COMP_LOOP_C_14 |                         00110001 |                         00110001
          COMP_LOOP_C_15 |                         00110010 |                         00110010
          COMP_LOOP_C_16 |                         00110011 |                         00110011
          COMP_LOOP_C_17 |                         00110100 |                         00110100
          COMP_LOOP_C_18 |                         00110101 |                         00110101
          COMP_LOOP_C_19 |                         00110110 |                         00110110
          COMP_LOOP_C_20 |                         00110111 |                         00110111
          COMP_LOOP_C_21 |                         00111000 |                         00111000
          COMP_LOOP_C_22 |                         00111001 |                         00111001
          COMP_LOOP_C_23 |                         00111010 |                         00111010
          COMP_LOOP_C_24 |                         00111011 |                         00111011
          COMP_LOOP_C_25 |                         00111100 |                         00111100
          COMP_LOOP_C_26 |                         00111101 |                         00111101
          COMP_LOOP_C_27 |                         00111110 |                         00111110
          COMP_LOOP_C_28 |                         00111111 |                         00111111
          COMP_LOOP_C_29 |                         01000000 |                         01000000
          COMP_LOOP_C_30 |                         01000001 |                         01000001
          COMP_LOOP_C_31 |                         01000010 |                         01000010
          COMP_LOOP_C_32 |                         01000011 |                         01000011
          COMP_LOOP_C_33 |                         01000100 |                         01000100
COMP_LOOP_2_modExp_dev_1_while_C_0 |                         01000101 |                         01000101
COMP_LOOP_2_modExp_dev_1_while_C_1 |                         01000110 |                         01000110
COMP_LOOP_2_modExp_dev_1_while_C_2 |                         01000111 |                         01000111
COMP_LOOP_2_modExp_dev_1_while_C_3 |                         01001000 |                         01001000
COMP_LOOP_2_modExp_dev_1_while_C_4 |                         01001001 |                         01001001
COMP_LOOP_2_modExp_dev_1_while_C_5 |                         01001010 |                         01001010
COMP_LOOP_2_modExp_dev_1_while_C_6 |                         01001011 |                         01001011
COMP_LOOP_2_modExp_dev_1_while_C_7 |                         01001100 |                         01001100
COMP_LOOP_2_modExp_dev_1_while_C_8 |                         01001101 |                         01001101
COMP_LOOP_2_modExp_dev_1_while_C_9 |                         01001110 |                         01001110
COMP_LOOP_2_modExp_dev_1_while_C_10 |                         01001111 |                         01001111
COMP_LOOP_2_modExp_dev_1_while_C_11 |                         01010000 |                         01010000
COMP_LOOP_2_modExp_dev_1_while_C_12 |                         01010001 |                         01010001
COMP_LOOP_2_modExp_dev_1_while_C_13 |                         01010010 |                         01010010
COMP_LOOP_2_modExp_dev_1_while_C_14 |                         01010011 |                         01010011
          COMP_LOOP_C_34 |                         01010100 |                         01010100
          COMP_LOOP_C_35 |                         01010101 |                         01010101
          COMP_LOOP_C_36 |                         01010110 |                         01010110
          COMP_LOOP_C_37 |                         01010111 |                         01010111
          COMP_LOOP_C_38 |                         01011000 |                         01011000
          COMP_LOOP_C_39 |                         01011001 |                         01011001
          COMP_LOOP_C_40 |                         01011010 |                         01011010
          COMP_LOOP_C_41 |                         01011011 |                         01011011
          COMP_LOOP_C_42 |                         01011100 |                         01011100
          COMP_LOOP_C_43 |                         01011101 |                         01011101
          COMP_LOOP_C_44 |                         01011110 |                         01011110
          COMP_LOOP_C_45 |                         01011111 |                         01011111
          COMP_LOOP_C_46 |                         01100000 |                         01100000
          COMP_LOOP_C_47 |                         01100001 |                         01100001
          COMP_LOOP_C_48 |                         01100010 |                         01100010
          COMP_LOOP_C_49 |                         01100011 |                         01100011
          COMP_LOOP_C_50 |                         01100100 |                         01100100
          COMP_LOOP_C_51 |                         01100101 |                         01100101
          COMP_LOOP_C_52 |                         01100110 |                         01100110
          COMP_LOOP_C_53 |                         01100111 |                         01100111
          COMP_LOOP_C_54 |                         01101000 |                         01101000
          COMP_LOOP_C_55 |                         01101001 |                         01101001
          COMP_LOOP_C_56 |                         01101010 |                         01101010
          COMP_LOOP_C_57 |                         01101011 |                         01101011
          COMP_LOOP_C_58 |                         01101100 |                         01101100
          COMP_LOOP_C_59 |                         01101101 |                         01101101
          COMP_LOOP_C_60 |                         01101110 |                         01101110
          COMP_LOOP_C_61 |                         01101111 |                         01101111
          COMP_LOOP_C_62 |                         01110000 |                         01110000
          COMP_LOOP_C_63 |                         01110001 |                         01110001
          COMP_LOOP_C_64 |                         01110010 |                         01110010
          COMP_LOOP_C_65 |                         01110011 |                         01110011
COMP_LOOP_3_modExp_dev_1_while_C_0 |                         01110100 |                         01110100
COMP_LOOP_3_modExp_dev_1_while_C_1 |                         01110101 |                         01110101
COMP_LOOP_3_modExp_dev_1_while_C_2 |                         01110110 |                         01110110
COMP_LOOP_3_modExp_dev_1_while_C_3 |                         01110111 |                         01110111
COMP_LOOP_3_modExp_dev_1_while_C_4 |                         01111000 |                         01111000
COMP_LOOP_3_modExp_dev_1_while_C_5 |                         01111001 |                         01111001
COMP_LOOP_3_modExp_dev_1_while_C_6 |                         01111010 |                         01111010
COMP_LOOP_3_modExp_dev_1_while_C_7 |                         01111011 |                         01111011
COMP_LOOP_3_modExp_dev_1_while_C_8 |                         01111100 |                         01111100
COMP_LOOP_3_modExp_dev_1_while_C_9 |                         01111101 |                         01111101
COMP_LOOP_3_modExp_dev_1_while_C_10 |                         01111110 |                         01111110
COMP_LOOP_3_modExp_dev_1_while_C_11 |                         01111111 |                         01111111
COMP_LOOP_3_modExp_dev_1_while_C_12 |                         10000000 |                         10000000
COMP_LOOP_3_modExp_dev_1_while_C_13 |                         10000001 |                         10000001
COMP_LOOP_3_modExp_dev_1_while_C_14 |                         10000010 |                         10000010
          COMP_LOOP_C_66 |                         10000011 |                         10000011
          COMP_LOOP_C_67 |                         10000100 |                         10000100
          COMP_LOOP_C_68 |                         10000101 |                         10000101
          COMP_LOOP_C_69 |                         10000110 |                         10000110
          COMP_LOOP_C_70 |                         10000111 |                         10000111
          COMP_LOOP_C_71 |                         10001000 |                         10001000
          COMP_LOOP_C_72 |                         10001001 |                         10001001
          COMP_LOOP_C_73 |                         10001010 |                         10001010
          COMP_LOOP_C_74 |                         10001011 |                         10001011
          COMP_LOOP_C_75 |                         10001100 |                         10001100
          COMP_LOOP_C_76 |                         10001101 |                         10001101
          COMP_LOOP_C_77 |                         10001110 |                         10001110
          COMP_LOOP_C_78 |                         10001111 |                         10001111
          COMP_LOOP_C_79 |                         10010000 |                         10010000
          COMP_LOOP_C_80 |                         10010001 |                         10010001
          COMP_LOOP_C_81 |                         10010010 |                         10010010
          COMP_LOOP_C_82 |                         10010011 |                         10010011
          COMP_LOOP_C_83 |                         10010100 |                         10010100
          COMP_LOOP_C_84 |                         10010101 |                         10010101
          COMP_LOOP_C_85 |                         10010110 |                         10010110
          COMP_LOOP_C_86 |                         10010111 |                         10010111
          COMP_LOOP_C_87 |                         10011000 |                         10011000
          COMP_LOOP_C_88 |                         10011001 |                         10011001
          COMP_LOOP_C_89 |                         10011010 |                         10011010
          COMP_LOOP_C_90 |                         10011011 |                         10011011
          COMP_LOOP_C_91 |                         10011100 |                         10011100
          COMP_LOOP_C_92 |                         10011101 |                         10011101
          COMP_LOOP_C_93 |                         10011110 |                         10011110
          COMP_LOOP_C_94 |                         10011111 |                         10011111
          COMP_LOOP_C_95 |                         10100000 |                         10100000
          COMP_LOOP_C_96 |                         10100001 |                         10100001
          COMP_LOOP_C_97 |                         10100010 |                         10100010
COMP_LOOP_4_modExp_dev_1_while_C_0 |                         10100011 |                         10100011
COMP_LOOP_4_modExp_dev_1_while_C_1 |                         10100100 |                         10100100
COMP_LOOP_4_modExp_dev_1_while_C_2 |                         10100101 |                         10100101
COMP_LOOP_4_modExp_dev_1_while_C_3 |                         10100110 |                         10100110
COMP_LOOP_4_modExp_dev_1_while_C_4 |                         10100111 |                         10100111
COMP_LOOP_4_modExp_dev_1_while_C_5 |                         10101000 |                         10101000
COMP_LOOP_4_modExp_dev_1_while_C_6 |                         10101001 |                         10101001
COMP_LOOP_4_modExp_dev_1_while_C_7 |                         10101010 |                         10101010
COMP_LOOP_4_modExp_dev_1_while_C_8 |                         10101011 |                         10101011
COMP_LOOP_4_modExp_dev_1_while_C_9 |                         10101100 |                         10101100
COMP_LOOP_4_modExp_dev_1_while_C_10 |                         10101101 |                         10101101
COMP_LOOP_4_modExp_dev_1_while_C_11 |                         10101110 |                         10101110
COMP_LOOP_4_modExp_dev_1_while_C_12 |                         10101111 |                         10101111
COMP_LOOP_4_modExp_dev_1_while_C_13 |                         10110000 |                         10110000
COMP_LOOP_4_modExp_dev_1_while_C_14 |                         10110001 |                         10110001
          COMP_LOOP_C_98 |                         10110010 |                         10110010
          COMP_LOOP_C_99 |                         10110011 |                         10110011
         COMP_LOOP_C_100 |                         10110100 |                         10110100
         COMP_LOOP_C_101 |                         10110101 |                         10110101
         COMP_LOOP_C_102 |                         10110110 |                         10110110
         COMP_LOOP_C_103 |                         10110111 |                         10110111
         COMP_LOOP_C_104 |                         10111000 |                         10111000
         COMP_LOOP_C_105 |                         10111001 |                         10111001
         COMP_LOOP_C_106 |                         10111010 |                         10111010
         COMP_LOOP_C_107 |                         10111011 |                         10111011
         COMP_LOOP_C_108 |                         10111100 |                         10111100
         COMP_LOOP_C_109 |                         10111101 |                         10111101
         COMP_LOOP_C_110 |                         10111110 |                         10111110
         COMP_LOOP_C_111 |                         10111111 |                         10111111
         COMP_LOOP_C_112 |                         11000000 |                         11000000
         COMP_LOOP_C_113 |                         11000001 |                         11000001
         COMP_LOOP_C_114 |                         11000010 |                         11000010
         COMP_LOOP_C_115 |                         11000011 |                         11000011
         COMP_LOOP_C_116 |                         11000100 |                         11000100
         COMP_LOOP_C_117 |                         11000101 |                         11000101
         COMP_LOOP_C_118 |                         11000110 |                         11000110
         COMP_LOOP_C_119 |                         11000111 |                         11000111
         COMP_LOOP_C_120 |                         11001000 |                         11001000
         COMP_LOOP_C_121 |                         11001001 |                         11001001
         COMP_LOOP_C_122 |                         11001010 |                         11001010
         COMP_LOOP_C_123 |                         11001011 |                         11001011
         COMP_LOOP_C_124 |                         11001100 |                         11001100
         COMP_LOOP_C_125 |                         11001101 |                         11001101
         COMP_LOOP_C_126 |                         11001110 |                         11001110
         COMP_LOOP_C_127 |                         11001111 |                         11001111
         COMP_LOOP_C_128 |                         11010000 |                         11010000
            VEC_LOOP_C_0 |                         11010001 |                         11010001
          STAGE_LOOP_C_4 |                         11010010 |                         11010010
                main_C_1 |                         11010011 |                         11010011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'inPlaceNTT_DIT_core_core_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2095.621 ; gain = 608.023
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_3_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_2_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_3_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_1_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_3_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_0_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_3_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIT_core_inst/p_rsc_triosy_obj'
INFO: [Synth 8-223] decloning instance 'inPlaceNTT_DIT_core_inst/vec_rsc_triosy_0_3_obj' (mgc_io_sync_v2) to 'inPlaceNTT_DIT_core_inst/r_rsc_triosy_obj'

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mgc_rem                  |          12|     18134|
|2     |modulo_dev_core__GCB0    |           1|     43171|
|3     |modulo_dev_core__GCB1    |           1|     11291|
|4     |inPlaceNTT_DIT_core__GC0 |           1|     15032|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 780   
	   2 Input     65 Bit       Adders := 40    
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 65    
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 284   
	               55 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 30    
+---Multipliers : 
	                64x64  Multipliers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 780   
	   2 Input     65 Bit        Muxes := 39    
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 64    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	 212 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 679   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mgc_rem 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 65    
	   2 Input     65 Bit       Adders := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 65    
	   2 Input     65 Bit        Muxes := 3     
Module modulo_dev_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 278   
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 438   
Module mgc_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 65    
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 64    
	   2 Input     11 Bit        Muxes := 1     
Module inPlaceNTT_DIT_core_core_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 212 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module inPlaceNTT_DIT_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               55 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                64x64  Multipliers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 241   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.srcs/sources_1/imports/inplaceNTT_DIT/concat_sim_rtl.v:7780]
DSP Report: Generating DSP nl_mul_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: PCIN+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: Generating DSP nl_mul_nl, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
DSP Report: operator nl_mul_nl is absorbed into DSP nl_mul_nl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2095.621 ; gain = 608.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------+------------+---------------+----------------+
|Module Name                  | RTL Object | Depth x Width | Implemented As | 
+-----------------------------+------------+---------------+----------------+
|inPlaceNTT_DIT_core_core_fsm | fsm_output | 256x8         | LUT            | 
+-----------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|inPlaceNTT_DIT | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | (PCIN>>17)+A*B | 14     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | PCIN+A*B       | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|inPlaceNTT_DIT | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mgc_rem                  |          12|      9370|
|2     |modulo_dev_core__GCB0    |           1|     42899|
|3     |modulo_dev_core__GCB1    |           1|     11173|
|4     |inPlaceNTT_DIT_core__GC0 |           1|      8024|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 2403.836 ; gain = 916.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:36 . Memory (MB): peak = 2616.262 ; gain = 1128.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |mgc_rem                  |          12|      9370|
|2     |modulo_dev_core__GCB0    |           1|     42899|
|3     |modulo_dev_core__GCB1    |           1|     11173|
|4     |inPlaceNTT_DIT_core__GC0 |           1|      8530|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:30 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:53 ; elapsed = 00:02:54 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:02:54 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:02:56 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|inPlaceNTT_DIT | inPlaceNTT_DIT_core_inst/modulo_dev_cmp/modulo_dev_core_inst/m_buf_sva_12_reg[63] | 6      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+---------------+-----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  7428|
|3     |DSP_ALU         |    10|
|4     |DSP_A_B_DATA    |    10|
|5     |DSP_C_DATA      |    10|
|6     |DSP_MULTIPLIER  |    10|
|7     |DSP_M_DATA      |    10|
|8     |DSP_OUTPUT      |    10|
|9     |DSP_PREADD      |    10|
|10    |DSP_PREADD_DATA |    10|
|11    |LUT1            |  1612|
|12    |LUT2            |  2735|
|13    |LUT3            | 26782|
|14    |LUT4            | 29221|
|15    |LUT5            | 28411|
|16    |LUT6            | 28715|
|17    |MUXF7           |    17|
|18    |SRL16E          |    64|
|19    |FDRE            | 18197|
|20    |FDSE            |     2|
|21    |IBUF            |   386|
|22    |OBUF            |   330|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+-------+
|      |Instance                              |Module                       |Cells  |
+------+--------------------------------------+-----------------------------+-------+
|1     |top                                   |                             | 143981|
|2     |  inPlaceNTT_DIT_core_inst            |inPlaceNTT_DIT_core          | 143195|
|3     |    nl_mul_nl                         |nl_mul_nl_funnel             |      8|
|4     |    nl_mul_nl__0                      |nl_mul_nl_funnel__1          |      8|
|5     |    nl_mul_nl__1                      |nl_mul_nl_funnel__2          |      8|
|6     |    nl_mul_nl__2                      |nl_mul_nl_funnel__3          |      8|
|7     |    nl_mul_nl__3                      |nl_mul_nl_funnel__4          |      8|
|8     |    nl_mul_nl__4                      |nl_mul_nl_funnel__5          |      8|
|9     |    nl_mul_nl__5                      |nl_mul_nl_funnel__6          |      8|
|10    |    nl_mul_nl__6                      |nl_mul_nl_funnel__7          |      8|
|11    |    nl_mul_nl__7                      |nl_mul_nl_funnel__8          |      8|
|12    |    nl_mul_nl__8                      |nl_mul_nl_funnel__9          |      8|
|13    |    STAGE_LOOP_lshift_rg              |mgc_shift_l_v5               |      2|
|14    |    inPlaceNTT_DIT_core_core_fsm_inst |inPlaceNTT_DIT_core_core_fsm |   1443|
|15    |    modulo_dev_cmp                    |modulo_dev                   | 139085|
|16    |      modulo_dev_core_inst            |modulo_dev_core              | 139085|
|17    |        rem_13_cmp                    |mgc_rem                      |   9241|
|18    |        rem_13_cmp_1                  |mgc_rem_0                    |   9504|
|19    |        rem_13_cmp_10                 |mgc_rem_1                    |   9304|
|20    |        rem_13_cmp_11                 |mgc_rem_2                    |   9303|
|21    |        rem_13_cmp_2                  |mgc_rem_3                    |   9240|
|22    |        rem_13_cmp_3                  |mgc_rem_4                    |   9240|
|23    |        rem_13_cmp_4                  |mgc_rem_5                    |   9241|
|24    |        rem_13_cmp_5                  |mgc_rem_6                    |   9240|
|25    |        rem_13_cmp_6                  |mgc_rem_7                    |   9304|
|26    |        rem_13_cmp_7                  |mgc_rem_8                    |   9303|
|27    |        rem_13_cmp_8                  |mgc_rem_9                    |   9242|
|28    |        rem_13_cmp_9                  |mgc_rem_10                   |   9240|
+------+--------------------------------------+-----------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 2786.535 ; gain = 1298.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 2786.535 ; gain = 1008.910
Synthesis Optimization Complete : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 2786.535 ; gain = 1298.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7842 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2899.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 397 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 386 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:29 ; elapsed = 00:03:32 . Memory (MB): peak = 2899.902 ; gain = 2544.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2899.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/NTT_Xilinx/NTT_Vivado/inplaceNTT_DIT/inplaceNTT_DIT.runs/synth_2/inPlaceNTT_DIT.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2899.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file inPlaceNTT_DIT_utilization_synth.rpt -pb inPlaceNTT_DIT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 23:58:45 2021...
