

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 17 20:09:47 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.371 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      109|      109| 0.545 us | 0.545 us |  105|  105| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_U0  |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s  |       67|       67|  0.335 us |  0.335 us |   67|   67|   none  |
        |softmax_array_array_ap_fixed_10u_softmax_config6_U0   |softmax_array_array_ap_fixed_10u_softmax_config6_s   |        4|        4| 20.000 ns | 20.000 ns |    4|    4|   none  |
        |conv_2d_cl_array_array_ap_fixed_2u_config2_U0         |conv_2d_cl_array_array_ap_fixed_2u_config2_s         |      104|      104|  0.520 us |  0.520 us |  104|  104|   none  |
        |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0       |zeropad2d_cl_array_array_ap_fixed_1u_config7_s       |      103|      103|  0.515 us |  0.515 us |  103|  103|   none  |
        |relu_array_array_ap_fixed_2u_relu_config3_U0          |relu_array_array_ap_fixed_2u_relu_config3_s          |       66|       66|  0.330 us |  0.330 us |   66|   66|   none  |
        |Block_proc_U0                                         |Block_proc                                           |        0|        0|    0 ns   |    0 ns   |    0|    0|   none  |
        +------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       20|     -|
|FIFO                 |        5|      -|      226|      491|     -|
|Instance             |        6|    965|     6276|    36034|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       11|    965|     6508|    36581|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |     31|    ~0   |        8|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |      7|    ~0   |        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+
    |                       Instance                       |                        Module                       | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+
    |Block_proc_U0                                         |Block_proc                                           |        0|      0|     2|     11|    0|
    |conv_2d_cl_array_array_ap_fixed_2u_config2_U0         |conv_2d_cl_array_array_ap_fixed_2u_config2_s         |        0|     14|   837|   1194|    0|
    |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_U0  |dense_array_array_ap_fixed_16_6_5_3_0_10u_config5_s  |        0|    941|  5029|  32853|    0|
    |relu_array_array_ap_fixed_2u_relu_config3_U0          |relu_array_array_ap_fixed_2u_relu_config3_s          |        0|      0|    15|    189|    0|
    |softmax_array_array_ap_fixed_10u_softmax_config6_U0   |softmax_array_array_ap_fixed_10u_softmax_config6_s   |        6|     10|   366|   1593|    0|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0       |zeropad2d_cl_array_array_ap_fixed_1u_config7_s       |        0|      0|    27|    194|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+
    |Total                                                 |                                                     |        6|    965|  6276|  36034|    0|
    +------------------------------------------------------+-----------------------------------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |layer2_out_V_data_0_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer2_out_V_data_1_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer3_out_V_data_0_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer3_out_V_data_1_V_U  |        1|  35|   0|    -|    64|   16|     1024|
    |layer5_out_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_4_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_5_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_6_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_7_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_8_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer5_out_V_data_9_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer7_out_V_data_0_V_U  |        1|  36|   0|    -|   100|   16|     1600|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        5| 226|   0|    0|   366|  240|     5856|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                      |     +    |      0|  0|   3|           2|           1|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |Block_proc_U0_ap_start                                            |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                      |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                     |    and   |      0|  0|   2|           1|           1|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                             |          |      0|  0|  20|          11|           9|
    +------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                 | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                          |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                    |   9|          2|    1|          2|
    |ap_sync_reg_zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready  |   9|          2|    1|          2|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                 |  36|          8|    6|         12|
    +----------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                          |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                    |  1|   0|    1|          0|
    |ap_sync_reg_zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready  |  1|   0|    1|          0|
    |zeropad2d_cl_array_array_ap_fixed_1u_config7_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 |  6|   0|    6|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|conv2d_1_input_V_data_0_V_TDATA   |  in |   16|    axis    | conv2d_1_input_V_data_0_V |    pointer   |
|conv2d_1_input_V_data_0_V_TVALID  |  in |    1|    axis    | conv2d_1_input_V_data_0_V |    pointer   |
|conv2d_1_input_V_data_0_V_TREADY  | out |    1|    axis    | conv2d_1_input_V_data_0_V |    pointer   |
|layer6_out_V_data_0_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_0_V   |    pointer   |
|layer6_out_V_data_0_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_0_V   |    pointer   |
|layer6_out_V_data_0_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_0_V   |    pointer   |
|layer6_out_V_data_1_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_1_V   |    pointer   |
|layer6_out_V_data_1_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_1_V   |    pointer   |
|layer6_out_V_data_1_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_1_V   |    pointer   |
|layer6_out_V_data_2_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_2_V   |    pointer   |
|layer6_out_V_data_2_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_2_V   |    pointer   |
|layer6_out_V_data_2_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_2_V   |    pointer   |
|layer6_out_V_data_3_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_3_V   |    pointer   |
|layer6_out_V_data_3_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_3_V   |    pointer   |
|layer6_out_V_data_3_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_3_V   |    pointer   |
|layer6_out_V_data_4_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_4_V   |    pointer   |
|layer6_out_V_data_4_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_4_V   |    pointer   |
|layer6_out_V_data_4_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_4_V   |    pointer   |
|layer6_out_V_data_5_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_5_V   |    pointer   |
|layer6_out_V_data_5_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_5_V   |    pointer   |
|layer6_out_V_data_5_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_5_V   |    pointer   |
|layer6_out_V_data_6_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_6_V   |    pointer   |
|layer6_out_V_data_6_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_6_V   |    pointer   |
|layer6_out_V_data_6_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_6_V   |    pointer   |
|layer6_out_V_data_7_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_7_V   |    pointer   |
|layer6_out_V_data_7_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_7_V   |    pointer   |
|layer6_out_V_data_7_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_7_V   |    pointer   |
|layer6_out_V_data_8_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_8_V   |    pointer   |
|layer6_out_V_data_8_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_8_V   |    pointer   |
|layer6_out_V_data_8_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_8_V   |    pointer   |
|layer6_out_V_data_9_V_TDATA       | out |   16|    axis    |   layer6_out_V_data_9_V   |    pointer   |
|layer6_out_V_data_9_V_TVALID      | out |    1|    axis    |   layer6_out_V_data_9_V   |    pointer   |
|layer6_out_V_data_9_V_TREADY      |  in |    1|    axis    |   layer6_out_V_data_9_V   |    pointer   |
|const_size_in_1                   | out |   16|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_in_1_ap_vld            | out |    1|   ap_vld   |      const_size_in_1      |    pointer   |
|const_size_out_1                  | out |   16|   ap_vld   |      const_size_out_1     |    pointer   |
|const_size_out_1_ap_vld           | out |    1|   ap_vld   |      const_size_out_1     |    pointer   |
|ap_clk                            |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_rst_n                          |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |         myproject         | return value |
|ap_done                           | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |         myproject         | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |         myproject         | return value |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

