/** \file trace_type
 * \brief Implementation of different trace types at instrumentation-time
 *
 * \author SÃ©bastien Darche <sebastien.darche@polymtl.ca>
 */

#include "hip_analyzer_pass.h"

#include "ir_codegen.h"
#include "llvm/IR/CFG.h"
#include "llvm/IR/DerivedTypes.h"
#include "llvm/IR/InlineAsm.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/IR/Value.h"
#include <string>

namespace hip {

const std::string TraceType::default_tracing_prefix = "tracing_";

namespace {

struct Register {
    Register(uint8_t id)
        : id(id), name(llvm::Twine("s[")
                           .concat(std::to_string(id))
                           .concat(":")
                           .concat(std::to_string(id + 1))
                           .concat("]")
                           .str()),
          lo("s" + std::to_string(id)), hi("s" + std::to_string(id + 1)) {}

    uint8_t id;
    std::string name;

    std::string lo;
    std::string hi;
};

// ----- Thread or Wave event production mode ----- //

class ThreadTrace : public TraceType {
  public:
    const std::map<llvm::BasicBlock*, std::pair<llvm::Value*, llvm::Value*>>&
    initTracingIndices(llvm::Function& kernel) override final {
        idx_map.clear(); // Reset map

        auto& entry = kernel.getEntryBlock();
        llvm::IRBuilder<> builder_locals(&entry);
        setInsertPointPastAllocas(builder_locals, kernel);

        auto* i32_ty = getCounterType(*kernel.getParent());
        auto* trace_idx = builder_locals.CreateAlloca(
            i32_ty, 0, nullptr, llvm::Twine("_trace_idx"));

        for (auto& bb : kernel) {
            builder_locals.SetInsertPoint(&bb);
            auto* incremented = getCounterAndIncrement(
                *kernel.getParent(), builder_locals, trace_idx);

            idx_map.insert({&bb, {trace_idx, incremented}});
            // incremented will not actually be used as it is stored in the
            // allocated
        }

        return idx_map;
    }

    llvm::Value* getCounterAndIncrement(llvm::Module& mod,
                                        llvm::IRBuilder<>& builder,
                                        llvm::Value* counter) override final {
        if (counter->getType()->isPointerTy()) {
            // Load the value
            auto* loaded = builder.CreateLoad(
                getCounterType(mod),
                counter); // We'll have to deal with the deprecation warning
                          // until AMD decides to enable opaque pointers in
                          // device compilation

            // Increment the value
            auto* inced = builder.CreateAdd(loaded, builder.getInt32(1));

            // Store the old value
            builder.CreateStore(inced, counter);
            return inced;
        } else {
            // Increment & return the value
            return builder.CreateAdd(counter, builder.getInt32(1));
        }
    }

    void finalizeTracingIndices(llvm::Function& kernel) override {
        // Everything was already computed when initializing, do nothing
    }

    llvm::Value* traceIdxAtBlock(llvm::BasicBlock& bb) override {
        return idx_map.at(&bb).first;
    }

  private:
    std::map<llvm::BasicBlock*, std::pair<llvm::Value*, llvm::Value*>> idx_map;
};

/** \class WaveTrace
 * \brief A trace whose producer is a wavefront, and not a single thread. We
 * have to ensuire that the trace index is global to the whole wavefront and
 * that a single event is created no matter the number of active threads
 */
class WaveTrace : public TraceType {
  public:
    const std::map<llvm::BasicBlock*, std::pair<llvm::Value*, llvm::Value*>>&
    initTracingIndices(llvm::Function& kernel) override final {
        idx_map.clear(); // Reset map

        auto& entry = kernel.getEntryBlock();
        llvm::IRBuilder<> builder(&entry);

        for (auto& bb : kernel) {
            llvm::dbgs() << "BB : \n" << bb << '\n';
            builder.SetInsertPoint(&*bb.getFirstNonPHIOrDbgOrAlloca());

            if (bb.isEntryBlock()) {
                continue;
            }

            auto* incremented =
                getCounterAndIncrement(*kernel.getParent(), builder, nullptr);

            idx_map.insert({&bb, {incremented, incremented}});
        }

        return idx_map;
    }

    llvm::Value* getThreadStorage(llvm::Module& mod, llvm::IRBuilder<>& builder,
                                  llvm::Value* storage_ptr,
                                  llvm::Value* offsets_ptr) override {

        auto* i64_ty = builder.getInt64Ty();

        auto* vgpr = builder.CreatePtrToInt(
            builder.CreateCall(getOffsetGetter(mod),
                               {storage_ptr, offsets_ptr, getEventSize(mod)}),
            i64_ty);

        // Because readfirstlane is only for 32 bit integers, we have to perform
        // two readlanes then assemble the result after a zext

        thread_storage = readFirstLaneI64(builder, vgpr, index.id);
        return thread_storage;
    }

    void finalizeTracingIndices(llvm::Function& kernel) override {}

    llvm::Value* getCounterAndIncrement(llvm::Module& mod,
                                        llvm::IRBuilder<>& builder,
                                        llvm::Value* counter) override {
        auto* inc_lsb = incrementRegisterAsm(builder, index.lo, false,
                                             std::to_string(eventSize()));
        auto* inc_msb = incrementRegisterAsm(builder, index.hi, true, "0");

        auto* incremented = builder.CreateCall(inc_lsb, {});
        builder.CreateCall(inc_msb, {});

        return incremented;
    }

    llvm::Value* traceIdxAtBlock(llvm::BasicBlock& bb) override {
        const auto [pre_inc, post_inc] = idx_map.at(&bb);
        return pre_inc;
    }

    virtual void createEvent(llvm::Module& mod, llvm::IRBuilder<>& builder,
                             llvm::Value* thread_storage, llvm::Value* counter,
                             uint64_t bb) override = 0;

    virtual size_t eventSize() const = 0;

  protected:
    llvm::Value* thread_storage = nullptr;
    constexpr static uint8_t index_reg = 40u;

    const Register index{40};

  private:
    std::map<llvm::BasicBlock*, std::pair<llvm::Value*, llvm::Value*>> idx_map;
};

// ----- Event types ----- //

class Event : public ThreadTrace {
  public:
    llvm::Type* getEventType(llvm::LLVMContext& context) const override {
        return llvm::StructType::create(
            context, {llvm::Type::getInt64Ty(context)}, "hipEvent");
    }

    llvm::Function* getEventCtor(llvm::Module& mod) const override {
        return getFunction(mod, "_hip_event_ctor",
                           getEventCtorType(mod.getContext()));
    }

    std::pair<llvm::Value*, llvm::Value*>
    getQueueType(llvm::Module& mod) const override {
        return getPair(mod.getContext(), 0, 0);
    }
};

class TaggedEvent : public ThreadTrace {
  public:
    llvm::Type* getEventType(llvm::LLVMContext& context) const override {
        auto* i64 = llvm::Type::getInt64Ty(context);
        return llvm::StructType::create(context, {i64, i64}, "hipTaggedEvent");
    }

    llvm::Function* getEventCtor(llvm::Module& mod) const override {
        return getFunction(mod, "_hip_tagged_event_ctor",
                           getEventCtorType(mod.getContext()));
    }

    std::pair<llvm::Value*, llvm::Value*>
    getQueueType(llvm::Module& mod) const override {
        return getPair(mod.getContext(), 1, 0);
    }
};

class WaveState : public WaveTrace {
  public:
    llvm::Type* getEventType(llvm::LLVMContext& context) const override {
        auto* i64 = llvm::Type::getInt64Ty(context);
        auto* i32 = llvm::Type::getInt32Ty(context);
        return llvm::StructType::create(context, {i64, i64, i32, i32},
                                        "hipWaveState");
    }

    llvm::Function* getEventCtor(llvm::Module& mod) const override {
        return getFunction(mod, "_hip_wavestate_ctor",
                           getEventCtorType(mod.getContext()));
    }

    virtual llvm::Function* getEventCreator(llvm::Module& mod) const override {
        return TracingFunctions{mod}._hip_create_wave_event;
    }

    llvm::Function* getOffsetGetter(llvm::Module& mod) const override {
        return TracingFunctions{mod}._hip_get_wave_trace_offset;
    }

    std::pair<llvm::Value*, llvm::Value*>
    getQueueType(llvm::Module& mod) const override {
        return getPair(mod.getContext(), 2, 1);
    }

    void createEvent(llvm::Module& mod, llvm::IRBuilder<>& builder,
                     llvm::Value* thread_storage, llvm::Value* counter,
                     uint64_t bb) override {
        // We are not calling a "simple" device function. This constructor is
        // handwritten in assembly.
        auto* int32_ty = builder.getInt32Ty();
        auto* ctor_ty =
            llvm::FunctionType::get(builder.getVoidTy(), {int32_ty}, false);

        auto* ctor = llvm::InlineAsm::get(ctor_ty, wave_event_ctor_asm,
                                          wave_event_ctor_constraints, true);

        // llvm::dbgs() << "Base storage " << *thread_storage << '\n';
        // llvm::dbgs() << "Counter " << *counter << '\n';

        builder.CreateCall(ctor, {builder.getInt32(bb)});
    }

    size_t eventSize() const override { return 24u; }

    void finalize(llvm::IRBuilder<>& builder) const override {
        // If a wave writes to scalar cache, it has to be explicitely flushed
        // at the end of the wave lifetime to ensure the following wave does not
        // overwrite it. This is hardly explained in the ISA description, and
        // the compiler is supposed to do it itself but does not for inline
        // assembly.
        auto* flush_ty =
            llvm::FunctionType::get(builder.getVoidTy(), {}, false);
        auto* flush = llvm::InlineAsm::get(flush_ty, flush_asm, "", true);

        builder.CreateCall(flush, {});
    }

  private:
    static constexpr auto* wave_event_ctor_asm =
        // Prepare payload
        "s_memrealtime s[24:25]\n"                // timestamp
        "s_mov_b64 s[26:27], exec\n"              // exec mask
        "s_getreg_b32 s28, hwreg(HW_REG_HW_ID)\n" // hw_id
        "s_mov_b32 s29, $0\n"                     // bb
        "s_waitcnt lgkmcnt(0)\n"
        // Write to mem
        "s_store_dwordx4 s[24:27], s[40:41], 0\n"
        "s_store_dwordx2 s[28:29], s[40:41], 16\n"
        "s_waitcnt lgkmcnt(0)\n";
    static constexpr auto* wave_event_ctor_constraints =
        "i,~{s24},~{s25},~{s26},~{s27},~{s28},~{s29}"; // Temp values

    static constexpr auto* flush_asm = "s_dcache_wb\n";
};

class GlobalWaveState : public WaveTrace {
  public:
    llvm::Value* getCounterAndIncrement(llvm::Module& mod,
                                        llvm::IRBuilder<>& builder,
                                        llvm::Value* counter) override {
        // Nothing to do : incremented atomically when creating the event
        return nullptr;
    }

    llvm::Value* getThreadStorage(llvm::Module& mod, llvm::IRBuilder<>& builder,
                                  llvm::Value* storage_ptr,
                                  llvm::Value* offsets_ptr) override {
        TracingFunctions utils{mod};

        // The "storage pointer" in this case is the global tracing pointer
        auto global_trace_pointer = builder.CreateCall(
            utils._hip_get_global_memory_trace_ptr, {storage_ptr});
        thread_storage =
            readFirstLaneI64(builder, global_trace_pointer, index_reg);

        // Compute wave id

        auto* v_u32_id = builder.CreateCall(utils._hip_wave_id_1d, {});
        wave_id = readFirstLane(builder, v_u32_id);

        return thread_storage;
    }

    llvm::Type* getEventType(llvm::LLVMContext& context) const override {
        auto* i64 = llvm::Type::getInt64Ty(context);
        auto* i32 = llvm::Type::getInt32Ty(context);
        return llvm::StructType::create(context, {i64, i64, i32, i32, i64},
                                        "hipWaveStateTag");
    }

    llvm::Function* getEventCtor(llvm::Module& mod) const override {
        return getFunction(mod, "_hip_wavestate_ctor",
                           getEventCtorType(mod.getContext()));
    }

    virtual llvm::Function* getEventCreator(llvm::Module& mod) const override {
        return TracingFunctions{mod}._hip_create_wave_event;
    }

    llvm::Function* getOffsetGetter(llvm::Module& mod) const override {
        return TracingFunctions{mod}._hip_get_wave_trace_offset;
    }

    std::pair<llvm::Value*, llvm::Value*>
    getQueueType(llvm::Module& mod) const override {
        return getPair(mod.getContext(), 2, 1);
    }

    void createEvent(llvm::Module& mod, llvm::IRBuilder<>& builder,
                     llvm::Value* thread_storage, llvm::Value* counter,
                     uint64_t bb) override {
        // We are not calling a "simple" device function. This constructor is
        // handwritten in assembly.
        auto* int32_ty = builder.getInt32Ty();
        auto* ctor_ty = llvm::FunctionType::get(
            builder.getVoidTy(), {int32_ty, int32_ty, int32_ty}, false);

        auto* ctor = llvm::InlineAsm::get(ctor_ty, wave_event_ctor_asm,
                                          wave_event_ctor_constraints, true);

        // llvm::dbgs() << "Base storage " << *thread_storage << '\n';
        // llvm::dbgs() << "Counter " << *counter << '\n';

        builder.CreateCall(ctor, {builder.getInt32(eventSize()),
                                  builder.getInt32(bb), wave_id});
    }

    size_t eventSize() const override { return 28; }

    void finalize(llvm::IRBuilder<>& builder) const override {
        // If a wave writes to scalar cache, it has to be explicitely flushed
        // at the end of the wave lifetime to ensure the following wave does not
        // overwrite it. This is hardly explained in the ISA description, and
        // the compiler is supposed to do it itself but does not for inline
        // assembly.
        auto* flush_ty =
            llvm::FunctionType::get(builder.getVoidTy(), {}, false);
        auto* flush = llvm::InlineAsm::get(flush_ty, flush_asm, "", true);

        builder.CreateCall(flush, {});
    }

  private:
    llvm::Value* wave_id = nullptr;

    static constexpr auto* wave_event_ctor_asm =
        // Prepare payload
        "s_mov_b64 s[22:23], $0\n"                     // Event size
        "s_atomic_add_x2 s[22:23], s[40:41], 24 glc\n" // Atomically increment
                                                       // the global trace
                                                       // pointer
        "s_memrealtime s[24:25]\n"                     // timestamp
        "s_mov_b64 s[26:27], exec\n"                   // exec mask
        "s_getreg_b32 s28, hwreg(HW_REG_HW_ID)\n"      // hw_id
        "s_mov_b32 s29, $1\n"                          // bb
        "s_mov_b32 s30, $2\n"
        "s_waitcnt lgkmcnt(0)\n"
        // Write to mem
        "s_store_dwordx4 s[24:27], s[22:23], 0\n"
        "s_store_dwordx2 s[28:29], s[22:23], 16\n"
        "s_store_dword s30, s[22:23], 24\n"
        "s_waitcnt lgkmcnt(0)\n";
    static constexpr auto* wave_event_ctor_constraints =
        "i,i,s,"         // u32 Event size, u32 bb, u32 producer
        "~{s22},~{s23}," // Trace pointer
        "~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s30}"; // Temp
                                                            // values

    static constexpr auto* flush_asm = "s_dcache_wb\n";
};

class ChunkAllocatorWaveTrace : public WaveTrace {
  public:
    llvm::Value* getCounterAndIncrement(llvm::Module& mod,
                                        llvm::IRBuilder<>& builder,
                                        llvm::Value* counter) override {
        // Nothing to do : incremented atomically when creating the event
        return nullptr;
    }

    llvm::Value* getThreadStorage(llvm::Module& mod, llvm::IRBuilder<>& builder,
                                  llvm::Value* storage_ptr,
                                  llvm::Value* offsets_ptr) override {
        TracingFunctions utils{mod};

        auto* int32_ty = builder.getInt32Ty();
        auto* void_ty = builder.getVoidTy();

        readFirstLaneI64(builder, storage_ptr, register_ptr.id);

        // auto* v_u32_id = builder.CreateCall(utils._hip_wave_id_1d, {});
        auto* v_u32_id = builder.getInt32(0);
        wave_id = readFirstLane(builder, v_u32_id);

        auto trampoline_ty =
            llvm::FunctionType::get(void_ty, {int32_ty, int32_ty}, false);
        auto trampoline = llvm::InlineAsm::get(trampoline_ty, trampoline_asm,
                                               trampoline_constraints, true);
        builder.CreateCall(trampoline,
                           {wave_id, builder.getInt32(eventSize() - 1)});

        return storage_ptr;
    }

    llvm::Type* getEventType(llvm::LLVMContext& context) const override {
        auto* i64 = llvm::Type::getInt64Ty(context);
        auto* i32 = llvm::Type::getInt32Ty(context);
        return llvm::StructType::create(context, {i64, i64, i32, i32},
                                        "hipWaveState");
    }

    llvm::Function* getEventCtor(llvm::Module& mod) const override {
        return getFunction(mod, "_hip_wavestate_ctor",
                           getEventCtorType(mod.getContext()));
    }

    virtual llvm::Function* getEventCreator(llvm::Module& mod) const override {
        return TracingFunctions{mod}._hip_create_wave_event;
    }

    llvm::Function* getOffsetGetter(llvm::Module& mod) const override {
        return TracingFunctions{mod}._hip_get_wave_trace_offset;
    }

    std::pair<llvm::Value*, llvm::Value*>
    getQueueType(llvm::Module& mod) const override {
        return getPair(mod.getContext(), 2, 1);
    }

    void createEvent(llvm::Module& mod, llvm::IRBuilder<>& builder,
                     llvm::Value* thread_storage, llvm::Value* counter,
                     uint64_t bb) override {
        // We are not calling a "simple" device function. This constructor is
        // handwritten in assembly.
        auto* int32_ty = builder.getInt32Ty();

        auto* ctor_ty = llvm::FunctionType::get(
            builder.getVoidTy(), {int32_ty, int32_ty, int32_ty}, false);

        auto* ctor = llvm::InlineAsm::get(ctor_ty, wave_event_ctor_asm,
                                          wave_event_ctor_constraints, true);

        builder.CreateCall(ctor, {builder.getInt32(eventSize()),
                                  builder.getInt32(bb), wave_id});
    }

    size_t eventSize() const override { return 24; }

    void finalize(llvm::IRBuilder<>& builder) const override {
        // If a wave writes to scalar cache, it has to be explicitely
        // flushed at the end of the wave lifetime to ensure the following
        // wave does not overwrite it. This is hardly explained in the ISA
        // description, and the compiler is supposed to do it itself but
        // does not for inline assembly.
        auto* flush_ty =
            llvm::FunctionType::get(builder.getVoidTy(), {}, false);
        auto* flush = llvm::InlineAsm::get(flush_ty, flush_asm, "", true);

        builder.CreateCall(flush, {});
    }

  protected:
    llvm::Value* wave_id = nullptr;

    // Tracing pointer_end contains the pointer to the end of the current buffer
    const Register index_end{42u};

    // Registry pointer contains the pointer to the global, shared
    // ChunkAllocator::Registry.
    const Register register_ptr{44u};

    static constexpr auto* wave_event_ctor_asm =
        // Prepare payload
        "s_memrealtime s[24:25]\n"                // timestamp
        "s_mov_b64 s[26:27], exec\n"              // exec mask
        "s_getreg_b32 s28, hwreg(HW_REG_HW_ID)\n" // hw_id
        "s_mov_b32 s29, $1\n"                     // bb
        "s_waitcnt lgkmcnt(0)\n"
        // Write to mem
        "s_store_dwordx4 s[24:27], s[40:41], 0\n"
        "s_store_dwordx2 s[28:29], s[40:41], 16\n"
        // Check ptr + size > ptr_end
        "s_add_u32 s22, s40, $0\n"
        "s_addc_u32 s23, s41, 0\n"
        "s_getpc_b64 s[28:29]\n"
        "s_sub_u32 s30, s42, s22\n"
        "s_subb_u32 s30, s43, s23\n" // At this point, SCC holds whether or not
                                     // to jump
        "s_waitcnt lgkmcnt(0)\n"
        "s_cbranch_scc1 0b\n"
        "s_mov_b64 s[40:41], s[22:23]\n";

    static constexpr auto* wave_event_ctor_constraints =
        "i,i,s," // u32 Event size, u32 bb
                 // u32 producer. Last one is  "unused" but force the
                 // compiler to extend the lifetime of the values (due to
                 // the jump to 0b)
        "~{s22},~{s23},~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s30},"
        "~{scc}";

    static constexpr auto* trampoline_asm =
        // Always skip this section except if you've jumped to `trampoline`
        "s_getpc_b64 s[28:29]\n"
        "s_add_u32 s28, s28, 1f\n"
        "s_add_u32 s28, s28, -12\n"
        // Prepare call to alloc
        "0:\n"
        // New allocation (ChunkAllocator::Registry::alloc)
        //// Atomic add, load values
        "s_mov_b64 s[40:41], 1\n"
        "s_atomic_add_x2 s[40:41], s[44:45], 24 glc\n"
        "s_load_dwordx2 s[22:23], s[44:45], 0\n" // Load buffer_count
        "s_load_dwordx4 s[24:27], s[44:45], 8\n" // Load buffer_size, begin
        // Compute return address, s[46:47] holds PC before the substraction
        "s_add_u32 s28, s28, 16\n"
        "s_addc_u32 s29, s29, 0\n"
        // Wait for completion of loads
        "s_waitcnt lgkmcnt(0)\n"
        //// Compute new ptr, ptr_end
        ///// next %= buffer_count. Assume buffer_count is a power of two, so
        /// just retrieve the `buffer_count` lsb from s[40:41]
        "s_ff1_i32_b64 s22, s[22:23]\n" // log2(s[40:41])
        "s_add_u32 s22, s22, 1\n"
        "s_bfm_b64 s[22:23], s22, 0\n"
        "s_and_b64 s[40:41], s[40:41], s[22:23]\n"

        ///// next *= buffer_size (multiply s[40:41] * s[24:25], intermediate
        /// result in s[22:23])
        "s_mul_hi_u32 s22, s41, s24\n"
        "s_mul_hi_u32 s23, s40, s25\n"
        "s_mul_i32 s40, s40, s24\n"
        "s_add_u32 s41, s22, s23\n"
        ///// ptr = begin + next
        "s_add_u32 s40, s26, s40\n"
        "s_addc_u32 s41, s27, s41\n"
        "s_sub_u32 s24, s24, $1\n" // Reasonable to expect event_size <<< 2^32,
                                   // so no carry
        // Store producer id
        "s_store_dword $0, s[40:41]\n"
        "s_add_u32 s42, s40, s24\n"  // ptr_end_lo
        "s_addc_u32 s43, s41, s25\n" // ptr_end_hi
        "s_add_u32 s22, s40, 8\n"    // ptr_lo
        "s_addc_u32 s23, s41, 0\n"   // ptr_hi
        "s_waitcnt lgkmcnt(0)\n"
        "s_setpc_b64 s[28:29]\n"

        "1:"
        "s_mov_b64 s[40:41], s[22:23]\n";

    static constexpr auto* trampoline_constraints =
        // producer_id, event_size - 1
        "s,i,~{s22},~{s23},~{s24},~{s25},~{s26},~{s27},~{s28},~{s29},~{s30},"
        "~{scc}";

    static constexpr auto* flush_asm = "s_dcache_wb\n";
};

class CUChunkAllocatorWaveTrace : public ChunkAllocatorWaveTrace {
    llvm::Value* getThreadStorage(llvm::Module& mod, llvm::IRBuilder<>& builder,
                                  llvm::Value* storage_ptr,
                                  llvm::Value* offsets_ptr) override {
        TracingFunctions utils{mod};

        auto* int32_ty = builder.getInt32Ty();
        auto* void_ty = builder.getVoidTy();

        readFirstLaneI64(builder, storage_ptr, register_ptr.id);

        auto get_registry_ty = llvm::FunctionType::get(void_ty, {}, false);
        auto get_registry =
            llvm::InlineAsm::get(get_registry_ty, get_registry_asm,
                                 get_registry_asm_constraints, true);
        builder.CreateCall(get_registry, {});

        // auto* v_u32_id = builder.CreateCall(utils._hip_wave_id_1d, {});
        auto* v_u32_id = builder.getInt32(0);
        wave_id = readFirstLane(builder, v_u32_id);

        auto trampoline_ty =
            llvm::FunctionType::get(void_ty, {int32_ty, int32_ty}, false);
        auto trampoline = llvm::InlineAsm::get(trampoline_ty, trampoline_asm,
                                               trampoline_constraints, true);
        builder.CreateCall(trampoline,
                           {wave_id, builder.getInt32(eventSize() - 1)});

        return storage_ptr;
    }

  private:
    static constexpr auto* get_registry_asm =
        // We assume the base cache-aligned registry is stored in s[44:45]
        "s_getreg_b32 s20, hwreg(HW_REG_HW_ID)\n"
        "s_bfe_u32 s22, s20, 0x1000c\n"
        "s_bfe_u32 s21, s20, 0x40008\n"
        "s_bfe_u32 s20, s20, 0x2000d\n"
        "s_mul_i32 s22, s22, 14\n"
        "s_add_i32 s21, s21, s22\n"
        "s_mul_i32 s20, s20, 28\n"
        "s_add_i32 s20, s21, s20\n"
        "s_lshl_b32 s20, s20, 6\n"
        "s_add_u32 s44, s44, s20\n"
        "s_addc_u32 s45, s45, 0\n";

    static constexpr auto* get_registry_asm_constraints =
        "~{s20},~{s21},~{s22},~{scc}";
};

} // namespace

std::unique_ptr<TraceType> TraceType::create(const std::string& trace_type) {
    // Here goes
    if (trace_type == "trace-event") {
        return std::make_unique<Event>();
    } else if (trace_type == "trace-tagged") {
        return std::make_unique<TaggedEvent>();
    } else if (trace_type == "trace-wavestate") {
        return std::make_unique<WaveState>();
    } else if (trace_type == "trace-globalwavestate") {
        return std::make_unique<GlobalWaveState>();
    } else if (trace_type == "trace-wavestate-chunkallocator") {
        return std::make_unique<ChunkAllocatorWaveTrace>();
    } else if (trace_type == "trace-wavestate-cuchunkallocator") {
        return std::make_unique<CUChunkAllocatorWaveTrace>();
    } else {
        return {nullptr};
    }
}

} // namespace hip
