// Seed: 2413489375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = -1;
  logic id_5;
  ;
  assign id_2 = -1'h0;
  always $unsigned(48);
  ;
  wire [1 : ~  -1] id_6, id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd77,
    parameter id_3  = 32'd11,
    parameter id_9  = 32'd29
) (
    id_1[-1'b0 : 'b0],
    id_2,
    _id_3#(
        .id_4(-1),
        .id_5(~id_6)
    ),
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11
);
  output wire id_8;
  input wire id_7;
  output supply0 id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  logic [7:0][id_11 : id_9  !=  1] id_12["" : id_3];
  wire id_13;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_4,
      id_10
  );
  wire id_14;
endmodule
