Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 17:04:07 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.867        0.000                      0                  166        0.241        0.000                      0                  166       49.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              95.867        0.000                      0                  166        0.241        0.000                      0                  166       49.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.867ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.828ns (22.725%)  route 2.816ns (77.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.712     8.843    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 95.867    

Slack (MET) :             95.867ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.828ns (22.725%)  route 2.816ns (77.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.712     8.843    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 95.867    

Slack (MET) :             95.867ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.828ns (22.725%)  route 2.816ns (77.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.712     8.843    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 95.867    

Slack (MET) :             95.867ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.828ns (22.725%)  route 2.816ns (77.275%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.712     8.843    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y79         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 95.867    

Slack (MET) :             95.916ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.663     8.794    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 95.916    

Slack (MET) :             95.916ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.663     8.794    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[5]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 95.916    

Slack (MET) :             95.916ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.663     8.794    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[6]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 95.916    

Slack (MET) :             95.916ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.034%)  route 2.767ns (76.966%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.663     8.794    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.498   104.902    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
                         clock pessimism              0.272   105.174    
                         clock uncertainty           -0.035   105.139    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429   104.710    gamecounter/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.710    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 95.916    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.046%)  route 2.765ns (76.954%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.661     8.792    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.502   104.906    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[16]/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X63Y83         FDRE (Setup_fdre_C_R)       -0.429   104.714    gamecounter/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                        104.714    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 95.922    

Slack (MET) :             95.922ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.046%)  route 2.765ns (76.954%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.615     5.199    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.807     6.462    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X62Y82         LUT4 (Prop_lut4_I1_O)        0.124     6.586 r  gamecounter/D_ctr_q[0]_i_7__0/O
                         net (fo=1, routed)           0.647     7.233    gamecounter/D_ctr_q[0]_i_7__0_n_0
    SLICE_X62Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.357 r  gamecounter/D_ctr_q[0]_i_3__0/O
                         net (fo=1, routed)           0.650     8.007    gamecounter/D_ctr_q[0]_i_3__0_n_0
    SLICE_X62Y83         LUT4 (Prop_lut4_I0_O)        0.124     8.131 r  gamecounter/D_ctr_q[0]_i_1__1/O
                         net (fo=24, routed)          0.661     8.792    gamecounter/D_ctr_q[0]_i_1__1_n_0
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.502   104.906    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
                         clock pessimism              0.272   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X63Y83         FDRE (Setup_fdre_C_R)       -0.429   104.714    gamecounter/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                        104.714    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                 95.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.676 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.846    reset_cond/D_stage_d[2]
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y89         FDPE (Hold_fdpe_C_D)         0.070     1.605    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.533    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.791    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.899    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X59Y87         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     2.047    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105     1.638    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.792    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.900    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X59Y86         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.105     1.637    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.792    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.900    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X59Y85         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y85         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.105     1.637    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.587     1.531    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  gamecounter/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.791    gamecounter/D_ctr_q_reg_n_0_[15]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  gamecounter/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    gamecounter/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y82         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  gamecounter/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.105     1.636    gamecounter/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  gamecounter/D_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.792    gamecounter/D_ctr_q_reg_n_0_[19]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  gamecounter/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    gamecounter/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  gamecounter/D_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.637    gamecounter/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.792    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.900    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_4
    SLICE_X59Y84         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105     1.637    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.585     1.529    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  gamecounter/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.789    gamecounter/D_ctr_q_reg_n_0_[7]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  gamecounter/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    gamecounter/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.853     2.043    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  gamecounter/D_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y80         FDRE (Hold_fdre_C_D)         0.105     1.634    gamecounter/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.584     1.528    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  gamecounter/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.789    gamecounter/D_ctr_q_reg_n_0_[3]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  gamecounter/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.897    gamecounter/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.852     2.042    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.105     1.633    gamecounter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.586     1.530    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  gamecounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.791    gamecounter/D_ctr_q_reg_n_0_[11]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  gamecounter/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    gamecounter/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.854     2.044    gamecounter/clk_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.635    gamecounter/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89   D_countdown_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y91   D_countdown_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y91   D_countdown_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y92   D_countdown_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y92   D_countdown_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89   D_countdown_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89   D_countdown_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y89   D_countdown_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y90   D_countdown_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89   D_countdown_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89   D_countdown_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89   D_countdown_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y89   D_countdown_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y91   D_countdown_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X62Y92   D_countdown_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.174ns  (logic 11.094ns (29.843%)  route 26.080ns (70.157%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=4 LUT4=6 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.970    34.725    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I2_O)        0.124    34.849 r  aseg_driver/ctr/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.016    38.865    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    42.382 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.382    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.084ns  (logic 11.329ns (30.550%)  route 25.755ns (69.450%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.023    34.778    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I0_O)        0.148    34.926 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.638    38.564    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    42.292 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.292    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.648ns  (logic 11.321ns (30.892%)  route 25.326ns (69.108%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.021    34.776    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I0_O)        0.150    34.926 r  aseg_driver/ctr/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.211    38.137    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    41.856 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.856    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.585ns  (logic 11.335ns (30.982%)  route 25.250ns (69.018%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.750    34.505    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I2_O)        0.153    34.658 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.406    38.064    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.729    41.793 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.793    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.540ns  (logic 11.084ns (30.333%)  route 25.456ns (69.667%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.023    34.778    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I1_O)        0.124    34.902 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.339    38.241    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    41.748 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.748    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.536ns  (logic 11.106ns (30.397%)  route 25.430ns (69.603%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.750    34.505    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I0_O)        0.124    34.629 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.586    38.215    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    41.744 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.744    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.474ns  (logic 11.100ns (30.432%)  route 25.374ns (69.568%))
  Logic Levels:           33  (CARRY4=7 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          1.454     7.118    aseg_driver/decimal_renderer/D_countdown_q_reg[4]
    SLICE_X65Y91         LUT3 (Prop_lut3_I0_O)        0.152     7.270 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10/O
                         net (fo=1, routed)           0.953     8.223    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_10_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.549 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6/O
                         net (fo=6, routed)           0.500     9.049    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_6_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I0_O)        0.124     9.173 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10/O
                         net (fo=4, routed)           0.294     9.467    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry_i_10_n_0
    SLICE_X64Y91         LUT5 (Prop_lut5_I3_O)        0.124     9.591 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.131    10.722    aseg_driver/decimal_renderer/D_countdown_q_reg_12_sn_1
    SLICE_X62Y93         LUT2 (Prop_lut2_I0_O)        0.150    10.872 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.299    11.171    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_8_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I4_O)        0.326    11.497 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.497    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1_i_5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.921 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_carry__1/O[1]
                         net (fo=3, routed)           1.122    13.043    aseg_driver/decimal_renderer/L_66a24fd3_remainder0[12]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.303    13.346 f  aseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=9, routed)           1.158    14.504    aseg_driver/decimal_renderer/i__carry_i_25_n_0
    SLICE_X61Y89         LUT4 (Prop_lut4_I3_O)        0.152    14.656 f  aseg_driver/decimal_renderer/i__carry_i_29/O
                         net (fo=7, routed)           0.866    15.522    aseg_driver/decimal_renderer/i__carry_i_29_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.326    15.848 f  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.680    16.528    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y88         LUT3 (Prop_lut3_I0_O)        0.150    16.678 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=5, routed)           0.835    17.513    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I1_O)        0.328    17.841 r  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=3, routed)           0.818    18.658    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    18.782 r  aseg_driver/decimal_renderer/i__carry_i_3__0/O
                         net (fo=1, routed)           0.703    19.486    aseg_driver/decimal_renderer/i__carry_i_3__0_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.993 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.107 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.107    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.420 f  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=4, routed)           1.061    21.481    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__0/i__carry__1_n_4
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.306    21.787 r  aseg_driver/decimal_renderer/i__carry_i_21__0/O
                         net (fo=1, routed)           0.151    21.939    aseg_driver/decimal_renderer/i__carry_i_21__0_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124    22.063 r  aseg_driver/decimal_renderer/i__carry_i_20__0/O
                         net (fo=1, routed)           0.796    22.859    aseg_driver/decimal_renderer/i__carry_i_20__0_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I0_O)        0.152    23.011 r  aseg_driver/decimal_renderer/i__carry_i_18/O
                         net (fo=14, routed)          1.181    24.192    aseg_driver/decimal_renderer/i__carry_i_18_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I3_O)        0.332    24.524 f  aseg_driver/decimal_renderer/i__carry_i_17/O
                         net (fo=2, routed)           0.817    25.341    aseg_driver/decimal_renderer/i__carry_i_17_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.124    25.465 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.874    26.338    aseg_driver/decimal_renderer/D_countdown_q_reg[1]_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    26.462 r  aseg_driver/decimal_renderer/i__carry_i_12/O
                         net (fo=3, routed)           0.820    27.283    aseg_driver/decimal_renderer/i__carry_i_12_n_0
    SLICE_X56Y89         LUT4 (Prop_lut4_I1_O)        0.124    27.407 r  aseg_driver/decimal_renderer/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.407    aseg_driver/decimal_renderer/i__carry_i_6_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.940 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.940    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.057 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.372 r  aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.230    aseg_driver/decimal_renderer/L_66a24fd3_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.307    29.537 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.574    30.112    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124    30.236 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25/O
                         net (fo=1, routed)           1.014    31.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    31.374 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=4, routed)           1.205    32.579    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I3_O)        0.124    32.703 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.929    33.631    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124    33.755 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.021    34.776    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    34.900 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.259    38.159    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.682 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.682    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.511ns  (logic 4.383ns (38.078%)  route 7.128ns (61.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          1.773     7.435    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X54Y89         LUT2 (Prop_lut2_I1_O)        0.150     7.585 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           5.355    12.940    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.777    16.717 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.717    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.472ns  (logic 4.374ns (38.130%)  route 7.098ns (61.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          1.746     7.408    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X56Y88         LUT2 (Prop_lut2_I1_O)        0.146     7.554 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           5.352    12.906    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.772    16.678 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.678    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.085ns (47.379%)  route 4.537ns (52.621%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.456     5.662 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          1.010     6.672    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X60Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.796 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           3.528    10.323    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         3.505    13.829 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.829    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.438ns (76.466%)  route 0.443ns (23.534%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=6, routed)           0.085     1.781    timerseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.184    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.229     3.413 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.413    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.460ns (75.128%)  route 0.483ns (24.872%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.117     1.813    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.366     2.224    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     3.476 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.476    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.436ns (72.225%)  route 0.552ns (27.775%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.116     1.812    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.436     2.293    timerseg_OBUF[0]
    D5                   OBUF (Prop_obuf_I_O)         1.227     3.520 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.520    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.483ns (72.792%)  route 0.554ns (27.208%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.116     1.812    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.438     2.295    timerseg_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.274     3.570 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.570    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.457ns (68.720%)  route 0.663ns (31.280%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.116     1.812    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.547     2.404    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.248     3.651 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.651    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.522ns (71.327%)  route 0.612ns (28.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.116     1.812    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT2 (Prop_lut2_I1_O)        0.048     1.860 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.495     2.355    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.310     3.665 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.665    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.433ns (66.376%)  route 0.726ns (33.624%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.116     1.812    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.609     2.467    timerseg_OBUF[0]
    G5                   OBUF (Prop_obuf_I_O)         1.224     3.690 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.690    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.521ns (69.945%)  route 0.654ns (30.055%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=6, routed)           0.117     1.813    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.049     1.862 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.398    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.308     3.706 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.706    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.393ns (50.197%)  route 1.382ns (49.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.243     1.918    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X60Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.139     3.101    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.308 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.308    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.401ns (49.852%)  route 1.409ns (50.148%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.333     2.008    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X57Y90         LUT2 (Prop_lut2_I0_O)        0.045     2.053 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           1.076     3.129    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.344 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.344    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.204ns  (logic 1.634ns (19.916%)  route 6.570ns (80.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.552     7.062    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.018     8.204    reset_cond/M_reset_cond_in
    SLICE_X63Y89         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.204ns  (logic 1.634ns (19.916%)  route 6.570ns (80.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.552     7.062    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.018     8.204    reset_cond/M_reset_cond_in
    SLICE_X63Y89         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.204ns  (logic 1.634ns (19.916%)  route 6.570ns (80.084%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.552     7.062    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.018     8.204    reset_cond/M_reset_cond_in
    SLICE_X63Y89         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.923ns  (logic 1.634ns (20.621%)  route 6.289ns (79.379%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.552     7.062    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.124     7.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.737     7.923    reset_cond/M_reset_cond_in
    SLICE_X63Y87         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y87         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.126ns  (logic 0.322ns (10.315%)  route 2.803ns (89.685%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.535     2.812    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.857 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.268     3.126    reset_cond/M_reset_cond_in
    SLICE_X63Y87         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y87         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.322ns (9.962%)  route 2.914ns (90.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.535     2.812    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.857 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.379     3.236    reset_cond/M_reset_cond_in
    SLICE_X63Y89         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.322ns (9.962%)  route 2.914ns (90.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.535     2.812    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.857 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.379     3.236    reset_cond/M_reset_cond_in
    SLICE_X63Y89         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.322ns (9.962%)  route 2.914ns (90.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.535     2.812    reset_cond/rst_n_IBUF
    SLICE_X61Y82         LUT1 (Prop_lut1_I0_O)        0.045     2.857 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.379     3.236    reset_cond/M_reset_cond_in
    SLICE_X63Y89         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y89         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





