#include <stdint.h>

/* pickup register bitfield and bit masks */
#include "microglue.h"
#include "microglue_cdef.h"
#include <stdio.h>
#include <assert.h>

int main() {

//        
assert(*pREG_BUS_MATRIX_ARBIT0 == REG_BUS_MATRIX_ARBIT0_RESET);
assert(*pREG_BUS_MATRIX_ARBIT1 == REG_BUS_MATRIX_ARBIT1_RESET);
assert(*pREG_BUS_MATRIX_ARBIT2 == REG_BUS_MATRIX_ARBIT2_RESET);
assert(*pREG_BUS_MATRIX_ARBIT3 == REG_BUS_MATRIX_ARBIT3_RESET);
//        General Purpose Timer
assert(*pREG_TMR0_LD == REG_TMR0_LD_RESET);
assert(*pREG_TMR0_VAL == REG_TMR0_VAL_RESET);
assert(*pREG_TMR0_CON == REG_TMR0_CON_RESET);
assert(*pREG_TMR0_CLRI == REG_TMR0_CLRI_RESET);
assert(*pREG_TMR0_CAP == REG_TMR0_CAP_RESET);
assert(*pREG_TMR0_ALD == REG_TMR0_ALD_RESET);
assert(*pREG_TMR0_AVAL == REG_TMR0_AVAL_RESET);
assert(*pREG_TMR0_STA == REG_TMR0_STA_RESET);
assert(*pREG_TMR0_PCON == REG_TMR0_PCON_RESET);
assert(*pREG_TMR0_PMAT == REG_TMR0_PMAT_RESET);
assert(*pREG_TMR1_LD == REG_TMR1_LD_RESET);
assert(*pREG_TMR1_VAL == REG_TMR1_VAL_RESET);
assert(*pREG_TMR1_CON == REG_TMR1_CON_RESET);
assert(*pREG_TMR1_CLRI == REG_TMR1_CLRI_RESET);
assert(*pREG_TMR1_CAP == REG_TMR1_CAP_RESET);
assert(*pREG_TMR1_ALD == REG_TMR1_ALD_RESET);
assert(*pREG_TMR1_AVAL == REG_TMR1_AVAL_RESET);
assert(*pREG_TMR1_STA == REG_TMR1_STA_RESET);
assert(*pREG_TMR1_PCON == REG_TMR1_PCON_RESET);
assert(*pREG_TMR1_PMAT == REG_TMR1_PMAT_RESET);
assert(*pREG_TMR2_LD == REG_TMR2_LD_RESET);
assert(*pREG_TMR2_VAL == REG_TMR2_VAL_RESET);
assert(*pREG_TMR2_CON == REG_TMR2_CON_RESET);
assert(*pREG_TMR2_CLRI == REG_TMR2_CLRI_RESET);
assert(*pREG_TMR2_CAP == REG_TMR2_CAP_RESET);
assert(*pREG_TMR2_ALD == REG_TMR2_ALD_RESET);
assert(*pREG_TMR2_AVAL == REG_TMR2_AVAL_RESET);
assert(*pREG_TMR2_STA == REG_TMR2_STA_RESET);
assert(*pREG_TMR2_PCON == REG_TMR2_PCON_RESET);
assert(*pREG_TMR2_PMAT == REG_TMR2_PMAT_RESET);
//        Real-Time Clock
assert(*pREG_RTC0_CR0 == REG_RTC0_CR0_RESET);
//assert(*pREG_RTC0_SR0 == REG_RTC0_SR0_RESET);   This register is marked with ADI_NO_C_RESET_TEST
assert(*pREG_RTC0_SR1 == REG_RTC0_SR1_RESET);
assert(*pREG_RTC0_CNT0 == REG_RTC0_CNT0_RESET);
assert(*pREG_RTC0_CNT1 == REG_RTC0_CNT1_RESET);
assert(*pREG_RTC0_ALM0 == REG_RTC0_ALM0_RESET);
assert(*pREG_RTC0_ALM1 == REG_RTC0_ALM1_RESET);
assert(*pREG_RTC0_TRM == REG_RTC0_TRM_RESET);
assert(*pREG_RTC0_GWY == REG_RTC0_GWY_RESET);
assert(*pREG_RTC0_DBG == REG_RTC0_DBG_RESET);
assert(*pREG_RTC0_CR1 == REG_RTC0_CR1_RESET);
assert(*pREG_RTC0_SR2 == REG_RTC0_SR2_RESET);
assert(*pREG_RTC0_SNAP0 == REG_RTC0_SNAP0_RESET);
assert(*pREG_RTC0_SNAP1 == REG_RTC0_SNAP1_RESET);
assert(*pREG_RTC0_SNAP2 == REG_RTC0_SNAP2_RESET);
assert(*pREG_RTC0_MOD == REG_RTC0_MOD_RESET);
assert(*pREG_RTC0_CNT2 == REG_RTC0_CNT2_RESET);
//assert(*pREG_RTC0_ALM2 == REG_RTC0_ALM2_RESET);   This register is marked with ADI_NO_C_RESET_TEST
assert(*pREG_RTC1_CR0 == REG_RTC1_CR0_RESET);
//assert(*pREG_RTC1_SR0 == REG_RTC1_SR0_RESET);   This register is marked with ADI_NO_C_RESET_TEST
assert(*pREG_RTC1_SR1 == REG_RTC1_SR1_RESET);
assert(*pREG_RTC1_CNT0 == REG_RTC1_CNT0_RESET);
assert(*pREG_RTC1_CNT1 == REG_RTC1_CNT1_RESET);
assert(*pREG_RTC1_ALM0 == REG_RTC1_ALM0_RESET);
assert(*pREG_RTC1_ALM1 == REG_RTC1_ALM1_RESET);
assert(*pREG_RTC1_TRM == REG_RTC1_TRM_RESET);
assert(*pREG_RTC1_GWY == REG_RTC1_GWY_RESET);
assert(*pREG_RTC1_DBG == REG_RTC1_DBG_RESET);
assert(*pREG_RTC1_CR1 == REG_RTC1_CR1_RESET);
assert(*pREG_RTC1_SR2 == REG_RTC1_SR2_RESET);
assert(*pREG_RTC1_SNAP0 == REG_RTC1_SNAP0_RESET);
assert(*pREG_RTC1_SNAP1 == REG_RTC1_SNAP1_RESET);
assert(*pREG_RTC1_SNAP2 == REG_RTC1_SNAP2_RESET);
assert(*pREG_RTC1_MOD == REG_RTC1_MOD_RESET);
assert(*pREG_RTC1_CNT2 == REG_RTC1_CNT2_RESET);
//assert(*pREG_RTC1_ALM2 == REG_RTC1_ALM2_RESET);   This register is marked with ADI_NO_C_RESET_TEST
//        System Identification and Debug Enable
assert(*pREG_SYS_ADIID == REG_SYS_ADIID_RESET);
assert(*pREG_SYS_CHIPID == REG_SYS_CHIPID_RESET);
assert(*pREG_SYS_SWDEN == REG_SYS_SWDEN_RESET);
//        Watchdog Timer
assert(*pREG_WDT_LOAD == REG_WDT_LOAD_RESET);
assert(*pREG_WDT_CCOUNT == REG_WDT_CCOUNT_RESET);
assert(*pREG_WDT_CTRL == REG_WDT_CTRL_RESET);
assert(*pREG_WDT_RESTART == REG_WDT_RESTART_RESET);
assert(*pREG_WDT_RESETCTRL == REG_WDT_RESETCTRL_RESET);
assert(*pREG_WDT_ACOUNT == REG_WDT_ACOUNT_RESET);
assert(*pREG_WDT_STATUS == REG_WDT_STATUS_RESET);
//        I2C Master/Slave
assert(*pREG_I2CF_I2CFMCON == REG_I2CF_I2CFMCON_RESET);
assert(*pREG_I2CF_I2CFMSTA == REG_I2CF_I2CFMSTA_RESET);
assert(*pREG_I2CF_I2CFMRX == REG_I2CF_I2CFMRX_RESET);
assert(*pREG_I2CF_I2CFMTX == REG_I2CF_I2CFMTX_RESET);
assert(*pREG_I2CF_I2CFMRXCNT == REG_I2CF_I2CFMRXCNT_RESET);
assert(*pREG_I2CF_I2CFMCRXCNT == REG_I2CF_I2CFMCRXCNT_RESET);
assert(*pREG_I2CF_I2CFADR1 == REG_I2CF_I2CFADR1_RESET);
assert(*pREG_I2CF_I2CFADR2 == REG_I2CF_I2CFADR2_RESET);
assert(*pREG_I2CF_I2CFBYT == REG_I2CF_I2CFBYT_RESET);
assert(*pREG_I2CF_I2CFDIV == REG_I2CF_I2CFDIV_RESET);
assert(*pREG_I2CF_I2CFSCON == REG_I2CF_I2CFSCON_RESET);
assert(*pREG_I2CF_I2CFSSTA == REG_I2CF_I2CFSSTA_RESET);
assert(*pREG_I2CF_I2CFSRX == REG_I2CF_I2CFSRX_RESET);
assert(*pREG_I2CF_I2CFSTX == REG_I2CF_I2CFSTX_RESET);
assert(*pREG_I2CF_I2CFALT == REG_I2CF_I2CFALT_RESET);
assert(*pREG_I2CF_I2CFID0 == REG_I2CF_I2CFID0_RESET);
assert(*pREG_I2CF_I2CFID1 == REG_I2CF_I2CFID1_RESET);
assert(*pREG_I2CF_I2CFID2 == REG_I2CF_I2CFID2_RESET);
assert(*pREG_I2CF_I2CFID3 == REG_I2CF_I2CFID3_RESET);
assert(*pREG_I2CF_I2CFSTA == REG_I2CF_I2CFSTA_RESET);
assert(*pREG_I2CF_I2CFSHCON == REG_I2CF_I2CFSHCON_RESET);
assert(*pREG_I2CF_I2CFTCTL == REG_I2CF_I2CFTCTL_RESET);
assert(*pREG_I2CF_I2CFASSCL == REG_I2CF_I2CFASSCL_RESET);
//        
assert(*pREG_SPIH_STAT == REG_SPIH_STAT_RESET);
assert(*pREG_SPIH_RX == REG_SPIH_RX_RESET);
assert(*pREG_SPIH_TX == REG_SPIH_TX_RESET);
assert(*pREG_SPIH_DIV == REG_SPIH_DIV_RESET);
assert(*pREG_SPIH_CTL == REG_SPIH_CTL_RESET);
assert(*pREG_SPIH_IEN == REG_SPIH_IEN_RESET);
assert(*pREG_SPIH_CNT == REG_SPIH_CNT_RESET);
assert(*pREG_SPIH_DMA == REG_SPIH_DMA_RESET);
assert(*pREG_SPIH_FIFO_STAT == REG_SPIH_FIFO_STAT_RESET);
assert(*pREG_SPIH_RD_CTL == REG_SPIH_RD_CTL_RESET);
assert(*pREG_SPIH_FLOW_CTL == REG_SPIH_FLOW_CTL_RESET);
assert(*pREG_SPIH_WAIT_TMR == REG_SPIH_WAIT_TMR_RESET);
assert(*pREG_SPIH_CS_CTL == REG_SPIH_CS_CTL_RESET);
assert(*pREG_SPIH_CS_OVERRIDE == REG_SPIH_CS_OVERRIDE_RESET);
assert(*pREG_SPIH_XFR_CNT == REG_SPIH_XFR_CNT_RESET);
assert(*pREG_SPI0_STAT == REG_SPI0_STAT_RESET);
assert(*pREG_SPI0_RX == REG_SPI0_RX_RESET);
assert(*pREG_SPI0_TX == REG_SPI0_TX_RESET);
assert(*pREG_SPI0_DIV == REG_SPI0_DIV_RESET);
assert(*pREG_SPI0_CTL == REG_SPI0_CTL_RESET);
assert(*pREG_SPI0_IEN == REG_SPI0_IEN_RESET);
assert(*pREG_SPI0_CNT == REG_SPI0_CNT_RESET);
assert(*pREG_SPI0_DMA == REG_SPI0_DMA_RESET);
assert(*pREG_SPI0_FIFO_STAT == REG_SPI0_FIFO_STAT_RESET);
assert(*pREG_SPI0_RD_CTL == REG_SPI0_RD_CTL_RESET);
assert(*pREG_SPI0_FLOW_CTL == REG_SPI0_FLOW_CTL_RESET);
assert(*pREG_SPI0_WAIT_TMR == REG_SPI0_WAIT_TMR_RESET);
assert(*pREG_SPI0_CS_CTL == REG_SPI0_CS_CTL_RESET);
assert(*pREG_SPI0_CS_OVERRIDE == REG_SPI0_CS_OVERRIDE_RESET);
assert(*pREG_SPI0_XFR_CNT == REG_SPI0_XFR_CNT_RESET);
assert(*pREG_SPI1_STAT == REG_SPI1_STAT_RESET);
assert(*pREG_SPI1_RX == REG_SPI1_RX_RESET);
assert(*pREG_SPI1_TX == REG_SPI1_TX_RESET);
assert(*pREG_SPI1_DIV == REG_SPI1_DIV_RESET);
assert(*pREG_SPI1_CTL == REG_SPI1_CTL_RESET);
assert(*pREG_SPI1_IEN == REG_SPI1_IEN_RESET);
assert(*pREG_SPI1_CNT == REG_SPI1_CNT_RESET);
assert(*pREG_SPI1_DMA == REG_SPI1_DMA_RESET);
assert(*pREG_SPI1_FIFO_STAT == REG_SPI1_FIFO_STAT_RESET);
assert(*pREG_SPI1_RD_CTL == REG_SPI1_RD_CTL_RESET);
assert(*pREG_SPI1_FLOW_CTL == REG_SPI1_FLOW_CTL_RESET);
assert(*pREG_SPI1_WAIT_TMR == REG_SPI1_WAIT_TMR_RESET);
assert(*pREG_SPI1_CS_CTL == REG_SPI1_CS_CTL_RESET);
assert(*pREG_SPI1_CS_OVERRIDE == REG_SPI1_CS_OVERRIDE_RESET);
assert(*pREG_SPI1_XFR_CNT == REG_SPI1_XFR_CNT_RESET);
//        UART
assert(*pREG_UART_COMRX == REG_UART_COMRX_RESET);
assert(*pREG_UART_COMTX == REG_UART_COMTX_RESET);
assert(*pREG_UART_COMIEN == REG_UART_COMIEN_RESET);
assert(*pREG_UART_COMIIR == REG_UART_COMIIR_RESET);
assert(*pREG_UART_COMLCR == REG_UART_COMLCR_RESET);
assert(*pREG_UART_COMMCR == REG_UART_COMMCR_RESET);
assert(*pREG_UART_COMLSR == REG_UART_COMLSR_RESET);
assert(*pREG_UART_COMMSR == REG_UART_COMMSR_RESET);
assert(*pREG_UART_COMSCR == REG_UART_COMSCR_RESET);
assert(*pREG_UART_COMMCFG == REG_UART_COMMCFG_RESET);
assert(*pREG_UART_COMFBR == REG_UART_COMFBR_RESET);
assert(*pREG_UART_COMDIV == REG_UART_COMDIV_RESET);
assert(*pREG_UART_COMCTL == REG_UART_COMCTL_RESET);
//        
assert(*pREG_BEEPER_CFG == REG_BEEPER_CFG_RESET);
assert(*pREG_BEEPER_STAT == REG_BEEPER_STAT_RESET);
assert(*pREG_BEEPER_TONE_A == REG_BEEPER_TONE_A_RESET);
assert(*pREG_BEEPER_TONE_B == REG_BEEPER_TONE_B_RESET);
//        
assert(*pREG_RNG_CTL == REG_RNG_CTL_RESET);
assert(*pREG_RNG_LEN == REG_RNG_LEN_RESET);
assert(*pREG_RNG_STAT == REG_RNG_STAT_RESET);
assert(*pREG_RNG_DATA == REG_RNG_DATA_RESET);
assert(*pREG_RNG_OSCCNT == REG_RNG_OSCCNT_RESET);
assert(*pREG_RNG_OSCDIFF0 == REG_RNG_OSCDIFFn_RESET);
assert(*pREG_RNG_OSCDIFF1 == REG_RNG_OSCDIFFn_RESET);
assert(*pREG_RNG_OSCDIFF2 == REG_RNG_OSCDIFFn_RESET);
assert(*pREG_RNG_OSCDIFF3 == REG_RNG_OSCDIFFn_RESET);
//        DMA
assert(*pREG_DMA_DMASTA == REG_DMA_DMASTA_RESET);
assert(*pREG_DMA_DMACFG == REG_DMA_DMACFG_RESET);
assert(*pREG_DMA_DMAPDBPTR == REG_DMA_DMAPDBPTR_RESET);
assert(*pREG_DMA_DMAADBPTR == REG_DMA_DMAADBPTR_RESET);
assert(*pREG_DMA_DMASWREQ == REG_DMA_DMASWREQ_RESET);
assert(*pREG_DMA_DMARMSKSET == REG_DMA_DMARMSKSET_RESET);
assert(*pREG_DMA_DMARMSKCLR == REG_DMA_DMARMSKCLR_RESET);
assert(*pREG_DMA_DMAENSET == REG_DMA_DMAENSET_RESET);
assert(*pREG_DMA_DMAENCLR == REG_DMA_DMAENCLR_RESET);
assert(*pREG_DMA_DMAALTSET == REG_DMA_DMAALTSET_RESET);
assert(*pREG_DMA_DMAALTCLR == REG_DMA_DMAALTCLR_RESET);
assert(*pREG_DMA_DMAPRISET == REG_DMA_DMAPRISET_RESET);
assert(*pREG_DMA_DMAPRICLR == REG_DMA_DMAPRICLR_RESET);
assert(*pREG_DMA_DMAERRCHNLCLR == REG_DMA_DMAERRCHNLCLR_RESET);
assert(*pREG_DMA_DMAERRCLR == REG_DMA_DMAERRCLR_RESET);
assert(*pREG_DMA_DMAINVALIDDESCCLR == REG_DMA_DMAINVALIDDESCCLR_RESET);
assert(*pREG_DMA_DMABSSET == REG_DMA_DMABSSET_RESET);
assert(*pREG_DMA_DMABSCLR == REG_DMA_DMABSCLR_RESET);
assert(*pREG_DMA_DMASRCADSSET == REG_DMA_DMASRCADSSET_RESET);
assert(*pREG_DMA_DMASRCADCLR == REG_DMA_DMASRCADCLR_RESET);
assert(*pREG_DMA_DMADSTADSET == REG_DMA_DMADSTADSET_RESET);
assert(*pREG_DMA_DMADSTADCLR == REG_DMA_DMADSTADCLR_RESET);
assert(*pREG_DMA_DMAREVID == REG_DMA_DMAREVID_RESET);
//        Flash Controller
//assert(*pREG_FLASH_STAT == REG_FLASH_STAT_RESET);   This register is marked with ADI_NO_C_RESET_TEST
assert(*pREG_FLASH_IEN == REG_FLASH_IEN_RESET);
assert(*pREG_FLASH_CMD == REG_FLASH_CMD_RESET);
assert(*pREG_FLASH_KH_ADDR == REG_FLASH_KH_ADDR_RESET);
assert(*pREG_FLASH_KH_DATA0 == REG_FLASH_KH_DATA0_RESET);
assert(*pREG_FLASH_KH_DATA1 == REG_FLASH_KH_DATA1_RESET);
assert(*pREG_FLASH_PAGE_ADDR0 == REG_FLASH_PAGE_ADDR0_RESET);
assert(*pREG_FLASH_PAGE_ADDR1 == REG_FLASH_PAGE_ADDR1_RESET);
assert(*pREG_FLASH_KEY == REG_FLASH_KEY_RESET);
//assert(*pREG_FLASH_WR_ABORT_ADDR == REG_FLASH_WR_ABORT_ADDR_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_FLASH_WRPROT == REG_FLASH_WRPROT_RESET);
//assert(*pREG_FLASH_SIGNATURE == REG_FLASH_SIGNATURE_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_FLASH_UCFG == REG_FLASH_UCFG_RESET);
assert(*pREG_FLASH_TIME_PARAM0 == REG_FLASH_TIME_PARAM0_RESET);
assert(*pREG_FLASH_TIME_PARAM1 == REG_FLASH_TIME_PARAM1_RESET);
assert(*pREG_FLASH_ABORT_EN_LO == REG_FLASH_ABORT_EN_LO_RESET);
assert(*pREG_FLASH_ABORT_EN_HI == REG_FLASH_ABORT_EN_HI_RESET);
assert(*pREG_FLASH_ECC_CFG == REG_FLASH_ECC_CFG_RESET);
assert(*pREG_FLASH_ECC_ADDR == REG_FLASH_ECC_ADDR_RESET);
assert(*pREG_FLASH_ADI_POR_CFG == REG_FLASH_ADI_POR_CFG_RESET);
assert(*pREG_FLASH_ADI_POR_SEC == REG_FLASH_ADI_POR_SEC_RESET);
assert(*pREG_FLASH_ADI_VOL_CFG == REG_FLASH_ADI_VOL_CFG_RESET);
//        Cache Controller
assert(*pREG_FLASH_CACHE_CACHESTAT == REG_FLASH_CACHE_CACHESTAT_RESET);
assert(*pREG_FLASH_CACHE_CACHESETUP == REG_FLASH_CACHE_CACHESETUP_RESET);
assert(*pREG_FLASH_CACHE_CACHEKEY == REG_FLASH_CACHE_CACHEKEY_RESET);
assert(*pREG_FLASH_CACHE_CACHETMSETUP == REG_FLASH_CACHE_CACHETMSETUP_RESET);
assert(*pREG_FLASH_CACHE_CACHETMSETADDR == REG_FLASH_CACHE_CACHETMSETADDR_RESET);
//assert(*pREG_FLASH_CACHE_CACHETMTAG == REG_FLASH_CACHE_CACHETMTAG_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_CACHE_CACHETMD0LOW == REG_FLASH_CACHE_CACHETMD0LOW_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_CACHE_CACHETMD0HIGH == REG_FLASH_CACHE_CACHETMD0HIGH_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_CACHE_CACHETMD1LOW == REG_FLASH_CACHE_CACHETMD1LOW_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_CACHE_CACHETMD1HIGH == REG_FLASH_CACHE_CACHETMD1HIGH_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_FLASH_CACHE_CACHEMISSCNTR == REG_FLASH_CACHE_CACHEMISSCNTR_RESET);
//assert(*pREG_FLASH_CACHE_ICACHELASTADDR == REG_FLASH_CACHE_ICACHELASTADDR_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_CACHE_DCACHELASTADDR == REG_FLASH_CACHE_DCACHELASTADDR_RESET);   This has BitFields that are UNDEFINED at reset
//        DFT Controller
assert(*pREG_FLASH_DFT_DFT_STAT == REG_FLASH_DFT_DFT_STAT_RESET);
assert(*pREG_FLASH_DFT_DFT_CTRL == REG_FLASH_DFT_DFT_CTRL_RESET);
assert(*pREG_FLASH_DFT_DFT_CMD == REG_FLASH_DFT_DFT_CMD_RESET);
assert(*pREG_FLASH_DFT_DFT_PIN_REG == REG_FLASH_DFT_DFT_PIN_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_XADR_REG == REG_FLASH_DFT_DFT_XADR_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_YADR_REG == REG_FLASH_DFT_DFT_YADR_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_DATA_L_REG == REG_FLASH_DFT_DFT_DATA_L_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_DATA_H_REG == REG_FLASH_DFT_DFT_DATA_H_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_CTRL_REG == REG_FLASH_DFT_DFT_CTRL_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_GRP_REG == REG_FLASH_DFT_DFT_GRP_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_IP_REG == REG_FLASH_DFT_DFT_IP_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_BIT_REG == REG_FLASH_DFT_DFT_BIT_REG_RESET);
assert(*pREG_FLASH_DFT_DFT_PEND == REG_FLASH_DFT_DFT_PEND_RESET);
assert(*pREG_FLASH_DFT_DFT_PROBE == REG_FLASH_DFT_DFT_PROBE_RESET);
//        Flash Controller
assert(*pREG_FLASH_TEST_TST_CFG == REG_FLASH_TEST_TST_CFG_RESET);
assert(*pREG_FLASH_TEST_TST_CMD_KEY == REG_FLASH_TEST_TST_CMD_KEY_RESET);
//assert(*pREG_FLASH_TEST_TM_DATA0 == REG_FLASH_TEST_TM_DATA0_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_TEST_TM_DATA1 == REG_FLASH_TEST_TM_DATA1_RESET);   This has BitFields that are UNDEFINED at reset
//assert(*pREG_FLASH_TEST_TM_DATA2 == REG_FLASH_TEST_TM_DATA2_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_FLASH_TEST_KH_DATA2 == REG_FLASH_TEST_KH_DATA2_RESET);
//assert(*pREG_FLASH_TEST_FLSH_TC == REG_FLASH_TEST_FLSH_TC_RESET);   This has BitFields that are UNDEFINED at reset
//        
assert(*pREG_GPIO_GP0CON == REG_GPIO_GP0CON_RESET);
assert(*pREG_GPIO_GP0OEN == REG_GPIO_GP0OEN_RESET);
assert(*pREG_GPIO_GP0PE == REG_GPIO_GP0PE_RESET);
assert(*pREG_GPIO_GP0IEN == REG_GPIO_GP0IEN_RESET);
//assert(*pREG_GPIO_GP0IN == REG_GPIO_GP0IN_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_GPIO_GP0OUT == REG_GPIO_GP0OUT_RESET);
assert(*pREG_GPIO_GP0SET == REG_GPIO_GP0SET_RESET);
assert(*pREG_GPIO_GP0CLR == REG_GPIO_GP0CLR_RESET);
assert(*pREG_GPIO_GP0TGL == REG_GPIO_GP0TGL_RESET);
assert(*pREG_GPIO_GP0POL == REG_GPIO_GP0POL_RESET);
assert(*pREG_GPIO_GP0IENA == REG_GPIO_GP0IENA_RESET);
assert(*pREG_GPIO_GP0IENB == REG_GPIO_GP0IENB_RESET);
assert(*pREG_GPIO_GP0INT == REG_GPIO_GP0INT_RESET);
assert(*pREG_GPIO_GP0DS == REG_GPIO_GP0DS_RESET);
assert(*pREG_GPIO_GP1CON == REG_GPIO_GP1CON_RESET);
assert(*pREG_GPIO_GP1OEN == REG_GPIO_GP1OEN_RESET);
assert(*pREG_GPIO_GP1PE == REG_GPIO_GP1PE_RESET);
assert(*pREG_GPIO_GP1IEN == REG_GPIO_GP1IEN_RESET);
//assert(*pREG_GPIO_GP1IN == REG_GPIO_GP1IN_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_GPIO_GP1OUT == REG_GPIO_GP1OUT_RESET);
assert(*pREG_GPIO_GP1SET == REG_GPIO_GP1SET_RESET);
assert(*pREG_GPIO_GP1CLR == REG_GPIO_GP1CLR_RESET);
assert(*pREG_GPIO_GP1TGL == REG_GPIO_GP1TGL_RESET);
assert(*pREG_GPIO_GP1POL == REG_GPIO_GP1POL_RESET);
assert(*pREG_GPIO_GP1IENA == REG_GPIO_GP1IENA_RESET);
assert(*pREG_GPIO_GP1IENB == REG_GPIO_GP1IENB_RESET);
assert(*pREG_GPIO_GP1INT == REG_GPIO_GP1INT_RESET);
assert(*pREG_GPIO_GP1DS == REG_GPIO_GP1DS_RESET);
assert(*pREG_GPIO_GP2CON == REG_GPIO_GP2CON_RESET);
assert(*pREG_GPIO_GP2OEN == REG_GPIO_GP2OEN_RESET);
assert(*pREG_GPIO_GP2PE == REG_GPIO_GP2PE_RESET);
assert(*pREG_GPIO_GP2IEN == REG_GPIO_GP2IEN_RESET);
//assert(*pREG_GPIO_GP2IN == REG_GPIO_GP2IN_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_GPIO_GP2OUT == REG_GPIO_GP2OUT_RESET);
assert(*pREG_GPIO_GP2SET == REG_GPIO_GP2SET_RESET);
assert(*pREG_GPIO_GP2CLR == REG_GPIO_GP2CLR_RESET);
assert(*pREG_GPIO_GP2TGL == REG_GPIO_GP2TGL_RESET);
assert(*pREG_GPIO_GP2POL == REG_GPIO_GP2POL_RESET);
assert(*pREG_GPIO_GP2IENA == REG_GPIO_GP2IENA_RESET);
assert(*pREG_GPIO_GP2IENB == REG_GPIO_GP2IENB_RESET);
assert(*pREG_GPIO_GP2INT == REG_GPIO_GP2INT_RESET);
assert(*pREG_GPIO_GP2DS == REG_GPIO_GP2DS_RESET);
//        crypto
assert(*pREG_CRYPTO_CFG == REG_CRYPTO_CFG_RESET);
assert(*pREG_CRYPTO_DATALEN == REG_CRYPTO_DATALEN_RESET);
assert(*pREG_CRYPTO_PREFIXLEN == REG_CRYPTO_PREFIXLEN_RESET);
assert(*pREG_CRYPTO_INTEN == REG_CRYPTO_INTEN_RESET);
assert(*pREG_CRYPTO_STAT == REG_CRYPTO_STAT_RESET);
assert(*pREG_CRYPTO_INBUF == REG_CRYPTO_INBUF_RESET);
assert(*pREG_CRYPTO_OUTBUF == REG_CRYPTO_OUTBUF_RESET);
assert(*pREG_CRYPTO_NONCE0 == REG_CRYPTO_NONCE0_RESET);
assert(*pREG_CRYPTO_NONCE1 == REG_CRYPTO_NONCE1_RESET);
assert(*pREG_CRYPTO_NONCE2 == REG_CRYPTO_NONCE2_RESET);
assert(*pREG_CRYPTO_NONCE3 == REG_CRYPTO_NONCE3_RESET);
assert(*pREG_CRYPTO_AESKEY0 == REG_CRYPTO_AESKEY0_RESET);
assert(*pREG_CRYPTO_AESKEY1 == REG_CRYPTO_AESKEY1_RESET);
assert(*pREG_CRYPTO_AESKEY2 == REG_CRYPTO_AESKEY2_RESET);
assert(*pREG_CRYPTO_AESKEY3 == REG_CRYPTO_AESKEY3_RESET);
assert(*pREG_CRYPTO_AESKEY4 == REG_CRYPTO_AESKEY4_RESET);
assert(*pREG_CRYPTO_AESKEY5 == REG_CRYPTO_AESKEY5_RESET);
assert(*pREG_CRYPTO_AESKEY6 == REG_CRYPTO_AESKEY6_RESET);
assert(*pREG_CRYPTO_AESKEY7 == REG_CRYPTO_AESKEY7_RESET);
assert(*pREG_CRYPTO_CNTRINIT == REG_CRYPTO_CNTRINIT_RESET);
assert(*pREG_CRYPTO_SHAH0 == REG_CRYPTO_SHAH0_RESET);
assert(*pREG_CRYPTO_SHAH1 == REG_CRYPTO_SHAH1_RESET);
assert(*pREG_CRYPTO_SHAH2 == REG_CRYPTO_SHAH2_RESET);
assert(*pREG_CRYPTO_SHAH3 == REG_CRYPTO_SHAH3_RESET);
assert(*pREG_CRYPTO_SHAH4 == REG_CRYPTO_SHAH4_RESET);
assert(*pREG_CRYPTO_SHAH5 == REG_CRYPTO_SHAH5_RESET);
assert(*pREG_CRYPTO_SHAH6 == REG_CRYPTO_SHAH6_RESET);
assert(*pREG_CRYPTO_SHAH7 == REG_CRYPTO_SHAH7_RESET);
//        
assert(*pREG_SPORT_CTL_A == REG_SPORT_CTL_A_RESET);
assert(*pREG_SPORT_DIV_A == REG_SPORT_DIV_A_RESET);
assert(*pREG_SPORT_INT_EN_A == REG_SPORT_INT_EN_A_RESET);
assert(*pREG_SPORT_STAT_A == REG_SPORT_STAT_A_RESET);
assert(*pREG_SPORT_NUM_TRAN_A == REG_SPORT_NUM_TRAN_A_RESET);
assert(*pREG_SPORT_TIM_CONVT_A == REG_SPORT_TIM_CONVT_A_RESET);
assert(*pREG_SPORT_TX_A == REG_SPORT_TX_A_RESET);
assert(*pREG_SPORT_RX_A == REG_SPORT_RX_A_RESET);
assert(*pREG_SPORT_NUMTRAN_CNT_A == REG_SPORT_NUMTRAN_CNT_A_RESET);
assert(*pREG_SPORT_CTL_B == REG_SPORT_CTL_B_RESET);
assert(*pREG_SPORT_DIV_B == REG_SPORT_DIV_B_RESET);
assert(*pREG_SPORT_INT_EN_B == REG_SPORT_INT_EN_B_RESET);
assert(*pREG_SPORT_STAT_B == REG_SPORT_STAT_B_RESET);
assert(*pREG_SPORT_NUM_TRAN_B == REG_SPORT_NUM_TRAN_B_RESET);
assert(*pREG_SPORT_TIM_CONVT_B == REG_SPORT_TIM_CONVT_B_RESET);
assert(*pREG_SPORT_TX_B == REG_SPORT_TX_B_RESET);
assert(*pREG_SPORT_RX_B == REG_SPORT_RX_B_RESET);
assert(*pREG_SPORT_NUMTRAN_CNT_B == REG_SPORT_NUMTRAN_CNT_B_RESET);
//        CRC
assert(*pREG_CRC_CRC_CTL == REG_CRC_CRC_CTL_RESET);
assert(*pREG_CRC_CRC_IPDATA == REG_CRC_CRC_IPDATA_RESET);
assert(*pREG_CRC_CRC_RESULT == REG_CRC_CRC_RESULT_RESET);
assert(*pREG_CRC_CRC_POLY == REG_CRC_CRC_POLY_RESET);
//        Power Management Registers
assert(*pREG_PMG_INTR_CNTRL0 == REG_PMG_INTR_CNTRL0_RESET);
assert(*pREG_PMG_PSM_STATUS == REG_PMG_PSM_STATUS_RESET);
assert(*pREG_PMG_PWRMOD == REG_PMG_PWRMOD_RESET);
assert(*pREG_PMG_PWRKEY == REG_PMG_PWRKEY_RESET);
assert(*pREG_PMG_SHUTDOWN_STATUS == REG_PMG_SHUTDOWN_STATUS_RESET);
assert(*pREG_PMG_SRAMRET == REG_PMG_SRAMRET_RESET);
assert(*pREG_PMG_SW_TST_LV0 == REG_PMG_SW_TST_LV0_RESET);
assert(*pREG_PMG_SW_TST_LV1 == REG_PMG_SW_TST_LV1_RESET);
assert(*pREG_PMG_SW_TST_HV == REG_PMG_SW_TST_HV_RESET);
assert(*pREG_PMG_TESTPROT == REG_PMG_TESTPROT_RESET);
assert(*pREG_PMG_LP_TST_REF0 == REG_PMG_LP_TST_REF0_RESET);
assert(*pREG_PMG_PMG_TRIM == REG_PMG_PMG_TRIM_RESET);
//assert(*pREG_PMG_RSTSTA == REG_PMG_RSTSTA_RESET);   This has BitFields that are UNDEFINED at reset
assert(*pREG_PMG_CNTRL1 == REG_PMG_CNTRL1_RESET);
assert(*pREG_PMG_WK_TST == REG_PMG_WK_TST_RESET);
assert(*pREG_PMG_ANA_TST1 == REG_PMG_ANA_TST1_RESET);
assert(*pREG_PMG_ANA_TST2 == REG_PMG_ANA_TST2_RESET);
assert(*pREG_PMG_DIG_TST1 == REG_PMG_DIG_TST1_RESET);
assert(*pREG_PMG_HP_LDO_TST == REG_PMG_HP_LDO_TST_RESET);
//        External interrupt configuration
assert(*pREG_EXTINT_EI0CFG == REG_EXTINT_EI0CFG_RESET);
assert(*pREG_EXTINT_NMICFG == REG_EXTINT_NMICFG_RESET);
assert(*pREG_EXTINT_EICLR == REG_EXTINT_EICLR_RESET);
assert(*pREG_EXTINT_NMICLR == REG_EXTINT_NMICLR_RESET);
//        Clocking registers
assert(*pREG_CLK_OSCKEY == REG_CLK_OSCKEY_RESET);
assert(*pREG_CLK_OSCCTRL == REG_CLK_OSCCTRL_RESET);
assert(*pREG_CLK_TOSCCTRL0 == REG_CLK_TOSCCTRL0_RESET);
//        Power Management Registers
assert(*pREG_PMGT_VREG_TST == REG_PMGT_VREG_TST_RESET);
assert(*pREG_PMGT_LP_TST_REF1 == REG_PMGT_LP_TST_REF1_RESET);
assert(*pREG_PMGT_LP_TST_BLOCK0 == REG_PMGT_LP_TST_BLOCK0_RESET);
assert(*pREG_PMGT_LP_TST_BLOCK1 == REG_PMGT_LP_TST_BLOCK1_RESET);
assert(*pREG_PMGT_SRAMCNTRL == REG_PMGT_SRAMCNTRL_RESET);
assert(*pREG_PMGT_SRAM_INIT_STATUS == REG_PMGT_SRAM_INIT_STATUS_RESET);
assert(*pREG_PMGT_CLEAR_LATCH_GPIOS == REG_PMGT_CLEAR_LATCH_GPIOS_RESET);
assert(*pREG_PMGT_SCRATCHPAD_IMAGE == REG_PMGT_SCRATCHPAD_IMAGE_RESET);
assert(*pREG_PMGT_SCRATCHPAD_3V_READ == REG_PMGT_SCRATCHPAD_3V_READ_RESET);
//        Clocking registers
assert(*pREG_CLKGT_CLKCON0 == REG_CLKGT_CLKCON0_RESET);
assert(*pREG_CLKGT_CLKCON1 == REG_CLKGT_CLKCON1_RESET);
assert(*pREG_CLKGT_CLKCON3 == REG_CLKGT_CLKCON3_RESET);
assert(*pREG_CLKGT_CLKCON5 == REG_CLKGT_CLKCON5_RESET);
assert(*pREG_CLKGT_CLKSTAT0 == REG_CLKGT_CLKSTAT0_RESET);
assert(*pREG_CLKGT_TCLKTEST == REG_CLKGT_TCLKTEST_RESET);
assert(*pREG_CLKGT_TOSCCTRL1 == REG_CLKGT_TOSCCTRL1_RESET);
assert(*pREG_CLKGT_TOSCCNFG0 == REG_CLKGT_TOSCCNFG0_RESET);
assert(*pREG_CLKGT_TPLLCNFG0 == REG_CLKGT_TPLLCNFG0_RESET);
assert(*pREG_CLKGT_THFRING == REG_CLKGT_THFRING_RESET);
//        Parallel Test Interface
assert(*pREG_PTI_RST_ISR_STARTADDR == REG_PTI_RST_ISR_STARTADDR_RESET);
assert(*pREG_PTI_RST_STACK_POINTER == REG_PTI_RST_STACK_POINTER_RESET);
assert(*pREG_PTI_PTI_CONTROL == REG_PTI_PTI_CONTROL_RESET);
//        Cortex-M3 Interrupt Controller
assert(*pREG_CORTEX_INTNUM == REG_CORTEX_INTNUM_RESET);
assert(*pREG_CORTEX_STKSTA == REG_CORTEX_STKSTA_RESET);
assert(*pREG_CORTEX_STKLD == REG_CORTEX_STKLD_RESET);
assert(*pREG_CORTEX_STKVAL == REG_CORTEX_STKVAL_RESET);
assert(*pREG_CORTEX_STKCAL == REG_CORTEX_STKCAL_RESET);
assert(*pREG_CORTEX_INTSETE0 == REG_CORTEX_INTSETE0_RESET);
assert(*pREG_CORTEX_INTSETE1 == REG_CORTEX_INTSETE1_RESET);
assert(*pREG_CORTEX_INTCLRE0 == REG_CORTEX_INTCLRE0_RESET);
assert(*pREG_CORTEX_INTCLRE1 == REG_CORTEX_INTCLRE1_RESET);
assert(*pREG_CORTEX_INTSETP0 == REG_CORTEX_INTSETP0_RESET);
assert(*pREG_CORTEX_INTSETP1 == REG_CORTEX_INTSETP1_RESET);
assert(*pREG_CORTEX_INTCLRP0 == REG_CORTEX_INTCLRP0_RESET);
assert(*pREG_CORTEX_INTCLRP1 == REG_CORTEX_INTCLRP1_RESET);
assert(*pREG_CORTEX_INTACT0 == REG_CORTEX_INTACT0_RESET);
assert(*pREG_CORTEX_INTACT1 == REG_CORTEX_INTACT1_RESET);
assert(*pREG_CORTEX_INTPRI0 == REG_CORTEX_INTPRI0_RESET);
assert(*pREG_CORTEX_INTPRI1 == REG_CORTEX_INTPRI1_RESET);
assert(*pREG_CORTEX_INTPRI2 == REG_CORTEX_INTPRI2_RESET);
assert(*pREG_CORTEX_INTPRI3 == REG_CORTEX_INTPRI3_RESET);
assert(*pREG_CORTEX_INTPRI4 == REG_CORTEX_INTPRI4_RESET);
assert(*pREG_CORTEX_INTPRI5 == REG_CORTEX_INTPRI5_RESET);
assert(*pREG_CORTEX_INTPRI6 == REG_CORTEX_INTPRI6_RESET);
assert(*pREG_CORTEX_INTPRI7 == REG_CORTEX_INTPRI7_RESET);
assert(*pREG_CORTEX_INTPRI8 == REG_CORTEX_INTPRI8_RESET);
assert(*pREG_CORTEX_INTPRI9 == REG_CORTEX_INTPRI9_RESET);
assert(*pREG_CORTEX_INTPRI10 == REG_CORTEX_INTPRI10_RESET);
assert(*pREG_CORTEX_INTCPID == REG_CORTEX_INTCPID_RESET);
assert(*pREG_CORTEX_INTSTA == REG_CORTEX_INTSTA_RESET);
assert(*pREG_CORTEX_INTVEC == REG_CORTEX_INTVEC_RESET);
assert(*pREG_CORTEX_INTAIRC == REG_CORTEX_INTAIRC_RESET);
assert(*pREG_CORTEX_INTCON0 == REG_CORTEX_INTCON0_RESET);
assert(*pREG_CORTEX_INTCON1 == REG_CORTEX_INTCON1_RESET);
assert(*pREG_CORTEX_INTSHPRIO0 == REG_CORTEX_INTSHPRIO0_RESET);
assert(*pREG_CORTEX_INTSHPRIO1 == REG_CORTEX_INTSHPRIO1_RESET);
assert(*pREG_CORTEX_INTSHPRIO3 == REG_CORTEX_INTSHPRIO3_RESET);
assert(*pREG_CORTEX_INTSHCSR == REG_CORTEX_INTSHCSR_RESET);
assert(*pREG_CORTEX_INTCFSR == REG_CORTEX_INTCFSR_RESET);
assert(*pREG_CORTEX_INTHFSR == REG_CORTEX_INTHFSR_RESET);
assert(*pREG_CORTEX_INTDFSR == REG_CORTEX_INTDFSR_RESET);
assert(*pREG_CORTEX_INTMMAR == REG_CORTEX_INTMMAR_RESET);
assert(*pREG_CORTEX_INTBFAR == REG_CORTEX_INTBFAR_RESET);
assert(*pREG_CORTEX_INTAFSR == REG_CORTEX_INTAFSR_RESET);
assert(*pREG_CORTEX_INTPFR0 == REG_CORTEX_INTPFR0_RESET);
assert(*pREG_CORTEX_INTPFR1 == REG_CORTEX_INTPFR1_RESET);
assert(*pREG_CORTEX_INTDFR0 == REG_CORTEX_INTDFR0_RESET);
assert(*pREG_CORTEX_INTAFR0 == REG_CORTEX_INTAFR0_RESET);
assert(*pREG_CORTEX_INTMMFR0 == REG_CORTEX_INTMMFR0_RESET);
assert(*pREG_CORTEX_INTMMFR1 == REG_CORTEX_INTMMFR1_RESET);
assert(*pREG_CORTEX_INTMMFR2 == REG_CORTEX_INTMMFR2_RESET);
assert(*pREG_CORTEX_INTMMFR3 == REG_CORTEX_INTMMFR3_RESET);
assert(*pREG_CORTEX_INTISAR0 == REG_CORTEX_INTISAR0_RESET);
assert(*pREG_CORTEX_INTISAR1 == REG_CORTEX_INTISAR1_RESET);
assert(*pREG_CORTEX_INTISAR2 == REG_CORTEX_INTISAR2_RESET);
assert(*pREG_CORTEX_INTISAR3 == REG_CORTEX_INTISAR3_RESET);
assert(*pREG_CORTEX_INTISAR4 == REG_CORTEX_INTISAR4_RESET);
assert(*pREG_CORTEX_INTTRGI == REG_CORTEX_INTTRGI_RESET);
assert(*pREG_CORTEX_INTPID4 == REG_CORTEX_INTPID4_RESET);
assert(*pREG_CORTEX_INTPID5 == REG_CORTEX_INTPID5_RESET);
assert(*pREG_CORTEX_INTPID6 == REG_CORTEX_INTPID6_RESET);
assert(*pREG_CORTEX_INTPID7 == REG_CORTEX_INTPID7_RESET);
assert(*pREG_CORTEX_INTPID0 == REG_CORTEX_INTPID0_RESET);
assert(*pREG_CORTEX_INTPID1 == REG_CORTEX_INTPID1_RESET);
assert(*pREG_CORTEX_INTPID2 == REG_CORTEX_INTPID2_RESET);
assert(*pREG_CORTEX_INTPID3 == REG_CORTEX_INTPID3_RESET);
assert(*pREG_CORTEX_INTCID0 == REG_CORTEX_INTCID0_RESET);
assert(*pREG_CORTEX_INTCID1 == REG_CORTEX_INTCID1_RESET);
assert(*pREG_CORTEX_INTCID2 == REG_CORTEX_INTCID2_RESET);
assert(*pREG_CORTEX_INTCID3 == REG_CORTEX_INTCID3_RESET);
  return 0;
}
