#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Nov 19 22:41:31 2018
# Process ID: 5476
# Current directory: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4224 D:\PANDA\Study\VE370\Project\Project2\P2 single cycle\P2 single cycle.xpr
# Log file: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/vivado.log
# Journal file: D:/PANDA/Study/VE370/Project/Project2/P2 single cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 819.426 ; gain = 72.133
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-29] SingleCycle expects 2 arguments [D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sources_1/new/single cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycle
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.srcs/sim_1/new/single_cycle_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 27cca3336fbb4c648abc74e09454e13d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_test_behav xil_defaultlib.single_cycle_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/single_cycle_test_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/PANDA/Study/VE370/Project/Project2/P2 single cycle/P2 single cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 22:43:14 2018...
