NAME module
NAME test
SINGLE ;
NAME wire
SINGLE [
NUMBER 3
SINGLE :
NUMBER 0
SINGLE ]
NAME in
SINGLE ;
NAME wire
SINGLE [
NUMBER 15
SINGLE :
NUMBER 0
SINGLE ]
NAME out
SINGLE ;
NAME input
NAME lut_test.sim_in
SINGLE (
NAME in
SINGLE )
SINGLE ;
NAME lut
NAME lut_test
SINGLE (
NAME out
SINGLE ,
NAME in
SINGLE )
SINGLE ;
NAME output
NAME lut_test.sim_out
SINGLE (
NAME out
SINGLE )
SINGLE ;
NAME endmodule
