head	1.8;
access;
symbols
	BCM2835-0_75-1:1.8
	BCM2835-0_76:1.8
	BCM2835-0_75-1_70_2_4:1.7.2.1
	BCM2835-0_75:1.8
	BCM2835-0_74:1.7
	BCM2835-0_73-1_70_2_3:1.7
	BCM2835-0_73:1.7
	BCM2835-0_72:1.7
	BCM2835-0_71-1_70_2_2:1.7
	BCM2835-0_71:1.7
	BCM2835-0_70-1_70_2_1:1.7
	SMP:1.7.0.2
	SMP_bp:1.7
	BCM2835-0_70:1.7
	BCM2835-0_69:1.7
	BCM2835-0_68:1.7
	BCM2835-0_67:1.7
	BCM2835-0_66:1.7
	BCM2835-0_65:1.7
	BCM2835-0_64:1.7
	BCM2835-0_63:1.7
	BCM2835-0_62:1.6
	BCM2835-0_61:1.6
	BCM2835-0_60:1.6
	BCM2835-0_59:1.6
	BCM2835-0_58:1.5
	BCM2835-0_57:1.5
	BCM2835-0_56:1.5
	BCM2835-0_55:1.5
	BCM2835-0_53:1.5
	BCM2835-0_52:1.5
	BCM2835-0_51:1.5
	BCM2835-0_50:1.5
	BCM2835-0_49:1.5
	BCM2835-0_48:1.5
	BCM2835-0_47:1.5
	BCM2835-0_46:1.5
	BCM2835-0_45:1.5
	BCM2835-0_44:1.5
	BCM2835-0_43:1.5
	BCM2835-0_42:1.5
	BCM2835-0_41:1.5
	BCM2835-0_40:1.5
	BCM2835-0_39:1.5
	BCM2835-0_38:1.5
	BCM2835-0_37:1.5
	BCM2835-0_36:1.5
	BCM2835-0_35:1.5
	BCM2835-0_34:1.5
	BCM2835-0_33:1.5
	BCM2835-0_32:1.5
	BCM2835-0_31:1.5
	BCM2835-0_30:1.5
	BCM2835-0_29:1.5
	BCM2835-0_28:1.5
	BCM2835-0_27:1.5
	BCM2835-0_26:1.5
	BCM2835-0_25:1.5
	BCM2835-0_24:1.5
	BCM2835-0_23:1.5
	BCM2835-0_22:1.5
	BCM2835-0_21:1.5
	BCM2835-0_20:1.4
	BCM2835-0_19:1.4
	BCM2835-0_18:1.4
	BCM2835-0_17:1.4
	BCM2835-0_16:1.4
	BCM2835-0_15:1.4
	BCM2835-0_14:1.4
	BCM2835-0_13:1.3
	BCM2835-0_12:1.3
	BCM2835-0_11:1.3
	BCM2835-0_10:1.3
	BCM2835-0_09:1.3
	BCM2835-0_08:1.3
	BCM2835-0_07:1.3
	BCM2835-0_06:1.3
	BCM2835-0_05:1.2
	BCM2835-0_04:1.2
	BCM2835-0_03:1.2
	BCM2835-0_02:1.2
	BCM2835-0_01:1.1.1.1
	initial:1.1.1.1
	Vendor:1.1.1;
locks; strict;
comment	@# @;


1.8
date	2018.04.10.19.40.00;	author rsprowson;	state Exp;
branches;
next	1.7;
commitid	gS1OguIu1PUdNVxA;

1.7
date	2016.10.25.19.39.20;	author jlee;	state Exp;
branches
	1.7.2.1;
next	1.6;
commitid	cFYOyj70DkBYTyrz;

1.6
date	2016.10.09.12.23.49;	author jlee;	state Exp;
branches;
next	1.5;
commitid	AegGZ5wtYn4r0tpz;

1.5
date	2012.09.02.20.03.43;	author jlee;	state Exp;
branches;
next	1.4;
commitid	FetF3i2OxxUzHZiw;

1.4
date	2012.07.19.10.29.28;	author jballance;	state Exp;
branches;
next	1.3;
commitid	7w2Uohftp8BdY9dw;

1.3
date	2012.05.24.11.30.09;	author bavison;	state Exp;
branches;
next	1.2;
commitid	ktC5TlFk2flF6Y5w;

1.2
date	2012.05.20.20.52.51;	author jballance;	state Exp;
branches;
next	1.1;
commitid	2BhE7hfsP23Glv5w;

1.1
date	2012.05.10.14.53.41;	author bavison;	state Exp;
branches
	1.1.1.1;
next	;
commitid	9gwxHjLZncMLBb4w;

1.7.2.1
date	2018.07.07.14.12.58;	author jlee;	state Exp;
branches;
next	;
commitid	rGMJuwVBIwKoadJA;

1.1.1.1
date	2012.05.10.14.53.41;	author bavison;	state Exp;
branches;
next	;
commitid	9gwxHjLZncMLBb4w;


desc
@@


1.8
log
@Debug UART typo & clarification
Top.s: HAL_UARTStartUp takes 0's based UART numbers, so the debug setup would go wrong (if HAL_UARTStartUp actually checked the value).
UART.s: Re-express the baud register default value so its origin is clear.
Retagged as BCM2835-0_75 as the (non-debug) version is binary identical.
@
text
@;
; Copyright (c) 2012, RISC OS Open Ltd
; Copyright (c) 2012, Adrian Lees
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met: 
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
; 
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
;
; With many thanks to Broadcom Europe Ltd for releasing the source code to
; its Linux drivers, thus making this port possible.
;

        AREA    |Asm$$Code|, CODE, READONLY, PIC

        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        GET     Hdr:Machine.<Machine>
        GET     Hdr:ImageSize.<ImageSize>

        GET     Hdr:Proc

        GET     hdr.BCM2835
        GET     hdr.StaticWS
        GET     hdr.UART

        EXPORT  HAL_UARTPorts
        EXPORT  HAL_UARTStartUp
        EXPORT  HAL_UARTShutdown
        EXPORT  HAL_UARTFeatures
        EXPORT  HAL_UARTReceiveByte
        EXPORT  HAL_UARTTransmitByte
        EXPORT  HAL_UARTLineStatus
        EXPORT  HAL_UARTInterruptEnable
        EXPORT  HAL_UARTRate
        EXPORT  HAL_UARTFormat
        EXPORT  HAL_UARTFIFOSize
        EXPORT  HAL_UARTFIFOClear
        EXPORT  HAL_UARTFIFOEnable
        EXPORT  HAL_UARTFIFOThreshold
        EXPORT  HAL_UARTInterruptID
        EXPORT  HAL_UARTBreak
        EXPORT  HAL_UARTModemControl
        EXPORT  HAL_UARTModemStatus
        EXPORT  HAL_UARTDevice
        EXPORT  HAL_UARTDefault

        ; Control support for RTS/CTS. These aren't exported on the model B
        ; rev 1 PCB, and on future PCBs they're in awkward positions, so I
        ; doubt anyone makes any serious use of them. Also, this code is
        ; untested!
        GBLL    ModemControl
ModemControl SETL {FALSE}

; Put base address into the indicated register, given port number in a1
        MACRO
        BaseAddr $reg
        LCLS    r
 [ "$reg" <> ""
r       SETS    "$reg"
 |
r       SETS    "a1"
 ]
        LDR     $r, PeriBase
        ADD     $r, $r, #UART_Base :AND: :NOT: &FFFF
        ADD     $r, $r, #UART_Base :AND: &FFFF
        MEND

; Stop the UART and wait for it to become idle
; Required before modifying UARTIBRD, UARTFBRD, UARTLCRH
        MACRO
        StopUART $temp
        LDR     $temp, [a1,#UARTCR]
        BIC     $temp, $temp, #CR_UARTEN
        STR     $temp, [a1,#UARTCR]
        ; Wait for transmission of current character to finish
10
        LDR     $temp, [a1,#UARTFLAG]
        TST     $temp, #1:SHL:FLAG_BUSY
        BNE     %BT10
        MEND

        MACRO
        StartUART $temp
        LDR     $temp, [a1,#UARTCR]
        ORR     $temp, $temp, #CR_UARTEN
        STR     $temp, [a1,#UARTCR]
        MEND

; int HAL_UARTPorts(void)
;
;   Return number of UART ports
;
HAL_UARTPorts
        MOV     a1, #1                  ; Currently we only support the main UART (PL011-compatible)
        MOV     pc, lr

; void StartUp(int port)
;
HAL_UARTStartUp
        DataSyncBarrier a2              ; resync before writing peripheral
        LDR     a2, PeriBase            ; first turn on the serial pins
        ADD     a3, a2, #GPIO_Base      ; (for setting pins up)
        LDR     a2, [a3, #GPFSel1]      ;
        BIC     a2, a2, #8_00770000     ;         
        ORR     a2, a2, #8_00440000     ; set GPIO 14 + 15 to alt0 (100)
        STR     a2, [a3, #GPFSel1]      ;        
        DataSyncBarrier a2              ; resync before writing peripheral
        BaseAddr
        StopUART a2
        LDR     a2, =((UARTCLK*64)/115200)/16
        AND     a3, a2,#&3F
        STR     a3, [a1,#UARTFBRD]
        MOV     a2, a2,LSR #6
        STR     a2, [a1,#UARTIBRD]
        MOV     a2, #3<<5
        ORR     a2, a2,#&10
        STR     a2, [a1,#UARTLCRH]
        MOV     a2, #(2:SHL:3)+2        ; Set default FIFO threshold of 1/2
        STR     a2, [a1,#UARTIFLS]
        LDR     a2, =CR_RXE+CR_TXE+CR_UARTEN
        STR     a2, [a1,#UARTCR]
        DataSyncBarrier a2
        MOV     pc, lr

; void HAL_UARTShutdown(int port)
;
HAL_UARTShutdown ROUT
        BaseAddr
        DataSyncBarrier a3
        StopUART a2
        ; Flush FIFO
        MOV     a3, #0
        STR     a3, [a1,#UARTLCRH]        
        DataSyncBarrier a3
        MOV     pc, lr

; int HAL_UARTFeatures(int port)
;
;      Bit 0:  FIFOs available
;      Bit 1:  DMA available
;      Bit 2:  Modem lines available
;      Bit 3:  Hardware RTS/CTS available
;      Bit 4:  Transmitter empty IRQ is actually "TX FIFO under threshold" IRQ
;
HAL_UARTFeatures
 [ ModemControl
        MOV     a1, #2_11101
 |
        MOV     a1, #2_10001
 ]
        MOV     pc, lr

; int HAL_UARTReceiveByte(int port, int *status)
;
;   Returns the next byte from the FIFO (if enabled) or the holding register.
;   If status is non-NULL, the line status associated with the byte is
;   read (see LineStatus). The return value is only meaningful if a
;   received byte is available (bit 0 of *status will be set).
;
HAL_UARTReceiveByte ROUT
        Entry
        BaseAddr
        LDR     a3, [a1, #UARTFLAG]
        ANDS    a4, a3, #1:SHL:FLAG_RXFE
        MOVNE   ip, #0
        LDREQ   ip, [a1, #UARTDR]
        DataSyncBarrier lr             ; resync after reading peripheral

        ; If the FIFO is empty, clear all the line status error IRQs. This is
        ; the only time we can be reasonably certain that there aren't any
        ; further bad bytes in the FIFO.
        ;
        ; There is a race condition here where a new bad byte could arrive just
        ; before we clear the errors, but as long as the OS has the RX threshold
        ; & RX timeout IRQs active there shouldn't be any danger of the bad data
        ; being missed, just delayed a bit.
        MOVNE   lr, #(1:SHL:UI_OE)+(1:SHL:UI_BE)+(1:SHL:UI_PE)+(1:SHL:UI_FE)
        STRNE   lr, [a1, #UARTICR]

        TEQ     a2, #0
        BEQ     %FT90
        ; Status wanted, so clear error bits from UARTLineStatus
        TST     ip, #(1:SHL:DR_OE)+(1:SHL:DR_BE)+(1:SHL:DR_PE)+(1:SHL:DR_FE)
        STRNE   ip, [a1, #UARTRSRECR]  ; n.b. written value doesn't matter
        BL      calcstatus
        STR     a1, [a2]
90
        AND     a1, ip, #255
        EXIT

; In:
; a3 = UARTFLAG
; a4 = a3 AND 1:SHL:FLAG_RXFE
; ip = UARTDR
; Out:
; a1 = status flags
; a3, a4 corrupt
calcstatus
        MOV     a1, #1                 ; Bit 0 needs inverting
        TST     a3, #1:SHL:FLAG_BUSY
        EOR     a1, a1, a4, LSR #FLAG_RXFE ; -> RDR
        AND     a4, a3, #1:SHL:FLAG_TXFE
        ORREQ   a1, a1, a4, LSR #FLAG_TXFE-6 ; -> Transmitter+FIFO empty
        ORR     a1, a1, a4, LSR #FLAG_TXFE-5 ; -> TX FIFO empty
        AND     a4, a3, #1:SHL:FLAG_TXFF
        ORR     a1, a1, a4, LSL #8-FLAG_TXFF ; TX FIFO full

        AND     a4, ip, #1:SHL:DR_OE
        AND     a3, ip, #1:SHL:DR_BE
        ORR     a1, a1, a4, LSR #DR_OE-1
        AND     a4, ip, #1:SHL:DR_PE
        ORR     a1, a1, a3, LSR #DR_BE-4
        AND     a3, ip, #1:SHL:DR_FE
        ORR     a1, a1, a4, LSR #DR_PE-2

        TST     ip, #(1:SHL:DR_PE)+(1:SHL:DR_FE)+(1:SHL:DR_BE)
        ORR     a1, a1, a3, LSR #DR_FE-3
        ORRNE   a1, a1, #128           ; "FIFO contains PE, FE, BE" - we can only report this for the current byte
        MOV     pc, lr

; void HAL_UARTTransmitByte(int port, int byte)
;
HAL_UARTTransmitByte
        BaseAddr
        DataSyncBarrier a3              ; resync before writing peripheral
        STRB    a2, [a1, #UARTDR]
        MOV     pc, lr

; int HAL_UARTLineStatus(int port)
;
;      Bit 0: Receiver Data Ready
;      Bit 1: Overrun Error
;      Bit 2: Parity Error
;      Bit 3: Framing Error
;      Bit 4: Break Error
;      Bit 5: Transmitter FIFO Empty
;      Bit 6: Transmitter FIFO + hold register empty
;      Bit 7: FIFO contains a Parity, Framing or Break error
;      Bit 8: TX FIFO full
;
;   Parity, Framing and Break errors are associated with each byte received.
;   Whether the values reported here are associated with the last byte
;   read using ReceiveByte or with the next byte to be read is undefined.
;   You should request the status using ReceiveByte to ensure accurate
;   identification of bytes with errors.
;
;   Error bits are cleared whenever status is read, using either LineStatus
;   or ReceiveByte with status non-NULL.
;
HAL_UARTLineStatus
        BaseAddr
        LDR     a3, [a1, #UARTFLAG]
        LDR     ip, [a1, #UARTRSRECR]
        DataSyncBarrier a2             ; resync after reading/before write
        MOVS    ip, ip, LSL #DR_FE-RSR_FE ; Convert RSRECR to fake DR
        AND     a4, a3, #1:SHL:FLAG_RXFE
        STRNE   ip, [a1, #UARTRSRECR]  ; Clear any errors, written value doesn't matter
        B       calcstatus             ; Exit via calcstatus

; int HAL_UARTInterruptEnable(int port, int eor, int mask)
;
;   Enables interrupts. Bits are:
;
;      Bit 0: Received Data Available (and Character Timeout)
;      Bit 1: Transmitter Holding Register Empty
;      Bit 2: Received Line Status
;      Bit 3: Modem Status
;
;   Returns previous state.
;
HAL_UARTInterruptEnable
        Entry
        BaseAddr
        PHPSEI
        LDR     a4, [a1, #UARTIMSC]
        DataSyncBarrier ip             ; resync after reading/before write
        ; Remap IMSC to match the API
 [ ModemControl
        AND     ip, a4, #1:SHL:UI_CTS
        MOV     ip, ip, LSL #3-UI_CTS
 |
        MOV     ip, #0
 ]
        TST     a4, #(1:SHL:UI_OE)+(1:SHL:UI_BE)+(1:SHL:UI_PE)+(1:SHL:UI_FE)
        ORRNE   ip, ip, #1:SHL:2
        TST     a4, #1:SHL:UI_TX
        ORRNE   ip, ip, #1:SHL:1
        TST     a4, #(1:SHL:UI_RT)+(1:SHL:UI_RX)
        ORRNE   ip, ip, #1:SHL:0
        ; Modify
        AND     a3, ip, a3
        EOR     a3, a3, a2
        ; Map back
        MOV     a2, #0
        TST     a3, #1:SHL:0
        ORRNE   a2, a2, #(1:SHL:UI_RT)+(1:SHL:UI_RX)
        TST     a3, #1:SHL:1
        ORRNE   a2, a2, #1:SHL:UI_TX
        TST     a3, #1:SHL:2
        ORRNE   a2, a2, #(1:SHL:UI_OE)+(1:SHL:UI_BE)+(1:SHL:UI_PE)+(1:SHL:UI_FE)
 [ ModemControl
        TST     a3, #1:SHL:3
        ORRNE   a2, a2, #1:SHL:UI_CTS
 ]
        TEQ     a2, a4
        STRNE   a2, [a1, #UARTIMSC]
        PLP
        DataSyncBarrier a2
        MOV     a1, ip        
        EXIT


; int HAL_UARTRate(int port, int baud16)
;
;   Sets the rate, in units of 1/16 of a baud. Returns the previous rate.
;   Use -1 to read.
;
HAL_UARTRate ROUT
        Entry   "v1"
        BaseAddr
        DataSyncBarrier a3
        PHPSEI  v1
        ; Get current baud
        LDR     a3, [a1, #UARTIBRD]
        LDR     a4, [a1, #UARTFBRD]
        ORR     a3, a4, a3, LSL #6
        LDR     a4, =UARTCLK*64
        DivRem  ip, a4, a3, lr
        ; Set new baud
        CMP     a2, #-1
        BEQ     %FT90
        StopUART a3
        LDR     a3, =UARTCLK*64
        ADD     a3, a3, a2, LSR #1 ; Add 0.5 to round to nearest
        DivRem  a4, a3, a2, lr     ; a4 = new divisor
        AND     a3, a4, #63
        MOV     a4, a4, LSR #6
        STR     a3, [a1, #UARTFBRD]
        STR     a4, [a1, #UARTIBRD]
        ; Perform a dummy write to LCRH to latch the new divisor values
        LDR     a3, [a1, #UARTLCRH]
        STR     a3, [a1, #UARTLCRH]
        StartUART a3
90
        PLP     v1
        DataSyncBarrier a3
        MOV     a1, ip
        EXIT

; int HAL_UARTFormat(int port, int format)
;
;   Bits 0-1: Bits per word  0=>5, 1=>6, 2=>7, 3=>8
;   Bit 2:    Stop length 0=>1, 1=>2 (1.5 if 5 bits)
;   Bit 3:    Parity enabled
;   Bits 4-5: Parity:  0 => Odd (or disabled)
;                      1 => Even
;                      2 => Mark (parity bit = 1)
;                      3 => Space (parity bit = 0)
;
;   Returns previous format. -1 to read.
;

HAL_UARTFormat ROUT
        Entry
        BaseAddr
        DataSyncBarrier a3
        PHPSEI
        ; Get current settings
        LDR     a3, [a1, #UARTLCRH]
        AND     a4, a3, #LCRH_WLEN
        MOV     a4, a4, LSR #LCRH_WLEN_shift
        TST     a3, #LCRH_STP2
        ORRNE   a4, a4, #1:SHL:2
        TST     a3, #LCRH_PEN
        ORRNE   a4, a4, #1:SHL:3
        TST     a3, #LCRH_EPS
        ORRNE   a4, a4, #1:SHL:4
        TST     a3, #LCRH_SPS
        ORRNE   a4, a4, #1:SHL:5
        ; Apply new settings
        CMP     a2, #-1
        BEQ     %FT90
        StopUART ip
        BIC     a3, a3, #LCRH_SPS+LCRH_WLEN+LCRH_STP2+LCRH_EPS+LCRH_PEN
        TST     a2, #1:SHL:5
        ORRNE   a3, a3, #LCRH_SPS
        TST     a2, #1:SHL:4
        ORRNE   a3, a3, #LCRH_EPS
        TST     a2, #1:SHL:3
        ORRNE   a3, a3, #LCRH_PEN
        TST     a2, #1:SHL:2
        ORRNE   a3, a3, #LCRH_STP2
        AND     a2, a2, #3
        ORR     a3, a3, a2, LSL #LCRH_WLEN_shift
        STR     a3, [a1, #UARTLCRH]
        StartUART a3
90
        PLP
        DataSyncBarrier a3
        MOV     a1, a4
        EXIT

; void HAL_UARTFIFOSize(int port, int *rx, int *tx)
;
;   Returns the size of the RX and TX FIFOs. Either parameter may be NULL.
;   Note that the size of the TX FIFO is the total amount of data that can
;   be sent immediately when the TX Holding Register Empty/FIFO under threshold
;   IRQ holds. (So an unusual UART that had a transmit threshold
;   should return total FIFO size minus threshold).
;
HAL_UARTFIFOSize
        MOV     a1, #16
        TEQ     a2, #0
        STRNE   a1, [a2]
        MOV     a1, #8
        TEQ     a3, #0
        STRNE   a1, [a3]
        MOV     pc, lr

; void HAL_UARTFIFOClear(int port, int flags)
;
;   Clears the input FIFO (if bit 0 set) and the output FIFO (if bit 1 set).
;
HAL_UARTFIFOClear
        BaseAddr
        ; We can't individually flush FIFOs, so just flush both of them
        DataSyncBarrier a2
        PHPSEI  ip
        StopUART a2
        LDR     a2, [a1, #UARTLCRH]
        BIC     a3, a2, #LCRH_FEN
        STR     a3, [a1, #UARTLCRH] ; Disabling the FIFOs should flush them
        MOV     a3, #1:SHL:UI_RX
        STR     a3, [a1, #UARTICR] ; Clear RX threshold IRQ as well, otherwise it may get stuck on
        STR     a2, [a1, #UARTLCRH] ; Restore original state
        StartUART a3
        PLP     ip
        DataSyncBarrier a2        
        MOV     pc, lr

; int HAL_UARTFIFOEnable(int port, int enable)
;
;   Enables or disables the RX and TX FIFOs: 0 => disable, 1 => enable
;   -1 => read status. Returns previous status.
;
HAL_UARTFIFOEnable ROUT
        BaseAddr
        DataSyncBarrier a3
        PHPSEI  ip
        LDR     a3, [a1, #UARTLCRH]
        CMP     a2, #0
        BLT     %FT90
        BICEQ   a4, a3, #LCRH_FEN
        ORRGT   a4, a3, #LCRH_FEN
        StopUART a2
        STR     a4, [a1, #UARTLCRH]
        StartUART a2
90
        PLP     ip
        DataSyncBarrier a2
        AND     a1, a3, #LCRH_FEN
        ASSERT  LCRH_FEN = 1:SHL:4
        MOV     a1, a1, LSR #4
        MOV     pc, lr

; int HAL_UARTFIFOThreshold(int port, int threshold)
;
;   Sets the receive threshold level for the FIFO RX interrupt. -1 to read.
;
HAL_UARTFIFOThreshold ROUT
        Entry   "v1"
        BaseAddr
        DataSyncBarrier a3
        PHPSEI  v1
        ; Calc current level
        LDR     a3, [a1, #UARTIFLS]
        AND     a4, a3, #7:SHL:3
        ADR     ip, fifolevels
        LDRB    a4, [ip, a4, LSR #3]
        ; Calc new level
        CMP     a2, #-1
        BEQ     %FT90
        BIC     a3, a3, #7:SHL:3
10
        LDRB    lr, [ip], #1
        CMP     lr, a2
        BGE     %FT20
        ADD     a3, a3, #1:SHL:3
        TST     a3, #4:SHL:3 ; 4 is highest level
        BNE     %BT10
20
        STR     a3, [a1, #UARTIFLS]
        MOV     a3, #1:SHL:UI_RX
        STR     a3, [a1, #UARTICR] ; Clear RX threshold IRQ as well, otherwise it may get stuck on (n.b. if FIFO is currently non-empty we'll assume the RX timeout IRQ will take care of it)
90
        PLP     v1
        DataSyncBarrier a2
        MOV     a1, a4
        EXIT

fifolevels
        DCB     (16*1)/8
        DCB     (16*1)/4
        DCB     (16*1)/2
        DCB     (16*3)/4
        DCB     (16*7)/8
        ALIGN

; int HAL_UARTInterruptID(int port)
;
;   Returns the highest priority interrupt currently asserted. In order
;   of priority:
;
;   3 => Receiver Line Status (Cleared by ReceiveByte)
;   2 => Received Data Available (Cleared by reading enough data)
;   6 => Character Timeout (received data waiting)
;   1 => TX Holding Register Empty (cleared by this call)/FIFO under threshold
;        (cleared by sending enough chars)
;   0 => Modem Status (Cleared by ModemStatus)
;   -1 => No Interrupt
;
;   The Modem Status interrupt occurs when the CTS, DSR or DCD inputs
;   change, or when RI goes from high to low (ie bits 0 to 3 of ModemStatus
;   are set).
;
HAL_UARTInterruptID ROUT
        BaseAddr a4
        DataSyncBarrier a3
        LDR     a2, [a4, #UARTMIS]
        DataSyncBarrier a3
        TST     a2, #(1:SHL:UI_OE)+(1:SHL:UI_BE)+(1:SHL:UI_PE)+(1:SHL:UI_FE)
        MOV     a1, #3
        MOVNE   pc, lr
        TST     a2, #1:SHL:UI_RX
        MOV     a1, #2
        MOVNE   pc, lr
        TST     a2, #1:SHL:UI_RT
        MOV     a1, #6
        MOVNE   pc, lr
        TST     a2, #1:SHL:UI_TX
 [ ModemControl
        BNE     %FT90
        TST     a2, #1:SHL:UI_CTS
        MOVNE   a1, #0
        MOVEQ   a1, #-1
        MOV     pc, lr
90
 |
        MOVEQ   a1, #-1
        MOVEQ   pc, lr
 ]
        MOV     a1, #1
        MOV     pc, lr


; int HAL_UARTBreak(int port, int enable)
;
;   Activates (1) or deactivates (0) a break condition. -1 to read,
;   returns previous state.
;
HAL_UARTBreak ROUT
        BaseAddr
        DataSyncBarrier a3
        PHPSEI  ip
        LDR     a3, [a1, #UARTLCRH]
        AND     a4, a3, #LCRH_BRK
        CMP     a2, #0
        BLT     %FT90
        BICEQ   a3, a3, #LCRH_BRK
        ORRGT   a3, a3, #LCRH_BRK
        StopUART a2
        STR     a3, [a1, #UARTLCRH]
        StartUART a2
90
        PLP     ip
        DataSyncBarrier a2
        ASSERT  LCRH_BRK = 1
        MOV     a1, a4
        MOV     pc, lr

; int HAL_UARTModemControl(int port, int eor, int mask)
;
;   Modifies the modem control outputs.
;
;   Bit 0: DTR
;   Bit 1: RTS
;   Bit 5: Hardware RTS/CTS
;
;   Note that these are logical outputs, although the physical pins may be
;   inverted.  So 1 indicates a request to send.  Returns previous state.
;

HAL_UARTModemControl
 [ ModemControl
        Entry
        BaseAddr
        DataSyncBarrier a4
        PHPSEI
        LDR     a4, [a1, #UARTCR]
        ; Map to API format
        AND     ip, a4, #CR_RTS
        TST     a4, #CR_CTSEN+CR_RTSEN
        ASSERT  CR_RTS = 1:SHL:11
        MOV     ip, ip, LSR #10
        ORRNE   ip, ip, #1:SHL:5
        ; Calc new value
        AND     a3, ip, a3
        EOR     a3, a3, a2
        ; Map back
        BIC     a2, a4, #CR_RTS+CR_CTSEN+CR_RTSEN
        TST     a3, #1:SHL:1
        ORRNE   a2, a2, #CR_RTS
        TST     a3, #1:SHL:5
        ORRNE   a2, a2, #CR_CTSEN+CR_RTSEN
        TEQ     a2, a4
        STRNE   a2, [a1, #UARTCR]
        PLP
        DataSyncBarrier a2
        MOV     a1, ip
        EXIT
 |
        MOV     pc, lr
 ]


; int HAL_UARTModemStatus(int port)
;
;   Reads the modem status inputs.
;
;   Bit 0: CTS changed since last call
;   Bit 1: DSR changed since last call
;   Bit 2: RI changed from high to low since last call
;   Bit 3: DCD changed since last call
;   Bit 4: CTS
;   Bit 5: DSR
;   Bit 6: RI
;   Bit 7: DCD
;
;   Note that these are logical inputs, although the physical pins may be
;   inverted.  So 1 indicates a Clear To Send condition.  This must also clear
;   the modem interrupt status.
;
HAL_UARTModemStatus
 [ ModemControl
        BaseAddr
        DataSyncBarrier a2
        PHPSEI  a3
        ; Clear modem interrupt status
        MOV     a4, #1:SHL:UI_CTS
        STR     a4, [a1, #UARTICR]
        ; Get current status
        LDR     a2, [a1, #UARTFLAG]
        DataSyncBarrier a4
        AND     a2, a2, #FLAG_CTS
        ; Get old status
        LDR     a4, UARTOldModemStatus
        ; Store new status
        STR     a2, UARTOldModemStatus
        PLP     a3
        ; Calc return value
        EOR     a1, a4, a2
        MOV     a1, a1, LSR #UI_CTS
        ORR     a1, a1, a2, LSL #4-UI_CTS
 ]
        MOV     pc, lr

; int HAL_UARTDevice(int port)
;
;   Return the device number allocated to the UART port
;
HAL_UARTDevice
        MOV     a1, #iDev_GPU_Uart
        MOV     pc, lr

; Return the UART number that should be used for OS_SerialOp
HAL_UARTDefault
        MOV     a1, #0
        MOV     pc, lr

        END
@


1.7
log
@Fix UART error IRQs not being cleared
Detail:
  s/UART - Update HAL_UARTReceiveByte to clear error IRQs when the FIFO is believed to be empty. Disable IRQs in some complex routines to prevent any re-entrancy issues, and also clear the RX threshold IRQ when flushing the FIFOs or adjusting the threshold level.
Admin:
  Tested on Raspberry Pi 1
  Resolves ticket #429


Version 0.63. Tagged as 'BCM2835-0_63'
@
text
@d131 1
a131 1
        MOV     a2, #&68
@


1.7.2.1
log
@Merge latest changes from HEAD

Version 0.75, 1.70.2.4. Tagged as 'BCM2835-0_75-1_70_2_4'
@
text
@d131 1
a131 1
        LDR     a2, =((UARTCLK*64)/115200)/16
@


1.6
log
@Implement HAL UART API. Tidy up debug output.
Detail:
  hdr/BCM2835, hdr/StaticWS, s/Debug, s/Top, s/Video - Fix up the two serial debug switches to work correctly. Disable debug by default.
  s/UART, hdr/UART - Implement HAL UART API, for the PL011 UART.
Admin:
  Tested on Raspberry Pi 1 B
  Requires DualSerial 0.25 to work correctly


Version 0.59. Tagged as 'BCM2835-0_59'
@
text
@d189 12
d204 2
a205 2
        TST     ip, #&F00
        STRNE   ip, [a1, #UARTRSRECR]
d277 2
a278 1
        STRNE   ip, [a1, #UARTRSRECR]  ; Clear any errors
d293 1
d295 1
d328 1
d331 1
a331 1
        MOV     pc, lr
d340 1
a340 1
        Entry
d343 1
d366 1
d385 1
d388 1
d419 1
d422 1
a422 1
        MOV     pc, lr
d449 1
d454 2
d458 1
d470 1
d480 1
d489 1
a489 2
;   Sets the receive threshold level for the FIFO RX interrupt. For OMAP3530
;   this is 8, 16, 56 or 60 bytes. Returns previous value. -1 to read.
d492 1
a492 1
        Entry
d495 1
d514 2
d517 1
d585 1
d596 1
d616 1
d619 1
d638 1
d641 3
a644 1
        MOV     pc, lr
@


1.5
log
@Strip out video code & on-screen debug
Detail:
  Makefile, s/Display - Deleted on-screen debug code
  hdr/BCM2835, hdr/StaticWS, s/IIC, s/Messaging, s/Stubs, s/Top, s/UART - Strip out calls to on-screen debug code, and a few bits of video code
  s/Video - Video code removed and replaced with stub functions similar to other HALs. Only remaining useful code is HAL_Video_StartupMode, which in time should probably be moved to BCMVideo as well.
Admin:
  Tested on Raspberry Pi with high processor vectors


Version 0.21. Tagged as 'BCM2835-0_21'
@
text
@a32 4
; NB. This is currently just a minimal implementation for driving the
;     BCM2835's "mini UART" at 115k2 baud for keyboard/mouse input.
;

d45 1
d66 1
d68 34
a102 1
; Put base address into the a1, given port number in a1
d104 4
a107 4
$label  BaseAddr
        LDR     a1, PeriBase
        ADD     a1, a1, #UART_Base :AND: :NOT: &FFFF
        ADD     a1, a1, #UART_Base :AND: &FFFF
d112 1
a112 1
;   Return array of UART port physical addresses.
d115 1
a115 2
;       HALStub "HAL_UARTPorts"
        MOV     a1, #1
a120 1
        ADD     a3, sb, a1
d128 1
d130 1
a130 3
        DataSyncBarrier a2              ; resync before writing peripheral
        MOV     a2, #0            ;(macro above zeroes the a2)
        STR     a2, [a1,#UARTCR]
d139 3
a141 2
        MOV     a2, #&300
        ORR     a2, a2,#1
d143 1
d148 1
a148 1
HAL_UARTShutdown
d150 6
a155 1
        MOV     a2, #0
d163 2
d167 5
a171 1
        MOV     a1, #2_101
d181 2
a182 2
HAL_UARTReceiveByte
        STR     lr, [sp, #-4]!
a183 1
        DataSyncBarrier a3             ; resync after reading peripheral
d185 4
a188 6
        MOV     a4, #1
        BICS    a3, a4, a3, LSR #4
        LDRNE   ip, [a1, #UARTDR]
        TSTNE   ip, #&F00
        STRNE   a2, [a1, #UARTRSRECR]  ;clear error condition
        BNE     rx_error
d190 39
a228 10
        STRNE   a3, [a2]
        DataSyncBarrier a3             ; resync after reading peripheral
        AND     a1, ip, #&FF
        LDR     pc, [sp], #4

rx_error
        TEQ     a2,#0
        STRNE   a2,[a2]
        MOV     a1,#0
        LDR     pc,[sp],#4
d245 2
a246 2
;      Bit 5: Transmitter Holding Register Empty
;      Bit 6: Transmitter Empty (including FIFO)
d248 1
d261 6
a266 9
        LDR     a2, [a1, #UARTFLAG]
        MOV     a1, #0
        TST     a2, #&80
        ORRNE   a1, a1, #&20
        EORNE   a2, a2, #8
        TSTNE   a2, #8
        ORRNE   a1, a1, #&40
        DataSyncBarrier a2             ; resync after reading peripheral
        MOV     pc, lr
d281 34
d323 2
a324 1
HAL_UARTRate
d326 26
a351 1
        MOV     pc,lr
d366 1
a366 1
HAL_UARTFormat
d368 33
d407 2
a408 2
;   be sent immediately when the Transmitter Holding Register Empty
;   status holds. (So an unusual UART that had a transmit threshold
d412 1
a412 3
        BaseAddr
        DataSyncBarrier a1              ; resync before writing peripheral
        MOV     a1, #64
d415 1
d426 9
d442 1
a442 1
HAL_UARTFIFOEnable
d444 14
d465 2
a466 1
HAL_UARTFIFOThreshold
d468 31
a498 1
        MOV     pc, lr
d508 2
a509 1
;   1 => Transmitter Holding Register Empty (Cleared by this call)
d517 27
a543 3
HAL_UARTInterruptID
        BaseAddr
        MOV     a1, #-1
d546 1
d552 1
a552 1
HAL_UARTBreak
d554 14
d576 1
a579 1
;   Needs to clear the modem interrupt status.
d583 1
d585 22
d628 1
d630 19
d659 5
@


1.4
log
@
	Various updates to do with the messaging channel, HAL_MachineID, and HAL_Reset

Detail:
	HAL_Reset now causes a complete reboot of the machiine. It isnt yet properly called from
	the kernel.. I've not investigated why yet. Behaviour tested using OS_Hardware call

	HAL_MachineID, with the github start.elf from 18 July 2012 will provide a valid MAC address ..
	i.e. that specific to this machine. The a1 value in HAL_ExtendedID needs to be set 0 for this to be reported
	by OS_ReadSysInfo .. unfortunately, again at this stage, it stalls the boot when set 0, so just for now
	the committed value for a1 in HAL_ExtendedID is not 0 .

	centralised messaging routine added. This is used a fair bit in acquiring the operating environment
	Not yet used in the DMA stuff. probably ought to be. At present the messaging channel this mainly
	handles is not complete, so information from this code is still WIP

Admin:
  (highlight level of testing that has taken place)
  (bugfix number if appropriate)


Version 0.14. Tagged as 'BCM2835-0_14'
@
text
@a49 6
     [ HALDebug
        IMPORT  output_hex8
        IMPORT  output_newline
        IMPORT  output_text
     ]

a69 16
        MACRO
        HALStub $str
     [ HALDebug
        STMFD   sp!,{a1,lr}
        ADR     a1,%FT01
        ADR     lr,%FT02
        B       output_text
01      =       "$str called from "
        ALIGN
02      LDR     a1,[sp,#4]
        BL      output_hex8
        BL      output_newline
        LDMFD   sp!,{a1,lr}
     ]
        MEND

a141 1
;       HALStub "HAL_UARTReceiveByte"
@


1.3
log
@  Whitespace changes
Detail:
  Substituted remaining hard spaces with normal ones and expanded tabs.
  This now matches the de facto standard for other components, and also looks
  better in the CVS web viewer.
Admin:
  No code changes

Version 0.06. Tagged as 'BCM2835-0_06'
@
text
@a113 1
 [ :LNOT: UseALBlob
a120 1
 ]
@


1.2
log
@
  Update of HAL to incorporate separate development of HAL by J Ballance
  Will now compile against initial developemnt start.elf, and against the
  start.elf in general release at this date. (compile switch UseALBlob in
  hdr.BCM2835). Extended header defs, Updated IRQ stuff, HAL_FramebufferAddress
  Reworked Timers, + a number of other bits. Still work in progress.
Detail:
  (list files and functions that have changed)
Admin:
  Compiled and working - as far as it goes -. Will enable use with the current
  start.elf, and is (subject to any minor changes introduced) ready for use with the
  version due for release shortly which will provide the correct transparency operation,
  and a better aligned frame buffer

Version 0.02. Tagged as 'BCM2835-0_02'
@
text
@d2 1
a2 1
; Copyright (c) 2012, RISC OS Open Ltd
d4 1
a4 1
; All rights reserved.
d47 1
a47 1
	GET	hdr.BCM2835
d51 3
a53 3
	IMPORT	output_hex8
	IMPORT	output_newline
	IMPORT	output_text
d76 2
a77 2
	MACRO
	HALStub	$str
d79 10
a88 10
	STMFD	sp!,{a1,lr}
	ADR	a1,%FT01
	ADR	lr,%FT02
	B	output_text
01	=	"$str called from "
	ALIGN
02	LDR	a1,[sp,#4]
	BL	output_hex8
	BL	output_newline
	LDMFD	sp!,{a1,lr}
d90 1
a90 1
	MEND
d165 2
a166 2
	STR	lr, [sp, #-4]!
;	HALStub	"HAL_UARTReceiveByte"
d170 2
a171 2
	MOV	a4, #1
	BICS	a3, a4, a3, LSR #4
d173 1
a173 1
	TSTNE	ip, #&F00
d175 3
a177 3
	BNE	rx_error
	TEQ	a2, #0
	STRNE	a3, [a2]
d179 2
a180 2
	AND	a1, ip, #&FF
	LDR	pc, [sp], #4
d183 4
a186 4
	TEQ	a2,#0
	STRNE	a2,[a2]
	MOV	a1,#0
	LDR	pc,[sp],#4
d219 6
a224 6
	MOV 	a1, #0
	TST 	a2, #&80
	ORRNE 	a1, a1, #&20
	EORNE	a2, a2, #8
	TSTNE 	a2, #8
	ORRNE 	a1, a1, #&40
@


1.1
log
@Initial revision
@
text
@a48 1
        GET     hdr.UART
d97 2
a98 2
        ADD     a1, a1, #UART0_BASE :AND: :NOT: &FFFF
        ADD     a1, a1, #UART0_BASE :AND: &FFFF
d114 13
a126 3
        BaseAddr
        MOV     a2, #0
        STR     a2, [a1,#UART011_CR]
d129 1
a129 1
        STR     a3, [a1,#UART011_FBRD]
d131 1
a131 1
        STR     a2, [a1,#UART011_IBRD]
d134 1
a134 1
        STR     a2, [a1,#UART011_LCRH]
d137 1
a137 1
        STR     a2, [a1,#UART011_CR]
d168 2
a169 1
	LDR	a3, [a1, #UART011_FR]
d172 1
a172 1
	LDRNE	ip, [a1, #UART011_DR]
d174 1
a174 1
	STRNE   a2, [a1, #UART011_ECR]  ;clear error condition
d178 1
d192 2
a193 1
 	STRB 	a2, [a1, #UART011_DR]
d218 1
a218 1
	LDR 	a2, [a1, #UART011_FR]
d225 1
d280 1
d387 1
a387 1
        MOV     a1, #-1
@


1.1.1.1
log
@  Initial import of BCM2835 (Raspberry Pi) HAL
Detail:
  Covers the basic functionality, but does require a customised start.elf
  to function. The vast majority is an entirely new implementation and is
  BSD licenced, but 4% (the Makefile and a handful of simple macros) are
  copied from pre-existing Castle-licenced code, so it lives under the
  "mixed" hierarchy. If other HALs are anything to go by, we'll end up
  having to add more Castle code (at least some C runtime functions) so it's
  probably juast as well.
Admin:
  Code received from Adrian Lees
@
text
@@
