xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 15, 2025 at 11:14:45 PDT
xrun
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	+xmseq_udp_delay+20ps
	-define GLS_RUN
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	-v ../../synth/synth_with_sram/core.out.v
	-v ../../rtl/verilog/fullchip.v
	../../rtl/verilog/fullchip_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

Recompiling... reason: unable to stat '/./home/linux/ieng6/ee260bwi25/shchopra/project/single_core/rtl/verilog/fullchip_tb.v'.
xmvlog: Memory Usage - Current physical: 31.6M, Current virtual: 103.0M
xmvlog: CPU Usage - 0.1s system + 2.4s user = 2.4s total (2.5s, 98.5% cpu)
xmelab: *N,INFSUD: -NOSPECIFY is automatically used with -SEQ_UDP_DELAY.
		Caching library 'fullchip' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'core' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
core core_instance (
                 |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/rtl/verilog/fullchip.v,17|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,75530): sum_out

  DFD1 cnt_q_reg_2_ ( .D(n20), .CP(clk), .QN(n14) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,2458|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

  DFD1 cnt_q_reg_0_ ( .D(n148), .CP(clk), .QN(n13) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,4999|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

  DFD1 cnt_q_reg_0_ ( .D(n153), .CP(clk), .QN(n18) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,7604|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

  DFD1 cnt_q_reg_0_ ( .D(n150), .CP(clk), .QN(n15) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,10218|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

  DFD1 cnt_q_reg_0_ ( .D(n149), .CP(clk), .QN(n14) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,15440|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

  DFD1 cnt_q_reg_3_ ( .D(n148), .CP(clk), .Q(cnt_q[3]) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,15508|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  DFD1 cnt_q_reg_0_ ( .D(n215), .CP(clk), .QN(n14) );
                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,20662|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

  ofifo_col8_bw20 ofifo_inst ( .clk(clk), .in(array_out), .out(fifo_out), .rd(
                           |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,75632|27): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31013): o_valid
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31013): o_full

  fifo_depth16_bw20_simd1_7 col_idx_0__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31021|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,22109): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,22110): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n179), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,22159|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_6 col_idx_1__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31024|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,23290): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,23291): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n179), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,23340|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_5 col_idx_2__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31027|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30387): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30388): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n287), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,30438|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_4 col_idx_3__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31030|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,29205): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,29206): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n287), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,29256|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_3 col_idx_4__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31033|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,28023): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,28024): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n287), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,28074|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_2 col_idx_5__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31036|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,26841): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,26842): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n287), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,26892|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_1 col_idx_6__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31039|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,25659): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,25660): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n287), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,25710|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw20_simd1_0 col_idx_7__fifo_instance ( .rd_clk(clk), .wr_clk(
                                                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,31042|51): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,24477): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,24478): o_empty

  DFD1 rd_ptr_reg_1_ ( .D(n287), .CP(rd_clk), .Q(rd_ptr[1]) );
                   |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,24528|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

  fifo_depth16_bw24_1 fifo_inst_int ( .rd_clk(clk), .wr_clk(clk), .in({
                                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44042|34): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38653): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38653): o_empty

  EDFD1 rd_ptr_reg_4_ ( .D(N32), .E(n42), .CP(rd_clk), .Q(rd_ptr[4]) );
                    |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38715|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,8968): QN

  EDFD4 rd_ptr_reg_1_ ( .D(N29), .E(n42), .CP(rd_clk), .Q(rd_ptr[1]) );
                    |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38994|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9074): QN

  EDFD4 rd_ptr_reg_3_ ( .D(N31), .E(n42), .CP(rd_clk), .Q(rd_ptr[3]) );
                    |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,38996|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9074): QN

  fifo_depth16_bw24_0 fifo_inst_ext ( .rd_clk(clk), .wr_clk(clk), .in(sum_q), 
                                  |
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,44048|34): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,39810): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/synth/synth_with_sram/core.out.v,39810): o_empty

	Top level design units:
		fullchip_tb
      .mem_in(mem_in), 
                   |
xmelab: *W,CUVMPW (/home/linux/ieng6/ee260bwi25/mak025/ECE260B_Project/single_core/rtl/verilog/fullchip.v,23|19): port sizes differ in port connection(64/128) for the instance(fullchip_tb.fullchip_instance) .
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                54565     422
		UDPs:                   16577       3
		Primitives:            104963       9
		Registers:               7224      51
		Scalar wires:           11696       -
		Expanded wires:            72       3
		Vectored wires:             1       -
		Always blocks:              1       1
		Initial blocks:            17      17
		Cont. assignments:         13      13
		Pseudo assignments:         6       6
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 73.8M, Peak: 83.1M, Peak virtual: 210.1M
xmelab: CPU Usage - 0.1s system + 4.9s user = 5.0s total (5.1s, 97.8% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> run
##### Q data txt reading #####
##### K data txt reading #####
##### Estimated multiplication result #####

DBG: ======== BEGIN cycle number           0 ==========
DBG: temp_sum and divisor:      364 ,          3 
DBG: original prd @cycle 0: 00006fffa3000640000cfffa0fffe0fffea00003
DBG: normalized prd @cycle 0: 000020001f0002100004000200000a0000700001
DBG: ======== END cycle number           0 ==========


DBG: ======== BEGIN cycle number           1 ==========
DBG: temp_sum and divisor:      200 ,          2 
DBG: original prd @cycle 1: 000230000100023fffe0ffffc00002ffff00004b
DBG: normalized prd @cycle 1: 0001100000000110001000002000010000800025
DBG: ======== END cycle number           1 ==========


DBG: ======== BEGIN cycle number           2 ==========
DBG: temp_sum and divisor:      385 ,          4 
DBG: original prd @cycle 2: fffc6fffa50005400030fffde0000a0002cffff0
DBG: normalized prd @cycle 2: 0000e00016000150000c00008000020000b00004
DBG: ======== END cycle number           2 ==========


DBG: ======== BEGIN cycle number           3 ==========
DBG: temp_sum and divisor:      413 ,          4 
DBG: original prd @cycle 3: 00005fffd000050fffe7fffabfffaffffeafffbd
DBG: normalized prd @cycle 3: 000010000c000140000600015000140000500010
DBG: ======== END cycle number           3 ==========


DBG: ======== BEGIN cycle number           4 ==========
DBG: temp_sum and divisor:      311 ,          3 
DBG: original prd @cycle 4: 00028ffff80004b00038fffd6fffdffffd20000b
DBG: normalized prd @cycle 4: 0000d0000200019000120000e0000b0000f00003
DBG: ======== END cycle number           4 ==========


DBG: ======== BEGIN cycle number           5 ==========
DBG: temp_sum and divisor:      357 ,          3 
DBG: original prd @cycle 5: 0004200040ffffd0002e000250005f00024ffff6
DBG: normalized prd @cycle 5: 0001600015000010000f0000c0001f0000c00003
DBG: ======== END cycle number           5 ==========


DBG: ======== BEGIN cycle number           6 ==========
DBG: temp_sum and divisor:      413 ,          4 
DBG: original prd @cycle 6: 0006100075fffd60001d000260002bffffefffd3
DBG: normalized prd @cycle 6: 000180001d0000a00007000090000a000000000b
DBG: ======== END cycle number           6 ==========


DBG: ======== BEGIN cycle number           7 ==========
DBG: temp_sum and divisor:      108 ,          1 
DBG: original prd @cycle 7: 00004fffef0001a0000b0000000008ffff40001e
DBG: normalized prd @cycle 7: 00004000110001a0000b00000000080000c0001e
DBG: ======== END cycle number           7 ==========

##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
##### sfp operation #####
DBG: final output from pmem for @cycle 0: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 1: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 2: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 3: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 4: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 5: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 6: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
DBG: final output from pmem for @cycle 7: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx


 ============ FINAL SIMULATION RESULT =============== 

SUCCESS: all pmem values match :-)

Simulation complete via $finish(1) at time 151 NS + 0
/home/linux/ieng6/ee260bwi25/shchopra/project/single_core/rtl/verilog/fullchip_tb.v:499 
xcelium> ^C
xcelium> exit
xmsim: Memory Usage - Final: 133.8M, Peak: 133.8M, Peak virtual: 351.1M
xmsim: CPU Usage - 1.8s system + 1.8s user = 3.7s total (96.3s, 3.8% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 15, 2025 at 11:16:29 PDT  (total: 00:01:44)
