#Start recording tcl command: 3/31/2025 18:28:18
#Project Location: C:/FPGAprojects/fulladder; Project name: fulladder
prj_project open "C:/FPGAprojects/fulladder/fulladder.ldf"
prj_src add "C:/FPGAprojects/fulladder/fulladder4bits.v"
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
clear
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "C:/FPGAprojects/fulladder/fulladder4bits_tf.v"
prj_src syn_sim -src "C:/FPGAprojects/fulladder/fulladder4bits_tf.v" SynthesisOnly
prj_src syn_sim -src "C:/FPGAprojects/fulladder/fulladder4bits_tf.v" SynthesisAndSimulate
prj_src syn_sim -src "C:/FPGAprojects/fulladder/fulladder4bits_tf.v" SimulateOnly
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "C:/FPGAprojects/fulladder/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "fourbit_tf.v"
prj_src remove "C:/FPGAprojects/fulladder/fulladder4bits_tf.v"
prj_project save
prj_project close
#Stop recording: 4/1/2025 20:07:37
