Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun May 19 11:57:27 2019
| Host              : u7-dzonilakoni running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file COUPLER_timing_summary_routed.rpt -pb COUPLER_timing_summary_routed.pb -rpx COUPLER_timing_summary_routed.rpx -warn_on_violation
| Design            : COUPLER
| Device            : xcvu9p-fsgd2104
| Speed File        : -2L  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 514 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.183        0.000                      0                 2347        0.076        0.000                      0                 2347        1.468        0.000                       0                  1302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
i_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               0.183        0.000                      0                 2347        0.076        0.000                      0                 2347        1.468        0.000                       0                  1302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[171].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.402ns  (logic 0.079ns (5.635%)  route 1.323ns (94.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.323     3.402    out_fifo/FIFO[171].fifo16/o_data[171]
    SLICE_X64Y69         SRL16E                                       r  out_fifo/FIFO[171].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[171].fifo16/i_clk
    SLICE_X64Y69         SRL16E                                       r  out_fifo/FIFO[171].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X64Y69         SRL16E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[171].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[427].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.402ns  (logic 0.079ns (5.635%)  route 1.323ns (94.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.323     3.402    out_fifo/FIFO[427].fifo16/o_data[427]
    SLICE_X64Y69         SRL16E                                       r  out_fifo/FIFO[427].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[427].fifo16/i_clk
    SLICE_X64Y69         SRL16E                                       r  out_fifo/FIFO[427].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X64Y69         SRL16E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[427].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.402    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[220].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.375ns  (logic 0.079ns (5.745%)  route 1.296ns (94.255%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.296     3.375    out_fifo/FIFO[220].fifo16/o_data[220]
    SLICE_X78Y68         SRL16E                                       r  out_fifo/FIFO[220].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[220].fifo16/i_clk
    SLICE_X78Y68         SRL16E                                       r  out_fifo/FIFO[220].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X78Y68         SRL16E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[220].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[179].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[179].fifo16/o_data[179]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[179].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[179].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[179].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[179].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[180].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[180].fifo16/o_data[180]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[180].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[180].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[180].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[180].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[181].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[181].fifo16/o_data[181]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[181].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[181].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[181].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_F6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[181].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[186].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[186].fifo16/o_data[186]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[186].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[186].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[186].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_E6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[186].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[189].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[189].fifo16/o_data[189]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[189].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[189].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[189].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_D6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[189].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[194].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[194].fifo16/o_data[194]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[194].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[194].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[194].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_C6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[194].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 out_enq_reg/C
                            (falling edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/FIFO[195].fifo16/data_reg[0]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (i_clk rise@4.000ns - i_clk fall@2.000ns)
  Data Path Delay:        1.361ns  (logic 0.079ns (5.805%)  route 1.282ns (94.195%))
  Logic Levels:           0  
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDRE                                         r  out_enq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.079 r  out_enq_reg/Q
                         net (fo=521, routed)         1.282     3.361    out_fifo/FIFO[195].fifo16/o_data[195]
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[195].fifo16/data_reg[0]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     4.000    out_fifo/FIFO[195].fifo16/i_clk
    SLICE_X74Y66         SRL16E                                       r  out_fifo/FIFO[195].fifo16/data_reg[0]_srl8/CLK
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.235     3.765    
    SLICE_X74Y66         SRL16E (Setup_B6LUT_SLICEM_CLK_CE)
                                                     -0.180     3.585    out_fifo/FIFO[195].fifo16/data_reg[0]_srl8
  -------------------------------------------------------------------
                         required time                          3.585    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                  0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 in_fifo/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.053ns (43.443%)  route 0.069ns (56.557%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 r  in_fifo/cnt_reg[3]/Q
                         net (fo=3, routed)           0.048     0.087    in_fifo/cnt_reg[3]_0[0]
    SLICE_X68Y80         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     0.101 r  in_fifo/cnt[3]_i_1/O
                         net (fo=1, routed)           0.021     0.122    in_fifo/cnt[3]_i_1_n_0
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y80         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.046    in_fifo/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 in_fifo/adr_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/adr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.074ns (56.061%)  route 0.058ns (43.939%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X69Y80         FDRE                                         r  in_fifo/adr_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y80         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  in_fifo/adr_reg[1]_rep/Q
                         net (fo=129, routed)         0.027     0.066    in_fifo/adr_reg[1]_rep_n_0
    SLICE_X69Y80         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     0.101 r  in_fifo/adr[2]_i_1/O
                         net (fo=1, routed)           0.031     0.132    in_fifo/adr[2]_i_1_n_0
    SLICE_X69Y80         FDRE                                         r  in_fifo/adr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X69Y80         FDRE                                         r  in_fifo/adr_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X69Y80         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.047    in_fifo/adr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 in_fifo/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/o_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.079ns (58.955%)  route 0.055ns (41.045%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.039 f  in_fifo/cnt_reg[3]/Q
                         net (fo=3, routed)           0.031     0.070    in_fifo/cnt_reg[3]_0[0]
    SLICE_X68Y80         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     0.110 r  in_fifo/o_empty0/O
                         net (fo=1, routed)           0.024     0.134    in_fifo/p_1_in
    SLICE_X68Y80         FDRE                                         r  in_fifo/o_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  in_fifo/o_empty_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y80         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.046    in_fifo/o_empty_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.074ns (55.224%)  route 0.060ns (44.776%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.034     0.073    out_fifo/cnt[0]
    SLICE_X68Y83         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     0.108 r  out_fifo/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.026     0.134    out_fifo/cnt[0]_i_1__0_n_0
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y83         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.076ns (52.778%)  route 0.068ns (47.222%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.059     0.098    out_fifo/cnt[0]
    SLICE_X68Y81         LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.037     0.135 r  out_fifo/cnt[2]_i_1/O
                         net (fo=1, routed)           0.009     0.144    out_fifo/cnt[2]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  out_fifo/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y81         FDRE                                         r  out_fifo/cnt_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y81         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.047    out_fifo/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 in_fifo/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_fifo/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.060ns (39.474%)  route 0.092ns (60.526%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  in_fifo/cnt_reg[1]/Q
                         net (fo=5, routed)           0.086     0.125    in_fifo/cnt[1]
    SLICE_X68Y80         LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.021     0.146 r  in_fifo/cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     0.152    in_fifo/cnt[2]_i_1_n_0
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    in_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  in_fifo/cnt_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y80         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    in_fifo/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.074ns (46.541%)  route 0.085ns (53.459%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.059     0.098    out_fifo/cnt[0]
    SLICE_X68Y81         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.133 r  out_fifo/cnt[1]_i_1/O
                         net (fo=1, routed)           0.026     0.159    out_fifo/cnt[1]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  out_fifo/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y81         FDRE                                         r  out_fifo/cnt_reg[1]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y81         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 in_deq_reg/C
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_deq_reg/D
                            (falling edge-triggered cell FDSE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk fall@2.000ns - i_clk fall@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.071ns (44.099%)  route 0.090ns (55.901%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDSE                                         r  in_deq_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.039 r  in_deq_reg/Q
                         net (fo=13, routed)          0.084     2.123    out_fifo/in_deq_reg
    SLICE_X67Y80         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.032     2.155 r  out_fifo/in_deq_i_1/O
                         net (fo=1, routed)           0.006     2.161    out_fifo_n_514
    SLICE_X67Y80         FDSE                                         r  in_deq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk fall edge)      2.000     2.000 f  
                                                      0.000     2.000 f  i_clk (IN)
                         net (fo=1301, unset)         0.000     2.000    i_clk
    SLICE_X67Y80         FDSE                                         r  in_deq_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     2.000    
    SLICE_X67Y80         FDSE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.047    in_deq_reg
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/o_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.053ns (32.515%)  route 0.110ns (67.485%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.086     0.125    out_fifo/cnt[0]
    SLICE_X68Y80         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.139 r  out_fifo/o_empty0/O
                         net (fo=1, routed)           0.024     0.163    out_fifo/o_empty0_n_0
    SLICE_X68Y80         FDRE                                         r  out_fifo/o_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  out_fifo/o_empty_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y80         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/o_empty_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 out_fifo/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_fifo/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by i_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.053ns (32.121%)  route 0.112ns (67.879%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y83         FDRE                                         r  out_fifo/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  out_fifo/cnt_reg[0]/Q
                         net (fo=6, routed)           0.086     0.125    out_fifo/cnt[0]
    SLICE_X68Y80         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.139 r  out_fifo/cnt[3]_i_1/O
                         net (fo=1, routed)           0.026     0.165    out_fifo/cnt[3]_i_1_n_0
    SLICE_X68Y80         FDRE                                         r  out_fifo/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  i_clk (IN)
                         net (fo=1301, unset)         0.000     0.000    out_fifo/i_clk
    SLICE_X68Y80         FDRE                                         r  out_fifo/cnt_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X68Y80         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.046    out_fifo/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X66Y61  in_fifo/FIFO[158].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y61  in_fifo/FIFO[159].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X70Y71  in_fifo/FIFO[15].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X68Y63  in_fifo/FIFO[160].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X64Y61  in_fifo/FIFO[161].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X66Y61  in_fifo/FIFO[162].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X68Y61  in_fifo/FIFO[163].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X68Y63  in_fifo/FIFO[164].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X66Y61  in_fifo/FIFO[165].fifo16/data_reg[0]_srl8/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X66Y64  in_fifo/FIFO[166].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X66Y61  in_fifo/FIFO[158].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X66Y61  in_fifo/FIFO[158].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[159].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[159].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X70Y71  in_fifo/FIFO[15].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X70Y71  in_fifo/FIFO[15].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X68Y63  in_fifo/FIFO[160].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X68Y63  in_fifo/FIFO[160].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[161].fifo16/data_reg[0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[161].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X66Y61  in_fifo/FIFO[158].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X66Y61  in_fifo/FIFO[158].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[159].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[159].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X70Y71  in_fifo/FIFO[15].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X70Y71  in_fifo/FIFO[15].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X68Y63  in_fifo/FIFO[160].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X68Y63  in_fifo/FIFO[160].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[161].fifo16/data_reg[0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X64Y61  in_fifo/FIFO[161].fifo16/data_reg[0]_srl8/CLK



