

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1'
================================================================
* Date:           Fri Mar 28 08:50:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.843 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       14|       14|  0.140 us|  0.140 us|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1  |       12|       12|         2|          1|          1|    12|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 5 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_12 = alloca i32 1"   --->   Operation 6 'alloca' 's_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_star4 = alloca i32 1"   --->   Operation 7 'alloca' 'q_star4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%q6 = alloca i32 1"   --->   Operation 8 'alloca' 'q6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln90_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln90"   --->   Operation 9 'read' 'zext_ln90_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln90_cast = zext i11 %zext_ln90_read"   --->   Operation 10 'zext' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i11 0, i11 %q6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i11 0, i11 %q_star4"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i13 %zext_ln90_cast, i13 %s_12"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.split_ifconv"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 16 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%sub_ln108 = sub i4 11, i4 %i1_load" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 17 'sub' 'sub_ln108' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%i = add i4 %i1_load, i4 1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln106 = icmp_eq  i4 %i1_load, i4 11" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 19 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln106 = store i4 %i, i4 %i1" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 20 'store' 'store_ln106' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.body.i.split_ifconv, void %_Z8fxp_sqrtILi10ELi4ELi12ELi8EEvR9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EERS0_IXT1_EXT2_ELS1_5ELS2_3ELi0EE.exit.exitStub" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 21 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.84>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%s_12_load = load i13 %s_12" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 22 'load' 's_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%q_star4_load = load i11 %q_star4"   --->   Operation 23 'load' 'q_star4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%q6_load = load i11 %q6"   --->   Operation 24 'load' 'q6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 25 'specpipeline' 'specpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22]   --->   Operation 27 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %s_12_load, i32 12" [../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln108_1 = shl i13 %s_12_load, i13 1" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 29 'shl' 'shl_ln108_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i4 %sub_ln108" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 30 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %q6_load, i2 1" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.40ns)   --->   "%shl_ln108 = shl i13 %or_ln, i13 %zext_ln108" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 32 'shl' 'shl_ln108' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.13ns)   --->   "%s_1 = sub i13 %shl_ln108_1, i13 %shl_ln108" [../fxp_sqrt.h:108->../fxp_sqrt_top.cpp:22]   --->   Operation 33 'sub' 's_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %q_star4_load, i2 3" [../fxp_sqrt.h:113->../fxp_sqrt_top.cpp:22]   --->   Operation 34 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.40ns)   --->   "%shl_ln112 = shl i13 %or_ln1, i13 %zext_ln108" [../fxp_sqrt.h:112->../fxp_sqrt_top.cpp:22]   --->   Operation 35 'shl' 'shl_ln112' <Predicate = true> <Delay = 3.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.13ns)   --->   "%s_2 = add i13 %shl_ln112, i13 %shl_ln108_1" [../fxp_sqrt.h:112->../fxp_sqrt_top.cpp:22]   --->   Operation 36 'add' 's_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%s = select i1 %tmp, i13 %s_2, i13 %s_1" [../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22]   --->   Operation 37 'select' 's' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = trunc i11 %q_star4_load"   --->   Operation 38 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_9 = trunc i11 %q6_load"   --->   Operation 39 'trunc' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.12ns)   --->   "%empty_10 = select i1 %tmp, i10 %empty, i10 %empty_9" [../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22]   --->   Operation 40 'select' 'empty_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%q_star = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_10, i1 0" [../fxp_sqrt.h:89->../fxp_sqrt_top.cpp:22]   --->   Operation 41 'bitconcatenate' 'q_star' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%q = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %empty_10, i1 1" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 42 'bitconcatenate' 'q' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln88 = store i11 %q, i11 %q6" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 43 'store' 'store_ln88' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln89 = store i11 %q_star, i11 %q_star4" [../fxp_sqrt.h:89->../fxp_sqrt_top.cpp:22]   --->   Operation 44 'store' 'store_ln89' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln107 = store i13 %s, i13 %s_12" [../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22]   --->   Operation 45 'store' 'store_ln107' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %s_4_out, i13 %s" [../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22]   --->   Operation 46 'write' 'write_ln107' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %p_v_out, i10 %empty_10" [../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22]   --->   Operation 47 'write' 'write_ln107' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %q_1_out, i11 %q" [../fxp_sqrt.h:88->../fxp_sqrt_top.cpp:22]   --->   Operation 48 'write' 'write_ln88' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 4.997ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i1' [14]  (1.610 ns)
	'load' operation 4 bit ('i1_load', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) on local variable 'i1' [17]  (0.000 ns)
	'add' operation 4 bit ('i', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) [40]  (1.777 ns)
	'store' operation 0 bit ('store_ln106', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22) of variable 'i', ../fxp_sqrt.h:106->../fxp_sqrt_top.cpp:22 on local variable 'i1' [45]  (1.610 ns)

 <State 2>: 7.843ns
The critical path consists of the following:
	'load' operation 11 bit ('q_star4_load') on local variable 'q_star4' [19]  (0.000 ns)
	'shl' operation 13 bit ('shl_ln112', ../fxp_sqrt.h:112->../fxp_sqrt_top.cpp:22) [32]  (3.409 ns)
	'add' operation 13 bit ('s', ../fxp_sqrt.h:112->../fxp_sqrt_top.cpp:22) [33]  (2.134 ns)
	'select' operation 13 bit ('s', ../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22) [34]  (0.690 ns)
	'store' operation 0 bit ('store_ln107', ../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22) of variable 's', ../fxp_sqrt.h:107->../fxp_sqrt_top.cpp:22 on local variable 's_12' [44]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
