git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_wrapped_hack_soc_MPW3_alive_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688064292
git clone --depth 1 --no-tags https://github.com/nanoluka/gesrec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688672767
git clone --depth 1 --no-tags https://github.com/Hyp3Boy/arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688722331
git clone --depth 1 --no-tags https://github.com/Ervin-Ranjan/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687328662
git clone --depth 1 --no-tags https://github.com/Aatish-Om/pes_1_4_demux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686726574
git clone --depth 1 --no-tags https://github.com/TarcizioLafaiete/IntroducaoSistemasLogicos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686099075
git clone --depth 1 --no-tags https://github.com/jagadishpillala/Sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686225216
git clone --depth 1 --no-tags https://github.com/mo-faruque/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688158396
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2021_college.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688880730
git clone --depth 1 --no-tags https://github.com/MrBulgogi/FPGA-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690030079
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab2-Single-Cycle-CPU-Simple-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690081132
git clone --depth 1 --no-tags https://github.com/nbhup/Contra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689863878
git clone --depth 1 --no-tags https://github.com/chandanabgowda/Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690687911
git clone --depth 1 --no-tags https://github.com/mahdihemasian/Advance-Computer-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690732639
git clone --depth 1 --no-tags https://github.com/pjb325/ECE-128-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690734218
git clone --depth 1 --no-tags https://github.com/Sharathsv08/Frequency-divide-by-two.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690875157
git clone --depth 1 --no-tags https://github.com/CroosJJSE/combinational_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688919945
git clone --depth 1 --no-tags https://github.com/Omarafifi1/synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691674162
git clone --depth 1 --no-tags https://github.com/Shion-KR/Verilog_WEEK02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689626916
git clone --depth 1 --no-tags https://github.com/AhmedOsama2000/Data_Memory_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689326293
git clone --depth 1 --no-tags https://github.com/G-M-Kim/Capstone_prj1_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689502840
git clone --depth 1 --no-tags https://github.com/Howie354/AXI_4.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690086492
git clone --depth 1 --no-tags https://github.com/evilcat311/CPET561.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690218658
git clone --depth 1 --no-tags https://github.com/Sanraj-Lachhiramka/Traffic_Light_in_Fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691969281
git clone --depth 1 --no-tags https://github.com/freepengui/MAMBA-asym.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691866506
git clone --depth 1 --no-tags https://github.com/Balmiki4/Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691769805
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685068739
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-34.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685171071
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/MAJORPROJECT-KSUPRIYA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685549093
git clone --depth 1 --no-tags https://github.com/neilyes52/SoCLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685561681
git clone --depth 1 --no-tags https://github.com/Hemanth798/Trafficlight_Controller-Using-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685490531
git clone --depth 1 --no-tags https://github.com/Rexysauce/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685231763
git clone --depth 1 --no-tags https://github.com/Pranav1723/pes_rca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685903313
git clone --depth 1 --no-tags https://github.com/ege-turan/ask_receive_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685713185
git clone --depth 1 --no-tags https://github.com/Anirudh-Sridharr/PES_Dfilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686049660
git clone --depth 1 --no-tags https://github.com/lalithlochanr/pes_fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686002207
git clone --depth 1 --no-tags https://github.com/EfelerGibi/DeltaCaravelTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685626290
git clone --depth 1 --no-tags https://github.com/YashChavda777/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685852048
git clone --depth 1 --no-tags https://github.com/Djil0-az/Comp-Arch-and-Assembly-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685327057
git clone --depth 1 --no-tags https://github.com/jeffdi/demo_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686102808
git clone --depth 1 --no-tags https://github.com/KenLo51/RISC-V-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688007728
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/IC-Contest-cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689627559
git clone --depth 1 --no-tags https://github.com/uptoamir/Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692350965
git clone --depth 1 --no-tags https://github.com/karthik5102001/Verilog-HDL-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691639706
git clone --depth 1 --no-tags https://github.com/Likhit-622207/FPGAspeaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692307140
git clone --depth 1 --no-tags https://github.com/joecha5/TDD_P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691582436
git clone --depth 1 --no-tags https://github.com/yingqianch/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692095787
git clone --depth 1 --no-tags https://github.com/rajdeepbanik123/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692381365
git clone --depth 1 --no-tags https://github.com/efabless/EF_ACMP_DI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687631532
git clone --depth 1 --no-tags https://github.com/junichiroshiraya/OpenLaneTest01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687497761
git clone --depth 1 --no-tags https://github.com/S-Vighnesh/pes_3bit_rc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686060815
git clone --depth 1 --no-tags https://github.com/webber98008092/lab_combination.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685027974
git clone --depth 1 --no-tags https://github.com/sg1711/lemming_2D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685027159
git clone --depth 1 --no-tags https://github.com/SougataDe1/SURETRUST_PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685526023
git clone --depth 1 --no-tags https://github.com/SR-Rishab/pes_divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685894179
git clone --depth 1 --no-tags https://github.com/aishwarya-2511/pes_sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685898445
git clone --depth 1 --no-tags https://github.com/Anirudh-Ravi123/pes_elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685892127
git clone --depth 1 --no-tags https://github.com/jchin2/EESPFAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685808194
git clone --depth 1 --no-tags https://github.com/navidnt/Advanced_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689280601
git clone --depth 1 --no-tags https://github.com/Pinigelbard/shift_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689966254
git clone --depth 1 --no-tags https://github.com/hego2022/Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687617723
git clone --depth 1 --no-tags https://github.com/fuweiting/CO_Lab4_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687621443
git clone --depth 1 --no-tags https://github.com/Therust123/fir_optimised.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690418101
git clone --depth 1 --no-tags https://github.com/developedby/dds-group10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688896947
git clone --depth 1 --no-tags https://github.com/phanhuyan/sobel_detection_on_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689037715
git clone --depth 1 --no-tags https://github.com/mariam606/RISCV_Simulator_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689034897
git clone --depth 1 --no-tags https://github.com/UESTCGG/Xilinx-Template-Comment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689599925
git clone --depth 1 --no-tags https://github.com/chandanabgowda/prime-number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690663932
git clone --depth 1 --no-tags https://github.com/chandanabgowda/4Bit_fulladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690681232
git clone --depth 1 --no-tags https://github.com/chandanabgowda/D_Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690686404
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-37.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686697814
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685465447
git clone --depth 1 --no-tags https://github.com/CyanW0202/System_Verilog2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685251811
git clone --depth 1 --no-tags https://github.com/Arth19/ProjetoVA2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686401352
git clone --depth 1 --no-tags https://github.com/meenakshi311/RTL-design-for-RISCV-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686071684
git clone --depth 1 --no-tags https://github.com/silencexw/ldqm_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686809770
git clone --depth 1 --no-tags https://github.com/Jacky-Lzx/HDLBits_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685960315
git clone --depth 1 --no-tags https://github.com/Shubhashree359/johnson_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686053274
git clone --depth 1 --no-tags https://github.com/lauchinyuan/SDRAM_Verilog_Ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687464781
git clone --depth 1 --no-tags https://github.com/wonseop1/MU0_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687530123
git clone --depth 1 --no-tags https://github.com/mohamedEbrahimElsayed/ALSU-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687929557
git clone --depth 1 --no-tags https://github.com/Anndress07/branch_predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688202505
git clone --depth 1 --no-tags https://github.com/IIntzes/tt4_um_prng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688609149
git clone --depth 1 --no-tags https://github.com/Benisonpin/cte_Caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688832191
git clone --depth 1 --no-tags https://github.com/fleathlushby/tt04-TI_S-Box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688806831
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688878195
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688881139
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2015.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688881862
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688882214
git clone --depth 1 --no-tags https://github.com/choiyj1203/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689185181
git clone --depth 1 --no-tags https://github.com/kshong11/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689544909
git clone --depth 1 --no-tags https://github.com/XueXinping18/ece550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691785097
git clone --depth 1 --no-tags https://github.com/bhatbharath/basic_programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690538830
git clone --depth 1 --no-tags https://github.com/ericlai0323/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692313146
git clone --depth 1 --no-tags https://github.com/RAOUMERTC73/verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692049225
git clone --depth 1 --no-tags https://github.com/aidanrhind/UofU_HLS_Acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685646392
git clone --depth 1 --no-tags https://github.com/MohamedEmad34/Sequential8x8_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689246943
git clone --depth 1 --no-tags https://github.com/ajayjaiswal12nov/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689258889
git clone --depth 1 --no-tags https://github.com/windowsuser404/Comporg_assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689461246
git clone --depth 1 --no-tags https://github.com/wholala/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689315698
