logic__47: logic__47
datapath__4: datapath__4
datapath__5: datapath__5
case__28: case__28
counter__1: counter__1
case__6: case__6
case__14: case__14
moduloTransmisorUART: moduloTransmisorUART
case: case
case__15: case__15
reg__1: reg__1
logic__36: logic__36
moduloHexadecimalDisplaySieteSegmentos: moduloHexadecimalDisplaySieteSegmentos
logic__54: logic__54
logic__80: logic__80
reg__17: reg__17
logic__64: logic__64
logic__68: logic__68
case__21_moduloReceptorUART__GD: case__21_moduloReceptorUART__GD
moduloReceptorUART__GB1: moduloReceptorUART__GB1
reg__13: reg__13
logic__50: logic__50
logic__29: logic__29
case__3: case__3
moduloAntirebote: moduloAntirebote
case__7: case__7
logic__69: logic__69
logic__35: logic__35
case__11: case__11
reg__3: reg__3
logic__83: logic__83
logic__95: logic__95
logic__9: logic__9
case__22: case__22
logic__4: logic__4
logic__93: logic__93
muxpart__7: muxpart__6
case__2: case__2
logic__12: logic__12
logic__24: logic__24
logic__63: logic__63
case__12: case__12
logic__92: logic__92
reg: reg
logic__33: logic__33
muxpart: muxpart
reg__2: reg__2
muxpart__1: muxpart__1
datapath__7: datapath__7
moduloReceptorUART__GB2: moduloReceptorUART__GB2
muxpart__6: muxpart__6
reg__7: reg__7
reg__11: reg__11
case__18: case__18
reg__16: reg__16
datapath__5_moduloReceptorUART__GD: datapath__5_moduloReceptorUART__GD
reg__6: reg__6
logic__77: logic__77
moduloProcesador: moduloProcesador
moduloPrincipal__GC0: moduloPrincipal__GC0
datapath: datapath
logic__74: logic__74
muxpart__2: muxpart__2
reg__12: reg__12
datapath__1: datapath__1
case__5: case__5
reg__4: reg__4
case__26: case__26
case__24: case__24
moduloReceptorUART__GB3: moduloReceptorUART__GB3
reg__8: reg__8
logic__58: logic__58
datapath__2: datapath__2
logic__94: logic__94
datapath__8: datapath__8
case__20: case__20
logic: logic
case__25: case__25
logic__27: logic__27
muxpart__3: muxpart__3
muxpart__5: muxpart__5
logic__26: logic__26
logic__53: logic__53
logic__59: logic__59
moduloHexadecimalDisplaySieteSegmentos__1: moduloHexadecimalDisplaySieteSegmentos
reg__5: reg__5
logic__42: logic__42
case__13: case__13
logic__84: logic__84
logic__13: logic__13
case__21: case__21
logic__28: logic__28
reg__15: reg__15
logic__57: logic__57
case__4: case__4
case__1: case__1
logic__1: logic__1
reg__14: reg__14
logic__61: logic__61
case__10: case__10
case__17: case__17
logic__25: logic__25
reg__10: reg__10
logic__66: logic__66
logic__31: logic__31
logic__65: logic__65
datapath__6: datapath__6
logic__30: logic__30
logic__14: logic__14
case__16: case__16
logic__62: logic__62
counter: counter
logic__60: logic__60
logic__73: logic__73
reg__9: reg__9
case__9: case__9
logic__45: logic__45
case__23: case__23
logic__67: logic__67
logic__34: logic__34
datapath__3: datapath__3
reg__18: reg__17
logic__32: logic__32
muxpart__4: muxpart__4
case__19: case__19
