$date
	Sat Jan 28 20:25:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_tb $end
$var reg 1 ! elk $end
$upscope $end
$scope module register_tb $end
$var reg 1 " nrst $end
$upscope $end
$scope module register_tb $end
$var reg 5 # rd_addrA [4:0] $end
$upscope $end
$scope module register_tb $end
$var reg 5 $ rd_addrB [4:0] $end
$upscope $end
$scope module register_tb $end
$var reg 5 % wr_addr [4:0] $end
$upscope $end
$scope module register_tb $end
$var reg 1 & wr_en $end
$upscope $end
$scope module register_tb $end
$var reg 32 ' wr_data [31:0] $end
$upscope $end
$scope module register_tb $end
$var wire 32 ( rd_dataA [31:0] $end
$upscope $end
$scope module register_tb $end
$var wire 32 ) rd_dataB [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
x&
bx %
bx $
bx #
x"
1!
$end
#5
0!
#10
1!
#15
0!
#20
1!
b101011100101011101110100 '
b1000 %
1&
#21
b1000 #
#25
0!
#30
1!
#35
0!
#40
1!
#45
0!
#46
b101011100101011101110101 '
b1001 %
#47
b1001 $
#48
b0 )
#50
1!
#55
0!
#57
1"
#60
1!
#62
b1001 #
0"
#63
b101011100101011101110101 (
#65
0!
#70
1!
#75
0!
#80
1!
#85
0!
#90
1!
#92
