// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module CoreCSR(
  input          clock,
                 reset,
  input  [31:0]  io_fabric_readDataAddr_bits,
  output         io_fabric_readData_valid,
  output [127:0] io_fabric_readData_bits,
  input          io_fabric_writeDataAddr_valid,
  input  [31:0]  io_fabric_writeDataAddr_bits,
  input  [127:0] io_fabric_writeDataBits,
  output         io_fabric_writeResp,
                 io_reset,
                 io_cg,
  output [31:0]  io_pcStart,
  input          io_halted,
                 io_fault,
  input  [31:0]  io_coralnpu_csr_value_0,
                 io_coralnpu_csr_value_1,
                 io_coralnpu_csr_value_2,
                 io_coralnpu_csr_value_3,
                 io_coralnpu_csr_value_4,
                 io_coralnpu_csr_value_5,
                 io_coralnpu_csr_value_6,
                 io_coralnpu_csr_value_7,
                 io_coralnpu_csr_value_8
);

  reg  [31:0]  resetReg;
  reg  [31:0]  pcStartReg;
  reg  [31:0]  statusReg;
  wire         readDataValid =
    io_fabric_readDataAddr_bits == 32'h4 | io_fabric_readDataAddr_bits == 32'h104
    | io_fabric_readDataAddr_bits == 32'h120 | io_fabric_readDataAddr_bits == 32'h114
    | io_fabric_readDataAddr_bits == 32'h8 | io_fabric_readDataAddr_bits == 32'h0
    | io_fabric_readDataAddr_bits == 32'h100 | io_fabric_readDataAddr_bits == 32'h11C
    | io_fabric_readDataAddr_bits == 32'h110 | io_fabric_readDataAddr_bits == 32'h118
    | io_fabric_readDataAddr_bits == 32'h10C | io_fabric_readDataAddr_bits == 32'h108;
  reg          readDataNext_pipe_v;
  reg  [127:0] readDataNext_pipe_b;
  wire         _io_fabric_writeResp_T_1 = io_fabric_writeDataAddr_bits == 32'h0;
  wire         _io_fabric_writeResp_T_2 = io_fabric_writeDataAddr_bits == 32'h4;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      resetReg <= 32'h3;
      pcStartReg <= 32'h0;
      statusReg <= 32'h0;
      readDataNext_pipe_v <= 1'h0;
    end
    else begin
      if (io_fabric_writeDataAddr_valid & _io_fabric_writeResp_T_1)
        resetReg <= io_fabric_writeDataBits[31:0];
      if (io_fabric_writeDataAddr_valid & _io_fabric_writeResp_T_2)
        pcStartReg <= io_fabric_writeDataBits[63:32];
      statusReg <= {30'h0, io_fault, io_halted};
      readDataNext_pipe_v <= readDataValid;
    end
  end // always @(posedge, posedge)
  wire         _GEN = io_fabric_readDataAddr_bits[31:4] == 28'h0;
  wire         _GEN_0 = io_fabric_readDataAddr_bits[31:4] == 28'h10;
  wire         _GEN_1 = io_fabric_readDataAddr_bits[31:4] == 28'h11;
  always @(posedge clock) begin
    if (readDataValid)
      readDataNext_pipe_b <=
        {_GEN_1 ? io_coralnpu_csr_value_7 : _GEN_0 ? io_coralnpu_csr_value_3 : 32'h0,
         _GEN_1
           ? io_coralnpu_csr_value_6
           : _GEN_0 ? io_coralnpu_csr_value_2 : _GEN ? statusReg : 32'h0,
         _GEN_1
           ? io_coralnpu_csr_value_5
           : _GEN_0 ? io_coralnpu_csr_value_1 : _GEN ? pcStartReg : 32'h0,
         _GEN_1
           ? io_coralnpu_csr_value_4
           : _GEN_0
               ? io_coralnpu_csr_value_0
               : io_fabric_readDataAddr_bits[31:4] == 28'h12
                   ? io_coralnpu_csr_value_8
                   : _GEN ? resetReg : 32'h0};
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        resetReg = _RANDOM[3'h0];
        pcStartReg = _RANDOM[3'h1];
        statusReg = _RANDOM[3'h2];
        readDataNext_pipe_v = _RANDOM[3'h3][0];
        readDataNext_pipe_b =
          {_RANDOM[3'h3][31:1],
           _RANDOM[3'h4],
           _RANDOM[3'h5],
           _RANDOM[3'h6],
           _RANDOM[3'h7][0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        resetReg = 32'h3;
        pcStartReg = 32'h0;
        statusReg = 32'h0;
        readDataNext_pipe_v = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fabric_readData_valid = readDataNext_pipe_v;
  assign io_fabric_readData_bits = readDataNext_pipe_b;
  assign io_fabric_writeResp =
    io_fabric_writeDataAddr_valid & (_io_fabric_writeResp_T_2 | _io_fabric_writeResp_T_1);
  assign io_reset = resetReg[0];
  assign io_cg = resetReg[1];
  assign io_pcStart = pcStartReg;
endmodule

module Regfile(
  input         clock,
                reset,
                io_readAddr_0_valid,
  input  [4:0]  io_readAddr_0_addr,
  input         io_readAddr_1_valid,
  input  [4:0]  io_readAddr_1_addr,
  input         io_readSet_0_valid,
  input  [31:0] io_readSet_0_value,
  input         io_readSet_1_valid,
  input  [31:0] io_readSet_1_value,
  input         io_writeAddr_0_valid,
  input  [4:0]  io_writeAddr_0_addr,
  input         io_busAddr_0_bypass,
                io_busAddr_0_immen,
  input  [31:0] io_busAddr_0_immed,
  output [31:0] io_target_0_data,
                io_busPort_addr_0,
                io_busPort_data_0,
  output        io_readData_0_valid,
  output [31:0] io_readData_0_data,
  output        io_readData_1_valid,
  output [31:0] io_readData_1_data,
  input         io_writeData_0_valid,
  input  [4:0]  io_writeData_0_bits_addr,
  input  [31:0] io_writeData_0_bits_data,
  input         io_writeData_1_valid,
  input  [4:0]  io_writeData_1_bits_addr,
  input  [31:0] io_writeData_1_bits_data,
  input         io_writeData_2_valid,
  input  [4:0]  io_writeData_2_bits_addr,
  input  [31:0] io_writeData_2_bits_data,
  input         io_writeMask_2_valid,
  output [31:0] io_scoreboard_regd,
                io_scoreboard_comb,
  output [5:0]  io_rfwriteCount
);

  reg  [31:0] regfile_1;
  reg  [31:0] regfile_2;
  reg  [31:0] regfile_3;
  reg  [31:0] regfile_4;
  reg  [31:0] regfile_5;
  reg  [31:0] regfile_6;
  reg  [31:0] regfile_7;
  reg  [31:0] regfile_8;
  reg  [31:0] regfile_9;
  reg  [31:0] regfile_10;
  reg  [31:0] regfile_11;
  reg  [31:0] regfile_12;
  reg  [31:0] regfile_13;
  reg  [31:0] regfile_14;
  reg  [31:0] regfile_15;
  reg  [31:0] regfile_16;
  reg  [31:0] regfile_17;
  reg  [31:0] regfile_18;
  reg  [31:0] regfile_19;
  reg  [31:0] regfile_20;
  reg  [31:0] regfile_21;
  reg  [31:0] regfile_22;
  reg  [31:0] regfile_23;
  reg  [31:0] regfile_24;
  reg  [31:0] regfile_25;
  reg  [31:0] regfile_26;
  reg  [31:0] regfile_27;
  reg  [31:0] regfile_28;
  reg  [31:0] regfile_29;
  reg  [31:0] regfile_30;
  reg  [31:0] regfile_31;
  reg  [31:0] scoreboard;
  wire [31:0] _scoreboard_clr0_T_1 = 32'h1 << io_writeData_0_bits_addr;
  wire [31:0] _scoreboard_clr0_T_4 = 32'h1 << io_writeData_1_bits_addr;
  wire [31:0] _scoreboard_clr0_T_7 = 32'h1 << io_writeData_2_bits_addr;
  wire [30:0] scoreboard_clr0 =
    (io_writeData_0_valid ? _scoreboard_clr0_T_1[31:1] : 31'h0)
    | (io_writeData_1_valid ? _scoreboard_clr0_T_4[31:1] : 31'h0)
    | (io_writeData_2_valid ? _scoreboard_clr0_T_7[31:1] : 31'h0);
  reg         readDataReady_0;
  reg         readDataReady_1;
  reg  [31:0] readDataBits_0;
  reg  [31:0] readDataBits_1;
  wire        _valid_T = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h1;
  wire        _valid_T_2 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h1;
  wire        valid_2 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h1 & ~io_writeMask_2_valid;
  wire [31:0] data =
    (_valid_T ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_2 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_1_T = {_valid_T, _valid_T_2, valid_2};
  wire        _valid_T_6 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h2;
  wire        _valid_T_8 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h2;
  wire        valid_2_1 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h2 & ~io_writeMask_2_valid;
  wire [31:0] data_1 =
    (_valid_T_6 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_8 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_1 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_2_T = {_valid_T_6, _valid_T_8, valid_2_1};
  wire        _valid_T_12 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h3;
  wire        _valid_T_14 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h3;
  wire        valid_2_2 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h3 & ~io_writeMask_2_valid;
  wire [31:0] data_2 =
    (_valid_T_12 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_14 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_2 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_3_T = {_valid_T_12, _valid_T_14, valid_2_2};
  wire        _valid_T_18 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h4;
  wire        _valid_T_20 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h4;
  wire        valid_2_3 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h4 & ~io_writeMask_2_valid;
  wire [31:0] data_3 =
    (_valid_T_18 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_20 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_3 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_4_T = {_valid_T_18, _valid_T_20, valid_2_3};
  wire        _valid_T_24 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h5;
  wire        _valid_T_26 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h5;
  wire        valid_2_4 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h5 & ~io_writeMask_2_valid;
  wire [31:0] data_4 =
    (_valid_T_24 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_26 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_4 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_5_T = {_valid_T_24, _valid_T_26, valid_2_4};
  wire        _valid_T_30 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h6;
  wire        _valid_T_32 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h6;
  wire        valid_2_5 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h6 & ~io_writeMask_2_valid;
  wire [31:0] data_5 =
    (_valid_T_30 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_32 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_5 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_6_T = {_valid_T_30, _valid_T_32, valid_2_5};
  wire        _valid_T_36 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h7;
  wire        _valid_T_38 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h7;
  wire        valid_2_6 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h7 & ~io_writeMask_2_valid;
  wire [31:0] data_6 =
    (_valid_T_36 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_38 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_6 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_7_T = {_valid_T_36, _valid_T_38, valid_2_6};
  wire        _valid_T_42 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h8;
  wire        _valid_T_44 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h8;
  wire        valid_2_7 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h8 & ~io_writeMask_2_valid;
  wire [31:0] data_7 =
    (_valid_T_42 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_44 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_7 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_8_T = {_valid_T_42, _valid_T_44, valid_2_7};
  wire        _valid_T_48 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h9;
  wire        _valid_T_50 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h9;
  wire        valid_2_8 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h9 & ~io_writeMask_2_valid;
  wire [31:0] data_8 =
    (_valid_T_48 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_50 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_8 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_9_T = {_valid_T_48, _valid_T_50, valid_2_8};
  wire        _valid_T_54 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'hA;
  wire        _valid_T_56 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'hA;
  wire        valid_2_9 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'hA & ~io_writeMask_2_valid;
  wire [31:0] data_9 =
    (_valid_T_54 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_56 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_9 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_10_T = {_valid_T_54, _valid_T_56, valid_2_9};
  wire        _valid_T_60 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'hB;
  wire        _valid_T_62 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'hB;
  wire        valid_2_10 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'hB & ~io_writeMask_2_valid;
  wire [31:0] data_10 =
    (_valid_T_60 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_62 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_10 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_11_T = {_valid_T_60, _valid_T_62, valid_2_10};
  wire        _valid_T_66 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'hC;
  wire        _valid_T_68 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'hC;
  wire        valid_2_11 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'hC & ~io_writeMask_2_valid;
  wire [31:0] data_11 =
    (_valid_T_66 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_68 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_11 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_12_T = {_valid_T_66, _valid_T_68, valid_2_11};
  wire        _valid_T_72 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'hD;
  wire        _valid_T_74 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'hD;
  wire        valid_2_12 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'hD & ~io_writeMask_2_valid;
  wire [31:0] data_12 =
    (_valid_T_72 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_74 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_12 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_13_T = {_valid_T_72, _valid_T_74, valid_2_12};
  wire        _valid_T_78 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'hE;
  wire        _valid_T_80 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'hE;
  wire        valid_2_13 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'hE & ~io_writeMask_2_valid;
  wire [31:0] data_13 =
    (_valid_T_78 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_80 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_13 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_14_T = {_valid_T_78, _valid_T_80, valid_2_13};
  wire        _valid_T_84 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'hF;
  wire        _valid_T_86 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'hF;
  wire        valid_2_14 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'hF & ~io_writeMask_2_valid;
  wire [31:0] data_14 =
    (_valid_T_84 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_86 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_14 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_15_T = {_valid_T_84, _valid_T_86, valid_2_14};
  wire        _valid_T_90 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h10;
  wire        _valid_T_92 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h10;
  wire        valid_2_15 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h10 & ~io_writeMask_2_valid;
  wire [31:0] data_15 =
    (_valid_T_90 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_92 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_15 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_16_T = {_valid_T_90, _valid_T_92, valid_2_15};
  wire        _valid_T_96 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h11;
  wire        _valid_T_98 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h11;
  wire        valid_2_16 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h11 & ~io_writeMask_2_valid;
  wire [31:0] data_16 =
    (_valid_T_96 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_98 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_16 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_17_T = {_valid_T_96, _valid_T_98, valid_2_16};
  wire        _valid_T_102 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h12;
  wire        _valid_T_104 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h12;
  wire        valid_2_17 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h12 & ~io_writeMask_2_valid;
  wire [31:0] data_17 =
    (_valid_T_102 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_104 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_17 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_18_T = {_valid_T_102, _valid_T_104, valid_2_17};
  wire        _valid_T_108 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h13;
  wire        _valid_T_110 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h13;
  wire        valid_2_18 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h13 & ~io_writeMask_2_valid;
  wire [31:0] data_18 =
    (_valid_T_108 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_110 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_18 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_19_T = {_valid_T_108, _valid_T_110, valid_2_18};
  wire        _valid_T_114 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h14;
  wire        _valid_T_116 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h14;
  wire        valid_2_19 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h14 & ~io_writeMask_2_valid;
  wire [31:0] data_19 =
    (_valid_T_114 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_116 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_19 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_20_T = {_valid_T_114, _valid_T_116, valid_2_19};
  wire        _valid_T_120 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h15;
  wire        _valid_T_122 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h15;
  wire        valid_2_20 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h15 & ~io_writeMask_2_valid;
  wire [31:0] data_20 =
    (_valid_T_120 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_122 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_20 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_21_T = {_valid_T_120, _valid_T_122, valid_2_20};
  wire        _valid_T_126 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h16;
  wire        _valid_T_128 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h16;
  wire        valid_2_21 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h16 & ~io_writeMask_2_valid;
  wire [31:0] data_21 =
    (_valid_T_126 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_128 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_21 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_22_T = {_valid_T_126, _valid_T_128, valid_2_21};
  wire        _valid_T_132 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h17;
  wire        _valid_T_134 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h17;
  wire        valid_2_22 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h17 & ~io_writeMask_2_valid;
  wire [31:0] data_22 =
    (_valid_T_132 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_134 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_22 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_23_T = {_valid_T_132, _valid_T_134, valid_2_22};
  wire        _valid_T_138 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h18;
  wire        _valid_T_140 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h18;
  wire        valid_2_23 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h18 & ~io_writeMask_2_valid;
  wire [31:0] data_23 =
    (_valid_T_138 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_140 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_23 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_24_T = {_valid_T_138, _valid_T_140, valid_2_23};
  wire        _valid_T_144 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h19;
  wire        _valid_T_146 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h19;
  wire        valid_2_24 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h19 & ~io_writeMask_2_valid;
  wire [31:0] data_24 =
    (_valid_T_144 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_146 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_24 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_25_T = {_valid_T_144, _valid_T_146, valid_2_24};
  wire        _valid_T_150 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h1A;
  wire        _valid_T_152 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h1A;
  wire        valid_2_25 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h1A & ~io_writeMask_2_valid;
  wire [31:0] data_25 =
    (_valid_T_150 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_152 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_25 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_26_T = {_valid_T_150, _valid_T_152, valid_2_25};
  wire        _valid_T_156 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h1B;
  wire        _valid_T_158 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h1B;
  wire        valid_2_26 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h1B & ~io_writeMask_2_valid;
  wire [31:0] data_26 =
    (_valid_T_156 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_158 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_26 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_27_T = {_valid_T_156, _valid_T_158, valid_2_26};
  wire        _valid_T_162 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h1C;
  wire        _valid_T_164 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h1C;
  wire        valid_2_27 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h1C & ~io_writeMask_2_valid;
  wire [31:0] data_27 =
    (_valid_T_162 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_164 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_27 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_28_T = {_valid_T_162, _valid_T_164, valid_2_27};
  wire        _valid_T_168 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h1D;
  wire        _valid_T_170 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h1D;
  wire        valid_2_28 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h1D & ~io_writeMask_2_valid;
  wire [31:0] data_28 =
    (_valid_T_168 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_170 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_28 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_29_T = {_valid_T_168, _valid_T_170, valid_2_28};
  wire        _valid_T_174 = io_writeData_0_valid & io_writeData_0_bits_addr == 5'h1E;
  wire        _valid_T_176 = io_writeData_1_valid & io_writeData_1_bits_addr == 5'h1E;
  wire        valid_2_29 =
    io_writeData_2_valid & io_writeData_2_bits_addr == 5'h1E & ~io_writeMask_2_valid;
  wire [31:0] data_29 =
    (_valid_T_174 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_176 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_29 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_30_T = {_valid_T_174, _valid_T_176, valid_2_29};
  wire        _valid_T_180 = io_writeData_0_valid & (&io_writeData_0_bits_addr);
  wire        _valid_T_182 = io_writeData_1_valid & (&io_writeData_1_bits_addr);
  wire        valid_2_30 =
    io_writeData_2_valid & (&io_writeData_2_bits_addr) & ~io_writeMask_2_valid;
  wire [31:0] data_30 =
    (_valid_T_180 ? io_writeData_0_bits_data : 32'h0)
    | (_valid_T_182 ? io_writeData_1_bits_data : 32'h0)
    | (valid_2_30 ? io_writeData_2_bits_data : 32'h0);
  wire [2:0]  _writeValid_31_T = {_valid_T_180, _valid_T_182, valid_2_30};
  wire        _wdata_0_value_1_T = io_readAddr_0_addr == 5'h1;
  wire        _wdata_0_value_2_T = io_readAddr_0_addr == 5'h2;
  wire        _wdata_0_value_3_T = io_readAddr_0_addr == 5'h3;
  wire        _wdata_0_value_4_T = io_readAddr_0_addr == 5'h4;
  wire        _wdata_0_value_5_T = io_readAddr_0_addr == 5'h5;
  wire        _wdata_0_value_6_T = io_readAddr_0_addr == 5'h6;
  wire        _wdata_0_value_7_T = io_readAddr_0_addr == 5'h7;
  wire        _wdata_0_value_8_T = io_readAddr_0_addr == 5'h8;
  wire        _wdata_0_value_9_T = io_readAddr_0_addr == 5'h9;
  wire        _wdata_0_value_10_T = io_readAddr_0_addr == 5'hA;
  wire        _wdata_0_value_11_T = io_readAddr_0_addr == 5'hB;
  wire        _wdata_0_value_12_T = io_readAddr_0_addr == 5'hC;
  wire        _wdata_0_value_13_T = io_readAddr_0_addr == 5'hD;
  wire        _wdata_0_value_14_T = io_readAddr_0_addr == 5'hE;
  wire        _wdata_0_value_15_T = io_readAddr_0_addr == 5'hF;
  wire        _wdata_0_value_16_T = io_readAddr_0_addr == 5'h10;
  wire        _wdata_0_value_17_T = io_readAddr_0_addr == 5'h11;
  wire        _wdata_0_value_18_T = io_readAddr_0_addr == 5'h12;
  wire        _wdata_0_value_19_T = io_readAddr_0_addr == 5'h13;
  wire        _wdata_0_value_20_T = io_readAddr_0_addr == 5'h14;
  wire        _wdata_0_value_21_T = io_readAddr_0_addr == 5'h15;
  wire        _wdata_0_value_22_T = io_readAddr_0_addr == 5'h16;
  wire        _wdata_0_value_23_T = io_readAddr_0_addr == 5'h17;
  wire        _wdata_0_value_24_T = io_readAddr_0_addr == 5'h18;
  wire        _wdata_0_value_25_T = io_readAddr_0_addr == 5'h19;
  wire        _wdata_0_value_26_T = io_readAddr_0_addr == 5'h1A;
  wire        _wdata_0_value_27_T = io_readAddr_0_addr == 5'h1B;
  wire        _wdata_0_value_28_T = io_readAddr_0_addr == 5'h1C;
  wire        _wdata_0_value_29_T = io_readAddr_0_addr == 5'h1D;
  wire        _wdata_0_value_30_T = io_readAddr_0_addr == 5'h1E;
  wire [31:0] rdata_0_value_5_0 =
    (_wdata_0_value_1_T ? regfile_1 : 32'h0) | (_wdata_0_value_2_T ? regfile_2 : 32'h0)
    | (_wdata_0_value_3_T ? regfile_3 : 32'h0) | (_wdata_0_value_4_T ? regfile_4 : 32'h0)
    | (_wdata_0_value_5_T ? regfile_5 : 32'h0) | (_wdata_0_value_6_T ? regfile_6 : 32'h0)
    | (_wdata_0_value_7_T ? regfile_7 : 32'h0) | (_wdata_0_value_8_T ? regfile_8 : 32'h0)
    | (_wdata_0_value_9_T ? regfile_9 : 32'h0)
    | (_wdata_0_value_10_T ? regfile_10 : 32'h0)
    | (_wdata_0_value_11_T ? regfile_11 : 32'h0)
    | (_wdata_0_value_12_T ? regfile_12 : 32'h0)
    | (_wdata_0_value_13_T ? regfile_13 : 32'h0)
    | (_wdata_0_value_14_T ? regfile_14 : 32'h0)
    | (_wdata_0_value_15_T ? regfile_15 : 32'h0)
    | (_wdata_0_value_16_T ? regfile_16 : 32'h0)
    | (_wdata_0_value_17_T ? regfile_17 : 32'h0)
    | (_wdata_0_value_18_T ? regfile_18 : 32'h0)
    | (_wdata_0_value_19_T ? regfile_19 : 32'h0)
    | (_wdata_0_value_20_T ? regfile_20 : 32'h0)
    | (_wdata_0_value_21_T ? regfile_21 : 32'h0)
    | (_wdata_0_value_22_T ? regfile_22 : 32'h0)
    | (_wdata_0_value_23_T ? regfile_23 : 32'h0)
    | (_wdata_0_value_24_T ? regfile_24 : 32'h0)
    | (_wdata_0_value_25_T ? regfile_25 : 32'h0)
    | (_wdata_0_value_26_T ? regfile_26 : 32'h0)
    | (_wdata_0_value_27_T ? regfile_27 : 32'h0)
    | (_wdata_0_value_28_T ? regfile_28 : 32'h0)
    | (_wdata_0_value_29_T ? regfile_29 : 32'h0)
    | (_wdata_0_value_30_T ? regfile_30 : 32'h0)
    | ((&io_readAddr_0_addr) ? regfile_31 : 32'h0);
  wire [31:0] rwdata_0 =
    io_readAddr_0_addr == 5'h0 | _wdata_0_value_1_T & (|_writeValid_1_T)
    | _wdata_0_value_2_T & (|_writeValid_2_T) | _wdata_0_value_3_T & (|_writeValid_3_T)
    | _wdata_0_value_4_T & (|_writeValid_4_T) | _wdata_0_value_5_T & (|_writeValid_5_T)
    | _wdata_0_value_6_T & (|_writeValid_6_T) | _wdata_0_value_7_T & (|_writeValid_7_T)
    | _wdata_0_value_8_T & (|_writeValid_8_T) | _wdata_0_value_9_T & (|_writeValid_9_T)
    | _wdata_0_value_10_T & (|_writeValid_10_T) | _wdata_0_value_11_T
    & (|_writeValid_11_T) | _wdata_0_value_12_T & (|_writeValid_12_T)
    | _wdata_0_value_13_T & (|_writeValid_13_T) | _wdata_0_value_14_T
    & (|_writeValid_14_T) | _wdata_0_value_15_T & (|_writeValid_15_T)
    | _wdata_0_value_16_T & (|_writeValid_16_T) | _wdata_0_value_17_T
    & (|_writeValid_17_T) | _wdata_0_value_18_T & (|_writeValid_18_T)
    | _wdata_0_value_19_T & (|_writeValid_19_T) | _wdata_0_value_20_T
    & (|_writeValid_20_T) | _wdata_0_value_21_T & (|_writeValid_21_T)
    | _wdata_0_value_22_T & (|_writeValid_22_T) | _wdata_0_value_23_T
    & (|_writeValid_23_T) | _wdata_0_value_24_T & (|_writeValid_24_T)
    | _wdata_0_value_25_T & (|_writeValid_25_T) | _wdata_0_value_26_T
    & (|_writeValid_26_T) | _wdata_0_value_27_T & (|_writeValid_27_T)
    | _wdata_0_value_28_T & (|_writeValid_28_T) | _wdata_0_value_29_T
    & (|_writeValid_29_T) | _wdata_0_value_30_T & (|_writeValid_30_T)
    | (&io_readAddr_0_addr) & (|_writeValid_31_T)
      ? (_wdata_0_value_1_T ? data : 32'h0) | (_wdata_0_value_2_T ? data_1 : 32'h0)
        | (_wdata_0_value_3_T ? data_2 : 32'h0) | (_wdata_0_value_4_T ? data_3 : 32'h0)
        | (_wdata_0_value_5_T ? data_4 : 32'h0) | (_wdata_0_value_6_T ? data_5 : 32'h0)
        | (_wdata_0_value_7_T ? data_6 : 32'h0) | (_wdata_0_value_8_T ? data_7 : 32'h0)
        | (_wdata_0_value_9_T ? data_8 : 32'h0) | (_wdata_0_value_10_T ? data_9 : 32'h0)
        | (_wdata_0_value_11_T ? data_10 : 32'h0)
        | (_wdata_0_value_12_T ? data_11 : 32'h0)
        | (_wdata_0_value_13_T ? data_12 : 32'h0)
        | (_wdata_0_value_14_T ? data_13 : 32'h0)
        | (_wdata_0_value_15_T ? data_14 : 32'h0)
        | (_wdata_0_value_16_T ? data_15 : 32'h0)
        | (_wdata_0_value_17_T ? data_16 : 32'h0)
        | (_wdata_0_value_18_T ? data_17 : 32'h0)
        | (_wdata_0_value_19_T ? data_18 : 32'h0)
        | (_wdata_0_value_20_T ? data_19 : 32'h0)
        | (_wdata_0_value_21_T ? data_20 : 32'h0)
        | (_wdata_0_value_22_T ? data_21 : 32'h0)
        | (_wdata_0_value_23_T ? data_22 : 32'h0)
        | (_wdata_0_value_24_T ? data_23 : 32'h0)
        | (_wdata_0_value_25_T ? data_24 : 32'h0)
        | (_wdata_0_value_26_T ? data_25 : 32'h0)
        | (_wdata_0_value_27_T ? data_26 : 32'h0)
        | (_wdata_0_value_28_T ? data_27 : 32'h0)
        | (_wdata_0_value_29_T ? data_28 : 32'h0)
        | (_wdata_0_value_30_T ? data_29 : 32'h0)
        | ((&io_readAddr_0_addr) ? data_30 : 32'h0)
      : rdata_0_value_5_0;
  wire        _wdata_1_value_1_T = io_readAddr_1_addr == 5'h1;
  wire        _wdata_1_value_2_T = io_readAddr_1_addr == 5'h2;
  wire        _wdata_1_value_3_T = io_readAddr_1_addr == 5'h3;
  wire        _wdata_1_value_4_T = io_readAddr_1_addr == 5'h4;
  wire        _wdata_1_value_5_T = io_readAddr_1_addr == 5'h5;
  wire        _wdata_1_value_6_T = io_readAddr_1_addr == 5'h6;
  wire        _wdata_1_value_7_T = io_readAddr_1_addr == 5'h7;
  wire        _wdata_1_value_8_T = io_readAddr_1_addr == 5'h8;
  wire        _wdata_1_value_9_T = io_readAddr_1_addr == 5'h9;
  wire        _wdata_1_value_10_T = io_readAddr_1_addr == 5'hA;
  wire        _wdata_1_value_11_T = io_readAddr_1_addr == 5'hB;
  wire        _wdata_1_value_12_T = io_readAddr_1_addr == 5'hC;
  wire        _wdata_1_value_13_T = io_readAddr_1_addr == 5'hD;
  wire        _wdata_1_value_14_T = io_readAddr_1_addr == 5'hE;
  wire        _wdata_1_value_15_T = io_readAddr_1_addr == 5'hF;
  wire        _wdata_1_value_16_T = io_readAddr_1_addr == 5'h10;
  wire        _wdata_1_value_17_T = io_readAddr_1_addr == 5'h11;
  wire        _wdata_1_value_18_T = io_readAddr_1_addr == 5'h12;
  wire        _wdata_1_value_19_T = io_readAddr_1_addr == 5'h13;
  wire        _wdata_1_value_20_T = io_readAddr_1_addr == 5'h14;
  wire        _wdata_1_value_21_T = io_readAddr_1_addr == 5'h15;
  wire        _wdata_1_value_22_T = io_readAddr_1_addr == 5'h16;
  wire        _wdata_1_value_23_T = io_readAddr_1_addr == 5'h17;
  wire        _wdata_1_value_24_T = io_readAddr_1_addr == 5'h18;
  wire        _wdata_1_value_25_T = io_readAddr_1_addr == 5'h19;
  wire        _wdata_1_value_26_T = io_readAddr_1_addr == 5'h1A;
  wire        _wdata_1_value_27_T = io_readAddr_1_addr == 5'h1B;
  wire        _wdata_1_value_28_T = io_readAddr_1_addr == 5'h1C;
  wire        _wdata_1_value_29_T = io_readAddr_1_addr == 5'h1D;
  wire        _wdata_1_value_30_T = io_readAddr_1_addr == 5'h1E;
  wire [31:0] rwdata_1 =
    io_readAddr_1_addr == 5'h0 | _wdata_1_value_1_T & (|_writeValid_1_T)
    | _wdata_1_value_2_T & (|_writeValid_2_T) | _wdata_1_value_3_T & (|_writeValid_3_T)
    | _wdata_1_value_4_T & (|_writeValid_4_T) | _wdata_1_value_5_T & (|_writeValid_5_T)
    | _wdata_1_value_6_T & (|_writeValid_6_T) | _wdata_1_value_7_T & (|_writeValid_7_T)
    | _wdata_1_value_8_T & (|_writeValid_8_T) | _wdata_1_value_9_T & (|_writeValid_9_T)
    | _wdata_1_value_10_T & (|_writeValid_10_T) | _wdata_1_value_11_T
    & (|_writeValid_11_T) | _wdata_1_value_12_T & (|_writeValid_12_T)
    | _wdata_1_value_13_T & (|_writeValid_13_T) | _wdata_1_value_14_T
    & (|_writeValid_14_T) | _wdata_1_value_15_T & (|_writeValid_15_T)
    | _wdata_1_value_16_T & (|_writeValid_16_T) | _wdata_1_value_17_T
    & (|_writeValid_17_T) | _wdata_1_value_18_T & (|_writeValid_18_T)
    | _wdata_1_value_19_T & (|_writeValid_19_T) | _wdata_1_value_20_T
    & (|_writeValid_20_T) | _wdata_1_value_21_T & (|_writeValid_21_T)
    | _wdata_1_value_22_T & (|_writeValid_22_T) | _wdata_1_value_23_T
    & (|_writeValid_23_T) | _wdata_1_value_24_T & (|_writeValid_24_T)
    | _wdata_1_value_25_T & (|_writeValid_25_T) | _wdata_1_value_26_T
    & (|_writeValid_26_T) | _wdata_1_value_27_T & (|_writeValid_27_T)
    | _wdata_1_value_28_T & (|_writeValid_28_T) | _wdata_1_value_29_T
    & (|_writeValid_29_T) | _wdata_1_value_30_T & (|_writeValid_30_T)
    | (&io_readAddr_1_addr) & (|_writeValid_31_T)
      ? (_wdata_1_value_1_T ? data : 32'h0) | (_wdata_1_value_2_T ? data_1 : 32'h0)
        | (_wdata_1_value_3_T ? data_2 : 32'h0) | (_wdata_1_value_4_T ? data_3 : 32'h0)
        | (_wdata_1_value_5_T ? data_4 : 32'h0) | (_wdata_1_value_6_T ? data_5 : 32'h0)
        | (_wdata_1_value_7_T ? data_6 : 32'h0) | (_wdata_1_value_8_T ? data_7 : 32'h0)
        | (_wdata_1_value_9_T ? data_8 : 32'h0) | (_wdata_1_value_10_T ? data_9 : 32'h0)
        | (_wdata_1_value_11_T ? data_10 : 32'h0)
        | (_wdata_1_value_12_T ? data_11 : 32'h0)
        | (_wdata_1_value_13_T ? data_12 : 32'h0)
        | (_wdata_1_value_14_T ? data_13 : 32'h0)
        | (_wdata_1_value_15_T ? data_14 : 32'h0)
        | (_wdata_1_value_16_T ? data_15 : 32'h0)
        | (_wdata_1_value_17_T ? data_16 : 32'h0)
        | (_wdata_1_value_18_T ? data_17 : 32'h0)
        | (_wdata_1_value_19_T ? data_18 : 32'h0)
        | (_wdata_1_value_20_T ? data_19 : 32'h0)
        | (_wdata_1_value_21_T ? data_20 : 32'h0)
        | (_wdata_1_value_22_T ? data_21 : 32'h0)
        | (_wdata_1_value_23_T ? data_22 : 32'h0)
        | (_wdata_1_value_24_T ? data_23 : 32'h0)
        | (_wdata_1_value_25_T ? data_24 : 32'h0)
        | (_wdata_1_value_26_T ? data_25 : 32'h0)
        | (_wdata_1_value_27_T ? data_26 : 32'h0)
        | (_wdata_1_value_28_T ? data_27 : 32'h0)
        | (_wdata_1_value_29_T ? data_28 : 32'h0)
        | (_wdata_1_value_30_T ? data_29 : 32'h0)
        | ((&io_readAddr_1_addr) ? data_30 : 32'h0)
      : (_wdata_1_value_1_T ? regfile_1 : 32'h0)
        | (_wdata_1_value_2_T ? regfile_2 : 32'h0)
        | (_wdata_1_value_3_T ? regfile_3 : 32'h0)
        | (_wdata_1_value_4_T ? regfile_4 : 32'h0)
        | (_wdata_1_value_5_T ? regfile_5 : 32'h0)
        | (_wdata_1_value_6_T ? regfile_6 : 32'h0)
        | (_wdata_1_value_7_T ? regfile_7 : 32'h0)
        | (_wdata_1_value_8_T ? regfile_8 : 32'h0)
        | (_wdata_1_value_9_T ? regfile_9 : 32'h0)
        | (_wdata_1_value_10_T ? regfile_10 : 32'h0)
        | (_wdata_1_value_11_T ? regfile_11 : 32'h0)
        | (_wdata_1_value_12_T ? regfile_12 : 32'h0)
        | (_wdata_1_value_13_T ? regfile_13 : 32'h0)
        | (_wdata_1_value_14_T ? regfile_14 : 32'h0)
        | (_wdata_1_value_15_T ? regfile_15 : 32'h0)
        | (_wdata_1_value_16_T ? regfile_16 : 32'h0)
        | (_wdata_1_value_17_T ? regfile_17 : 32'h0)
        | (_wdata_1_value_18_T ? regfile_18 : 32'h0)
        | (_wdata_1_value_19_T ? regfile_19 : 32'h0)
        | (_wdata_1_value_20_T ? regfile_20 : 32'h0)
        | (_wdata_1_value_21_T ? regfile_21 : 32'h0)
        | (_wdata_1_value_22_T ? regfile_22 : 32'h0)
        | (_wdata_1_value_23_T ? regfile_23 : 32'h0)
        | (_wdata_1_value_24_T ? regfile_24 : 32'h0)
        | (_wdata_1_value_25_T ? regfile_25 : 32'h0)
        | (_wdata_1_value_26_T ? regfile_26 : 32'h0)
        | (_wdata_1_value_27_T ? regfile_27 : 32'h0)
        | (_wdata_1_value_28_T ? regfile_28 : 32'h0)
        | (_wdata_1_value_29_T ? regfile_29 : 32'h0)
        | (_wdata_1_value_30_T ? regfile_30 : 32'h0)
        | ((&io_readAddr_1_addr) ? regfile_31 : 32'h0);
  wire [31:0] busAddr_0 =
    io_busAddr_0_bypass
      ? rwdata_0
      : io_busAddr_0_immen ? rdata_0_value_5_0 + io_busAddr_0_immed : rdata_0_value_5_0;
  reg         write_fail;
  reg         write_fail_1;
  reg         write_fail_2;
  reg         scoreboard_error;
  wire [31:0] scoreboard_set =
    io_writeAddr_0_valid ? 32'h1 << io_writeAddr_0_addr : 32'h0;
  wire [31:0] scoreboard_clr = {scoreboard_clr0, 1'h0};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      regfile_1 <= 32'h0;
      regfile_2 <= 32'h0;
      regfile_3 <= 32'h0;
      regfile_4 <= 32'h0;
      regfile_5 <= 32'h0;
      regfile_6 <= 32'h0;
      regfile_7 <= 32'h0;
      regfile_8 <= 32'h0;
      regfile_9 <= 32'h0;
      regfile_10 <= 32'h0;
      regfile_11 <= 32'h0;
      regfile_12 <= 32'h0;
      regfile_13 <= 32'h0;
      regfile_14 <= 32'h0;
      regfile_15 <= 32'h0;
      regfile_16 <= 32'h0;
      regfile_17 <= 32'h0;
      regfile_18 <= 32'h0;
      regfile_19 <= 32'h0;
      regfile_20 <= 32'h0;
      regfile_21 <= 32'h0;
      regfile_22 <= 32'h0;
      regfile_23 <= 32'h0;
      regfile_24 <= 32'h0;
      regfile_25 <= 32'h0;
      regfile_26 <= 32'h0;
      regfile_27 <= 32'h0;
      regfile_28 <= 32'h0;
      regfile_29 <= 32'h0;
      regfile_30 <= 32'h0;
      regfile_31 <= 32'h0;
      scoreboard <= 32'h0;
      readDataReady_0 <= 1'h0;
      readDataReady_1 <= 1'h0;
      readDataBits_0 <= 32'h0;
      readDataBits_1 <= 32'h0;
      write_fail <= 1'h0;
      write_fail_1 <= 1'h0;
      write_fail_2 <= 1'h0;
      scoreboard_error <= 1'h0;
    end
    else begin
      if (|_writeValid_1_T)
        regfile_1 <= data;
      if (|_writeValid_2_T)
        regfile_2 <= data_1;
      if (|_writeValid_3_T)
        regfile_3 <= data_2;
      if (|_writeValid_4_T)
        regfile_4 <= data_3;
      if (|_writeValid_5_T)
        regfile_5 <= data_4;
      if (|_writeValid_6_T)
        regfile_6 <= data_5;
      if (|_writeValid_7_T)
        regfile_7 <= data_6;
      if (|_writeValid_8_T)
        regfile_8 <= data_7;
      if (|_writeValid_9_T)
        regfile_9 <= data_8;
      if (|_writeValid_10_T)
        regfile_10 <= data_9;
      if (|_writeValid_11_T)
        regfile_11 <= data_10;
      if (|_writeValid_12_T)
        regfile_12 <= data_11;
      if (|_writeValid_13_T)
        regfile_13 <= data_12;
      if (|_writeValid_14_T)
        regfile_14 <= data_13;
      if (|_writeValid_15_T)
        regfile_15 <= data_14;
      if (|_writeValid_16_T)
        regfile_16 <= data_15;
      if (|_writeValid_17_T)
        regfile_17 <= data_16;
      if (|_writeValid_18_T)
        regfile_18 <= data_17;
      if (|_writeValid_19_T)
        regfile_19 <= data_18;
      if (|_writeValid_20_T)
        regfile_20 <= data_19;
      if (|_writeValid_21_T)
        regfile_21 <= data_20;
      if (|_writeValid_22_T)
        regfile_22 <= data_21;
      if (|_writeValid_23_T)
        regfile_23 <= data_22;
      if (|_writeValid_24_T)
        regfile_24 <= data_23;
      if (|_writeValid_25_T)
        regfile_25 <= data_24;
      if (|_writeValid_26_T)
        regfile_26 <= data_25;
      if (|_writeValid_27_T)
        regfile_27 <= data_26;
      if (|_writeValid_28_T)
        regfile_28 <= data_27;
      if (|_writeValid_29_T)
        regfile_29 <= data_28;
      if (|_writeValid_30_T)
        regfile_30 <= data_29;
      if (|_writeValid_31_T)
        regfile_31 <= data_30;
      if (|{scoreboard_set, scoreboard_clr0})
        scoreboard <= {scoreboard[31:1] & ~scoreboard_clr0 | scoreboard_set[31:1], 1'h0};
      readDataReady_0 <= io_readAddr_0_valid | io_readSet_0_valid;
      readDataReady_1 <= io_readAddr_1_valid | io_readSet_1_valid;
      if (io_readSet_0_valid)
        readDataBits_0 <= io_readSet_0_value;
      else if (io_readAddr_0_valid)
        readDataBits_0 <= rwdata_0;
      if (io_readSet_1_valid)
        readDataBits_1 <= io_readSet_1_value;
      else if (io_readAddr_1_valid)
        readDataBits_1 <= rwdata_1;
      write_fail <=
        io_writeData_0_valid & io_writeData_1_valid
        & io_writeData_0_bits_addr == io_writeData_1_bits_addr
        & (|io_writeData_0_bits_addr);
      write_fail_1 <=
        io_writeData_0_valid & io_writeData_2_valid
        & io_writeData_0_bits_addr == io_writeData_2_bits_addr
        & (|io_writeData_0_bits_addr);
      write_fail_2 <=
        io_writeData_1_valid & io_writeData_2_valid
        & io_writeData_1_bits_addr == io_writeData_2_bits_addr
        & (|io_writeData_1_bits_addr);
      scoreboard_error <= (scoreboard & scoreboard_clr) != scoreboard_clr;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:35];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h24; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        regfile_1 = _RANDOM[6'h1];
        regfile_2 = _RANDOM[6'h2];
        regfile_3 = _RANDOM[6'h3];
        regfile_4 = _RANDOM[6'h4];
        regfile_5 = _RANDOM[6'h5];
        regfile_6 = _RANDOM[6'h6];
        regfile_7 = _RANDOM[6'h7];
        regfile_8 = _RANDOM[6'h8];
        regfile_9 = _RANDOM[6'h9];
        regfile_10 = _RANDOM[6'hA];
        regfile_11 = _RANDOM[6'hB];
        regfile_12 = _RANDOM[6'hC];
        regfile_13 = _RANDOM[6'hD];
        regfile_14 = _RANDOM[6'hE];
        regfile_15 = _RANDOM[6'hF];
        regfile_16 = _RANDOM[6'h10];
        regfile_17 = _RANDOM[6'h11];
        regfile_18 = _RANDOM[6'h12];
        regfile_19 = _RANDOM[6'h13];
        regfile_20 = _RANDOM[6'h14];
        regfile_21 = _RANDOM[6'h15];
        regfile_22 = _RANDOM[6'h16];
        regfile_23 = _RANDOM[6'h17];
        regfile_24 = _RANDOM[6'h18];
        regfile_25 = _RANDOM[6'h19];
        regfile_26 = _RANDOM[6'h1A];
        regfile_27 = _RANDOM[6'h1B];
        regfile_28 = _RANDOM[6'h1C];
        regfile_29 = _RANDOM[6'h1D];
        regfile_30 = _RANDOM[6'h1E];
        regfile_31 = _RANDOM[6'h1F];
        scoreboard = _RANDOM[6'h20];
        readDataReady_0 = _RANDOM[6'h21][0];
        readDataReady_1 = _RANDOM[6'h21][1];
        readDataBits_0 = {_RANDOM[6'h21][31:2], _RANDOM[6'h22][1:0]};
        readDataBits_1 = {_RANDOM[6'h22][31:2], _RANDOM[6'h23][1:0]};
        write_fail = _RANDOM[6'h23][2];
        write_fail_1 = _RANDOM[6'h23][3];
        write_fail_2 = _RANDOM[6'h23][4];
        scoreboard_error = _RANDOM[6'h23][5];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        regfile_1 = 32'h0;
        regfile_2 = 32'h0;
        regfile_3 = 32'h0;
        regfile_4 = 32'h0;
        regfile_5 = 32'h0;
        regfile_6 = 32'h0;
        regfile_7 = 32'h0;
        regfile_8 = 32'h0;
        regfile_9 = 32'h0;
        regfile_10 = 32'h0;
        regfile_11 = 32'h0;
        regfile_12 = 32'h0;
        regfile_13 = 32'h0;
        regfile_14 = 32'h0;
        regfile_15 = 32'h0;
        regfile_16 = 32'h0;
        regfile_17 = 32'h0;
        regfile_18 = 32'h0;
        regfile_19 = 32'h0;
        regfile_20 = 32'h0;
        regfile_21 = 32'h0;
        regfile_22 = 32'h0;
        regfile_23 = 32'h0;
        regfile_24 = 32'h0;
        regfile_25 = 32'h0;
        regfile_26 = 32'h0;
        regfile_27 = 32'h0;
        regfile_28 = 32'h0;
        regfile_29 = 32'h0;
        regfile_30 = 32'h0;
        regfile_31 = 32'h0;
        scoreboard = 32'h0;
        readDataReady_0 = 1'h0;
        readDataReady_1 = 1'h0;
        readDataBits_0 = 32'h0;
        readDataBits_1 = 32'h0;
        write_fail = 1'h0;
        write_fail_1 = 1'h0;
        write_fail_2 = 1'h0;
        scoreboard_error = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_target_0_data = busAddr_0;
  assign io_busPort_addr_0 = busAddr_0;
  assign io_busPort_data_0 = io_readSet_1_valid ? io_readSet_1_value : rwdata_1;
  assign io_readData_0_valid = readDataReady_0;
  assign io_readData_0_data = readDataBits_0;
  assign io_readData_1_valid = readDataReady_1;
  assign io_readData_1_data = readDataBits_1;
  assign io_scoreboard_regd = scoreboard;
  assign io_scoreboard_comb = scoreboard & {~scoreboard_clr0, 1'h1};
  assign io_rfwriteCount =
    {1'h0,
     {1'h0,
      {1'h0,
       {1'h0, {1'h0, |_writeValid_1_T} + 2'h1}
         + {1'h0, {1'h0, |_writeValid_2_T} + {1'h0, |_writeValid_3_T}}}
        + {1'h0,
           {1'h0, {1'h0, |_writeValid_4_T} + {1'h0, |_writeValid_5_T}}
             + {1'h0, {1'h0, |_writeValid_6_T} + {1'h0, |_writeValid_7_T}}}}
       + {1'h0,
          {1'h0,
           {1'h0, {1'h0, |_writeValid_8_T} + {1'h0, |_writeValid_9_T}}
             + {1'h0, {1'h0, |_writeValid_10_T} + {1'h0, |_writeValid_11_T}}}
            + {1'h0,
               {1'h0, {1'h0, |_writeValid_12_T} + {1'h0, |_writeValid_13_T}}
                 + {1'h0, {1'h0, |_writeValid_14_T} + {1'h0, |_writeValid_15_T}}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, {1'h0, |_writeValid_16_T} + {1'h0, |_writeValid_17_T}}
           + {1'h0, {1'h0, |_writeValid_18_T} + {1'h0, |_writeValid_19_T}}}
          + {1'h0,
             {1'h0, {1'h0, |_writeValid_20_T} + {1'h0, |_writeValid_21_T}}
               + {1'h0, {1'h0, |_writeValid_22_T} + {1'h0, |_writeValid_23_T}}}}
         + {1'h0,
            {1'h0,
             {1'h0, {1'h0, |_writeValid_24_T} + {1'h0, |_writeValid_25_T}}
               + {1'h0, {1'h0, |_writeValid_26_T} + {1'h0, |_writeValid_27_T}}}
              + {1'h0,
                 {1'h0, {1'h0, |_writeValid_28_T} + {1'h0, |_writeValid_29_T}}
                   + {1'h0, {1'h0, |_writeValid_30_T} + {1'h0, |_writeValid_31_T}}}}}
    + {5'h0, io_writeData_0_valid & io_writeData_0_bits_addr == 5'h0} - 6'h1;
endmodule

module FetchControl(
  input         clock,
                reset,
  output        io_fetchFault,
  input  [31:0] io_csr_value_0,
  input         io_iflush_valid,
  input  [31:0] io_iflush_bits,
  input         io_branch_valid,
  input  [31:0] io_branch_bits,
  input         io_fetchData_valid,
  input  [31:0] io_fetchData_bits_addr,
                io_fetchData_bits_inst_0,
                io_fetchData_bits_inst_1,
                io_fetchData_bits_inst_2,
                io_fetchData_bits_inst_3,
  input         io_fetchData_bits_fault,
  output        io_fetchAddr_valid,
  output [31:0] io_fetchAddr_bits,
  output [2:0]  io_bufferRequest_nValid,
  output [31:0] io_bufferRequest_bits_0_addr,
                io_bufferRequest_bits_0_inst,
  output        io_bufferRequest_bits_0_brchFwd,
  output [31:0] io_bufferRequest_bits_1_addr,
                io_bufferRequest_bits_1_inst,
  output        io_bufferRequest_bits_1_brchFwd,
  output [31:0] io_bufferRequest_bits_2_addr,
                io_bufferRequest_bits_2_inst,
  output        io_bufferRequest_bits_2_brchFwd,
  output [31:0] io_bufferRequest_bits_3_addr,
                io_bufferRequest_bits_3_inst,
  output        io_bufferRequest_bits_3_brchFwd,
  input  [3:0]  io_bufferSpaces
);

  wire [31:0] _GEN = {io_fetchData_bits_addr[31:4], 4'h0};
  wire        jumped_3 =
    io_fetchData_bits_inst_3[6:0] == 7'h6F | io_fetchData_bits_inst_3[6:0] == 7'h63
    & io_fetchData_bits_inst_3[31] & io_fetchData_bits_inst_3[14:13] != 2'h1;
  wire        jumped_0 =
    io_fetchData_bits_addr[3:2] == 2'h0
    & (io_fetchData_bits_inst_0[6:0] == 7'h6F | io_fetchData_bits_inst_0[6:0] == 7'h63
       & io_fetchData_bits_inst_0[31] & io_fetchData_bits_inst_0[14:13] != 2'h1);
  wire        jumped_1 =
    ~(io_fetchData_bits_addr[3])
    & (io_fetchData_bits_inst_1[6:0] == 7'h6F | io_fetchData_bits_inst_1[6:0] == 7'h63
       & io_fetchData_bits_inst_1[31] & io_fetchData_bits_inst_1[14:13] != 2'h1);
  wire        jumped_2 =
    io_fetchData_bits_addr[3:2] != 2'h3
    & (io_fetchData_bits_inst_2[6:0] == 7'h6F | io_fetchData_bits_inst_2[6:0] == 7'h63
       & io_fetchData_bits_inst_2[31] & io_fetchData_bits_inst_2[14:13] != 2'h1);
  wire [2:0]  lastInstIdx =
    jumped_0 ? 3'h0 : jumped_1 ? 3'h1 : jumped_2 ? 3'h2 : jumped_3 ? 3'h3 : 3'h4;
  wire [31:0] nextFetchPc =
    jumped_0
      ? _GEN
        + {{12{io_fetchData_bits_inst_0[31]}},
           io_fetchData_bits_inst_0[2]
             ? {io_fetchData_bits_inst_0[19:12],
                io_fetchData_bits_inst_0[20],
                io_fetchData_bits_inst_0[30:21]}
             : {{8{io_fetchData_bits_inst_0[31]}},
                io_fetchData_bits_inst_0[7],
                io_fetchData_bits_inst_0[30:25],
                io_fetchData_bits_inst_0[11:8]},
           1'h0}
      : jumped_1
          ? {io_fetchData_bits_addr[31:4], 4'h4}
            + {{12{io_fetchData_bits_inst_1[31]}},
               io_fetchData_bits_inst_1[2]
                 ? {io_fetchData_bits_inst_1[19:12],
                    io_fetchData_bits_inst_1[20],
                    io_fetchData_bits_inst_1[30:21]}
                 : {{8{io_fetchData_bits_inst_1[31]}},
                    io_fetchData_bits_inst_1[7],
                    io_fetchData_bits_inst_1[30:25],
                    io_fetchData_bits_inst_1[11:8]},
               1'h0}
          : jumped_2
              ? {io_fetchData_bits_addr[31:4], 4'h8}
                + {{12{io_fetchData_bits_inst_2[31]}},
                   io_fetchData_bits_inst_2[2]
                     ? {io_fetchData_bits_inst_2[19:12],
                        io_fetchData_bits_inst_2[20],
                        io_fetchData_bits_inst_2[30:21]}
                     : {{8{io_fetchData_bits_inst_2[31]}},
                        io_fetchData_bits_inst_2[7],
                        io_fetchData_bits_inst_2[30:25],
                        io_fetchData_bits_inst_2[11:8]},
                   1'h0}
              : jumped_3
                  ? {io_fetchData_bits_addr[31:4], 4'hC}
                    + {{12{io_fetchData_bits_inst_3[31]}},
                       io_fetchData_bits_inst_3[2]
                         ? {io_fetchData_bits_inst_3[19:12],
                            io_fetchData_bits_inst_3[20],
                            io_fetchData_bits_inst_3[30:21]}
                         : {{8{io_fetchData_bits_inst_3[31]}},
                            io_fetchData_bits_inst_3[7],
                            io_fetchData_bits_inst_3[30:25],
                            io_fetchData_bits_inst_3[11:8]},
                       1'h0}
                  : {io_fetchData_bits_addr[31:4] + 28'h1, 4'h0};
  wire [2:0]  predecode_startIdx = {1'h0, io_fetchData_bits_addr[3:2]};
  wire [2:0]  _GEN_0 = {1'h0, io_fetchData_bits_addr[3:2]};
  wire [2:0]  _result_count_T_7 =
    lastInstIdx == 3'h4 ? lastInstIdx - _GEN_0 : lastInstIdx + 3'h1 - _GEN_0;
  wire [4:0]  _predecodeValids_T_10 =
    {3'h0, io_fetchData_bits_addr[3:2]} + {2'h0, _result_count_T_7};
  wire        selectHot_0 =
    io_fetchData_bits_addr[3:2] == 2'h0 & (|_predecodeValids_T_10);
  wire        predecodeValids_1 =
    predecode_startIdx < 3'h2 & (|(_predecodeValids_T_10[4:1]));
  wire        predecodeValids_2 =
    predecode_startIdx < 3'h3 & _predecodeValids_T_10 > 5'h2;
  wire        selectHot_seenValid_2 = selectHot_0 | predecodeValids_1;
  wire        selectHot_1 = predecodeValids_1 & ~selectHot_0;
  wire        selectHot_2 = predecodeValids_2 & ~selectHot_seenValid_2;
  wire        selectHot_3 =
    (|(_predecodeValids_T_10[4:2])) & ~(selectHot_seenValid_2 | predecodeValids_2);
  wire [31:0] _io_bufferRequest_bits_3_addr_T_2 = _GEN + 32'h4;
  wire [31:0] _io_bufferRequest_bits_3_addr_T_4 = _GEN + 32'h8;
  wire [31:0] _io_bufferRequest_bits_3_addr_T_6 = _GEN + 32'hC;
  wire        selectHot_1_1 = predecodeValids_1 & ~selectHot_1;
  wire        _GEN_1 = predecodeValids_2 & ~selectHot_2;
  wire        _GEN_2 = (|(_predecodeValids_T_10[4:2])) & ~selectHot_3;
  wire        selectHot_1_2 = _GEN_1 & ~selectHot_1_1;
  wire        selectHot_1_3 = _GEN_2 & ~(selectHot_1_1 | _GEN_1);
  wire        selectHot_2_2 = _GEN_1 & ~selectHot_1_2;
  wire        _GEN_3 = _GEN_2 & ~selectHot_1_3;
  wire        selectHot_2_3 = _GEN_3 & ~selectHot_2_2;
  wire        selectHot_3_3 = _GEN_3 & ~selectHot_2_3;
  reg         pastBranchOrFlush;
  wire        currentBranchOrFlush = io_iflush_valid | io_branch_valid;
  wire        ongoingBranchOrFlush = pastBranchOrFlush | currentBranchOrFlush;
  reg         faulted;
  wire        fetchFault =
    (faulted | io_fetchData_valid & io_fetchData_bits_fault) & ~io_branch_valid;
  wire        writeToBuffer = io_fetchData_valid & ~fetchFault & ~ongoingBranchOrFlush;
  wire [3:0]  nValid = writeToBuffer ? {1'h0, _result_count_T_7} : 4'h0;
  reg         pc_valid;
  reg  [31:0] pc_bits;
  wire [31:0] _pcNext_T_2 = {io_csr_value_0[31:2], 2'h0};
  wire        blockNewFetch =
    ~pc_valid | currentBranchOrFlush | {1'h0, io_bufferSpaces} < {1'h0, nValid} + 5'h4
    | fetchFault;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      pastBranchOrFlush <= 1'h0;
      faulted <= 1'h0;
      pc_valid <= 1'h0;
      pc_bits <= 32'h0;
    end
    else begin
      pastBranchOrFlush <= ongoingBranchOrFlush & blockNewFetch;
      faulted <= fetchFault;
      pc_valid <= 1'h1;
      if (pc_valid) begin
        if (io_iflush_valid)
          pc_bits <= io_iflush_bits;
        else if (io_branch_valid)
          pc_bits <= io_branch_bits;
        else if (writeToBuffer)
          pc_bits <= nextFetchPc;
      end
      else
        pc_bits <= _pcNext_T_2;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        pastBranchOrFlush = _RANDOM[1'h0][0];
        faulted = _RANDOM[1'h0][1];
        pc_valid = _RANDOM[1'h0][2];
        pc_bits = {_RANDOM[1'h0][31:3], _RANDOM[1'h1][2:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        pastBranchOrFlush = 1'h0;
        faulted = 1'h0;
        pc_valid = 1'h0;
        pc_bits = 32'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fetchFault = fetchFault;
  assign io_fetchAddr_valid = ~blockNewFetch;
  assign io_fetchAddr_bits =
    blockNewFetch
      ? 32'h0
      : pc_valid
          ? (io_iflush_valid
               ? io_iflush_bits
               : io_branch_valid ? io_branch_bits : writeToBuffer ? nextFetchPc : pc_bits)
          : _pcNext_T_2;
  assign io_bufferRequest_nValid = nValid[2:0];
  assign io_bufferRequest_bits_0_addr =
    selectHot_0
      ? {io_fetchData_bits_addr[31:4], 4'h0}
      : selectHot_1
          ? _io_bufferRequest_bits_3_addr_T_2
          : selectHot_2
              ? _io_bufferRequest_bits_3_addr_T_4
              : selectHot_3 ? _io_bufferRequest_bits_3_addr_T_6 : 32'h0;
  assign io_bufferRequest_bits_0_inst =
    selectHot_0
      ? io_fetchData_bits_inst_0
      : selectHot_1
          ? io_fetchData_bits_inst_1
          : selectHot_2
              ? io_fetchData_bits_inst_2
              : selectHot_3 ? io_fetchData_bits_inst_3 : 32'h0;
  assign io_bufferRequest_bits_0_brchFwd =
    selectHot_0
      ? jumped_0
      : selectHot_1 ? jumped_1 : selectHot_2 ? jumped_2 : selectHot_3 & jumped_3;
  assign io_bufferRequest_bits_1_addr =
    selectHot_1_1
      ? _io_bufferRequest_bits_3_addr_T_2
      : selectHot_1_2
          ? _io_bufferRequest_bits_3_addr_T_4
          : selectHot_1_3 ? _io_bufferRequest_bits_3_addr_T_6 : 32'h0;
  assign io_bufferRequest_bits_1_inst =
    selectHot_1_1
      ? io_fetchData_bits_inst_1
      : selectHot_1_2
          ? io_fetchData_bits_inst_2
          : selectHot_1_3 ? io_fetchData_bits_inst_3 : 32'h0;
  assign io_bufferRequest_bits_1_brchFwd =
    selectHot_1_1 ? jumped_1 : selectHot_1_2 ? jumped_2 : selectHot_1_3 & jumped_3;
  assign io_bufferRequest_bits_2_addr =
    selectHot_2_2
      ? _io_bufferRequest_bits_3_addr_T_4
      : selectHot_2_3 ? _io_bufferRequest_bits_3_addr_T_6 : 32'h0;
  assign io_bufferRequest_bits_2_inst =
    selectHot_2_2
      ? io_fetchData_bits_inst_2
      : selectHot_2_3 ? io_fetchData_bits_inst_3 : 32'h0;
  assign io_bufferRequest_bits_2_brchFwd =
    selectHot_2_2 ? jumped_2 : selectHot_2_3 & jumped_3;
  assign io_bufferRequest_bits_3_addr =
    selectHot_3_3 ? _io_bufferRequest_bits_3_addr_T_6 : 32'h0;
  assign io_bufferRequest_bits_3_inst = selectHot_3_3 ? io_fetchData_bits_inst_3 : 32'h0;
  assign io_bufferRequest_bits_3_brchFwd = selectHot_3_3 & jumped_3;
endmodule

module Fetcher(
  input          clock,
                 reset,
                 io_ctrl_valid,
  input  [31:0]  io_ctrl_bits,
  output         io_fetch_valid,
  output [31:0]  io_fetch_bits_addr,
                 io_fetch_bits_inst_0,
                 io_fetch_bits_inst_1,
                 io_fetch_bits_inst_2,
                 io_fetch_bits_inst_3,
  output         io_fetch_bits_fault,
                 io_ibus_valid,
  input          io_ibus_ready,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  input          io_ibus_fault_valid
);

  reg         ibusCmd_valid;
  reg  [31:0] ibusCmd_bits;
  reg         fault;
  wire        ibusFired = io_ctrl_valid & io_ibus_ready;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      ibusCmd_valid <= 1'h0;
      ibusCmd_bits <= 32'h0;
      fault <= 1'h0;
    end
    else begin
      ibusCmd_valid <= ibusFired;
      ibusCmd_bits <= ibusFired ? io_ctrl_bits : 32'h0;
      fault <= io_ibus_fault_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        ibusCmd_valid = _RANDOM[1'h0][0];
        ibusCmd_bits = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};
        fault = _RANDOM[1'h1][1];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        ibusCmd_valid = 1'h0;
        ibusCmd_bits = 32'h0;
        fault = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fetch_valid = ibusCmd_valid;
  assign io_fetch_bits_addr = ibusCmd_bits;
  assign io_fetch_bits_inst_0 = io_ibus_rdata[31:0];
  assign io_fetch_bits_inst_1 = io_ibus_rdata[63:32];
  assign io_fetch_bits_inst_2 = io_ibus_rdata[95:64];
  assign io_fetch_bits_inst_3 = io_ibus_rdata[127:96];
  assign io_fetch_bits_fault = fault;
  assign io_ibus_valid = io_ctrl_valid;
  assign io_ibus_addr = {io_ctrl_bits[31:4], 4'h0};
endmodule

module CircularBufferMulti(
  input         clock,
                reset,
  input  [2:0]  io_enqValid,
  input  [31:0] io_enqData_0_addr,
                io_enqData_0_inst,
  input         io_enqData_0_brchFwd,
  input  [31:0] io_enqData_1_addr,
                io_enqData_1_inst,
  input         io_enqData_1_brchFwd,
  input  [31:0] io_enqData_2_addr,
                io_enqData_2_inst,
  input         io_enqData_2_brchFwd,
  input  [31:0] io_enqData_3_addr,
                io_enqData_3_inst,
  input         io_enqData_3_brchFwd,
  output [3:0]  io_nEnqueued,
                io_nSpace,
  output [31:0] io_dataOut_0_addr,
                io_dataOut_0_inst,
  output        io_dataOut_0_brchFwd,
  output [31:0] io_dataOut_1_addr,
                io_dataOut_1_inst,
  output        io_dataOut_1_brchFwd,
  output [31:0] io_dataOut_2_addr,
                io_dataOut_2_inst,
  output        io_dataOut_2_brchFwd,
  output [31:0] io_dataOut_3_addr,
                io_dataOut_3_inst,
  output        io_dataOut_3_brchFwd,
  input  [2:0]  io_deqReady,
  input         io_flush
);

  reg  [31:0]  buffer_0_addr;
  reg  [31:0]  buffer_0_inst;
  reg          buffer_0_brchFwd;
  reg  [31:0]  buffer_1_addr;
  reg  [31:0]  buffer_1_inst;
  reg          buffer_1_brchFwd;
  reg  [31:0]  buffer_2_addr;
  reg  [31:0]  buffer_2_inst;
  reg          buffer_2_brchFwd;
  reg  [31:0]  buffer_3_addr;
  reg  [31:0]  buffer_3_inst;
  reg          buffer_3_brchFwd;
  reg  [31:0]  buffer_4_addr;
  reg  [31:0]  buffer_4_inst;
  reg          buffer_4_brchFwd;
  reg  [31:0]  buffer_5_addr;
  reg  [31:0]  buffer_5_inst;
  reg          buffer_5_brchFwd;
  reg  [31:0]  buffer_6_addr;
  reg  [31:0]  buffer_6_inst;
  reg          buffer_6_brchFwd;
  reg  [31:0]  buffer_7_addr;
  reg  [31:0]  buffer_7_inst;
  reg          buffer_7_brchFwd;
  reg  [2:0]   enqPtr;
  reg  [2:0]   deqPtr;
  reg  [3:0]   nEnqueued;
  wire [9:0]   _outputBufferView_rotated_T_9 = {7'h0, deqPtr} * 10'h41;
  wire [519:0] _outputBufferView_rotated_T_23 =
    _outputBufferView_rotated_T_9[0]
      ? {buffer_0_brchFwd,
         buffer_7_addr,
         buffer_7_inst,
         buffer_7_brchFwd,
         buffer_6_addr,
         buffer_6_inst,
         buffer_6_brchFwd,
         buffer_5_addr,
         buffer_5_inst,
         buffer_5_brchFwd,
         buffer_4_addr,
         buffer_4_inst,
         buffer_4_brchFwd,
         buffer_3_addr,
         buffer_3_inst,
         buffer_3_brchFwd,
         buffer_2_addr,
         buffer_2_inst,
         buffer_2_brchFwd,
         buffer_1_addr,
         buffer_1_inst,
         buffer_1_brchFwd,
         buffer_0_addr,
         buffer_0_inst}
      : {buffer_7_addr,
         buffer_7_inst,
         buffer_7_brchFwd,
         buffer_6_addr,
         buffer_6_inst,
         buffer_6_brchFwd,
         buffer_5_addr,
         buffer_5_inst,
         buffer_5_brchFwd,
         buffer_4_addr,
         buffer_4_inst,
         buffer_4_brchFwd,
         buffer_3_addr,
         buffer_3_inst,
         buffer_3_brchFwd,
         buffer_2_addr,
         buffer_2_inst,
         buffer_2_brchFwd,
         buffer_1_addr,
         buffer_1_inst,
         buffer_1_brchFwd,
         buffer_0_addr,
         buffer_0_inst,
         buffer_0_brchFwd};
  wire [519:0] _outputBufferView_rotated_T_27 =
    _outputBufferView_rotated_T_9[1]
      ? {_outputBufferView_rotated_T_23[1:0], _outputBufferView_rotated_T_23[519:2]}
      : _outputBufferView_rotated_T_23;
  wire [519:0] _outputBufferView_rotated_T_31 =
    _outputBufferView_rotated_T_9[2]
      ? {_outputBufferView_rotated_T_27[3:0], _outputBufferView_rotated_T_27[519:4]}
      : _outputBufferView_rotated_T_27;
  wire [519:0] _outputBufferView_rotated_T_35 =
    _outputBufferView_rotated_T_9[3]
      ? {_outputBufferView_rotated_T_31[7:0], _outputBufferView_rotated_T_31[519:8]}
      : _outputBufferView_rotated_T_31;
  wire [519:0] _outputBufferView_rotated_T_39 =
    _outputBufferView_rotated_T_9[4]
      ? {_outputBufferView_rotated_T_35[15:0], _outputBufferView_rotated_T_35[519:16]}
      : _outputBufferView_rotated_T_35;
  wire [519:0] _outputBufferView_rotated_T_43 =
    _outputBufferView_rotated_T_9[5]
      ? {_outputBufferView_rotated_T_39[31:0], _outputBufferView_rotated_T_39[519:32]}
      : _outputBufferView_rotated_T_39;
  wire [519:0] _outputBufferView_rotated_T_47 =
    _outputBufferView_rotated_T_9[6]
      ? {_outputBufferView_rotated_T_43[63:0], _outputBufferView_rotated_T_43[519:64]}
      : _outputBufferView_rotated_T_43;
  wire [519:0] _outputBufferView_rotated_T_51 =
    _outputBufferView_rotated_T_9[7]
      ? {_outputBufferView_rotated_T_47[127:0], _outputBufferView_rotated_T_47[519:128]}
      : _outputBufferView_rotated_T_47;
  wire [519:0] _outputBufferView_rotated_T_55 =
    _outputBufferView_rotated_T_9[8]
      ? {_outputBufferView_rotated_T_51[255:0], _outputBufferView_rotated_T_51[519:256]}
      : _outputBufferView_rotated_T_51;
  wire [259:0] outputBufferView_rotated =
    _outputBufferView_rotated_T_9[9]
      ? {_outputBufferView_rotated_T_55[251:0], _outputBufferView_rotated_T_55[519:512]}
      : _outputBufferView_rotated_T_55[259:0];
  wire         expandedInput_2_ret_valid = io_enqValid > 3'h2;
  wire [9:0]   _rotatedInput_rotated_T_17 = {7'h0, enqPtr} * 10'h42;
  wire [527:0] _rotatedInput_rotated_T_31 =
    _rotatedInput_rotated_T_17[0]
      ? {263'h0,
         io_enqValid[2],
         io_enqData_3_addr,
         io_enqData_3_inst,
         io_enqData_3_brchFwd,
         expandedInput_2_ret_valid,
         io_enqData_2_addr,
         io_enqData_2_inst,
         io_enqData_2_brchFwd,
         |(io_enqValid[2:1]),
         io_enqData_1_addr,
         io_enqData_1_inst,
         io_enqData_1_brchFwd,
         |io_enqValid,
         io_enqData_0_addr,
         io_enqData_0_inst,
         io_enqData_0_brchFwd,
         1'h0}
      : {264'h0,
         io_enqValid[2],
         io_enqData_3_addr,
         io_enqData_3_inst,
         io_enqData_3_brchFwd,
         expandedInput_2_ret_valid,
         io_enqData_2_addr,
         io_enqData_2_inst,
         io_enqData_2_brchFwd,
         |(io_enqValid[2:1]),
         io_enqData_1_addr,
         io_enqData_1_inst,
         io_enqData_1_brchFwd,
         |io_enqValid,
         io_enqData_0_addr,
         io_enqData_0_inst,
         io_enqData_0_brchFwd};
  wire [527:0] _rotatedInput_rotated_T_35 =
    _rotatedInput_rotated_T_17[1]
      ? {_rotatedInput_rotated_T_31[525:0], _rotatedInput_rotated_T_31[527:526]}
      : _rotatedInput_rotated_T_31;
  wire [527:0] _rotatedInput_rotated_T_39 =
    _rotatedInput_rotated_T_17[2]
      ? {_rotatedInput_rotated_T_35[523:0], _rotatedInput_rotated_T_35[527:524]}
      : _rotatedInput_rotated_T_35;
  wire [527:0] _rotatedInput_rotated_T_43 =
    _rotatedInput_rotated_T_17[3]
      ? {_rotatedInput_rotated_T_39[519:0], _rotatedInput_rotated_T_39[527:520]}
      : _rotatedInput_rotated_T_39;
  wire [527:0] _rotatedInput_rotated_T_47 =
    _rotatedInput_rotated_T_17[4]
      ? {_rotatedInput_rotated_T_43[511:0], _rotatedInput_rotated_T_43[527:512]}
      : _rotatedInput_rotated_T_43;
  wire [527:0] _rotatedInput_rotated_T_51 =
    _rotatedInput_rotated_T_17[5]
      ? {_rotatedInput_rotated_T_47[495:0], _rotatedInput_rotated_T_47[527:496]}
      : _rotatedInput_rotated_T_47;
  wire [527:0] _rotatedInput_rotated_T_55 =
    _rotatedInput_rotated_T_17[6]
      ? {_rotatedInput_rotated_T_51[463:0], _rotatedInput_rotated_T_51[527:464]}
      : _rotatedInput_rotated_T_51;
  wire [527:0] _rotatedInput_rotated_T_59 =
    _rotatedInput_rotated_T_17[7]
      ? {_rotatedInput_rotated_T_55[399:0], _rotatedInput_rotated_T_55[527:400]}
      : _rotatedInput_rotated_T_55;
  wire [527:0] _rotatedInput_rotated_T_63 =
    _rotatedInput_rotated_T_17[8]
      ? {_rotatedInput_rotated_T_59[271:0], _rotatedInput_rotated_T_59[527:272]}
      : _rotatedInput_rotated_T_59;
  wire [527:0] rotatedInput_rotated =
    _rotatedInput_rotated_T_17[9]
      ? {_rotatedInput_rotated_T_63[15:0], _rotatedInput_rotated_T_63[527:16]}
      : _rotatedInput_rotated_T_63;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      buffer_0_addr <= 32'h0;
      buffer_0_inst <= 32'h0;
      buffer_0_brchFwd <= 1'h0;
      buffer_1_addr <= 32'h0;
      buffer_1_inst <= 32'h0;
      buffer_1_brchFwd <= 1'h0;
      buffer_2_addr <= 32'h0;
      buffer_2_inst <= 32'h0;
      buffer_2_brchFwd <= 1'h0;
      buffer_3_addr <= 32'h0;
      buffer_3_inst <= 32'h0;
      buffer_3_brchFwd <= 1'h0;
      buffer_4_addr <= 32'h0;
      buffer_4_inst <= 32'h0;
      buffer_4_brchFwd <= 1'h0;
      buffer_5_addr <= 32'h0;
      buffer_5_inst <= 32'h0;
      buffer_5_brchFwd <= 1'h0;
      buffer_6_addr <= 32'h0;
      buffer_6_inst <= 32'h0;
      buffer_6_brchFwd <= 1'h0;
      buffer_7_addr <= 32'h0;
      buffer_7_inst <= 32'h0;
      buffer_7_brchFwd <= 1'h0;
      enqPtr <= 3'h0;
      deqPtr <= 3'h0;
      nEnqueued <= 4'h0;
    end
    else begin
      if (rotatedInput_rotated[65]) begin
        buffer_0_addr <= rotatedInput_rotated[64:33];
        buffer_0_inst <= rotatedInput_rotated[32:1];
        buffer_0_brchFwd <= rotatedInput_rotated[0];
      end
      if (rotatedInput_rotated[131]) begin
        buffer_1_addr <= rotatedInput_rotated[130:99];
        buffer_1_inst <= rotatedInput_rotated[98:67];
        buffer_1_brchFwd <= rotatedInput_rotated[66];
      end
      if (rotatedInput_rotated[197]) begin
        buffer_2_addr <= rotatedInput_rotated[196:165];
        buffer_2_inst <= rotatedInput_rotated[164:133];
        buffer_2_brchFwd <= rotatedInput_rotated[132];
      end
      if (rotatedInput_rotated[263]) begin
        buffer_3_addr <= rotatedInput_rotated[262:231];
        buffer_3_inst <= rotatedInput_rotated[230:199];
        buffer_3_brchFwd <= rotatedInput_rotated[198];
      end
      if (rotatedInput_rotated[329]) begin
        buffer_4_addr <= rotatedInput_rotated[328:297];
        buffer_4_inst <= rotatedInput_rotated[296:265];
        buffer_4_brchFwd <= rotatedInput_rotated[264];
      end
      if (rotatedInput_rotated[395]) begin
        buffer_5_addr <= rotatedInput_rotated[394:363];
        buffer_5_inst <= rotatedInput_rotated[362:331];
        buffer_5_brchFwd <= rotatedInput_rotated[330];
      end
      if (rotatedInput_rotated[461]) begin
        buffer_6_addr <= rotatedInput_rotated[460:429];
        buffer_6_inst <= rotatedInput_rotated[428:397];
        buffer_6_brchFwd <= rotatedInput_rotated[396];
      end
      if (rotatedInput_rotated[527]) begin
        buffer_7_addr <= rotatedInput_rotated[526:495];
        buffer_7_inst <= rotatedInput_rotated[494:463];
        buffer_7_brchFwd <= rotatedInput_rotated[462];
      end
      enqPtr <= io_flush ? 3'h0 : enqPtr + io_enqValid;
      deqPtr <= io_flush ? 3'h0 : deqPtr + io_deqReady;
      nEnqueued <=
        io_flush ? 4'h0 : nEnqueued + {1'h0, io_enqValid} - {1'h0, io_deqReady};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:16];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h11; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        buffer_0_addr = _RANDOM[5'h0];
        buffer_0_inst = _RANDOM[5'h1];
        buffer_0_brchFwd = _RANDOM[5'h2][0];
        buffer_1_addr = {_RANDOM[5'h2][31:1], _RANDOM[5'h3][0]};
        buffer_1_inst = {_RANDOM[5'h3][31:1], _RANDOM[5'h4][0]};
        buffer_1_brchFwd = _RANDOM[5'h4][1];
        buffer_2_addr = {_RANDOM[5'h4][31:2], _RANDOM[5'h5][1:0]};
        buffer_2_inst = {_RANDOM[5'h5][31:2], _RANDOM[5'h6][1:0]};
        buffer_2_brchFwd = _RANDOM[5'h6][2];
        buffer_3_addr = {_RANDOM[5'h6][31:3], _RANDOM[5'h7][2:0]};
        buffer_3_inst = {_RANDOM[5'h7][31:3], _RANDOM[5'h8][2:0]};
        buffer_3_brchFwd = _RANDOM[5'h8][3];
        buffer_4_addr = {_RANDOM[5'h8][31:4], _RANDOM[5'h9][3:0]};
        buffer_4_inst = {_RANDOM[5'h9][31:4], _RANDOM[5'hA][3:0]};
        buffer_4_brchFwd = _RANDOM[5'hA][4];
        buffer_5_addr = {_RANDOM[5'hA][31:5], _RANDOM[5'hB][4:0]};
        buffer_5_inst = {_RANDOM[5'hB][31:5], _RANDOM[5'hC][4:0]};
        buffer_5_brchFwd = _RANDOM[5'hC][5];
        buffer_6_addr = {_RANDOM[5'hC][31:6], _RANDOM[5'hD][5:0]};
        buffer_6_inst = {_RANDOM[5'hD][31:6], _RANDOM[5'hE][5:0]};
        buffer_6_brchFwd = _RANDOM[5'hE][6];
        buffer_7_addr = {_RANDOM[5'hE][31:7], _RANDOM[5'hF][6:0]};
        buffer_7_inst = {_RANDOM[5'hF][31:7], _RANDOM[5'h10][6:0]};
        buffer_7_brchFwd = _RANDOM[5'h10][7];
        enqPtr = _RANDOM[5'h10][10:8];
        deqPtr = _RANDOM[5'h10][13:11];
        nEnqueued = _RANDOM[5'h10][17:14];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        buffer_0_addr = 32'h0;
        buffer_0_inst = 32'h0;
        buffer_0_brchFwd = 1'h0;
        buffer_1_addr = 32'h0;
        buffer_1_inst = 32'h0;
        buffer_1_brchFwd = 1'h0;
        buffer_2_addr = 32'h0;
        buffer_2_inst = 32'h0;
        buffer_2_brchFwd = 1'h0;
        buffer_3_addr = 32'h0;
        buffer_3_inst = 32'h0;
        buffer_3_brchFwd = 1'h0;
        buffer_4_addr = 32'h0;
        buffer_4_inst = 32'h0;
        buffer_4_brchFwd = 1'h0;
        buffer_5_addr = 32'h0;
        buffer_5_inst = 32'h0;
        buffer_5_brchFwd = 1'h0;
        buffer_6_addr = 32'h0;
        buffer_6_inst = 32'h0;
        buffer_6_brchFwd = 1'h0;
        buffer_7_addr = 32'h0;
        buffer_7_inst = 32'h0;
        buffer_7_brchFwd = 1'h0;
        enqPtr = 3'h0;
        deqPtr = 3'h0;
        nEnqueued = 4'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_nEnqueued = nEnqueued;
  assign io_nSpace = 4'h8 - nEnqueued;
  assign io_dataOut_0_addr = outputBufferView_rotated[64:33];
  assign io_dataOut_0_inst = outputBufferView_rotated[32:1];
  assign io_dataOut_0_brchFwd = outputBufferView_rotated[0];
  assign io_dataOut_1_addr = outputBufferView_rotated[129:98];
  assign io_dataOut_1_inst = outputBufferView_rotated[97:66];
  assign io_dataOut_1_brchFwd = outputBufferView_rotated[65];
  assign io_dataOut_2_addr = outputBufferView_rotated[194:163];
  assign io_dataOut_2_inst = outputBufferView_rotated[162:131];
  assign io_dataOut_2_brchFwd = outputBufferView_rotated[130];
  assign io_dataOut_3_addr = outputBufferView_rotated[259:228];
  assign io_dataOut_3_inst = outputBufferView_rotated[227:196];
  assign io_dataOut_3_brchFwd = outputBufferView_rotated[195];
endmodule

module InstructionBuffer(
  input         clock,
                reset,
  output [2:0]  io_feedIn_nReady,
  input  [2:0]  io_feedIn_nValid,
  input  [31:0] io_feedIn_bits_0_addr,
                io_feedIn_bits_0_inst,
  input         io_feedIn_bits_0_brchFwd,
  input  [31:0] io_feedIn_bits_1_addr,
                io_feedIn_bits_1_inst,
  input         io_feedIn_bits_1_brchFwd,
  input  [31:0] io_feedIn_bits_2_addr,
                io_feedIn_bits_2_inst,
  input         io_feedIn_bits_2_brchFwd,
  input  [31:0] io_feedIn_bits_3_addr,
                io_feedIn_bits_3_inst,
  input         io_feedIn_bits_3_brchFwd,
                io_out_0_ready,
  output        io_out_0_valid,
  output [31:0] io_out_0_bits_addr,
                io_out_0_bits_inst,
  output        io_out_0_bits_brchFwd,
  input         io_out_1_ready,
  output        io_out_1_valid,
  output [31:0] io_out_1_bits_addr,
                io_out_1_bits_inst,
  output        io_out_1_bits_brchFwd,
  input         io_out_2_ready,
  output        io_out_2_valid,
  output [31:0] io_out_2_bits_addr,
                io_out_2_bits_inst,
  output        io_out_2_bits_brchFwd,
  input         io_out_3_ready,
  output        io_out_3_valid,
  output [31:0] io_out_3_bits_addr,
                io_out_3_bits_inst,
  output        io_out_3_bits_brchFwd,
  input         io_flush,
  output [3:0]  io_nEnqueued,
                io_nSpace
);

  wire [3:0] _circularBuffer_io_nEnqueued;
  wire [3:0] _circularBuffer_io_nSpace;
  wire       io_out_0_valid_0 = (|_circularBuffer_io_nEnqueued) & ~io_flush;
  wire       io_out_1_valid_0 = (|(_circularBuffer_io_nEnqueued[3:1])) & ~io_flush;
  wire       io_out_2_valid_0 = _circularBuffer_io_nEnqueued > 4'h2 & ~io_flush;
  wire       io_out_3_valid_0 = (|(_circularBuffer_io_nEnqueued[3:2])) & ~io_flush;
  wire       _nReady_T = io_out_0_ready & io_out_0_valid_0;
  wire       _nReady_T_1 = io_out_1_ready & io_out_1_valid_0;
  wire       _nReady_T_2 = io_out_2_ready & io_out_2_valid_0;
  wire       _nReady_T_3 = io_out_3_ready & io_out_3_valid_0;
  CircularBufferMulti circularBuffer (
    .clock                (clock),
    .reset                (reset),
    .io_enqValid          (io_feedIn_nValid),
    .io_enqData_0_addr    (io_feedIn_bits_0_addr),
    .io_enqData_0_inst    (io_feedIn_bits_0_inst),
    .io_enqData_0_brchFwd (io_feedIn_bits_0_brchFwd),
    .io_enqData_1_addr    (io_feedIn_bits_1_addr),
    .io_enqData_1_inst    (io_feedIn_bits_1_inst),
    .io_enqData_1_brchFwd (io_feedIn_bits_1_brchFwd),
    .io_enqData_2_addr    (io_feedIn_bits_2_addr),
    .io_enqData_2_inst    (io_feedIn_bits_2_inst),
    .io_enqData_2_brchFwd (io_feedIn_bits_2_brchFwd),
    .io_enqData_3_addr    (io_feedIn_bits_3_addr),
    .io_enqData_3_inst    (io_feedIn_bits_3_inst),
    .io_enqData_3_brchFwd (io_feedIn_bits_3_brchFwd),
    .io_nEnqueued         (_circularBuffer_io_nEnqueued),
    .io_nSpace            (_circularBuffer_io_nSpace),
    .io_dataOut_0_addr    (io_out_0_bits_addr),
    .io_dataOut_0_inst    (io_out_0_bits_inst),
    .io_dataOut_0_brchFwd (io_out_0_bits_brchFwd),
    .io_dataOut_1_addr    (io_out_1_bits_addr),
    .io_dataOut_1_inst    (io_out_1_bits_inst),
    .io_dataOut_1_brchFwd (io_out_1_bits_brchFwd),
    .io_dataOut_2_addr    (io_out_2_bits_addr),
    .io_dataOut_2_inst    (io_out_2_bits_inst),
    .io_dataOut_2_brchFwd (io_out_2_bits_brchFwd),
    .io_dataOut_3_addr    (io_out_3_bits_addr),
    .io_dataOut_3_inst    (io_out_3_bits_inst),
    .io_dataOut_3_brchFwd (io_out_3_bits_brchFwd),
    .io_deqReady
      ({1'h0, {1'h0, _nReady_T} + {1'h0, _nReady_T_1}}
       + {1'h0, {1'h0, _nReady_T_2} + {1'h0, _nReady_T_3}}),
    .io_flush             (io_flush)
  );
  assign io_feedIn_nReady =
    _circularBuffer_io_nSpace < 4'h4 ? _circularBuffer_io_nSpace[2:0] : 3'h4;
  assign io_out_0_valid = io_out_0_valid_0;
  assign io_out_1_valid = io_out_1_valid_0;
  assign io_out_2_valid = io_out_2_valid_0;
  assign io_out_3_valid = io_out_3_valid_0;
  assign io_nEnqueued = _circularBuffer_io_nEnqueued;
  assign io_nSpace = _circularBuffer_io_nSpace;
endmodule

module UncachedFetch(
  input          clock,
                 reset,
  input  [31:0]  io_csr_value_0,
  output         io_ibus_valid,
  input          io_ibus_ready,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  input          io_ibus_fault_valid,
                 io_inst_lanes_0_ready,
  output         io_inst_lanes_0_valid,
  output [31:0]  io_inst_lanes_0_bits_addr,
                 io_inst_lanes_0_bits_inst,
  output         io_inst_lanes_0_bits_brchFwd,
  input          io_branch_0_valid,
  input  [31:0]  io_branch_0_value,
  input          io_iflush_valid,
  input  [31:0]  io_iflush_pcNext,
  output [31:0]  io_pc,
  output         io_fault
);

  wire        _instructionBuffer_io_out_0_valid;
  wire [31:0] _instructionBuffer_io_out_0_bits_addr;
  wire [3:0]  _instructionBuffer_io_nSpace;
  wire        _fetcher_io_fetch_valid;
  wire [31:0] _fetcher_io_fetch_bits_addr;
  wire [31:0] _fetcher_io_fetch_bits_inst_0;
  wire [31:0] _fetcher_io_fetch_bits_inst_1;
  wire [31:0] _fetcher_io_fetch_bits_inst_2;
  wire [31:0] _fetcher_io_fetch_bits_inst_3;
  wire        _fetcher_io_fetch_bits_fault;
  wire        _ctrl_io_fetchAddr_valid;
  wire [31:0] _ctrl_io_fetchAddr_bits;
  wire [2:0]  _ctrl_io_bufferRequest_nValid;
  wire [31:0] _ctrl_io_bufferRequest_bits_0_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_0_inst;
  wire        _ctrl_io_bufferRequest_bits_0_brchFwd;
  wire [31:0] _ctrl_io_bufferRequest_bits_1_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_1_inst;
  wire        _ctrl_io_bufferRequest_bits_1_brchFwd;
  wire [31:0] _ctrl_io_bufferRequest_bits_2_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_2_inst;
  wire        _ctrl_io_bufferRequest_bits_2_brchFwd;
  wire [31:0] _ctrl_io_bufferRequest_bits_3_addr;
  wire [31:0] _ctrl_io_bufferRequest_bits_3_inst;
  wire        _ctrl_io_bufferRequest_bits_3_brchFwd;
  reg  [31:0] pc;
  always @(posedge clock or posedge reset) begin
    if (reset)
      pc <= 32'h0;
    else if (_instructionBuffer_io_out_0_valid)
      pc <= _instructionBuffer_io_out_0_bits_addr;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        pc = _RANDOM[/*Zero width*/ 1'b0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        pc = 32'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FetchControl ctrl (
    .clock                           (clock),
    .reset                           (reset),
    .io_fetchFault                   (io_fault),
    .io_csr_value_0                  (io_csr_value_0),
    .io_iflush_valid                 (io_iflush_valid),
    .io_iflush_bits                  (io_iflush_pcNext),
    .io_branch_valid                 (io_branch_0_valid),
    .io_branch_bits                  (io_branch_0_valid ? io_branch_0_value : 32'h0),
    .io_fetchData_valid              (_fetcher_io_fetch_valid),
    .io_fetchData_bits_addr          (_fetcher_io_fetch_bits_addr),
    .io_fetchData_bits_inst_0        (_fetcher_io_fetch_bits_inst_0),
    .io_fetchData_bits_inst_1        (_fetcher_io_fetch_bits_inst_1),
    .io_fetchData_bits_inst_2        (_fetcher_io_fetch_bits_inst_2),
    .io_fetchData_bits_inst_3        (_fetcher_io_fetch_bits_inst_3),
    .io_fetchData_bits_fault         (_fetcher_io_fetch_bits_fault),
    .io_fetchAddr_valid              (_ctrl_io_fetchAddr_valid),
    .io_fetchAddr_bits               (_ctrl_io_fetchAddr_bits),
    .io_bufferRequest_nValid         (_ctrl_io_bufferRequest_nValid),
    .io_bufferRequest_bits_0_addr    (_ctrl_io_bufferRequest_bits_0_addr),
    .io_bufferRequest_bits_0_inst    (_ctrl_io_bufferRequest_bits_0_inst),
    .io_bufferRequest_bits_0_brchFwd (_ctrl_io_bufferRequest_bits_0_brchFwd),
    .io_bufferRequest_bits_1_addr    (_ctrl_io_bufferRequest_bits_1_addr),
    .io_bufferRequest_bits_1_inst    (_ctrl_io_bufferRequest_bits_1_inst),
    .io_bufferRequest_bits_1_brchFwd (_ctrl_io_bufferRequest_bits_1_brchFwd),
    .io_bufferRequest_bits_2_addr    (_ctrl_io_bufferRequest_bits_2_addr),
    .io_bufferRequest_bits_2_inst    (_ctrl_io_bufferRequest_bits_2_inst),
    .io_bufferRequest_bits_2_brchFwd (_ctrl_io_bufferRequest_bits_2_brchFwd),
    .io_bufferRequest_bits_3_addr    (_ctrl_io_bufferRequest_bits_3_addr),
    .io_bufferRequest_bits_3_inst    (_ctrl_io_bufferRequest_bits_3_inst),
    .io_bufferRequest_bits_3_brchFwd (_ctrl_io_bufferRequest_bits_3_brchFwd),
    .io_bufferSpaces                 (_instructionBuffer_io_nSpace)
  );
  Fetcher fetcher (
    .clock                (clock),
    .reset                (reset),
    .io_ctrl_valid        (_ctrl_io_fetchAddr_valid),
    .io_ctrl_bits         (_ctrl_io_fetchAddr_bits),
    .io_fetch_valid       (_fetcher_io_fetch_valid),
    .io_fetch_bits_addr   (_fetcher_io_fetch_bits_addr),
    .io_fetch_bits_inst_0 (_fetcher_io_fetch_bits_inst_0),
    .io_fetch_bits_inst_1 (_fetcher_io_fetch_bits_inst_1),
    .io_fetch_bits_inst_2 (_fetcher_io_fetch_bits_inst_2),
    .io_fetch_bits_inst_3 (_fetcher_io_fetch_bits_inst_3),
    .io_fetch_bits_fault  (_fetcher_io_fetch_bits_fault),
    .io_ibus_valid        (io_ibus_valid),
    .io_ibus_ready        (io_ibus_ready),
    .io_ibus_addr         (io_ibus_addr),
    .io_ibus_rdata        (io_ibus_rdata),
    .io_ibus_fault_valid  (io_ibus_fault_valid)
  );
  InstructionBuffer instructionBuffer (
    .clock                    (clock),
    .reset                    (reset),
    .io_feedIn_nReady         (/* unused */),
    .io_feedIn_nValid         (_ctrl_io_bufferRequest_nValid),
    .io_feedIn_bits_0_addr    (_ctrl_io_bufferRequest_bits_0_addr),
    .io_feedIn_bits_0_inst    (_ctrl_io_bufferRequest_bits_0_inst),
    .io_feedIn_bits_0_brchFwd (_ctrl_io_bufferRequest_bits_0_brchFwd),
    .io_feedIn_bits_1_addr    (_ctrl_io_bufferRequest_bits_1_addr),
    .io_feedIn_bits_1_inst    (_ctrl_io_bufferRequest_bits_1_inst),
    .io_feedIn_bits_1_brchFwd (_ctrl_io_bufferRequest_bits_1_brchFwd),
    .io_feedIn_bits_2_addr    (_ctrl_io_bufferRequest_bits_2_addr),
    .io_feedIn_bits_2_inst    (_ctrl_io_bufferRequest_bits_2_inst),
    .io_feedIn_bits_2_brchFwd (_ctrl_io_bufferRequest_bits_2_brchFwd),
    .io_feedIn_bits_3_addr    (_ctrl_io_bufferRequest_bits_3_addr),
    .io_feedIn_bits_3_inst    (_ctrl_io_bufferRequest_bits_3_inst),
    .io_feedIn_bits_3_brchFwd (_ctrl_io_bufferRequest_bits_3_brchFwd),
    .io_out_0_ready           (io_inst_lanes_0_ready),
    .io_out_0_valid           (_instructionBuffer_io_out_0_valid),
    .io_out_0_bits_addr       (_instructionBuffer_io_out_0_bits_addr),
    .io_out_0_bits_inst       (io_inst_lanes_0_bits_inst),
    .io_out_0_bits_brchFwd    (io_inst_lanes_0_bits_brchFwd),
    .io_out_1_ready           (1'h0),
    .io_out_1_valid           (/* unused */),
    .io_out_1_bits_addr       (/* unused */),
    .io_out_1_bits_inst       (/* unused */),
    .io_out_1_bits_brchFwd    (/* unused */),
    .io_out_2_ready           (1'h0),
    .io_out_2_valid           (/* unused */),
    .io_out_2_bits_addr       (/* unused */),
    .io_out_2_bits_inst       (/* unused */),
    .io_out_2_bits_brchFwd    (/* unused */),
    .io_out_3_ready           (1'h0),
    .io_out_3_valid           (/* unused */),
    .io_out_3_bits_addr       (/* unused */),
    .io_out_3_bits_inst       (/* unused */),
    .io_out_3_bits_brchFwd    (/* unused */),
    .io_flush                 (io_iflush_valid | io_branch_0_valid),
    .io_nEnqueued             (/* unused */),
    .io_nSpace                (_instructionBuffer_io_nSpace)
  );
  assign io_inst_lanes_0_valid = _instructionBuffer_io_out_0_valid;
  assign io_inst_lanes_0_bits_addr = _instructionBuffer_io_out_0_bits_addr;
  assign io_pc = pc;
endmodule

module Csr(
  input         clock,
                reset,
  input  [31:0] io_csr_in_value_12,
  output [31:0] io_csr_out_value_0,
                io_csr_out_value_1,
                io_csr_out_value_2,
                io_csr_out_value_3,
                io_csr_out_value_4,
                io_csr_out_value_5,
                io_csr_out_value_6,
                io_csr_out_value_7,
                io_csr_out_value_8,
  input         io_req_valid,
  input  [4:0]  io_req_bits_addr,
  input  [11:0] io_req_bits_index,
  input  [1:0]  io_req_bits_op,
  input         io_rs1_valid,
  input  [31:0] io_rs1_data,
  output        io_rd_valid,
  output [4:0]  io_rd_bits_addr,
  output [31:0] io_rd_bits_data,
  input         io_bru_in_mode_valid,
  input  [1:0]  io_bru_in_mode_bits,
  input         io_bru_in_mcause_valid,
  input  [31:0] io_bru_in_mcause_bits,
  input         io_bru_in_mepc_valid,
  input  [31:0] io_bru_in_mepc_bits,
  input         io_bru_in_mtval_valid,
  input  [31:0] io_bru_in_mtval_bits,
  input         io_bru_in_halt,
                io_bru_in_fault,
                io_bru_in_wfi,
  output [1:0]  io_bru_out_mode,
  output [31:0] io_bru_out_mepc,
                io_bru_out_mtvec,
  input  [2:0]  io_counters_rfwriteCount,
  input         io_counters_branchCount,
  output        io_halted,
                io_fault,
                io_wfi,
  input         io_irq
);

  reg              req_pipe_v;
  reg  [4:0]       req_pipe_b_addr;
  reg  [11:0]      req_pipe_b_index;
  reg  [1:0]       req_pipe_b_op;
  reg              halted;
  reg              fault;
  reg              wfi;
  reg  [1:0]       mode;
  reg  [31:0]      mpc;
  reg  [31:0]      msp;
  reg  [31:0]      mcause;
  reg  [31:0]      mtval;
  reg  [31:0]      mcontext0;
  reg  [31:0]      mcontext1;
  reg  [31:0]      mcontext2;
  reg  [31:0]      mcontext3;
  reg  [31:0]      mcontext4;
  reg  [31:0]      mcontext5;
  reg  [31:0]      mcontext6;
  reg  [31:0]      mcontext7;
  reg  [4:0]       fflags;
  reg  [2:0]       frm;
  reg              mie;
  reg  [31:0]      mtvec;
  reg  [31:0]      mscratch;
  reg  [31:0]      mepc;
  reg  [1:0]       mpp;
  reg  [63:0]      mcycle;
  reg  [63:0]      minstret;
  wire             fflagsEn = req_pipe_b_index == 12'h1;
  wire             frmEn = req_pipe_b_index == 12'h2;
  wire             fcsrEn = req_pipe_b_index == 12'h3;
  wire             mstatusEn = req_pipe_b_index == 12'h300;
  wire             misaEn = req_pipe_b_index == 12'h301;
  wire             mieEn = req_pipe_b_index == 12'h304;
  wire             mtvecEn = req_pipe_b_index == 12'h305;
  wire             mscratchEn = req_pipe_b_index == 12'h340;
  wire             mepcEn = req_pipe_b_index == 12'h341;
  wire             mcauseEn = req_pipe_b_index == 12'h342;
  wire             mtvalEn = req_pipe_b_index == 12'h343;
  wire             mcontext0En = req_pipe_b_index == 12'h7C0;
  wire             mcontext1En = req_pipe_b_index == 12'h7C1;
  wire             mcontext2En = req_pipe_b_index == 12'h7C2;
  wire             mcontext3En = req_pipe_b_index == 12'h7C3;
  wire             mcontext4En = req_pipe_b_index == 12'h7C4;
  wire             mcontext5En = req_pipe_b_index == 12'h7C5;
  wire             mcontext6En = req_pipe_b_index == 12'h7C6;
  wire             mcontext7En = req_pipe_b_index == 12'h7C7;
  wire             mpcEn = req_pipe_b_index == 12'h7E0;
  wire             mspEn = req_pipe_b_index == 12'h7E1;
  wire             mcycleEn = req_pipe_b_index == 12'hB00;
  wire             minstretEn = req_pipe_b_index == 12'hB02;
  wire             mcyclehEn = req_pipe_b_index == 12'hB80;
  wire             minstrethEn = req_pipe_b_index == 12'hB82;
  wire             mvendoridEn = req_pipe_b_index == 12'hF11;
  wire             marchidEn = req_pipe_b_index == 12'hF12;
  wire             mimpidEn = req_pipe_b_index == 12'hF13;
  wire             mhartidEn = req_pipe_b_index == 12'hF14;
  wire             kisaEn = req_pipe_b_index == 12'hFC0;
  wire             kscm0En = req_pipe_b_index == 12'hFC4;
  wire             kscm1En = req_pipe_b_index == 12'hFC8;
  wire             kscm2En = req_pipe_b_index == 12'hFCC;
  wire             kscm3En = req_pipe_b_index == 12'hFD0;
  wire             kscm4En = req_pipe_b_index == 12'hFD4;
  wire [31:0]      rdata =
    fflagsEn
      ? {27'h0, fflags}
      : frmEn
          ? {29'h0, frm}
          : fcsrEn
              ? {24'h0, frm, fflags}
              : mstatusEn
                  ? {19'h0, mpp, 11'h0}
                  : misaEn
                      ? 32'h40001100
                      : mieEn
                          ? {31'h0, mie}
                          : mtvecEn
                              ? mtvec
                              : mscratchEn
                                  ? mscratch
                                  : mepcEn
                                      ? mepc
                                      : mcauseEn
                                          ? mcause
                                          : mtvalEn
                                              ? mtval
                                              : mcontext0En
                                                  ? mcontext0
                                                  : mcontext1En
                                                      ? mcontext1
                                                      : mcontext2En
                                                          ? mcontext2
                                                          : mcontext3En
                                                              ? mcontext3
                                                              : mcontext4En
                                                                  ? mcontext4
                                                                  : mcontext5En
                                                                      ? mcontext5
                                                                      : mcontext6En
                                                                          ? mcontext6
                                                                          : mcontext7En
                                                                              ? mcontext7
                                                                              : mpcEn
                                                                                  ? mpc
                                                                                  : mspEn
                                                                                      ? msp
                                                                                      : mcycleEn
                                                                                          ? mcycle[31:0]
                                                                                          : mcyclehEn
                                                                                              ? mcycle[63:32]
                                                                                              : minstretEn
                                                                                                  ? minstret[31:0]
                                                                                                  : minstrethEn
                                                                                                      ? minstret[63:32]
                                                                                                      : mvendoridEn
                                                                                                          ? 32'h426
                                                                                                          : marchidEn
                                                                                                            | mimpidEn
                                                                                                            | mhartidEn
                                                                                                            | kisaEn
                                                                                                              ? 32'h0
                                                                                                              : kscm0En
                                                                                                                  ? 32'hB310F546
                                                                                                                  : kscm1En
                                                                                                                      ? 32'h18E07B4
                                                                                                                      : kscm2En
                                                                                                                          ? 32'hDEA31934
                                                                                                                          : kscm3En
                                                                                                                              ? 32'h587A8764
                                                                                                                              : kscm4En
                                                                                                                                  ? 32'hFA89CD7B
                                                                                                                                  : 32'h0;
  wire [3:0][31:0] _GEN =
    {{32'h0}, {rdata & ~io_rs1_data}, {rdata | io_rs1_data}, {io_rs1_data}};
  wire [31:0]      wdata = _GEN[req_pipe_b_op];
  wire [2:0]       _minstretThisCycle_T_2 =
    io_counters_rfwriteCount + {2'h0, io_counters_branchCount};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      req_pipe_v <= 1'h0;
      halted <= 1'h0;
      fault <= 1'h0;
      wfi <= 1'h0;
      mode <= 2'h0;
      mpc <= 32'h0;
      msp <= 32'h0;
      mcause <= 32'h0;
      mtval <= 32'h0;
      mcontext0 <= 32'h0;
      mcontext1 <= 32'h0;
      mcontext2 <= 32'h0;
      mcontext3 <= 32'h0;
      mcontext4 <= 32'h0;
      mcontext5 <= 32'h0;
      mcontext6 <= 32'h0;
      mcontext7 <= 32'h0;
      fflags <= 5'h0;
      frm <= 3'h0;
      mie <= 1'h0;
      mtvec <= 32'h0;
      mscratch <= 32'h0;
      mepc <= 32'h0;
      mpp <= 2'h0;
      mcycle <= 64'h0;
      minstret <= 64'h0;
    end
    else begin
      req_pipe_v <= io_req_valid;
      halted <= io_bru_in_halt | halted;
      fault <= io_bru_in_fault | fault;
      if (wfi)
        wfi <= ~io_irq;
      else
        wfi <= io_bru_in_wfi;
      if (io_bru_in_mode_valid)
        mode <= io_bru_in_mode_bits;
      if (req_pipe_v & mpcEn)
        mpc <= wdata;
      if (req_pipe_v & mspEn)
        msp <= wdata;
      if (io_bru_in_mcause_valid)
        mcause <= io_bru_in_mcause_bits;
      else if (req_pipe_v & mcauseEn)
        mcause <= wdata;
      if (io_bru_in_mtval_valid)
        mtval <= io_bru_in_mtval_bits;
      else if (req_pipe_v & mtvalEn)
        mtval <= wdata;
      if (req_pipe_v & mcontext0En)
        mcontext0 <= wdata;
      if (req_pipe_v & mcontext1En)
        mcontext1 <= wdata;
      if (req_pipe_v & mcontext2En)
        mcontext2 <= wdata;
      if (req_pipe_v & mcontext3En)
        mcontext3 <= wdata;
      if (req_pipe_v & mcontext4En)
        mcontext4 <= wdata;
      if (req_pipe_v & mcontext5En)
        mcontext5 <= wdata;
      if (req_pipe_v & mcontext6En)
        mcontext6 <= wdata;
      if (req_pipe_v & mcontext7En)
        mcontext7 <= wdata;
      if (req_pipe_v) begin
        if (fcsrEn) begin
          fflags <= wdata[4:0];
          frm <= wdata[7:5];
        end
        else begin
          if (fflagsEn)
            fflags <= wdata[4:0];
          if (frmEn)
            frm <= wdata[2:0];
        end
        minstret <=
          {minstrethEn ? wdata : minstret[63:32], minstretEn ? wdata : minstret[31:0]};
      end
      else if (|_minstretThisCycle_T_2)
        minstret <= minstret + {61'h0, _minstretThisCycle_T_2};
      if (req_pipe_v & mieEn)
        mie <= wdata[0];
      if (req_pipe_v & mtvecEn)
        mtvec <= wdata;
      if (req_pipe_v & mscratchEn)
        mscratch <= wdata;
      if (io_bru_in_mepc_valid)
        mepc <= io_bru_in_mepc_bits;
      else if (req_pipe_v & mepcEn)
        mepc <= wdata;
      if (req_pipe_v & mstatusEn)
        mpp <= wdata[12:11];
      mcycle <=
        (req_pipe_v
           ? {mcyclehEn ? wdata : mcycle[63:32], mcycleEn ? wdata : mcycle[31:0]}
           : mcycle) + 64'h1;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_req_valid) begin
      req_pipe_b_addr <= io_req_bits_addr;
      req_pipe_b_index <= io_req_bits_index;
      req_pipe_b_op <= io_req_bits_op;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:21];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h16; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_pipe_v = _RANDOM[5'h0][0];
        req_pipe_b_addr = _RANDOM[5'h0][5:1];
        req_pipe_b_index = _RANDOM[5'h0][17:6];
        req_pipe_b_op = _RANDOM[5'h0][19:18];
        halted = _RANDOM[5'h0][20];
        fault = _RANDOM[5'h0][21];
        wfi = _RANDOM[5'h0][22];
        mode = _RANDOM[5'h0][24:23];
        mpc = {_RANDOM[5'h0][31:25], _RANDOM[5'h1][24:0]};
        msp = {_RANDOM[5'h1][31:25], _RANDOM[5'h2][24:0]};
        mcause = {_RANDOM[5'h2][31:25], _RANDOM[5'h3][24:0]};
        mtval = {_RANDOM[5'h3][31:25], _RANDOM[5'h4][24:0]};
        mcontext0 = {_RANDOM[5'h4][31:25], _RANDOM[5'h5][24:0]};
        mcontext1 = {_RANDOM[5'h5][31:25], _RANDOM[5'h6][24:0]};
        mcontext2 = {_RANDOM[5'h6][31:25], _RANDOM[5'h7][24:0]};
        mcontext3 = {_RANDOM[5'h7][31:25], _RANDOM[5'h8][24:0]};
        mcontext4 = {_RANDOM[5'h8][31:25], _RANDOM[5'h9][24:0]};
        mcontext5 = {_RANDOM[5'h9][31:25], _RANDOM[5'hA][24:0]};
        mcontext6 = {_RANDOM[5'hA][31:25], _RANDOM[5'hB][24:0]};
        mcontext7 = {_RANDOM[5'hB][31:25], _RANDOM[5'hC][24:0]};
        fflags = _RANDOM[5'hC][29:25];
        frm = {_RANDOM[5'hC][31:30], _RANDOM[5'hD][0]};
        mie = _RANDOM[5'hD][1];
        mtvec = {_RANDOM[5'hD][31:2], _RANDOM[5'hE][1:0]};
        mscratch = {_RANDOM[5'hE][31:2], _RANDOM[5'hF][1:0]};
        mepc = {_RANDOM[5'hF][31:2], _RANDOM[5'h10][1:0]};
        mpp = _RANDOM[5'h10][3:2];
        mcycle = {_RANDOM[5'h11][31:4], _RANDOM[5'h12], _RANDOM[5'h13][3:0]};
        minstret = {_RANDOM[5'h13][31:4], _RANDOM[5'h14], _RANDOM[5'h15][3:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        req_pipe_v = 1'h0;
        halted = 1'h0;
        fault = 1'h0;
        wfi = 1'h0;
        mode = 2'h0;
        mpc = 32'h0;
        msp = 32'h0;
        mcause = 32'h0;
        mtval = 32'h0;
        mcontext0 = 32'h0;
        mcontext1 = 32'h0;
        mcontext2 = 32'h0;
        mcontext3 = 32'h0;
        mcontext4 = 32'h0;
        mcontext5 = 32'h0;
        mcontext6 = 32'h0;
        mcontext7 = 32'h0;
        fflags = 5'h0;
        frm = 3'h0;
        mie = 1'h0;
        mtvec = 32'h0;
        mscratch = 32'h0;
        mepc = 32'h0;
        mpp = 2'h0;
        mcycle = 64'h0;
        minstret = 64'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_csr_out_value_0 = io_csr_in_value_12;
  assign io_csr_out_value_1 = mepc;
  assign io_csr_out_value_2 = mtval;
  assign io_csr_out_value_3 = mcause;
  assign io_csr_out_value_4 = mcycle[31:0];
  assign io_csr_out_value_5 = mcycle[63:32];
  assign io_csr_out_value_6 = minstret[31:0];
  assign io_csr_out_value_7 = minstret[63:32];
  assign io_csr_out_value_8 = mcontext0;
  assign io_rd_valid = req_pipe_v;
  assign io_rd_bits_addr = req_pipe_b_addr;
  assign io_rd_bits_data = rdata;
  assign io_bru_out_mode = mode;
  assign io_bru_out_mepc = mepcEn & req_pipe_v ? wdata : mepc;
  assign io_bru_out_mtvec = mtvecEn & req_pipe_v ? wdata : mtvec;
  assign io_halted = halted;
  assign io_fault = fault;
  assign io_wfi = wfi;
endmodule

module DispatchV2(
  input         io_halted,
                io_lsuActive,
  input  [31:0] io_scoreboard_regd,
                io_scoreboard_comb,
  input         io_branchTaken,
  output        io_csrFault_0,
                io_jalFault_0,
                io_jalrFault_0,
                io_bxxFault_0,
                io_undefFault_0,
  output [31:0] io_bruTarget_0,
  input  [31:0] io_jalrTarget_0_data,
  input         io_interlock,
  output        io_inst_0_ready,
  input         io_inst_0_valid,
  input  [31:0] io_inst_0_bits_addr,
                io_inst_0_bits_inst,
  input         io_inst_0_bits_brchFwd,
  output        io_rs1Read_0_valid,
  output [4:0]  io_rs1Read_0_addr,
  output        io_rs1Set_0_valid,
  output [31:0] io_rs1Set_0_value,
  output        io_rs2Read_0_valid,
  output [4:0]  io_rs2Read_0_addr,
  output        io_rs2Set_0_valid,
  output [31:0] io_rs2Set_0_value,
  output        io_rdMark_0_valid,
  output [4:0]  io_rdMark_0_addr,
  output        io_busRead_0_bypass,
                io_busRead_0_immen,
  output [31:0] io_busRead_0_immed,
  output        io_alu_0_valid,
  output [4:0]  io_alu_0_bits_addr,
                io_alu_0_bits_op,
  output        io_bru_0_valid,
                io_bru_0_bits_fwd,
  output [3:0]  io_bru_0_bits_op,
  output [31:0] io_bru_0_bits_pc,
                io_bru_0_bits_target,
  output [4:0]  io_bru_0_bits_link,
  output        io_csr_valid,
  output [4:0]  io_csr_bits_addr,
  output [11:0] io_csr_bits_index,
  output [1:0]  io_csr_bits_op,
  input         io_lsu_0_ready,
  output        io_lsu_0_valid,
                io_lsu_0_bits_store,
  output [4:0]  io_lsu_0_bits_addr,
                io_lsu_0_bits_op,
  output [31:0] io_lsu_0_bits_pc,
  input  [2:0]  io_lsuQueueCapacity,
  output        io_mlu_0_valid,
  output [4:0]  io_mlu_0_bits_addr,
  output [2:0]  io_mlu_0_bits_op,
  input         io_dvu_0_ready,
  output        io_dvu_0_valid,
  output [4:0]  io_dvu_0_bits_addr,
  output [1:0]  io_dvu_0_bits_op,
  output        io_slog
);

  wire [19:0] _decodedInsts_d_imm12_T_1 = {20{io_inst_0_bits_inst[31]}};
  wire [31:0] decodedInsts_0_immcsr = {27'h0, io_inst_0_bits_inst[19:15]};
  wire        decodedInsts_0_lui = io_inst_0_bits_inst[6:0] == 7'h37;
  wire        decodedInsts_0_auipc = io_inst_0_bits_inst[6:0] == 7'h17;
  wire        decodedInsts_0_jal = io_inst_0_bits_inst[6:0] == 7'h6F;
  wire [9:0]  _GEN = {io_inst_0_bits_inst[14:12], io_inst_0_bits_inst[6:0]};
  wire        decodedInsts_0_jalr = _GEN == 10'h67;
  wire        decodedInsts_0_beq = _GEN == 10'h63;
  wire        decodedInsts_0_bne = _GEN == 10'hE3;
  wire        decodedInsts_0_blt = _GEN == 10'h263;
  wire        decodedInsts_0_bge = _GEN == 10'h2E3;
  wire        decodedInsts_0_bltu = _GEN == 10'h363;
  wire        decodedInsts_0_bgeu = _GEN == 10'h3E3;
  wire [8:0]  _GEN_0 = {io_inst_0_bits_inst[13:12], io_inst_0_bits_inst[6:0]};
  wire        decodedInsts_0_csrrw = _GEN_0 == 9'hF3;
  wire        decodedInsts_0_csrrs = _GEN_0 == 9'h173;
  wire        decodedInsts_0_csrrc = _GEN_0 == 9'h1F3;
  wire        decodedInsts_0_lb = _GEN == 10'h3;
  wire        decodedInsts_0_lh = _GEN == 10'h83;
  wire        decodedInsts_0_lw = _GEN == 10'h103;
  wire        decodedInsts_0_lbu = _GEN == 10'h203;
  wire        decodedInsts_0_lhu = _GEN == 10'h283;
  wire        decodedInsts_0_sb = _GEN == 10'h23;
  wire        decodedInsts_0_sh = _GEN == 10'hA3;
  wire        decodedInsts_0_sw = _GEN == 10'h123;
  wire        decodedInsts_0_fence =
    {io_inst_0_bits_inst[31:28], io_inst_0_bits_inst[19:0]} == 24'hF;
  wire        decodedInsts_0_addi = _GEN == 10'h13;
  wire        decodedInsts_0_slti = _GEN == 10'h113;
  wire        decodedInsts_0_sltiu = _GEN == 10'h193;
  wire        decodedInsts_0_xori = _GEN == 10'h213;
  wire        decodedInsts_0_ori = _GEN == 10'h313;
  wire        decodedInsts_0_andi = _GEN == 10'h393;
  wire [16:0] _GEN_1 =
    {io_inst_0_bits_inst[31:25], io_inst_0_bits_inst[14:12], io_inst_0_bits_inst[6:0]};
  wire        decodedInsts_0_slli = _GEN_1 == 17'h93;
  wire        decodedInsts_0_srli = _GEN_1 == 17'h293;
  wire        decodedInsts_0_srai = _GEN_1 == 17'h8293;
  wire        decodedInsts_0_add = _GEN_1 == 17'h33;
  wire        decodedInsts_0_sub = _GEN_1 == 17'h8033;
  wire        decodedInsts_0_slt = _GEN_1 == 17'h133;
  wire        decodedInsts_0_sltu = _GEN_1 == 17'h1B3;
  wire        decodedInsts_0_xor = _GEN_1 == 17'h233;
  wire        decodedInsts_0_or = _GEN_1 == 17'h333;
  wire        decodedInsts_0_and = _GEN_1 == 17'h3B3;
  wire        decodedInsts_0_sll = _GEN_1 == 17'hB3;
  wire        decodedInsts_0_srl = _GEN_1 == 17'h2B3;
  wire        decodedInsts_0_sra = _GEN_1 == 17'h82B3;
  wire        decodedInsts_0_mul = _GEN_1 == 17'h433;
  wire        decodedInsts_0_mulh = _GEN_1 == 17'h4B3;
  wire        decodedInsts_0_mulhsu = _GEN_1 == 17'h533;
  wire        decodedInsts_0_mulhu = _GEN_1 == 17'h5B3;
  wire        decodedInsts_0_div = _GEN_1 == 17'h633;
  wire        decodedInsts_0_divu = _GEN_1 == 17'h6B3;
  wire        decodedInsts_0_rem = _GEN_1 == 17'h733;
  wire        decodedInsts_0_remu = _GEN_1 == 17'h7B3;
  wire        decodedInsts_0_andn = _GEN_1 == 17'h83B3;
  wire        decodedInsts_0_orn = _GEN_1 == 17'h8333;
  wire        decodedInsts_0_xnor = _GEN_1 == 17'h8233;
  wire [21:0] _GEN_2 =
    {io_inst_0_bits_inst[31:20], io_inst_0_bits_inst[14:12], io_inst_0_bits_inst[6:0]};
  wire        decodedInsts_0_clz = _GEN_2 == 22'h180093;
  wire        decodedInsts_0_ctz = _GEN_2 == 22'h180493;
  wire        decodedInsts_0_cpop = _GEN_2 == 22'h180893;
  wire        decodedInsts_0_max = _GEN_1 == 17'h1733;
  wire        decodedInsts_0_maxu = _GEN_1 == 17'h17B3;
  wire        decodedInsts_0_min = _GEN_1 == 17'h1633;
  wire        decodedInsts_0_minu = _GEN_1 == 17'h16B3;
  wire        decodedInsts_0_sextb = _GEN_2 == 22'h181093;
  wire        decodedInsts_0_sexth = _GEN_2 == 22'h181493;
  wire        decodedInsts_0_rol = _GEN_1 == 17'hC0B3;
  wire        decodedInsts_0_ror = _GEN_1 == 17'hC2B3;
  wire        decodedInsts_0_orcb = _GEN_2 == 22'hA1E93;
  wire        decodedInsts_0_rev8 = _GEN_2 == 22'h1A6293;
  wire        decodedInsts_0_zexth = _GEN_2 == 22'h20233;
  wire        decodedInsts_0_rori = _GEN_1 == 17'hC293;
  wire        decodedInsts_slog =
    {io_inst_0_bits_inst[31:20],
     io_inst_0_bits_inst[14],
     io_inst_0_bits_inst[11:0]} == 25'hF00077;
  wire        decodedInsts_0_ebreak = io_inst_0_bits_inst == 32'h100073;
  wire        decodedInsts_0_ecall = io_inst_0_bits_inst == 32'h73;
  wire        decodedInsts_0_mpause = io_inst_0_bits_inst == 32'h8000073;
  wire        decodedInsts_0_mret = io_inst_0_bits_inst == 32'h30200073;
  wire        decodedInsts_0_wfi = io_inst_0_bits_inst == 32'h10500073;
  wire        decodedInsts_0_fencei = io_inst_0_bits_inst == 32'h100F;
  wire        decodedInsts_0_flushat =
    {io_inst_0_bits_inst[31:28],
     io_inst_0_bits_inst[24:20],
     io_inst_0_bits_inst[14:0]} == 24'h200077 & (|(io_inst_0_bits_inst[19:15]));
  wire        decodedInsts_0_flushall =
    {io_inst_0_bits_inst[31:28], io_inst_0_bits_inst[24:0]} == 29'h4000077;
  wire        _io_rs2Read_0_valid_T_1 = decodedInsts_0_beq | decodedInsts_0_bne;
  wire        _io_rs2Read_0_valid_T_25 = decodedInsts_0_sb | decodedInsts_0_sh;
  wire        _rdMark_valid_T_5 = decodedInsts_0_lb | decodedInsts_0_lh;
  wire [31:0] _GEN_3 = {27'h0, io_inst_0_bits_inst[24:20]};
  wire        _io_rs2Read_0_valid_T_6 = decodedInsts_0_add | decodedInsts_0_sub;
  wire        _io_rs2Set_0_valid_T_6 = decodedInsts_0_addi | decodedInsts_0_slti;
  wire        _io_rs2Set_0_valid_T_16 = decodedInsts_0_clz | decodedInsts_0_ctz;
  wire        _io_rs2Read_0_valid_T_19 = decodedInsts_0_min | decodedInsts_0_minu;
  wire        _io_rs2Set_0_valid_T_1 = decodedInsts_0_csrrw | decodedInsts_0_csrrs;
  wire        _io_rs2Read_0_valid_T_34 = decodedInsts_0_mul | decodedInsts_0_mulh;
  wire        _io_rs2Read_0_valid_T_38 = decodedInsts_0_div | decodedInsts_0_divu;
  wire        tryDispatch =
    ~io_halted & ~io_interlock & io_inst_0_valid
    & {((decodedInsts_0_jalr | _rdMark_valid_T_5 | decodedInsts_0_lw | decodedInsts_0_lbu
         | decodedInsts_0_lhu | _io_rs2Read_0_valid_T_25 | decodedInsts_0_sw
         | decodedInsts_0_flushat | decodedInsts_0_flushall
           ? 32'h1 << decodedInsts_0_immcsr
           : 32'h0)
        | (_io_rs2Read_0_valid_T_25 | decodedInsts_0_sw ? 32'h1 << _GEN_3 : 32'h0))
         & io_scoreboard_regd,
       ((_io_rs2Read_0_valid_T_1 | decodedInsts_0_blt | decodedInsts_0_bge
         | decodedInsts_0_bltu | decodedInsts_0_bgeu | _io_rs2Read_0_valid_T_6
         | decodedInsts_0_slt | decodedInsts_0_sltu | decodedInsts_0_xor
         | decodedInsts_0_or | decodedInsts_0_and | decodedInsts_0_xnor
         | decodedInsts_0_orn | decodedInsts_0_andn | decodedInsts_0_sll
         | decodedInsts_0_srl | decodedInsts_0_sra | _io_rs2Set_0_valid_T_6
         | decodedInsts_0_sltiu | decodedInsts_0_xori | decodedInsts_0_ori
         | decodedInsts_0_andi | decodedInsts_0_slli | decodedInsts_0_srli
         | decodedInsts_0_srai | decodedInsts_0_rori | _io_rs2Set_0_valid_T_16
         | decodedInsts_0_cpop | decodedInsts_0_sextb | decodedInsts_0_sexth
         | decodedInsts_0_zexth | decodedInsts_0_orcb | decodedInsts_0_rev8
         | _io_rs2Read_0_valid_T_19 | decodedInsts_0_max | decodedInsts_0_maxu
         | decodedInsts_0_rol | decodedInsts_0_ror | _io_rs2Set_0_valid_T_1
         | decodedInsts_0_csrrc | _io_rs2Read_0_valid_T_34 | decodedInsts_0_mulhsu
         | decodedInsts_0_mulhu | _io_rs2Read_0_valid_T_38 | decodedInsts_0_rem
         | decodedInsts_0_remu | decodedInsts_slog | decodedInsts_0_jalr
           ? 32'h1 << decodedInsts_0_immcsr
           : 32'h0)
        | (_io_rs2Read_0_valid_T_1 | decodedInsts_0_blt | decodedInsts_0_bge
           | decodedInsts_0_bltu | decodedInsts_0_bgeu | _io_rs2Read_0_valid_T_6
           | decodedInsts_0_slt | decodedInsts_0_sltu | decodedInsts_0_xor
           | decodedInsts_0_or | decodedInsts_0_and | decodedInsts_0_xnor
           | decodedInsts_0_orn | decodedInsts_0_andn | decodedInsts_0_sll
           | decodedInsts_0_srl | decodedInsts_0_sra | _io_rs2Read_0_valid_T_19
           | decodedInsts_0_max | decodedInsts_0_maxu | decodedInsts_0_rol
           | decodedInsts_0_ror | _io_rs2Read_0_valid_T_25 | decodedInsts_0_sw
           | (_io_rs2Set_0_valid_T_1 | decodedInsts_0_csrrc) & ~(io_inst_0_bits_inst[14])
           | _io_rs2Read_0_valid_T_34 | decodedInsts_0_mulhsu | decodedInsts_0_mulhu
           | _io_rs2Read_0_valid_T_38 | decodedInsts_0_rem | decodedInsts_0_remu
           | decodedInsts_slog
             ? 32'h1 << _GEN_3
             : 32'h0)) & io_scoreboard_comb} == 64'h0
    & ((_io_rs2Read_0_valid_T_25 | decodedInsts_0_sw | _io_rs2Read_0_valid_T_1
        | decodedInsts_0_blt | decodedInsts_0_bge | decodedInsts_0_bltu
        | decodedInsts_0_bgeu
          ? 32'h0
          : 32'h1 << io_inst_0_bits_inst[11:7]) & io_scoreboard_comb) == 32'h0
    & ~((decodedInsts_0_fencei | decodedInsts_0_ebreak | decodedInsts_0_wfi
         | decodedInsts_0_mpause | decodedInsts_0_flushat | decodedInsts_0_flushall)
        & io_lsuActive) & (|io_lsuQueueCapacity)
    & (~decodedInsts_0_mpause | io_scoreboard_regd == 32'h0 & ~io_lsuActive);
  wire        _alu_T_1 = decodedInsts_0_auipc | decodedInsts_0_addi | decodedInsts_0_add;
  wire        _alu_T_2 = decodedInsts_0_slti | decodedInsts_0_slt;
  wire        _alu_T_3 = decodedInsts_0_sltiu | decodedInsts_0_sltu;
  wire        _alu_T_4 = decodedInsts_0_xori | decodedInsts_0_xor;
  wire        _alu_T_5 = decodedInsts_0_ori | decodedInsts_0_or;
  wire        _alu_T_6 = decodedInsts_0_andi | decodedInsts_0_and;
  wire        _alu_T_7 = decodedInsts_0_slli | decodedInsts_0_sll;
  wire        _alu_T_8 = decodedInsts_0_srli | decodedInsts_0_srl;
  wire        _alu_T_9 = decodedInsts_0_srai | decodedInsts_0_sra;
  wire        io_alu_0_valid_0 =
    tryDispatch
    & (_alu_T_1 | decodedInsts_0_sub | _alu_T_2 | _alu_T_3 | _alu_T_4 | _alu_T_5
       | _alu_T_6 | _alu_T_7 | _alu_T_8 | _alu_T_9 | decodedInsts_0_lui
       | decodedInsts_0_andn | decodedInsts_0_orn | decodedInsts_0_xnor
       | decodedInsts_0_clz | decodedInsts_0_ctz | decodedInsts_0_cpop
       | decodedInsts_0_max | decodedInsts_0_maxu | decodedInsts_0_min
       | decodedInsts_0_minu | decodedInsts_0_sextb | decodedInsts_0_sexth
       | decodedInsts_0_rol | decodedInsts_0_ror | decodedInsts_0_orcb
       | decodedInsts_0_rev8 | decodedInsts_0_zexth | decodedInsts_0_rori);
  wire [3:0]  bru_bits =
    decodedInsts_0_jal
      ? 4'h0
      : decodedInsts_0_jalr
          ? 4'h1
          : decodedInsts_0_beq
              ? 4'h2
              : decodedInsts_0_bne
                  ? 4'h3
                  : decodedInsts_0_blt
                      ? 4'h4
                      : decodedInsts_0_bge
                          ? 4'h5
                          : decodedInsts_0_bltu
                              ? 4'h6
                              : decodedInsts_0_bgeu
                                  ? 4'h7
                                  : decodedInsts_0_ebreak
                                      ? 4'h8
                                      : decodedInsts_0_ecall
                                          ? 4'h9
                                          : decodedInsts_0_mpause
                                              ? 4'hA
                                              : decodedInsts_0_mret
                                                  ? 4'hB
                                                  : decodedInsts_0_wfi ? 4'hC : 4'h0;
  wire [31:0] _bru_target_T_2 =
    io_inst_0_bits_addr
    + {{12{io_inst_0_bits_inst[31]}},
       io_inst_0_bits_inst[2]
         ? {io_inst_0_bits_inst[19:12],
            io_inst_0_bits_inst[20],
            io_inst_0_bits_inst[30:21]}
         : {{8{io_inst_0_bits_inst[31]}},
            io_inst_0_bits_inst[7],
            io_inst_0_bits_inst[30:25],
            io_inst_0_bits_inst[11:8]},
       1'h0};
  wire        _io_bru_0_valid_T =
    tryDispatch
    & (decodedInsts_0_jal | decodedInsts_0_jalr | decodedInsts_0_beq | decodedInsts_0_bne
       | decodedInsts_0_blt | decodedInsts_0_bge | decodedInsts_0_bltu
       | decodedInsts_0_bgeu | decodedInsts_0_ebreak | decodedInsts_0_ecall
       | decodedInsts_0_mpause | decodedInsts_0_mret | decodedInsts_0_wfi);
  wire        jalFault =
    _io_bru_0_valid_T & bru_bits == 4'h0 & (|(_bru_target_T_2[1:0])) & ~io_branchTaken;
  wire        jalrFault =
    _io_bru_0_valid_T & bru_bits == 4'h1 & io_jalrTarget_0_data[1] & ~io_branchTaken;
  wire        bxxFault =
    _io_bru_0_valid_T
    & (|{bru_bits == 4'h7,
         bru_bits == 4'h6,
         bru_bits == 4'h5,
         bru_bits == 4'h4,
         bru_bits == 4'h3,
         bru_bits == 4'h2}) & (|(_bru_target_T_2[1:0])) & ~io_branchTaken;
  wire        io_bru_0_valid_0 = _io_bru_0_valid_T & ~(jalFault | jalrFault | bxxFault);
  wire        io_mlu_0_valid_0 =
    tryDispatch
    & (decodedInsts_0_mul | decodedInsts_0_mulh | decodedInsts_0_mulhsu
       | decodedInsts_0_mulhu);
  wire        io_dvu_0_valid_0 =
    tryDispatch
    & (decodedInsts_0_div | decodedInsts_0_divu | decodedInsts_0_rem
       | decodedInsts_0_remu);
  wire        io_lsu_0_valid_0 =
    tryDispatch
    & (decodedInsts_0_lb | decodedInsts_0_lh | decodedInsts_0_lw | decodedInsts_0_lbu
       | decodedInsts_0_lhu | decodedInsts_0_sb | decodedInsts_0_sh | decodedInsts_0_sw
       | decodedInsts_0_wfi | decodedInsts_0_fencei | decodedInsts_0_flushat
       | decodedInsts_0_flushall);
  wire        csr_valid =
    decodedInsts_0_csrrw | decodedInsts_0_csrrs | decodedInsts_0_csrrc;
  wire        csr_address_valid =
    io_inst_0_bits_inst[31:20] == 12'h1 | io_inst_0_bits_inst[31:20] == 12'h2
    | io_inst_0_bits_inst[31:20] == 12'h3 | io_inst_0_bits_inst[31:20] == 12'h8
    | io_inst_0_bits_inst[31:20] == 12'h9 | io_inst_0_bits_inst[31:20] == 12'hA
    | io_inst_0_bits_inst[31:20] == 12'h300 | io_inst_0_bits_inst[31:20] == 12'h301
    | io_inst_0_bits_inst[31:20] == 12'h304 | io_inst_0_bits_inst[31:20] == 12'h305
    | io_inst_0_bits_inst[31:20] == 12'h340 | io_inst_0_bits_inst[31:20] == 12'h341
    | io_inst_0_bits_inst[31:20] == 12'h342 | io_inst_0_bits_inst[31:20] == 12'h343
    | io_inst_0_bits_inst[31:20] == 12'h7A0 | io_inst_0_bits_inst[31:20] == 12'h7A1
    | io_inst_0_bits_inst[31:20] == 12'h7A2 | io_inst_0_bits_inst[31:20] == 12'h7A4
    | io_inst_0_bits_inst[31:20] == 12'h7B0 | io_inst_0_bits_inst[31:20] == 12'h7B1
    | io_inst_0_bits_inst[31:20] == 12'h7B2 | io_inst_0_bits_inst[31:20] == 12'h7B3
    | io_inst_0_bits_inst[31:20] == 12'h7C0 | io_inst_0_bits_inst[31:20] == 12'h7C1
    | io_inst_0_bits_inst[31:20] == 12'h7C2 | io_inst_0_bits_inst[31:20] == 12'h7C3
    | io_inst_0_bits_inst[31:20] == 12'h7C4 | io_inst_0_bits_inst[31:20] == 12'h7C5
    | io_inst_0_bits_inst[31:20] == 12'h7C6 | io_inst_0_bits_inst[31:20] == 12'h7C7
    | io_inst_0_bits_inst[31:20] == 12'h7E0 | io_inst_0_bits_inst[31:20] == 12'h7E1
    | io_inst_0_bits_inst[31:20] == 12'hB00 | io_inst_0_bits_inst[31:20] == 12'hB02
    | io_inst_0_bits_inst[31:20] == 12'hB80 | io_inst_0_bits_inst[31:20] == 12'hB82
    | io_inst_0_bits_inst[31:20] == 12'hC20 | io_inst_0_bits_inst[31:20] == 12'hC21
    | io_inst_0_bits_inst[31:20] == 12'hC22 | io_inst_0_bits_inst[31:20] == 12'hF11
    | io_inst_0_bits_inst[31:20] == 12'hF12 | io_inst_0_bits_inst[31:20] == 12'hF13
    | io_inst_0_bits_inst[31:20] == 12'hF14 | io_inst_0_bits_inst[31:20] == 12'hFC0
    | io_inst_0_bits_inst[31:20] == 12'hFC4 | io_inst_0_bits_inst[31:20] == 12'hFC8
    | io_inst_0_bits_inst[31:20] == 12'hFCC | io_inst_0_bits_inst[31:20] == 12'hFD0
    | io_inst_0_bits_inst[31:20] == 12'hFD4;
  wire        io_csr_valid_0 = tryDispatch & csr_valid & csr_address_valid;
  wire        io_slog_0 = tryDispatch & decodedInsts_slog;
  wire        dispatched_3 = io_dvu_0_ready & io_dvu_0_valid_0;
  wire        dispatched_4 = io_lsu_0_ready & io_lsu_0_valid_0;
  wire        lastReady_1 =
    io_alu_0_valid_0 | io_bru_0_valid_0 | io_mlu_0_valid_0 | dispatched_3 | dispatched_4
    | io_csr_valid_0 | io_slog_0 | tryDispatch & decodedInsts_0_fence;
  wire        _io_rs2Set_0_valid_T = lastReady_1 & io_inst_0_valid;
  assign io_csrFault_0 = csr_valid & ~csr_address_valid & tryDispatch;
  assign io_jalFault_0 = jalFault;
  assign io_jalrFault_0 = jalrFault;
  assign io_bxxFault_0 = bxxFault;
  assign io_undefFault_0 =
    io_inst_0_valid
    & {decodedInsts_0_lui,
       decodedInsts_0_auipc,
       decodedInsts_0_jal,
       decodedInsts_0_jalr,
       decodedInsts_0_beq,
       decodedInsts_0_bne,
       decodedInsts_0_blt,
       decodedInsts_0_bge,
       decodedInsts_0_bltu,
       decodedInsts_0_bgeu,
       decodedInsts_0_csrrw,
       decodedInsts_0_csrrs,
       decodedInsts_0_csrrc,
       decodedInsts_0_lb,
       decodedInsts_0_lh,
       decodedInsts_0_lw,
       decodedInsts_0_lbu,
       decodedInsts_0_lhu,
       decodedInsts_0_sb,
       decodedInsts_0_sh,
       decodedInsts_0_sw,
       decodedInsts_0_fence,
       decodedInsts_0_addi,
       decodedInsts_0_slti,
       decodedInsts_0_sltiu,
       decodedInsts_0_xori,
       decodedInsts_0_ori,
       decodedInsts_0_andi,
       decodedInsts_0_add,
       decodedInsts_0_sub,
       decodedInsts_0_slt,
       decodedInsts_0_sltu,
       decodedInsts_0_xor,
       decodedInsts_0_or,
       decodedInsts_0_and,
       decodedInsts_0_xnor,
       decodedInsts_0_orn,
       decodedInsts_0_andn,
       decodedInsts_0_slli,
       decodedInsts_0_srli,
       decodedInsts_0_srai,
       decodedInsts_0_sll,
       decodedInsts_0_srl,
       decodedInsts_0_sra,
       decodedInsts_0_mul,
       decodedInsts_0_mulh,
       decodedInsts_0_mulhsu,
       decodedInsts_0_mulhu,
       decodedInsts_0_div,
       decodedInsts_0_divu,
       decodedInsts_0_rem,
       decodedInsts_0_remu,
       decodedInsts_0_clz,
       decodedInsts_0_ctz,
       decodedInsts_0_cpop,
       decodedInsts_0_min,
       decodedInsts_0_minu,
       decodedInsts_0_max,
       decodedInsts_0_maxu,
       decodedInsts_0_sextb,
       decodedInsts_0_sexth,
       decodedInsts_0_zexth,
       decodedInsts_0_rol,
       decodedInsts_0_ror,
       decodedInsts_0_orcb,
       decodedInsts_0_rev8,
       decodedInsts_0_rori,
       decodedInsts_0_ebreak,
       decodedInsts_0_ecall,
       decodedInsts_0_wfi,
       decodedInsts_0_mpause,
       decodedInsts_0_mret,
       decodedInsts_0_fencei,
       decodedInsts_0_flushat,
       decodedInsts_0_flushall,
       decodedInsts_slog} == 76'h0;
  assign io_bruTarget_0 = _bru_target_T_2;
  assign io_inst_0_ready = lastReady_1;
  assign io_rs1Read_0_valid =
    _io_rs2Set_0_valid_T
    & (_io_rs2Read_0_valid_T_1 | decodedInsts_0_blt | decodedInsts_0_bge
       | decodedInsts_0_bltu | decodedInsts_0_bgeu | _io_rs2Read_0_valid_T_6
       | decodedInsts_0_slt | decodedInsts_0_sltu | decodedInsts_0_xor | decodedInsts_0_or
       | decodedInsts_0_and | decodedInsts_0_xnor | decodedInsts_0_orn
       | decodedInsts_0_andn | decodedInsts_0_sll | decodedInsts_0_srl
       | decodedInsts_0_sra | _io_rs2Set_0_valid_T_6 | decodedInsts_0_sltiu
       | decodedInsts_0_xori | decodedInsts_0_ori | decodedInsts_0_andi
       | decodedInsts_0_slli | decodedInsts_0_srli | decodedInsts_0_srai
       | decodedInsts_0_rori | _io_rs2Set_0_valid_T_16 | decodedInsts_0_cpop
       | decodedInsts_0_sextb | decodedInsts_0_sexth | decodedInsts_0_zexth
       | decodedInsts_0_orcb | decodedInsts_0_rev8 | _io_rs2Read_0_valid_T_19
       | decodedInsts_0_max | decodedInsts_0_maxu | decodedInsts_0_rol
       | decodedInsts_0_ror | _io_rs2Set_0_valid_T_1 | decodedInsts_0_csrrc
       | _io_rs2Read_0_valid_T_34 | decodedInsts_0_mulhsu | decodedInsts_0_mulhu
       | _io_rs2Read_0_valid_T_38 | decodedInsts_0_rem | decodedInsts_0_remu
       | decodedInsts_slog | decodedInsts_0_jalr);
  assign io_rs1Read_0_addr =
    io_inst_0_bits_inst[0] ? io_inst_0_bits_inst[19:15] : {4'h0, io_inst_0_bits_inst[27]};
  assign io_rs1Set_0_valid =
    _io_rs2Set_0_valid_T
    & (decodedInsts_0_auipc | (_io_rs2Set_0_valid_T_1 | decodedInsts_0_csrrc)
       & io_inst_0_bits_inst[14]);
  assign io_rs1Set_0_value =
    _io_rs2Set_0_valid_T_1 | decodedInsts_0_csrrc
      ? decodedInsts_0_immcsr
      : io_inst_0_bits_addr;
  assign io_rs2Read_0_valid =
    _io_rs2Set_0_valid_T
    & (_io_rs2Read_0_valid_T_1 | decodedInsts_0_blt | decodedInsts_0_bge
       | decodedInsts_0_bltu | decodedInsts_0_bgeu | _io_rs2Read_0_valid_T_6
       | decodedInsts_0_slt | decodedInsts_0_sltu | decodedInsts_0_xor | decodedInsts_0_or
       | decodedInsts_0_and | decodedInsts_0_xnor | decodedInsts_0_orn
       | decodedInsts_0_andn | decodedInsts_0_sll | decodedInsts_0_srl
       | decodedInsts_0_sra | _io_rs2Read_0_valid_T_19 | decodedInsts_0_max
       | decodedInsts_0_maxu | decodedInsts_0_rol | decodedInsts_0_ror
       | _io_rs2Read_0_valid_T_25 | decodedInsts_0_sw
       | (_io_rs2Set_0_valid_T_1 | decodedInsts_0_csrrc) & ~(io_inst_0_bits_inst[14])
       | _io_rs2Read_0_valid_T_34 | decodedInsts_0_mulhsu | decodedInsts_0_mulhu
       | _io_rs2Read_0_valid_T_38 | decodedInsts_0_rem | decodedInsts_0_remu
       | decodedInsts_slog);
  assign io_rs2Read_0_addr = io_inst_0_bits_inst[24:20];
  assign io_rs2Set_0_valid =
    _io_rs2Set_0_valid_T
    & (decodedInsts_0_auipc | (_io_rs2Set_0_valid_T_1 | decodedInsts_0_csrrc)
       & io_inst_0_bits_inst[14] | _io_rs2Set_0_valid_T_6 | decodedInsts_0_sltiu
       | decodedInsts_0_xori | decodedInsts_0_ori | decodedInsts_0_andi
       | decodedInsts_0_slli | decodedInsts_0_srli | decodedInsts_0_srai
       | decodedInsts_0_rori | _io_rs2Set_0_valid_T_16 | decodedInsts_0_cpop
       | decodedInsts_0_sextb | decodedInsts_0_sexth | decodedInsts_0_zexth
       | decodedInsts_0_orcb | decodedInsts_0_rev8 | decodedInsts_0_lui);
  assign io_rs2Set_0_value =
    decodedInsts_0_auipc | decodedInsts_0_lui
      ? {io_inst_0_bits_inst[31:12], 12'h0}
      : {_decodedInsts_d_imm12_T_1, io_inst_0_bits_inst[31:20]};
  assign io_rdMark_0_valid =
    io_alu_0_valid_0 | io_mlu_0_valid_0 | dispatched_3 | dispatched_4
    & (_rdMark_valid_T_5 | decodedInsts_0_lw | decodedInsts_0_lbu | decodedInsts_0_lhu)
    | io_csr_valid_0 | io_bru_0_valid_0 & (|{bru_bits == 4'h1, bru_bits == 4'h0})
    & (|(io_inst_0_bits_inst[11:7]));
  assign io_rdMark_0_addr = io_inst_0_bits_inst[11:7];
  assign io_busRead_0_bypass =
    io_inst_0_bits_inst[31:25] == 7'h0
    & (~(io_inst_0_bits_inst[5]) | io_inst_0_bits_inst[6]
         ? io_inst_0_bits_inst[24:20] == 5'h0
         : io_inst_0_bits_inst[11:7] == 5'h0);
  assign io_busRead_0_immen = ~decodedInsts_0_flushat;
  assign io_busRead_0_immed =
    {_decodedInsts_d_imm12_T_1,
     io_inst_0_bits_inst[31:25],
     io_inst_0_bits_inst[6:3] == 4'h4 & (&(io_inst_0_bits_inst[1:0]))
       ? io_inst_0_bits_inst[11:7]
       : io_inst_0_bits_inst[24:20]};
  assign io_alu_0_valid = io_alu_0_valid_0;
  assign io_alu_0_bits_addr = io_inst_0_bits_inst[11:7];
  assign io_alu_0_bits_op =
    _alu_T_1
      ? 5'h0
      : decodedInsts_0_sub
          ? 5'h1
          : _alu_T_2
              ? 5'h2
              : _alu_T_3
                  ? 5'h3
                  : _alu_T_4
                      ? 5'h4
                      : _alu_T_5
                          ? 5'h5
                          : _alu_T_6
                              ? 5'h6
                              : _alu_T_7
                                  ? 5'h7
                                  : _alu_T_8
                                      ? 5'h8
                                      : _alu_T_9
                                          ? 5'h9
                                          : decodedInsts_0_lui
                                              ? 5'hA
                                              : decodedInsts_0_andn
                                                  ? 5'hB
                                                  : decodedInsts_0_orn
                                                      ? 5'hC
                                                      : decodedInsts_0_xnor
                                                          ? 5'hD
                                                          : decodedInsts_0_clz
                                                              ? 5'hE
                                                              : decodedInsts_0_ctz
                                                                  ? 5'hF
                                                                  : decodedInsts_0_cpop
                                                                      ? 5'h10
                                                                      : decodedInsts_0_max
                                                                          ? 5'h11
                                                                          : decodedInsts_0_maxu
                                                                              ? 5'h12
                                                                              : decodedInsts_0_min
                                                                                  ? 5'h13
                                                                                  : decodedInsts_0_minu
                                                                                      ? 5'h14
                                                                                      : decodedInsts_0_sextb
                                                                                          ? 5'h15
                                                                                          : decodedInsts_0_sexth
                                                                                              ? 5'h16
                                                                                              : decodedInsts_0_rol
                                                                                                  ? 5'h17
                                                                                                  : decodedInsts_0_ror
                                                                                                      ? 5'h18
                                                                                                      : decodedInsts_0_orcb
                                                                                                          ? 5'h19
                                                                                                          : decodedInsts_0_rev8
                                                                                                              ? 5'h1A
                                                                                                              : decodedInsts_0_zexth
                                                                                                                  ? 5'h1B
                                                                                                                  : decodedInsts_0_rori
                                                                                                                      ? 5'h18
                                                                                                                      : 5'h0;
  assign io_bru_0_valid = io_bru_0_valid_0;
  assign io_bru_0_bits_fwd = io_inst_0_bits_brchFwd;
  assign io_bru_0_bits_op = bru_bits;
  assign io_bru_0_bits_pc = io_inst_0_bits_addr;
  assign io_bru_0_bits_target = _bru_target_T_2;
  assign io_bru_0_bits_link = io_inst_0_bits_inst[11:7];
  assign io_csr_valid = io_csr_valid_0;
  assign io_csr_bits_addr = io_inst_0_bits_inst[11:7];
  assign io_csr_bits_index = io_inst_0_bits_inst[31:20];
  assign io_csr_bits_op =
    decodedInsts_0_csrrw
      ? 2'h0
      : decodedInsts_0_csrrs ? 2'h1 : {decodedInsts_0_csrrc, 1'h0};
  assign io_lsu_0_valid = io_lsu_0_valid_0;
  assign io_lsu_0_bits_store = io_inst_0_bits_inst[5];
  assign io_lsu_0_bits_addr = io_inst_0_bits_inst[11:7];
  assign io_lsu_0_bits_op =
    decodedInsts_0_lb
      ? 5'h0
      : decodedInsts_0_lh
          ? 5'h1
          : decodedInsts_0_lw
              ? 5'h2
              : decodedInsts_0_lbu
                  ? 5'h3
                  : decodedInsts_0_lhu
                      ? 5'h4
                      : decodedInsts_0_sb
                          ? 5'h5
                          : decodedInsts_0_sh
                              ? 5'h6
                              : decodedInsts_0_sw
                                  ? 5'h7
                                  : decodedInsts_0_wfi | decodedInsts_0_fencei
                                      ? 5'h8
                                      : decodedInsts_0_flushat
                                          ? 5'h9
                                          : decodedInsts_0_flushall ? 5'hA : 5'h0;
  assign io_lsu_0_bits_pc = io_inst_0_bits_addr;
  assign io_mlu_0_valid = io_mlu_0_valid_0;
  assign io_mlu_0_bits_addr = io_inst_0_bits_inst[11:7];
  assign io_mlu_0_bits_op =
    decodedInsts_0_mul
      ? 3'h0
      : decodedInsts_0_mulh
          ? 3'h1
          : decodedInsts_0_mulhsu ? 3'h2 : decodedInsts_0_mulhu ? 3'h3 : 3'h0;
  assign io_dvu_0_valid = io_dvu_0_valid_0;
  assign io_dvu_0_bits_addr = io_inst_0_bits_inst[11:7];
  assign io_dvu_0_bits_op =
    decodedInsts_0_div
      ? 2'h0
      : decodedInsts_0_divu ? 2'h1 : decodedInsts_0_rem ? 2'h2 : {2{decodedInsts_0_remu}};
  assign io_slog = io_slog_0;
endmodule

module Alu(
  input         clock,
                reset,
                io_req_valid,
  input  [4:0]  io_req_bits_addr,
                io_req_bits_op,
  input         io_rs1_valid,
  input  [31:0] io_rs1_data,
  input         io_rs2_valid,
  input  [31:0] io_rs2_data,
  output        io_rd_valid,
  output [4:0]  io_rd_bits_addr,
  output [31:0] io_rd_bits_data
);

  reg               valid;
  reg  [4:0]        addr;
  reg  [4:0]        op;
  wire              r2IsGreater = $signed(io_rs1_data) < $signed(io_rs2_data);
  wire              r2IsGreaterU = io_rs1_data < io_rs2_data;
  wire [31:0]       _io_rd_bits_data_T_19 = io_rs1_data ^ io_rs2_data;
  wire [62:0]       _io_rd_bits_data_T_7 = {31'h0, io_rs1_data} << io_rs2_data[4:0];
  wire [31:0]       _GEN = {27'h0, io_rs2_data[4:0]};
  wire [31:0]       _io_rd_bits_data_T_29 =
    {16'h0, io_rs1_data[31:16]} | {io_rs1_data[15:0], 16'h0};
  wire [31:0]       _io_rd_bits_data_T_39 =
    {8'h0, _io_rd_bits_data_T_29[31:8] & 24'hFF00FF}
    | {_io_rd_bits_data_T_29[23:0] & 24'hFF00FF, 8'h0};
  wire [31:0]       _io_rd_bits_data_T_49 =
    {4'h0, _io_rd_bits_data_T_39[31:4] & 28'hF0F0F0F}
    | {_io_rd_bits_data_T_39[27:0] & 28'hF0F0F0F, 4'h0};
  wire [31:0]       _io_rd_bits_data_T_59 =
    {2'h0, _io_rd_bits_data_T_49[31:2] & 30'h33333333}
    | {_io_rd_bits_data_T_49[29:0] & 30'h33333333, 2'h0};
  wire [31:0]       _io_rd_bits_data_T_69 =
    {1'h0, _io_rd_bits_data_T_59[31:1] & 31'h55555555}
    | {_io_rd_bits_data_T_59[30:0] & 31'h55555555, 1'h0};
  wire [31:0]       _io_rd_bits_data_T_312 =
    io_rs2_data[0] ? {io_rs1_data[30:0], io_rs1_data[31]} : io_rs1_data;
  wire [31:0]       _io_rd_bits_data_T_316 =
    io_rs2_data[1]
      ? {_io_rd_bits_data_T_312[29:0], _io_rd_bits_data_T_312[31:30]}
      : _io_rd_bits_data_T_312;
  wire [31:0]       _io_rd_bits_data_T_320 =
    io_rs2_data[2]
      ? {_io_rd_bits_data_T_316[27:0], _io_rd_bits_data_T_316[31:28]}
      : _io_rd_bits_data_T_316;
  wire [31:0]       _io_rd_bits_data_T_324 =
    io_rs2_data[3]
      ? {_io_rd_bits_data_T_320[23:0], _io_rd_bits_data_T_320[31:24]}
      : _io_rd_bits_data_T_320;
  wire [31:0]       _io_rd_bits_data_T_337 =
    io_rs2_data[0] ? {io_rs1_data[0], io_rs1_data[31:1]} : io_rs1_data;
  wire [31:0]       _io_rd_bits_data_T_341 =
    io_rs2_data[1]
      ? {_io_rd_bits_data_T_337[1:0], _io_rd_bits_data_T_337[31:2]}
      : _io_rd_bits_data_T_337;
  wire [31:0]       _io_rd_bits_data_T_345 =
    io_rs2_data[2]
      ? {_io_rd_bits_data_T_341[3:0], _io_rd_bits_data_T_341[31:4]}
      : _io_rd_bits_data_T_341;
  wire [31:0]       _io_rd_bits_data_T_349 =
    io_rs2_data[3]
      ? {_io_rd_bits_data_T_345[7:0], _io_rd_bits_data_T_345[31:8]}
      : _io_rd_bits_data_T_345;
  wire [31:0][31:0] _GEN_0 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {32'h0},
     {{16'h0, io_rs1_data[15:0]}},
     {{io_rs1_data[7:0], io_rs1_data[15:8], io_rs1_data[23:16], io_rs1_data[31:24]}},
     {{io_rs1_data[31:24] == 8'h0 ? 8'h0 : 8'hFF,
       io_rs1_data[23:16] == 8'h0 ? 8'h0 : 8'hFF,
       io_rs1_data[15:8] == 8'h0 ? 8'h0 : 8'hFF,
       io_rs1_data[7:0] == 8'h0 ? 8'h0 : 8'hFF}},
     {io_rs2_data[4]
        ? {_io_rd_bits_data_T_349[15:0], _io_rd_bits_data_T_349[31:16]}
        : _io_rd_bits_data_T_349},
     {io_rs2_data[4]
        ? {_io_rd_bits_data_T_324[15:0], _io_rd_bits_data_T_324[31:16]}
        : _io_rd_bits_data_T_324},
     {{{16{io_rs1_data[15]}}, io_rs1_data[15:0]}},
     {{{24{io_rs1_data[7]}}, io_rs1_data[7:0]}},
     {r2IsGreaterU ? io_rs1_data : io_rs2_data},
     {r2IsGreater ? io_rs1_data : io_rs2_data},
     {r2IsGreaterU ? io_rs2_data : io_rs1_data},
     {r2IsGreater ? io_rs2_data : io_rs1_data},
     {{26'h0,
       {1'h0,
        {1'h0,
         {1'h0,
          {1'h0, {1'h0, io_rs1_data[0]} + {1'h0, io_rs1_data[1]}}
            + {1'h0, {1'h0, io_rs1_data[2]} + {1'h0, io_rs1_data[3]}}}
           + {1'h0,
              {1'h0, {1'h0, io_rs1_data[4]} + {1'h0, io_rs1_data[5]}}
                + {1'h0, {1'h0, io_rs1_data[6]} + {1'h0, io_rs1_data[7]}}}}
          + {1'h0,
             {1'h0,
              {1'h0, {1'h0, io_rs1_data[8]} + {1'h0, io_rs1_data[9]}}
                + {1'h0, {1'h0, io_rs1_data[10]} + {1'h0, io_rs1_data[11]}}}
               + {1'h0,
                  {1'h0, {1'h0, io_rs1_data[12]} + {1'h0, io_rs1_data[13]}}
                    + {1'h0, {1'h0, io_rs1_data[14]} + {1'h0, io_rs1_data[15]}}}}}
         + {1'h0,
            {1'h0,
             {1'h0,
              {1'h0, {1'h0, io_rs1_data[16]} + {1'h0, io_rs1_data[17]}}
                + {1'h0, {1'h0, io_rs1_data[18]} + {1'h0, io_rs1_data[19]}}}
               + {1'h0,
                  {1'h0, {1'h0, io_rs1_data[20]} + {1'h0, io_rs1_data[21]}}
                    + {1'h0, {1'h0, io_rs1_data[22]} + {1'h0, io_rs1_data[23]}}}}
              + {1'h0,
                 {1'h0,
                  {1'h0, {1'h0, io_rs1_data[24]} + {1'h0, io_rs1_data[25]}}
                    + {1'h0, {1'h0, io_rs1_data[26]} + {1'h0, io_rs1_data[27]}}}
                   + {1'h0,
                      {1'h0, {1'h0, io_rs1_data[28]} + {1'h0, io_rs1_data[29]}}
                        + {1'h0, {1'h0, io_rs1_data[30]} + {1'h0, io_rs1_data[31]}}}}}}},
     {{26'h0,
       io_rs1_data[0]
         ? 6'h0
         : io_rs1_data[1]
             ? 6'h1
             : io_rs1_data[2]
                 ? 6'h2
                 : io_rs1_data[3]
                     ? 6'h3
                     : io_rs1_data[4]
                         ? 6'h4
                         : io_rs1_data[5]
                             ? 6'h5
                             : io_rs1_data[6]
                                 ? 6'h6
                                 : io_rs1_data[7]
                                     ? 6'h7
                                     : io_rs1_data[8]
                                         ? 6'h8
                                         : io_rs1_data[9]
                                             ? 6'h9
                                             : io_rs1_data[10]
                                                 ? 6'hA
                                                 : io_rs1_data[11]
                                                     ? 6'hB
                                                     : io_rs1_data[12]
                                                         ? 6'hC
                                                         : io_rs1_data[13]
                                                             ? 6'hD
                                                             : io_rs1_data[14]
                                                                 ? 6'hE
                                                                 : io_rs1_data[15]
                                                                     ? 6'hF
                                                                     : io_rs1_data[16]
                                                                         ? 6'h10
                                                                         : io_rs1_data[17]
                                                                             ? 6'h11
                                                                             : io_rs1_data[18]
                                                                                 ? 6'h12
                                                                                 : io_rs1_data[19]
                                                                                     ? 6'h13
                                                                                     : io_rs1_data[20]
                                                                                         ? 6'h14
                                                                                         : io_rs1_data[21]
                                                                                             ? 6'h15
                                                                                             : io_rs1_data[22]
                                                                                                 ? 6'h16
                                                                                                 : io_rs1_data[23]
                                                                                                     ? 6'h17
                                                                                                     : io_rs1_data[24]
                                                                                                         ? 6'h18
                                                                                                         : io_rs1_data[25]
                                                                                                             ? 6'h19
                                                                                                             : io_rs1_data[26]
                                                                                                                 ? 6'h1A
                                                                                                                 : io_rs1_data[27]
                                                                                                                     ? 6'h1B
                                                                                                                     : io_rs1_data[28]
                                                                                                                         ? 6'h1C
                                                                                                                         : io_rs1_data[29]
                                                                                                                             ? 6'h1D
                                                                                                                             : io_rs1_data[30]
                                                                                                                                 ? 6'h1E
                                                                                                                                 : io_rs1_data[31]
                                                                                                                                     ? 6'h1F
                                                                                                                                     : 6'h20}},
     {{26'h0,
       _io_rd_bits_data_T_69[0]
         ? 6'h0
         : _io_rd_bits_data_T_69[1]
             ? 6'h1
             : _io_rd_bits_data_T_69[2]
                 ? 6'h2
                 : _io_rd_bits_data_T_69[3]
                     ? 6'h3
                     : _io_rd_bits_data_T_69[4]
                         ? 6'h4
                         : _io_rd_bits_data_T_69[5]
                             ? 6'h5
                             : _io_rd_bits_data_T_69[6]
                                 ? 6'h6
                                 : _io_rd_bits_data_T_69[7]
                                     ? 6'h7
                                     : _io_rd_bits_data_T_69[8]
                                         ? 6'h8
                                         : _io_rd_bits_data_T_69[9]
                                             ? 6'h9
                                             : _io_rd_bits_data_T_69[10]
                                                 ? 6'hA
                                                 : _io_rd_bits_data_T_69[11]
                                                     ? 6'hB
                                                     : _io_rd_bits_data_T_69[12]
                                                         ? 6'hC
                                                         : _io_rd_bits_data_T_69[13]
                                                             ? 6'hD
                                                             : _io_rd_bits_data_T_69[14]
                                                                 ? 6'hE
                                                                 : _io_rd_bits_data_T_69[15]
                                                                     ? 6'hF
                                                                     : _io_rd_bits_data_T_69[16]
                                                                         ? 6'h10
                                                                         : _io_rd_bits_data_T_69[17]
                                                                             ? 6'h11
                                                                             : _io_rd_bits_data_T_69[18]
                                                                                 ? 6'h12
                                                                                 : _io_rd_bits_data_T_69[19]
                                                                                     ? 6'h13
                                                                                     : _io_rd_bits_data_T_69[20]
                                                                                         ? 6'h14
                                                                                         : _io_rd_bits_data_T_69[21]
                                                                                             ? 6'h15
                                                                                             : _io_rd_bits_data_T_69[22]
                                                                                                 ? 6'h16
                                                                                                 : _io_rd_bits_data_T_69[23]
                                                                                                     ? 6'h17
                                                                                                     : _io_rd_bits_data_T_69[24]
                                                                                                         ? 6'h18
                                                                                                         : _io_rd_bits_data_T_69[25]
                                                                                                             ? 6'h19
                                                                                                             : _io_rd_bits_data_T_69[26]
                                                                                                                 ? 6'h1A
                                                                                                                 : _io_rd_bits_data_T_69[27]
                                                                                                                     ? 6'h1B
                                                                                                                     : _io_rd_bits_data_T_69[28]
                                                                                                                         ? 6'h1C
                                                                                                                         : _io_rd_bits_data_T_69[29]
                                                                                                                             ? 6'h1D
                                                                                                                             : _io_rd_bits_data_T_69[30]
                                                                                                                                 ? 6'h1E
                                                                                                                                 : _io_rd_bits_data_T_69[31]
                                                                                                                                     ? 6'h1F
                                                                                                                                     : 6'h20}},
     {~_io_rd_bits_data_T_19},
     {io_rs1_data | ~io_rs2_data},
     {io_rs1_data & ~io_rs2_data},
     {io_rs2_data},
     {$signed($signed(io_rs1_data) >>> _GEN)},
     {io_rs1_data >> _GEN},
     {_io_rd_bits_data_T_7[31:0]},
     {io_rs1_data & io_rs2_data},
     {io_rs1_data | io_rs2_data},
     {_io_rd_bits_data_T_19},
     {{31'h0, r2IsGreaterU}},
     {{31'h0, r2IsGreater}},
     {io_rs1_data - io_rs2_data},
     {io_rs1_data + io_rs2_data}};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      valid <= 1'h0;
      addr <= 5'h0;
      op <= 5'h0;
    end
    else begin
      valid <= io_req_valid;
      if (io_req_valid) begin
        addr <= io_req_bits_addr;
        op <= io_req_bits_op;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        valid = _RANDOM[/*Zero width*/ 1'b0][0];
        addr = _RANDOM[/*Zero width*/ 1'b0][5:1];
        op = _RANDOM[/*Zero width*/ 1'b0][10:6];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        valid = 1'h0;
        addr = 5'h0;
        op = 5'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rd_valid = valid;
  assign io_rd_bits_addr = addr;
  assign io_rd_bits_data = _GEN_0[op];
endmodule

module Bru(
  input         clock,
                reset,
                io_req_valid,
                io_req_bits_fwd,
  input  [3:0]  io_req_bits_op,
  input  [31:0] io_req_bits_pc,
                io_req_bits_target,
  input  [4:0]  io_req_bits_link,
  output        io_csr_in_mode_valid,
  output [1:0]  io_csr_in_mode_bits,
  output        io_csr_in_mcause_valid,
  output [31:0] io_csr_in_mcause_bits,
  output        io_csr_in_mepc_valid,
  output [31:0] io_csr_in_mepc_bits,
  output        io_csr_in_mtval_valid,
  output [31:0] io_csr_in_mtval_bits,
  output        io_csr_in_halt,
                io_csr_in_fault,
                io_csr_in_wfi,
  input  [1:0]  io_csr_out_mode,
  input  [31:0] io_csr_out_mepc,
                io_csr_out_mtvec,
  input         io_rs1_valid,
  input  [31:0] io_rs1_data,
  input         io_rs2_valid,
  input  [31:0] io_rs2_data,
  output        io_rd_valid,
  output [4:0]  io_rd_bits_addr,
  output [31:0] io_rd_bits_data,
  output        io_taken_valid,
  output [31:0] io_taken_value,
  input  [31:0] io_target_data,
  output        io_interlock,
  input         io_fault_manager_valid,
  input  [31:0] io_fault_manager_bits_mepc,
                io_fault_manager_bits_mtval,
                io_fault_manager_bits_mcause
);

  wire        io_csr_in_fault_0;
  reg         stateReg_valid;
  reg         stateReg_bits_fwd;
  reg  [3:0]  stateReg_bits_op;
  reg  [31:0] stateReg_bits_target;
  reg         stateReg_bits_linkValid;
  reg  [4:0]  stateReg_bits_linkAddr;
  reg  [31:0] stateReg_bits_linkData;
  reg  [31:0] stateReg_bits_pcEx;
  wire        _io_csr_in_fault_T = io_csr_out_mode == 2'h0;
  wire        _io_csr_in_mcause_bits_T_4 = io_csr_out_mode == 2'h1;
  wire        _ignore_T_2 = stateReg_bits_op == 4'h8;
  wire        _ignore_T_3 = stateReg_bits_op == 4'h9;
  wire        _ignore_T_4 = stateReg_bits_op == 4'hA;
  wire        _ignore_T_5 = stateReg_bits_op == 4'hB;
  wire        _ignore_T_7 = stateReg_bits_op == 4'hD;
  wire        usageFault =
    stateReg_valid
    & (_io_csr_in_mcause_bits_T_4 ? (|{_ignore_T_5, _ignore_T_4}) : _ignore_T_2);
  assign io_csr_in_fault_0 = usageFault & _io_csr_in_fault_T;
  wire        _ignore_T_6 = stateReg_bits_op == 4'hC;
  wire [31:0] nextState_linkData = io_req_bits_pc + 32'h4;
  wire        _nextState_target_T = io_req_bits_op == 4'h1;
  wire [31:0] mtvec = {io_csr_out_mtvec[31:2], 2'h0};
  wire        _pipeline0Target_call_T = io_req_bits_op == 4'hB;
  wire        stateRegValid = io_req_valid | io_fault_manager_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      stateReg_valid <= 1'h0;
      stateReg_bits_fwd <= 1'h0;
      stateReg_bits_op <= 4'h0;
      stateReg_bits_target <= 32'h0;
      stateReg_bits_linkValid <= 1'h0;
      stateReg_bits_linkAddr <= 5'h0;
      stateReg_bits_linkData <= 32'h0;
      stateReg_bits_pcEx <= 32'h0;
    end
    else begin
      stateReg_valid <= stateRegValid;
      if (stateRegValid) begin
        stateReg_bits_fwd <= io_req_valid & io_req_bits_fwd;
        stateReg_bits_op <= io_fault_manager_valid ? 4'hD : io_req_bits_op;
        stateReg_bits_target <=
          io_fault_manager_valid
            ? mtvec
            : io_req_bits_fwd
                ? nextState_linkData
                : _nextState_target_T
                    ? io_target_data & 32'hFFFFFFFE
                    : io_req_bits_op == 4'h9
                        ? mtvec
                        : (|{_pipeline0Target_call_T & _io_csr_in_fault_T,
                             _pipeline0Target_call_T & _io_csr_in_mcause_bits_T_4,
                             io_req_bits_op == 4'hA,
                             io_req_bits_op == 4'h8})
                            ? io_csr_out_mepc
                            : io_req_bits_op == 4'hC
                                ? nextState_linkData
                                : io_req_bits_target;
        stateReg_bits_linkValid <=
          io_req_valid & (|io_req_bits_link)
          & (|{_nextState_target_T, io_req_bits_op == 4'h0});
        stateReg_bits_linkAddr <= io_req_bits_link;
        stateReg_bits_linkData <= nextState_linkData;
        stateReg_bits_pcEx <= io_req_bits_pc;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;
        end
        stateReg_valid = _RANDOM[2'h0][0];
        stateReg_bits_fwd = _RANDOM[2'h0][1];
        stateReg_bits_op = _RANDOM[2'h0][5:2];
        stateReg_bits_target = {_RANDOM[2'h0][31:6], _RANDOM[2'h1][5:0]};
        stateReg_bits_linkValid = _RANDOM[2'h1][6];
        stateReg_bits_linkAddr = _RANDOM[2'h1][11:7];
        stateReg_bits_linkData = {_RANDOM[2'h1][31:12], _RANDOM[2'h2][11:0]};
        stateReg_bits_pcEx = {_RANDOM[2'h2][31:12], _RANDOM[2'h3][11:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        stateReg_valid = 1'h0;
        stateReg_bits_fwd = 1'h0;
        stateReg_bits_op = 4'h0;
        stateReg_bits_target = 32'h0;
        stateReg_bits_linkValid = 1'h0;
        stateReg_bits_linkAddr = 5'h0;
        stateReg_bits_linkData = 32'h0;
        stateReg_bits_pcEx = 32'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_csr_in_mode_valid =
    stateReg_valid
    & (_io_csr_in_mcause_bits_T_4
         ? (|{_ignore_T_7, _ignore_T_5, _ignore_T_4, _ignore_T_3, _ignore_T_2})
         : _ignore_T_5);
  assign io_csr_in_mode_bits = {1'h0, ~(_ignore_T_5 & _io_csr_in_fault_T)};
  assign io_csr_in_mcause_valid =
    stateReg_valid & (usageFault | _ignore_T_3 | _io_csr_in_mcause_bits_T_4 & _ignore_T_2)
    | io_fault_manager_valid;
  assign io_csr_in_mcause_bits =
    io_fault_manager_valid
      ? io_fault_manager_bits_mcause
      : {27'h0,
         _ignore_T_3 & _io_csr_in_fault_T
           ? 5'hB
           : _ignore_T_3 & _io_csr_in_mcause_bits_T_4
               ? 5'h8
               : _ignore_T_2 ? 5'h3 : usageFault ? 5'h19 : 5'h0};
  assign io_csr_in_mepc_valid = stateReg_valid & _ignore_T_3 | io_fault_manager_valid;
  assign io_csr_in_mepc_bits =
    io_fault_manager_valid ? io_fault_manager_bits_mepc : stateReg_bits_pcEx;
  assign io_csr_in_mtval_valid = usageFault | io_fault_manager_valid;
  assign io_csr_in_mtval_bits =
    io_fault_manager_valid ? io_fault_manager_bits_mtval : stateReg_bits_pcEx;
  assign io_csr_in_halt =
    stateReg_valid & _ignore_T_4 & _io_csr_in_fault_T | io_csr_in_fault_0;
  assign io_csr_in_fault = io_csr_in_fault_0;
  assign io_csr_in_wfi = stateReg_valid & _ignore_T_6;
  assign io_rd_valid = stateReg_valid & stateReg_bits_linkValid;
  assign io_rd_bits_addr = stateReg_bits_linkAddr;
  assign io_rd_bits_data = stateReg_bits_linkData;
  assign io_taken_valid =
    stateReg_valid
    & (stateReg_bits_op == 4'hD
       | (stateReg_bits_op == 4'h7
            ? io_rs1_data >= io_rs2_data != stateReg_bits_fwd
            : stateReg_bits_op == 4'h6
                ? io_rs1_data < io_rs2_data != stateReg_bits_fwd
                : stateReg_bits_op == 4'h5
                    ? $signed(io_rs1_data) >= $signed(io_rs2_data) != stateReg_bits_fwd
                    : stateReg_bits_op == 4'h4
                        ? $signed(io_rs1_data) < $signed(io_rs2_data) != stateReg_bits_fwd
                        : stateReg_bits_op == 4'h3
                            ? io_rs1_data != io_rs2_data != stateReg_bits_fwd
                            : stateReg_bits_op == 4'h2
                                ? io_rs1_data == io_rs2_data != stateReg_bits_fwd
                                : stateReg_bits_op == 4'h1 | ~(|stateReg_bits_op)
                                    ? ~stateReg_bits_fwd
                                    : stateReg_bits_op == 4'hC
                                      | (stateReg_bits_op == 4'hB
                                           ? _io_csr_in_fault_T
                                           : stateReg_bits_op == 4'hA
                                               ? _io_csr_in_mcause_bits_T_4
                                               : stateReg_bits_op == 4'h9
                                                 | stateReg_bits_op == 4'h8
                                                 & _io_csr_in_mcause_bits_T_4)));
  assign io_taken_value = stateReg_bits_target;
  assign io_interlock =
    stateReg_valid & (|{_ignore_T_7, _ignore_T_5, _ignore_T_4, _ignore_T_3, _ignore_T_2});
endmodule

module CircularBufferMulti_1(
  input         clock,
                reset,
                io_enqValid,
                io_enqData_0_store,
  input  [4:0]  io_enqData_0_rd,
                io_enqData_0_op,
  input  [31:0] io_enqData_0_pc,
                io_enqData_0_addr,
                io_enqData_0_data,
  output [2:0]  io_nEnqueued,
                io_nSpace,
  output        io_dataOut_0_store,
  output [4:0]  io_dataOut_0_rd,
                io_dataOut_0_op,
  output [31:0] io_dataOut_0_pc,
                io_dataOut_0_addr,
                io_dataOut_0_data,
  input         io_deqReady,
                io_flush
);

  reg          buffer_0_store;
  reg  [4:0]   buffer_0_rd;
  reg  [4:0]   buffer_0_op;
  reg  [31:0]  buffer_0_pc;
  reg  [31:0]  buffer_0_addr;
  reg  [31:0]  buffer_0_data;
  reg          buffer_1_store;
  reg  [4:0]   buffer_1_rd;
  reg  [4:0]   buffer_1_op;
  reg  [31:0]  buffer_1_pc;
  reg  [31:0]  buffer_1_addr;
  reg  [31:0]  buffer_1_data;
  reg          buffer_2_store;
  reg  [4:0]   buffer_2_rd;
  reg  [4:0]   buffer_2_op;
  reg  [31:0]  buffer_2_pc;
  reg  [31:0]  buffer_2_addr;
  reg  [31:0]  buffer_2_data;
  reg          buffer_3_store;
  reg  [4:0]   buffer_3_rd;
  reg  [4:0]   buffer_3_op;
  reg  [31:0]  buffer_3_pc;
  reg  [31:0]  buffer_3_addr;
  reg  [31:0]  buffer_3_data;
  reg  [1:0]   enqPtr;
  reg  [1:0]   deqPtr;
  reg  [2:0]   nEnqueued;
  wire [8:0]   _outputBufferView_rotated_T_9 = {7'h0, deqPtr} * 9'h6B;
  wire [427:0] _outputBufferView_rotated_T_22 =
    _outputBufferView_rotated_T_9[0]
      ? {buffer_0_data[0],
         buffer_3_store,
         buffer_3_rd,
         buffer_3_op,
         buffer_3_pc,
         buffer_3_addr,
         buffer_3_data,
         buffer_2_store,
         buffer_2_rd,
         buffer_2_op,
         buffer_2_pc,
         buffer_2_addr,
         buffer_2_data,
         buffer_1_store,
         buffer_1_rd,
         buffer_1_op,
         buffer_1_pc,
         buffer_1_addr,
         buffer_1_data,
         buffer_0_store,
         buffer_0_rd,
         buffer_0_op,
         buffer_0_pc,
         buffer_0_addr,
         buffer_0_data[31:1]}
      : {buffer_3_store,
         buffer_3_rd,
         buffer_3_op,
         buffer_3_pc,
         buffer_3_addr,
         buffer_3_data,
         buffer_2_store,
         buffer_2_rd,
         buffer_2_op,
         buffer_2_pc,
         buffer_2_addr,
         buffer_2_data,
         buffer_1_store,
         buffer_1_rd,
         buffer_1_op,
         buffer_1_pc,
         buffer_1_addr,
         buffer_1_data,
         buffer_0_store,
         buffer_0_rd,
         buffer_0_op,
         buffer_0_pc,
         buffer_0_addr,
         buffer_0_data};
  wire [427:0] _outputBufferView_rotated_T_26 =
    _outputBufferView_rotated_T_9[1]
      ? {_outputBufferView_rotated_T_22[1:0], _outputBufferView_rotated_T_22[427:2]}
      : _outputBufferView_rotated_T_22;
  wire [427:0] _outputBufferView_rotated_T_30 =
    _outputBufferView_rotated_T_9[2]
      ? {_outputBufferView_rotated_T_26[3:0], _outputBufferView_rotated_T_26[427:4]}
      : _outputBufferView_rotated_T_26;
  wire [427:0] _outputBufferView_rotated_T_34 =
    _outputBufferView_rotated_T_9[3]
      ? {_outputBufferView_rotated_T_30[7:0], _outputBufferView_rotated_T_30[427:8]}
      : _outputBufferView_rotated_T_30;
  wire [427:0] _outputBufferView_rotated_T_38 =
    _outputBufferView_rotated_T_9[4]
      ? {_outputBufferView_rotated_T_34[15:0], _outputBufferView_rotated_T_34[427:16]}
      : _outputBufferView_rotated_T_34;
  wire [427:0] _outputBufferView_rotated_T_42 =
    _outputBufferView_rotated_T_9[5]
      ? {_outputBufferView_rotated_T_38[31:0], _outputBufferView_rotated_T_38[427:32]}
      : _outputBufferView_rotated_T_38;
  wire [427:0] _outputBufferView_rotated_T_46 =
    _outputBufferView_rotated_T_9[6]
      ? {_outputBufferView_rotated_T_42[63:0], _outputBufferView_rotated_T_42[427:64]}
      : _outputBufferView_rotated_T_42;
  wire [362:0] _outputBufferView_rotated_T_50 =
    _outputBufferView_rotated_T_9[7]
      ? {_outputBufferView_rotated_T_46[62:0], _outputBufferView_rotated_T_46[427:128]}
      : _outputBufferView_rotated_T_46[362:0];
  wire [106:0] outputBufferView_rotated =
    _outputBufferView_rotated_T_9[8]
      ? _outputBufferView_rotated_T_50[362:256]
      : _outputBufferView_rotated_T_50[106:0];
  wire [8:0]   _rotatedInput_rotated_T_13 = {7'h0, enqPtr} * 9'h6C;
  wire [431:0] _rotatedInput_rotated_T_26 =
    _rotatedInput_rotated_T_13[0]
      ? {323'h0,
         io_enqValid,
         io_enqData_0_store,
         io_enqData_0_rd,
         io_enqData_0_op,
         io_enqData_0_pc,
         io_enqData_0_addr,
         io_enqData_0_data,
         1'h0}
      : {324'h0,
         io_enqValid,
         io_enqData_0_store,
         io_enqData_0_rd,
         io_enqData_0_op,
         io_enqData_0_pc,
         io_enqData_0_addr,
         io_enqData_0_data};
  wire [431:0] _rotatedInput_rotated_T_30 =
    _rotatedInput_rotated_T_13[1]
      ? {_rotatedInput_rotated_T_26[429:0], _rotatedInput_rotated_T_26[431:430]}
      : _rotatedInput_rotated_T_26;
  wire [431:0] _rotatedInput_rotated_T_34 =
    _rotatedInput_rotated_T_13[2]
      ? {_rotatedInput_rotated_T_30[427:0], _rotatedInput_rotated_T_30[431:428]}
      : _rotatedInput_rotated_T_30;
  wire [431:0] _rotatedInput_rotated_T_38 =
    _rotatedInput_rotated_T_13[3]
      ? {_rotatedInput_rotated_T_34[423:0], _rotatedInput_rotated_T_34[431:424]}
      : _rotatedInput_rotated_T_34;
  wire [431:0] _rotatedInput_rotated_T_42 =
    _rotatedInput_rotated_T_13[4]
      ? {_rotatedInput_rotated_T_38[415:0], _rotatedInput_rotated_T_38[431:416]}
      : _rotatedInput_rotated_T_38;
  wire [431:0] _rotatedInput_rotated_T_46 =
    _rotatedInput_rotated_T_13[5]
      ? {_rotatedInput_rotated_T_42[399:0], _rotatedInput_rotated_T_42[431:400]}
      : _rotatedInput_rotated_T_42;
  wire [431:0] _rotatedInput_rotated_T_50 =
    _rotatedInput_rotated_T_13[6]
      ? {_rotatedInput_rotated_T_46[367:0], _rotatedInput_rotated_T_46[431:368]}
      : _rotatedInput_rotated_T_46;
  wire [431:0] _rotatedInput_rotated_T_54 =
    _rotatedInput_rotated_T_13[7]
      ? {_rotatedInput_rotated_T_50[303:0], _rotatedInput_rotated_T_50[431:304]}
      : _rotatedInput_rotated_T_50;
  wire [431:0] rotatedInput_rotated =
    _rotatedInput_rotated_T_13[8]
      ? {_rotatedInput_rotated_T_54[175:0], _rotatedInput_rotated_T_54[431:176]}
      : _rotatedInput_rotated_T_54;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      buffer_0_store <= 1'h0;
      buffer_0_rd <= 5'h0;
      buffer_0_op <= 5'h0;
      buffer_0_pc <= 32'h0;
      buffer_0_addr <= 32'h0;
      buffer_0_data <= 32'h0;
      buffer_1_store <= 1'h0;
      buffer_1_rd <= 5'h0;
      buffer_1_op <= 5'h0;
      buffer_1_pc <= 32'h0;
      buffer_1_addr <= 32'h0;
      buffer_1_data <= 32'h0;
      buffer_2_store <= 1'h0;
      buffer_2_rd <= 5'h0;
      buffer_2_op <= 5'h0;
      buffer_2_pc <= 32'h0;
      buffer_2_addr <= 32'h0;
      buffer_2_data <= 32'h0;
      buffer_3_store <= 1'h0;
      buffer_3_rd <= 5'h0;
      buffer_3_op <= 5'h0;
      buffer_3_pc <= 32'h0;
      buffer_3_addr <= 32'h0;
      buffer_3_data <= 32'h0;
      enqPtr <= 2'h0;
      deqPtr <= 2'h0;
      nEnqueued <= 3'h0;
    end
    else begin
      if (rotatedInput_rotated[107]) begin
        buffer_0_store <= rotatedInput_rotated[106];
        buffer_0_rd <= rotatedInput_rotated[105:101];
        buffer_0_op <= rotatedInput_rotated[100:96];
        buffer_0_pc <= rotatedInput_rotated[95:64];
        buffer_0_addr <= rotatedInput_rotated[63:32];
        buffer_0_data <= rotatedInput_rotated[31:0];
      end
      if (rotatedInput_rotated[215]) begin
        buffer_1_store <= rotatedInput_rotated[214];
        buffer_1_rd <= rotatedInput_rotated[213:209];
        buffer_1_op <= rotatedInput_rotated[208:204];
        buffer_1_pc <= rotatedInput_rotated[203:172];
        buffer_1_addr <= rotatedInput_rotated[171:140];
        buffer_1_data <= rotatedInput_rotated[139:108];
      end
      if (rotatedInput_rotated[323]) begin
        buffer_2_store <= rotatedInput_rotated[322];
        buffer_2_rd <= rotatedInput_rotated[321:317];
        buffer_2_op <= rotatedInput_rotated[316:312];
        buffer_2_pc <= rotatedInput_rotated[311:280];
        buffer_2_addr <= rotatedInput_rotated[279:248];
        buffer_2_data <= rotatedInput_rotated[247:216];
      end
      if (rotatedInput_rotated[431]) begin
        buffer_3_store <= rotatedInput_rotated[430];
        buffer_3_rd <= rotatedInput_rotated[429:425];
        buffer_3_op <= rotatedInput_rotated[424:420];
        buffer_3_pc <= rotatedInput_rotated[419:388];
        buffer_3_addr <= rotatedInput_rotated[387:356];
        buffer_3_data <= rotatedInput_rotated[355:324];
      end
      enqPtr <= io_flush ? 2'h0 : enqPtr + {1'h0, io_enqValid};
      deqPtr <= io_flush ? 2'h0 : deqPtr + {1'h0, io_deqReady};
      nEnqueued <=
        io_flush ? 3'h0 : nEnqueued + {2'h0, io_enqValid} - {2'h0, io_deqReady};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:13];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hE; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        buffer_0_store = _RANDOM[4'h0][0];
        buffer_0_rd = _RANDOM[4'h0][5:1];
        buffer_0_op = _RANDOM[4'h0][10:6];
        buffer_0_pc = {_RANDOM[4'h0][31:11], _RANDOM[4'h1][10:0]};
        buffer_0_addr = {_RANDOM[4'h1][31:11], _RANDOM[4'h2][10:0]};
        buffer_0_data = {_RANDOM[4'h2][31:11], _RANDOM[4'h3][10:0]};
        buffer_1_store = _RANDOM[4'h3][11];
        buffer_1_rd = _RANDOM[4'h3][16:12];
        buffer_1_op = _RANDOM[4'h3][21:17];
        buffer_1_pc = {_RANDOM[4'h3][31:22], _RANDOM[4'h4][21:0]};
        buffer_1_addr = {_RANDOM[4'h4][31:22], _RANDOM[4'h5][21:0]};
        buffer_1_data = {_RANDOM[4'h5][31:22], _RANDOM[4'h6][21:0]};
        buffer_2_store = _RANDOM[4'h6][22];
        buffer_2_rd = _RANDOM[4'h6][27:23];
        buffer_2_op = {_RANDOM[4'h6][31:28], _RANDOM[4'h7][0]};
        buffer_2_pc = {_RANDOM[4'h7][31:1], _RANDOM[4'h8][0]};
        buffer_2_addr = {_RANDOM[4'h8][31:1], _RANDOM[4'h9][0]};
        buffer_2_data = {_RANDOM[4'h9][31:1], _RANDOM[4'hA][0]};
        buffer_3_store = _RANDOM[4'hA][1];
        buffer_3_rd = _RANDOM[4'hA][6:2];
        buffer_3_op = _RANDOM[4'hA][11:7];
        buffer_3_pc = {_RANDOM[4'hA][31:12], _RANDOM[4'hB][11:0]};
        buffer_3_addr = {_RANDOM[4'hB][31:12], _RANDOM[4'hC][11:0]};
        buffer_3_data = {_RANDOM[4'hC][31:12], _RANDOM[4'hD][11:0]};
        enqPtr = _RANDOM[4'hD][13:12];
        deqPtr = _RANDOM[4'hD][15:14];
        nEnqueued = _RANDOM[4'hD][18:16];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        buffer_0_store = 1'h0;
        buffer_0_rd = 5'h0;
        buffer_0_op = 5'h0;
        buffer_0_pc = 32'h0;
        buffer_0_addr = 32'h0;
        buffer_0_data = 32'h0;
        buffer_1_store = 1'h0;
        buffer_1_rd = 5'h0;
        buffer_1_op = 5'h0;
        buffer_1_pc = 32'h0;
        buffer_1_addr = 32'h0;
        buffer_1_data = 32'h0;
        buffer_2_store = 1'h0;
        buffer_2_rd = 5'h0;
        buffer_2_op = 5'h0;
        buffer_2_pc = 32'h0;
        buffer_2_addr = 32'h0;
        buffer_2_data = 32'h0;
        buffer_3_store = 1'h0;
        buffer_3_rd = 5'h0;
        buffer_3_op = 5'h0;
        buffer_3_pc = 32'h0;
        buffer_3_addr = 32'h0;
        buffer_3_data = 32'h0;
        enqPtr = 2'h0;
        deqPtr = 2'h0;
        nEnqueued = 3'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_nEnqueued = nEnqueued;
  assign io_nSpace = 3'h4 - nEnqueued;
  assign io_dataOut_0_store = outputBufferView_rotated[106];
  assign io_dataOut_0_rd = outputBufferView_rotated[105:101];
  assign io_dataOut_0_op = outputBufferView_rotated[100:96];
  assign io_dataOut_0_pc = outputBufferView_rotated[95:64];
  assign io_dataOut_0_addr = outputBufferView_rotated[63:32];
  assign io_dataOut_0_data = outputBufferView_rotated[31:0];
endmodule

module LsuV2(
  input          clock,
                 reset,
  output         io_req_0_ready,
  input          io_req_0_valid,
                 io_req_0_bits_store,
  input  [4:0]   io_req_0_bits_addr,
                 io_req_0_bits_op,
  input  [31:0]  io_req_0_bits_pc,
                 io_busPort_addr_0,
                 io_busPort_data_0,
  output         io_rd_valid,
  output [4:0]   io_rd_bits_addr,
  output [31:0]  io_rd_bits_data,
  output         io_ibus_valid,
  input          io_ibus_ready,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  output         io_dbus_valid,
                 io_dbus_write,
  output [31:0]  io_dbus_addr,
  output [127:0] io_dbus_wdata,
  output [15:0]  io_dbus_wmask,
  input  [127:0] io_dbus_rdata,
  output         io_flush_valid,
  input          io_flush_ready,
  output         io_flush_fencei,
  output [31:0]  io_flush_pcNext,
  output         io_fault_valid,
                 io_fault_bits_write,
  output [31:0]  io_fault_bits_addr,
                 io_fault_bits_epc,
  output         io_ebus_dbus_valid,
  input          io_ebus_dbus_ready,
  output         io_ebus_dbus_write,
  output [31:0]  io_ebus_dbus_pc,
                 io_ebus_dbus_addr,
  output [4:0]   io_ebus_dbus_size,
  output [127:0] io_ebus_dbus_wdata,
  output [15:0]  io_ebus_dbus_wmask,
  input  [127:0] io_ebus_dbus_rdata,
  input          io_ebus_fault_valid,
                 io_ebus_fault_bits_write,
  input  [31:0]  io_ebus_fault_bits_addr,
                 io_ebus_fault_bits_epc,
  output [2:0]   io_queueCapacity,
  output         io_active
);

  wire              io_req_0_ready_0;
  wire              _alignedOps_aligner_out_0_valid;
  wire [106:0]      _alignedOps_aligner_out_0_bits;
  wire [2:0]        _opQueue_io_nEnqueued;
  wire [2:0]        _opQueue_io_nSpace;
  wire              _opQueue_io_dataOut_0_store;
  wire [4:0]        _opQueue_io_dataOut_0_rd;
  wire [4:0]        _opQueue_io_dataOut_0_op;
  wire [31:0]       _opQueue_io_dataOut_0_pc;
  wire [31:0]       _opQueue_io_dataOut_0_addr;
  wire [31:0]       _opQueue_io_dataOut_0_data;
  reg               flushCmd_valid;
  reg               flushCmd_bits_fencei;
  reg  [31:0]       flushCmd_bits_pcNext;
  wire              _ops_T = io_req_0_ready_0 & io_req_0_valid;
  wire              flushCmd_result_fencei = io_req_0_bits_op == 5'h8;
  wire              _ops_T_2 = io_req_0_bits_op == 5'h9;
  wire              _ops_T_3 = io_req_0_bits_op == 5'hA;
  assign io_req_0_ready_0 = (|_opQueue_io_nSpace) & ~flushCmd_valid;
  reg               readFired_valid;
  reg  [1:0]        readFired_bits_bus;
  reg  [27:0]       readFired_bits_lineAddr;
  reg  [4:0]        slot_op;
  reg  [4:0]        slot_rd;
  reg               slot_store;
  reg  [31:0]       slot_pc;
  reg               slot_active_0;
  reg               slot_active_1;
  reg               slot_active_2;
  reg               slot_active_3;
  reg               slot_active_4;
  reg               slot_active_5;
  reg               slot_active_6;
  reg               slot_active_7;
  reg               slot_active_8;
  reg               slot_active_9;
  reg               slot_active_10;
  reg               slot_active_11;
  reg               slot_active_12;
  reg               slot_active_13;
  reg               slot_active_14;
  reg               slot_active_15;
  reg  [31:0]       slot_baseAddr;
  reg  [31:0]       slot_addrs_0;
  reg  [31:0]       slot_addrs_1;
  reg  [31:0]       slot_addrs_2;
  reg  [31:0]       slot_addrs_3;
  reg  [31:0]       slot_addrs_4;
  reg  [31:0]       slot_addrs_5;
  reg  [31:0]       slot_addrs_6;
  reg  [31:0]       slot_addrs_7;
  reg  [31:0]       slot_addrs_8;
  reg  [31:0]       slot_addrs_9;
  reg  [31:0]       slot_addrs_10;
  reg  [31:0]       slot_addrs_11;
  reg  [31:0]       slot_addrs_12;
  reg  [31:0]       slot_addrs_13;
  reg  [31:0]       slot_addrs_14;
  reg  [31:0]       slot_addrs_15;
  reg  [7:0]        slot_data_0;
  reg  [7:0]        slot_data_1;
  reg  [7:0]        slot_data_2;
  reg  [7:0]        slot_data_3;
  reg  [7:0]        slot_data_4;
  reg  [7:0]        slot_data_5;
  reg  [7:0]        slot_data_6;
  reg  [7:0]        slot_data_7;
  reg  [7:0]        slot_data_8;
  reg  [7:0]        slot_data_9;
  reg  [7:0]        slot_data_10;
  reg  [7:0]        slot_data_11;
  reg  [7:0]        slot_data_12;
  reg  [7:0]        slot_data_13;
  reg  [7:0]        slot_data_14;
  reg  [7:0]        slot_data_15;
  reg               slot_pendingVector;
  reg               slot_pendingWriteback;
  reg  [31:0]       slot_elemStride;
  reg  [31:0]       slot_segmentStride;
  reg  [2:0]        slot_elemWidth;
  reg  [2:0]        slot_sew;
  reg               slot_vectorLoop_isActive;
  reg  [1:0]        slot_vectorLoop_subvector_curr;
  reg  [1:0]        slot_vectorLoop_subvector_max;
  reg  [2:0]        slot_vectorLoop_segment_curr;
  reg  [2:0]        slot_vectorLoop_segment_max;
  reg  [2:0]        slot_vectorLoop_lmul_curr;
  reg  [2:0]        slot_vectorLoop_lmul_max;
  reg  [4:0]        slot_vectorLoop_rdStart;
  reg  [4:0]        slot_vectorLoop_rd;
  wire              _writebackUpdatedSlot_result_baseAddr_T_3 = slot_op == 5'hD;
  wire              _writebackUpdatedSlot_result_baseAddr_T_4 = slot_op == 5'h11;
  wire              _writebackUpdatedSlot_result_baseAddr_T_12 = slot_op == 5'hE;
  wire              _writebackUpdatedSlot_result_baseAddr_T_13 = slot_op == 5'h12;
  wire              _storeComplete_T_44 = slot_op == 5'hF;
  wire              _storeComplete_T_45 = slot_op == 5'h10;
  wire              _storeComplete_T_48 = slot_op == 5'h13;
  wire              _storeComplete_T_49 = slot_op == 5'h14;
  wire              loadUpdatedSlot_lineActive_0 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_0 & slot_addrs_0[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_1 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_1 & slot_addrs_1[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_2 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_2 & slot_addrs_2[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_3 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_3 & slot_addrs_3[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_4 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_4 & slot_addrs_4[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_5 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_5 & slot_addrs_5[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_6 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_6 & slot_addrs_6[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_7 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_7 & slot_addrs_7[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_8 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_8 & slot_addrs_8[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_9 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_9 & slot_addrs_9[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_10 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_10 & slot_addrs_10[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_11 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_11 & slot_addrs_11[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_12 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_12 & slot_addrs_12[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_13 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_13 & slot_addrs_13[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_14 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_14 & slot_addrs_14[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_15 =
    ~slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector)
    & readFired_valid & slot_active_15 & slot_addrs_15[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_active_0 =
    slot_active_0 & ~loadUpdatedSlot_lineActive_0;
  wire              loadUpdatedSlot_active_1 =
    slot_active_1 & ~loadUpdatedSlot_lineActive_1;
  wire              loadUpdatedSlot_active_2 =
    slot_active_2 & ~loadUpdatedSlot_lineActive_2;
  wire              loadUpdatedSlot_active_3 =
    slot_active_3 & ~loadUpdatedSlot_lineActive_3;
  wire              loadUpdatedSlot_active_4 =
    slot_active_4 & ~loadUpdatedSlot_lineActive_4;
  wire              loadUpdatedSlot_active_5 =
    slot_active_5 & ~loadUpdatedSlot_lineActive_5;
  wire              loadUpdatedSlot_active_6 =
    slot_active_6 & ~loadUpdatedSlot_lineActive_6;
  wire              loadUpdatedSlot_active_7 =
    slot_active_7 & ~loadUpdatedSlot_lineActive_7;
  wire              loadUpdatedSlot_active_8 =
    slot_active_8 & ~loadUpdatedSlot_lineActive_8;
  wire              loadUpdatedSlot_active_9 =
    slot_active_9 & ~loadUpdatedSlot_lineActive_9;
  wire              loadUpdatedSlot_active_10 =
    slot_active_10 & ~loadUpdatedSlot_lineActive_10;
  wire              loadUpdatedSlot_active_11 =
    slot_active_11 & ~loadUpdatedSlot_lineActive_11;
  wire              loadUpdatedSlot_active_12 =
    slot_active_12 & ~loadUpdatedSlot_lineActive_12;
  wire              loadUpdatedSlot_active_13 =
    slot_active_13 & ~loadUpdatedSlot_lineActive_13;
  wire              loadUpdatedSlot_active_14 =
    slot_active_14 & ~loadUpdatedSlot_lineActive_14;
  wire              loadUpdatedSlot_active_15 =
    slot_active_15 & ~loadUpdatedSlot_lineActive_15;
  wire [31:0]       targetAddress_bits =
    loadUpdatedSlot_active_0
    & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_0[31:4])
      ? slot_addrs_0
      : loadUpdatedSlot_active_1
        & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_1[31:4])
          ? slot_addrs_1
          : loadUpdatedSlot_active_2
            & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_2[31:4])
              ? slot_addrs_2
              : loadUpdatedSlot_active_3
                & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_3[31:4])
                  ? slot_addrs_3
                  : loadUpdatedSlot_active_4
                    & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_4[31:4])
                      ? slot_addrs_4
                      : loadUpdatedSlot_active_5
                        & (~readFired_valid
                           | readFired_bits_lineAddr != slot_addrs_5[31:4])
                          ? slot_addrs_5
                          : loadUpdatedSlot_active_6
                            & (~readFired_valid
                               | readFired_bits_lineAddr != slot_addrs_6[31:4])
                              ? slot_addrs_6
                              : loadUpdatedSlot_active_7
                                & (~readFired_valid
                                   | readFired_bits_lineAddr != slot_addrs_7[31:4])
                                  ? slot_addrs_7
                                  : loadUpdatedSlot_active_8
                                    & (~readFired_valid
                                       | readFired_bits_lineAddr != slot_addrs_8[31:4])
                                      ? slot_addrs_8
                                      : loadUpdatedSlot_active_9
                                        & (~readFired_valid
                                           | readFired_bits_lineAddr != slot_addrs_9[31:4])
                                          ? slot_addrs_9
                                          : loadUpdatedSlot_active_10
                                            & (~readFired_valid
                                               | readFired_bits_lineAddr != slot_addrs_10[31:4])
                                              ? slot_addrs_10
                                              : loadUpdatedSlot_active_11
                                                & (~readFired_valid
                                                   | readFired_bits_lineAddr != slot_addrs_11[31:4])
                                                  ? slot_addrs_11
                                                  : loadUpdatedSlot_active_12
                                                    & (~readFired_valid
                                                       | readFired_bits_lineAddr != slot_addrs_12[31:4])
                                                      ? slot_addrs_12
                                                      : loadUpdatedSlot_active_13
                                                        & (~readFired_valid
                                                           | readFired_bits_lineAddr != slot_addrs_13[31:4])
                                                          ? slot_addrs_13
                                                          : loadUpdatedSlot_active_14
                                                            & (~readFired_valid
                                                               | readFired_bits_lineAddr != slot_addrs_14[31:4])
                                                              ? slot_addrs_14
                                                              : loadUpdatedSlot_active_15
                                                                & (~readFired_valid
                                                                   | readFired_bits_lineAddr != slot_addrs_15[31:4])
                                                                  ? slot_addrs_15
                                                                  : 32'h0;
  wire [31:0]       targetLineAddr = {targetAddress_bits[31:4], 4'h0};
  wire              itcm = targetLineAddr < 32'h800;
  wire              dtcm = (|(targetAddress_bits[31:16])) & targetLineAddr < 32'h11000;
  wire              peri = targetLineAddr > 32'h2FFFF & targetLineAddr < 32'h31000;
  wire              canScatter =
    slot_store
    & ({_storeComplete_T_49,
        _storeComplete_T_48,
        _writebackUpdatedSlot_result_baseAddr_T_13,
        _writebackUpdatedSlot_result_baseAddr_T_4,
        _storeComplete_T_45,
        _storeComplete_T_44,
        _writebackUpdatedSlot_result_baseAddr_T_12,
        _writebackUpdatedSlot_result_baseAddr_T_3} == 8'h0 | ~slot_pendingVector);
  wire              lineActive_0 =
    canScatter & slot_active_0 & slot_addrs_0[31:4] == targetAddress_bits[31:4];
  wire              lineActive_1 =
    canScatter & slot_active_1 & slot_addrs_1[31:4] == targetAddress_bits[31:4];
  wire              lineActive_2 =
    canScatter & slot_active_2 & slot_addrs_2[31:4] == targetAddress_bits[31:4];
  wire              lineActive_3 =
    canScatter & slot_active_3 & slot_addrs_3[31:4] == targetAddress_bits[31:4];
  wire              lineActive_4 =
    canScatter & slot_active_4 & slot_addrs_4[31:4] == targetAddress_bits[31:4];
  wire              lineActive_5 =
    canScatter & slot_active_5 & slot_addrs_5[31:4] == targetAddress_bits[31:4];
  wire              lineActive_6 =
    canScatter & slot_active_6 & slot_addrs_6[31:4] == targetAddress_bits[31:4];
  wire              lineActive_7 =
    canScatter & slot_active_7 & slot_addrs_7[31:4] == targetAddress_bits[31:4];
  wire              lineActive_8 =
    canScatter & slot_active_8 & slot_addrs_8[31:4] == targetAddress_bits[31:4];
  wire              lineActive_9 =
    canScatter & slot_active_9 & slot_addrs_9[31:4] == targetAddress_bits[31:4];
  wire              lineActive_10 =
    canScatter & slot_active_10 & slot_addrs_10[31:4] == targetAddress_bits[31:4];
  wire              lineActive_11 =
    canScatter & slot_active_11 & slot_addrs_11[31:4] == targetAddress_bits[31:4];
  wire              lineActive_12 =
    canScatter & slot_active_12 & slot_addrs_12[31:4] == targetAddress_bits[31:4];
  wire              lineActive_13 =
    canScatter & slot_active_13 & slot_addrs_13[31:4] == targetAddress_bits[31:4];
  wire              lineActive_14 =
    canScatter & slot_active_14 & slot_addrs_14[31:4] == targetAddress_bits[31:4];
  wire              lineActive_15 =
    canScatter & slot_active_15 & slot_addrs_15[31:4] == targetAddress_bits[31:4];
  wire [15:0]       valueSet_1 = lineActive_0 ? 16'h1 << slot_addrs_0[3:0] : 16'h0;
  wire [15:0]       validMatrix_1 = lineActive_1 ? 16'h1 << slot_addrs_1[3:0] : 16'h0;
  wire [15:0]       validMatrix_2 = lineActive_2 ? 16'h1 << slot_addrs_2[3:0] : 16'h0;
  wire [15:0]       validMatrix_3 = lineActive_3 ? 16'h1 << slot_addrs_3[3:0] : 16'h0;
  wire [15:0]       validMatrix_4 = lineActive_4 ? 16'h1 << slot_addrs_4[3:0] : 16'h0;
  wire [15:0]       validMatrix_5 = lineActive_5 ? 16'h1 << slot_addrs_5[3:0] : 16'h0;
  wire [15:0]       validMatrix_6 = lineActive_6 ? 16'h1 << slot_addrs_6[3:0] : 16'h0;
  wire [15:0]       validMatrix_7 = lineActive_7 ? 16'h1 << slot_addrs_7[3:0] : 16'h0;
  wire [15:0]       validMatrix_8 = lineActive_8 ? 16'h1 << slot_addrs_8[3:0] : 16'h0;
  wire [15:0]       validMatrix_9 = lineActive_9 ? 16'h1 << slot_addrs_9[3:0] : 16'h0;
  wire [15:0]       validMatrix_10 = lineActive_10 ? 16'h1 << slot_addrs_10[3:0] : 16'h0;
  wire [15:0]       validMatrix_11 = lineActive_11 ? 16'h1 << slot_addrs_11[3:0] : 16'h0;
  wire [15:0]       validMatrix_12 = lineActive_12 ? 16'h1 << slot_addrs_12[3:0] : 16'h0;
  wire [15:0]       validMatrix_13 = lineActive_13 ? 16'h1 << slot_addrs_13[3:0] : 16'h0;
  wire [15:0]       validMatrix_14 = lineActive_14 ? 16'h1 << slot_addrs_14[3:0] : 16'h0;
  wire [15:0]       valueSet_2 = valueSet_1 | validMatrix_1;
  wire [15:0]       valueSet_3 = valueSet_2 | validMatrix_2;
  wire [15:0]       valueSet_4 = valueSet_3 | validMatrix_3;
  wire [15:0]       valueSet_5 = valueSet_4 | validMatrix_4;
  wire [15:0]       valueSet_6 = valueSet_5 | validMatrix_5;
  wire [15:0]       valueSet_7 = valueSet_6 | validMatrix_6;
  wire [15:0]       valueSet_8 = valueSet_7 | validMatrix_7;
  wire [15:0]       valueSet_9 = valueSet_8 | validMatrix_8;
  wire [15:0]       valueSet_10 = valueSet_9 | validMatrix_9;
  wire [15:0]       valueSet_11 = valueSet_10 | validMatrix_10;
  wire [15:0]       valueSet_12 = valueSet_11 | validMatrix_11;
  wire [15:0]       valueSet_13 = valueSet_12 | validMatrix_12;
  wire [15:0]       valueSet_14 = valueSet_13 | validMatrix_13;
  wire [15:0]       selectionMatrix_1 = validMatrix_1 & ~valueSet_1;
  wire [15:0]       selectionMatrix_2 = validMatrix_2 & ~valueSet_2;
  wire [15:0]       selectionMatrix_3 = validMatrix_3 & ~valueSet_3;
  wire [15:0]       selectionMatrix_4 = validMatrix_4 & ~valueSet_4;
  wire [15:0]       selectionMatrix_5 = validMatrix_5 & ~valueSet_5;
  wire [15:0]       selectionMatrix_6 = validMatrix_6 & ~valueSet_6;
  wire [15:0]       selectionMatrix_7 = validMatrix_7 & ~valueSet_7;
  wire [15:0]       selectionMatrix_8 = validMatrix_8 & ~valueSet_8;
  wire [15:0]       selectionMatrix_9 = validMatrix_9 & ~valueSet_9;
  wire [15:0]       selectionMatrix_10 = validMatrix_10 & ~valueSet_10;
  wire [15:0]       selectionMatrix_11 = validMatrix_11 & ~valueSet_11;
  wire [15:0]       selectionMatrix_12 = validMatrix_12 & ~valueSet_12;
  wire [15:0]       selectionMatrix_13 = validMatrix_13 & ~valueSet_13;
  wire [15:0]       selectionMatrix_14 = validMatrix_14 & ~valueSet_14;
  wire [15:0]       selectionMatrix_15 =
    (lineActive_15 ? 16'h1 << slot_addrs_15[3:0] : 16'h0)
    & ~(valueSet_14 | validMatrix_14);
  wire [15:0]       _resultMask_T_14 =
    valueSet_1 | selectionMatrix_1 | selectionMatrix_2 | selectionMatrix_3
    | selectionMatrix_4 | selectionMatrix_5 | selectionMatrix_6 | selectionMatrix_7
    | selectionMatrix_8 | selectionMatrix_9 | selectionMatrix_10 | selectionMatrix_11
    | selectionMatrix_12 | selectionMatrix_13 | selectionMatrix_14 | selectionMatrix_15;
  wire [7:0]        wdata_0 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h0
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h0
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h0
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h0
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h0
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h0
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h0
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h0
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h0
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h0
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h0
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h0
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h0
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h0
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h0
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h0
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_1 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h1
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h1
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h1
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h1
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h1
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h1
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h1
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h1
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h1
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h1
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h1
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h1
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h1
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h1
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h1
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h1
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_2 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h2
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h2
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h2
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h2
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h2
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h2
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h2
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h2
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h2
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h2
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h2
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h2
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h2
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h2
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h2
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h2
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_3 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h3
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h3
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h3
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h3
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h3
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h3
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h3
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h3
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h3
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h3
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h3
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h3
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h3
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h3
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h3
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h3
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_4 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h4
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h4
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h4
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h4
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h4
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h4
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h4
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h4
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h4
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h4
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h4
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h4
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h4
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h4
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h4
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h4
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_5 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h5
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h5
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h5
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h5
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h5
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h5
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h5
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h5
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h5
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h5
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h5
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h5
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h5
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h5
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h5
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h5
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_6 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h6
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h6
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h6
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h6
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h6
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h6
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h6
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h6
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h6
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h6
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h6
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h6
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h6
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h6
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h6
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h6
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_7 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h7
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h7
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h7
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h7
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h7
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h7
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h7
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h7
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h7
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h7
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h7
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h7
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h7
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h7
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h7
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h7
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_8 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h8
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h8
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h8
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h8
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h8
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h8
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h8
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h8
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h8
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h8
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h8
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h8
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h8
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h8
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h8
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h8
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_9 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h9
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h9
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h9
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h9
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h9
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h9
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h9
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h9
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h9
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h9
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h9
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h9
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h9
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h9
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h9
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h9
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_10 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hA
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hA
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hA
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hA
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hA
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hA
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hA
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hA
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hA
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hA
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hA
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hA
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hA
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hA
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hA
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hA
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_11 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hB
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hB
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hB
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hB
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hB
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hB
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hB
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hB
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hB
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hB
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hB
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hB
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hB
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hB
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hB
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hB
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_12 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hC
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hC
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hC
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hC
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hC
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hC
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hC
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hC
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hC
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hC
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hC
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hC
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hC
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hC
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hC
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hC
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_13 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hD
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hD
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hD
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hD
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hD
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hD
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hD
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hD
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hD
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hD
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hD
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hD
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hD
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hD
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hD
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hD
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_14 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hE
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hE
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hE
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hE
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hE
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hE
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hE
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hE
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hE
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hE
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hE
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hE
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hE
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hE
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hE
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hE
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_15 =
    lineActive_0 & (&(slot_addrs_0[3:0]))
      ? slot_data_0
      : lineActive_1 & (&(slot_addrs_1[3:0]))
          ? slot_data_1
          : lineActive_2 & (&(slot_addrs_2[3:0]))
              ? slot_data_2
              : lineActive_3 & (&(slot_addrs_3[3:0]))
                  ? slot_data_3
                  : lineActive_4 & (&(slot_addrs_4[3:0]))
                      ? slot_data_4
                      : lineActive_5 & (&(slot_addrs_5[3:0]))
                          ? slot_data_5
                          : lineActive_6 & (&(slot_addrs_6[3:0]))
                              ? slot_data_6
                              : lineActive_7 & (&(slot_addrs_7[3:0]))
                                  ? slot_data_7
                                  : lineActive_8 & (&(slot_addrs_8[3:0]))
                                      ? slot_data_8
                                      : lineActive_9 & (&(slot_addrs_9[3:0]))
                                          ? slot_data_9
                                          : lineActive_10 & (&(slot_addrs_10[3:0]))
                                              ? slot_data_10
                                              : lineActive_11 & (&(slot_addrs_11[3:0]))
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & (&(slot_addrs_12[3:0]))
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & (&(slot_addrs_13[3:0]))
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & (&(slot_addrs_14[3:0]))
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & (&(slot_addrs_15[3:0]))
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire              wordAligned = targetAddress_bits[1:0] == 2'h0;
  wire              _io_rd_flt_bits_data_T = slot_op == 5'h0;
  wire              _io_rd_flt_bits_data_T_2 = slot_op == 5'h3;
  wire              _alignedAddress_T_2 = slot_op == 5'h5;
  wire              _io_rd_flt_bits_data_T_3 = slot_op == 5'h1;
  wire              _io_rd_flt_bits_data_T_5 = slot_op == 5'h4;
  wire              _alignedAddress_T_7 = slot_op == 5'h6;
  wire              _io_rd_flt_bits_data_T_6 = slot_op == 5'h2;
  wire              _alignedAddress_T_12 = slot_op == 5'h7;
  wire              _io_rd_flt_bits_data_T_7 = slot_op == 5'hC;
  wire              _ibusFault_valid_T_1 =
    loadUpdatedSlot_active_0 | loadUpdatedSlot_active_1;
  wire              io_ibus_valid_0 =
    ~slot_pendingVector
    & (_ibusFault_valid_T_1 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
       | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5 | loadUpdatedSlot_active_6
       | loadUpdatedSlot_active_7 | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
       | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11 | loadUpdatedSlot_active_12
       | loadUpdatedSlot_active_13 | loadUpdatedSlot_active_14
       | loadUpdatedSlot_active_15) & itcm & ~slot_store;
  wire              _io_active_T = slot_active_0 | slot_active_1;
  wire              io_dbus_valid_0 =
    dtcm
    & (slot_store
         ? ~slot_pendingVector
           & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
              | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
              | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13
              | slot_active_14 | slot_active_15)
         : ~slot_pendingVector
           & (_ibusFault_valid_T_1 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
              | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5
              | loadUpdatedSlot_active_6 | loadUpdatedSlot_active_7
              | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
              | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11
              | loadUpdatedSlot_active_12 | loadUpdatedSlot_active_13
              | loadUpdatedSlot_active_14 | loadUpdatedSlot_active_15));
  wire              io_ebus_dbus_valid_0 =
    (~(itcm | dtcm | peri) | peri)
    & (slot_store
         ? ~slot_pendingVector
           & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
              | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
              | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13
              | slot_active_14 | slot_active_15)
         : ~slot_pendingVector
           & (_ibusFault_valid_T_1 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
              | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5
              | loadUpdatedSlot_active_6 | loadUpdatedSlot_active_7
              | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
              | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11
              | loadUpdatedSlot_active_12 | loadUpdatedSlot_active_13
              | loadUpdatedSlot_active_14 | loadUpdatedSlot_active_15));
  wire              ibusFired = io_ibus_valid_0 & io_ibus_ready;
  wire              ebusFired = io_ebus_dbus_valid_0 & io_ebus_dbus_ready;
  wire              ibusFault_valid =
    ~slot_pendingVector
    & (_ibusFault_valid_T_1 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
       | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5 | loadUpdatedSlot_active_6
       | loadUpdatedSlot_active_7 | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
       | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11 | loadUpdatedSlot_active_12
       | loadUpdatedSlot_active_13 | loadUpdatedSlot_active_14
       | loadUpdatedSlot_active_15) & itcm & slot_store;
  wire              io_fault_valid_0 =
    io_ebus_fault_valid ? io_ebus_fault_valid : ibusFault_valid;
  wire              io_rd_valid_0 =
    (io_fault_valid_0 | ~slot_pendingVector
     & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
         | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
         | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
         | slot_active_15) & slot_pendingWriteback)
    & (|{_io_rd_flt_bits_data_T_6,
         _io_rd_flt_bits_data_T_5,
         _io_rd_flt_bits_data_T_3,
         _io_rd_flt_bits_data_T_2,
         _io_rd_flt_bits_data_T});
  wire              io_rd_flt_valid =
    ~slot_pendingVector
    & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
        | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
        | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
        | slot_active_15) & slot_pendingWriteback & _io_rd_flt_bits_data_T_7
    & ~slot_store;
  wire [31:0]       _GEN = {slot_elemStride[27:0], 4'h0};
  wire              _vectorUpdatedSlot_T_538 = slot_sew == 3'h0;
  wire              _vectorUpdatedSlot_T_571 = slot_sew == 3'h1;
  wire              _vectorUpdatedSlot_T_636 = slot_sew == 3'h2;
  wire              _GEN_0 =
    _vectorUpdatedSlot_T_538 | _vectorUpdatedSlot_T_571 | _vectorUpdatedSlot_T_636;
  wire              _GEN_1 = _vectorUpdatedSlot_T_538 | _vectorUpdatedSlot_T_571;
  wire [31:0]       _vectorUpdatedSlot_segmentBaseAddr_T_2 =
    slot_baseAddr + slot_segmentStride * {29'h0, slot_vectorLoop_segment_curr};
  wire [31:0]       _GEN_2 = {slot_elemStride[30:0], 1'h0};
  wire [31:0]       _vectorUpdatedSlot_T_523 = slot_elemStride * 32'h3;
  wire [31:0]       _vectorUpdatedSlot_T_402 = slot_elemStride * 32'h5;
  wire [31:0]       _vectorUpdatedSlot_T_414 = slot_elemStride * 32'h6;
  wire [31:0]       _vectorUpdatedSlot_T_426 = slot_elemStride * 32'h7;
  wire [31:0]       _vectorUpdatedSlot_T_307 = slot_elemStride * 32'h9;
  wire [31:0]       _vectorUpdatedSlot_T_311 = slot_elemStride * 32'hA;
  wire [31:0]       _vectorUpdatedSlot_T_315 = slot_elemStride * 32'hB;
  wire [31:0]       _vectorUpdatedSlot_T_319 = slot_elemStride * 32'hC;
  wire [31:0]       _vectorUpdatedSlot_T_323 = slot_elemStride * 32'hD;
  wire [31:0]       _vectorUpdatedSlot_T_327 = slot_elemStride * 32'hE;
  wire [31:0]       _vectorUpdatedSlot_T_331 = slot_elemStride * 32'hF;
  wire              _writebackUpdatedSlot_result_baseAddr_T_19 = slot_elemWidth == 3'h0;
  wire [31:0]       _GEN_3 = {slot_elemStride[29:0], 2'h0};
  wire [31:0]       _GEN_4 = {slot_elemStride[28:0], 3'h0};
  wire              _writebackUpdatedSlot_result_baseAddr_T_23 = slot_elemWidth == 3'h5;
  wire              _writebackUpdatedSlot_result_baseAddr_T_27 = slot_elemWidth == 3'h6;
  wire              _GEN_5 =
    _writebackUpdatedSlot_result_baseAddr_T_19
    | _writebackUpdatedSlot_result_baseAddr_T_23
    | _writebackUpdatedSlot_result_baseAddr_T_27;
  wire              _flushCmd_T_6 =
    _ops_T & (|{_ops_T_3, _ops_T_2, flushCmd_result_fencei});
  wire              _flushCmd_T_7 = flushCmd_valid & io_flush_ready;
  wire              _nextSlot_result_elemStride_T = _opQueue_io_dataOut_0_op == 5'hD;
  wire              _nextSlot_T_16 = _opQueue_io_dataOut_0_op == 5'hE;
  wire              _nextSlot_unitStride_T = _opQueue_io_dataOut_0_op == 5'hF;
  wire              _nextSlot_unitStride_T_1 = _opQueue_io_dataOut_0_op == 5'h10;
  wire              _nextSlot_result_elemStride_T_1 = _opQueue_io_dataOut_0_op == 5'h11;
  wire              _nextSlot_T_17 = _opQueue_io_dataOut_0_op == 5'h12;
  wire              _nextSlot_unitStride_T_2 = _opQueue_io_dataOut_0_op == 5'h13;
  wire              _nextSlot_unitStride_T_3 = _opQueue_io_dataOut_0_op == 5'h14;
  wire [15:0]       nextSlot_active =
    (|{_opQueue_io_dataOut_0_op == 5'h5,
       _opQueue_io_dataOut_0_op == 5'h3,
       _opQueue_io_dataOut_0_op == 5'h0})
      ? 16'h1
      : (|{_opQueue_io_dataOut_0_op == 5'h6,
           _opQueue_io_dataOut_0_op == 5'h4,
           _opQueue_io_dataOut_0_op == 5'h1})
          ? 16'h3
          : (|{_opQueue_io_dataOut_0_op == 5'hC,
               _opQueue_io_dataOut_0_op == 5'h7,
               _opQueue_io_dataOut_0_op == 5'h2})
              ? 16'hF
              : {16{|{_nextSlot_unitStride_T_3,
                      _nextSlot_unitStride_T_2,
                      _nextSlot_T_17,
                      _nextSlot_result_elemStride_T_1,
                      _nextSlot_unitStride_T_1,
                      _nextSlot_unitStride_T,
                      _nextSlot_T_16,
                      _nextSlot_result_elemStride_T}}};
  wire [3:0][127:0] _GEN_6 =
    {{128'h0}, {io_ebus_dbus_rdata}, {io_dbus_rdata}, {io_ibus_rdata}};
  wire [127:0]      readData = _GEN_6[readFired_bits_bus];
  wire [15:0][7:0]  _GEN_7 =
    {{readData[127:120]},
     {readData[119:112]},
     {readData[111:104]},
     {readData[103:96]},
     {readData[95:88]},
     {readData[87:80]},
     {readData[79:72]},
     {readData[71:64]},
     {readData[63:56]},
     {readData[55:48]},
     {readData[47:40]},
     {readData[39:32]},
     {readData[31:24]},
     {readData[23:16]},
     {readData[15:8]},
     {readData[7:0]}};
  wire              slotFired = ebusFired | io_dbus_valid_0 | ibusFired;
  wire              _readFired_T_1 = io_dbus_valid_0 & ~slot_store;
  wire              _readFired_T_3 = ebusFired & ~slot_store;
  wire              writebackFired = io_rd_valid_0 | io_rd_flt_valid;
  wire              writebackUpdatedSlot_vectorWriteback =
    writebackFired & slot_vectorLoop_isActive;
  wire              _writebackUpdatedSlot_lmulUpdate_T =
    slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max;
  wire              _writebackUpdatedSlot_lmulUpdate_T_1 =
    slot_vectorLoop_segment_curr == slot_vectorLoop_segment_max;
  wire              _writebackUpdatedSlot_result_vectorLoop_T_22 =
    slot_vectorLoop_lmul_curr == slot_vectorLoop_lmul_max;
  wire [2:0]        _writebackUpdatedSlot_result_vectorLoop_T_23 =
    slot_vectorLoop_lmul_curr + 3'h1;
  wire              _writebackUpdatedSlot_result_vectorLoop_T_21 =
    _writebackUpdatedSlot_lmulUpdate_T & _writebackUpdatedSlot_lmulUpdate_T_1;
  wire [4:0]        _writebackUpdatedSlot_result_vectorLoop_T_25 =
    slot_vectorLoop_rdStart
    + {2'h0,
       _writebackUpdatedSlot_result_vectorLoop_T_22
         ? 3'h0
         : _writebackUpdatedSlot_result_vectorLoop_T_23};
  wire [4:0]        _writebackUpdatedSlot_result_vectorLoop_T_30 =
    slot_vectorLoop_rd + {2'h0, slot_vectorLoop_lmul_max} + 5'h1;
  wire              _GEN_8 =
    ~writebackUpdatedSlot_vectorWriteback
    | ~(_writebackUpdatedSlot_lmulUpdate_T & _writebackUpdatedSlot_lmulUpdate_T_1
        & _writebackUpdatedSlot_result_vectorLoop_T_22);
  wire              writebackUpdatedSlot_vectorLoop_isActive =
    _GEN_8 & slot_vectorLoop_isActive;
  wire              _slotNext_T_20 =
    ~(slot_pendingVector | _io_active_T | slot_active_2 | slot_active_3 | slot_active_4
      | slot_active_5 | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
      | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
      | slot_active_15 | slot_pendingWriteback | slot_vectorLoop_isActive)
    & (|_opQueue_io_nEnqueued);
  wire              _slotNext_T_37 =
    ~slot_pendingVector
    & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
       | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
       | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
       | slot_active_15);
  wire              _slotNext_T_56 =
    ~slot_pendingVector
    & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
        | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
        | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
        | slot_active_15) & slot_pendingWriteback;
  wire              _GEN_9 = slot_pendingVector | _slotNext_T_37 | ~_slotNext_T_56;
  wire              _GEN_10 = slot_pendingVector | ~_slotNext_T_37;
  wire              _GEN_11 = io_fault_valid_0 | _slotNext_T_20;
  wire [1:0]        _nextSlot_T_18 = {_nextSlot_T_17, _nextSlot_T_16};
  wire              _GEN_12 =
    slot_pendingVector | _slotNext_T_37
    | ~(_slotNext_T_56 & writebackUpdatedSlot_vectorWriteback);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      flushCmd_valid <= 1'h0;
      flushCmd_bits_fencei <= 1'h0;
      flushCmd_bits_pcNext <= 32'h0;
      readFired_valid <= 1'h0;
      readFired_bits_bus <= 2'h0;
      readFired_bits_lineAddr <= 28'h0;
      slot_op <= 5'h0;
      slot_rd <= 5'h0;
      slot_store <= 1'h0;
      slot_pc <= 32'h0;
      slot_active_0 <= 1'h0;
      slot_active_1 <= 1'h0;
      slot_active_2 <= 1'h0;
      slot_active_3 <= 1'h0;
      slot_active_4 <= 1'h0;
      slot_active_5 <= 1'h0;
      slot_active_6 <= 1'h0;
      slot_active_7 <= 1'h0;
      slot_active_8 <= 1'h0;
      slot_active_9 <= 1'h0;
      slot_active_10 <= 1'h0;
      slot_active_11 <= 1'h0;
      slot_active_12 <= 1'h0;
      slot_active_13 <= 1'h0;
      slot_active_14 <= 1'h0;
      slot_active_15 <= 1'h0;
      slot_baseAddr <= 32'h0;
      slot_addrs_0 <= 32'h0;
      slot_addrs_1 <= 32'h0;
      slot_addrs_2 <= 32'h0;
      slot_addrs_3 <= 32'h0;
      slot_addrs_4 <= 32'h0;
      slot_addrs_5 <= 32'h0;
      slot_addrs_6 <= 32'h0;
      slot_addrs_7 <= 32'h0;
      slot_addrs_8 <= 32'h0;
      slot_addrs_9 <= 32'h0;
      slot_addrs_10 <= 32'h0;
      slot_addrs_11 <= 32'h0;
      slot_addrs_12 <= 32'h0;
      slot_addrs_13 <= 32'h0;
      slot_addrs_14 <= 32'h0;
      slot_addrs_15 <= 32'h0;
      slot_data_0 <= 8'h0;
      slot_data_1 <= 8'h0;
      slot_data_2 <= 8'h0;
      slot_data_3 <= 8'h0;
      slot_data_4 <= 8'h0;
      slot_data_5 <= 8'h0;
      slot_data_6 <= 8'h0;
      slot_data_7 <= 8'h0;
      slot_data_8 <= 8'h0;
      slot_data_9 <= 8'h0;
      slot_data_10 <= 8'h0;
      slot_data_11 <= 8'h0;
      slot_data_12 <= 8'h0;
      slot_data_13 <= 8'h0;
      slot_data_14 <= 8'h0;
      slot_data_15 <= 8'h0;
      slot_pendingVector <= 1'h0;
      slot_pendingWriteback <= 1'h0;
      slot_elemStride <= 32'h0;
      slot_segmentStride <= 32'h0;
      slot_elemWidth <= 3'h0;
      slot_sew <= 3'h0;
      slot_vectorLoop_isActive <= 1'h0;
      slot_vectorLoop_subvector_curr <= 2'h0;
      slot_vectorLoop_subvector_max <= 2'h0;
      slot_vectorLoop_segment_curr <= 3'h0;
      slot_vectorLoop_segment_max <= 3'h0;
      slot_vectorLoop_lmul_curr <= 3'h0;
      slot_vectorLoop_lmul_max <= 3'h0;
      slot_vectorLoop_rdStart <= 5'h0;
      slot_vectorLoop_rd <= 5'h0;
    end
    else begin
      flushCmd_valid <= _flushCmd_T_6 | ~_flushCmd_T_7 & flushCmd_valid;
      flushCmd_bits_fencei <=
        _flushCmd_T_6 ? flushCmd_result_fencei : ~_flushCmd_T_7 & flushCmd_bits_fencei;
      if (_flushCmd_T_6)
        flushCmd_bits_pcNext <= io_req_0_bits_pc + 32'h4;
      else if (_flushCmd_T_7)
        flushCmd_bits_pcNext <= 32'h0;
      readFired_valid <=
        ibusFired | io_dbus_valid_0 & ~slot_store | ebusFired & ~slot_store;
      if (ibusFired)
        readFired_bits_bus <= 2'h0;
      else if (_readFired_T_1)
        readFired_bits_bus <= 2'h1;
      else if (_readFired_T_3)
        readFired_bits_bus <= 2'h2;
      if (ibusFired | _readFired_T_1 | _readFired_T_3)
        readFired_bits_lineAddr <= targetAddress_bits[31:4];
      if (io_fault_valid_0) begin
        slot_op <= 5'h0;
        slot_rd <= 5'h0;
        slot_pc <= 32'h0;
        slot_baseAddr <= 32'h0;
        slot_addrs_0 <= 32'h0;
        slot_addrs_1 <= 32'h0;
        slot_addrs_2 <= 32'h0;
        slot_addrs_3 <= 32'h0;
        slot_addrs_4 <= 32'h0;
        slot_addrs_5 <= 32'h0;
        slot_addrs_6 <= 32'h0;
        slot_addrs_7 <= 32'h0;
        slot_addrs_8 <= 32'h0;
        slot_addrs_9 <= 32'h0;
        slot_addrs_10 <= 32'h0;
        slot_addrs_11 <= 32'h0;
        slot_addrs_12 <= 32'h0;
        slot_addrs_13 <= 32'h0;
        slot_addrs_14 <= 32'h0;
        slot_addrs_15 <= 32'h0;
        slot_data_0 <= 8'h0;
        slot_data_1 <= 8'h0;
        slot_data_2 <= 8'h0;
        slot_data_3 <= 8'h0;
        slot_elemStride <= 32'h0;
        slot_segmentStride <= 32'h0;
      end
      else if (_slotNext_T_20) begin
        slot_op <= _opQueue_io_dataOut_0_op;
        slot_rd <= _opQueue_io_dataOut_0_rd;
        slot_pc <= _opQueue_io_dataOut_0_pc;
        slot_baseAddr <= _opQueue_io_dataOut_0_addr;
        slot_addrs_0 <= _opQueue_io_dataOut_0_addr;
        slot_addrs_1 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data
            : _opQueue_io_dataOut_0_addr + 32'h1;
        slot_addrs_2 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + {_opQueue_io_dataOut_0_data[30:0], 1'h0}
            : _opQueue_io_dataOut_0_addr + 32'h2;
        slot_addrs_3 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'h3
            : _opQueue_io_dataOut_0_addr + 32'h3;
        slot_addrs_4 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + {_opQueue_io_dataOut_0_data[29:0], 2'h0}
            : _opQueue_io_dataOut_0_addr + 32'h4;
        slot_addrs_5 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'h5
            : _opQueue_io_dataOut_0_addr + 32'h5;
        slot_addrs_6 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'h6
            : _opQueue_io_dataOut_0_addr + 32'h6;
        slot_addrs_7 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'h7
            : _opQueue_io_dataOut_0_addr + 32'h7;
        slot_addrs_8 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + {_opQueue_io_dataOut_0_data[28:0], 3'h0}
            : _opQueue_io_dataOut_0_addr + 32'h8;
        slot_addrs_9 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'h9
            : _opQueue_io_dataOut_0_addr + 32'h9;
        slot_addrs_10 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hA
            : _opQueue_io_dataOut_0_addr + 32'hA;
        slot_addrs_11 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hB
            : _opQueue_io_dataOut_0_addr + 32'hB;
        slot_addrs_12 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hC
            : _opQueue_io_dataOut_0_addr + 32'hC;
        slot_addrs_13 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hD
            : _opQueue_io_dataOut_0_addr + 32'hD;
        slot_addrs_14 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hE
            : _opQueue_io_dataOut_0_addr + 32'hE;
        slot_addrs_15 <=
          (|_nextSlot_T_18)
            ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hF
            : _opQueue_io_dataOut_0_addr + 32'hF;
        slot_data_0 <= _opQueue_io_dataOut_0_data[7:0];
        slot_data_1 <= _opQueue_io_dataOut_0_data[15:8];
        slot_data_2 <= _opQueue_io_dataOut_0_data[23:16];
        slot_data_3 <= _opQueue_io_dataOut_0_data[31:24];
        slot_elemStride <=
          (|{_nextSlot_result_elemStride_T_1, _nextSlot_result_elemStride_T})
            ? 32'h4
            : _opQueue_io_dataOut_0_data;
        slot_segmentStride <= 32'h1;
      end
      else begin
        if (_GEN_9) begin
        end
        else
          slot_rd <=
            writebackUpdatedSlot_vectorWriteback
              ? (_writebackUpdatedSlot_result_vectorLoop_T_21
                   ? _writebackUpdatedSlot_result_vectorLoop_T_25
                   : _writebackUpdatedSlot_lmulUpdate_T
                       ? _writebackUpdatedSlot_result_vectorLoop_T_30
                       : slot_vectorLoop_rd)
              : slot_vectorLoop_rd;
        if (slot_pendingVector | _slotNext_T_37
            | ~(_slotNext_T_56 & writebackFired & writebackUpdatedSlot_vectorWriteback
                & _writebackUpdatedSlot_lmulUpdate_T
                & _writebackUpdatedSlot_lmulUpdate_T_1)) begin
        end
        else if (|{_writebackUpdatedSlot_result_baseAddr_T_4,
                   _writebackUpdatedSlot_result_baseAddr_T_3})
          slot_baseAddr <=
            slot_baseAddr + {25'h0, slot_vectorLoop_segment_max, 4'h0} + 32'h10;
        else if (|{_writebackUpdatedSlot_result_baseAddr_T_13,
                   _writebackUpdatedSlot_result_baseAddr_T_12})
          slot_baseAddr <=
            _writebackUpdatedSlot_result_baseAddr_T_19
              ? slot_baseAddr + _GEN
              : _writebackUpdatedSlot_result_baseAddr_T_23
                  ? slot_baseAddr + _GEN_4
                  : _writebackUpdatedSlot_result_baseAddr_T_27
                      ? slot_baseAddr + _GEN_3
                      : slot_baseAddr + _GEN;
        if (slot_pendingVector) begin
          if (|{_writebackUpdatedSlot_result_baseAddr_T_4,
                _writebackUpdatedSlot_result_baseAddr_T_3}) begin
            slot_addrs_0 <= _GEN_5 ? _vectorUpdatedSlot_segmentBaseAddr_T_2 : 32'h0;
            slot_addrs_1 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0;
            slot_addrs_2 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                        : 32'h0;
            slot_addrs_3 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_523
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0;
            slot_addrs_4 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_3
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                        : 32'h0;
            slot_addrs_5 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_402
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                        : 32'h0;
            slot_addrs_6 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_414
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_523
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h2
                        : 32'h0;
            slot_addrs_7 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_426
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_523
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h3
                        : 32'h0;
            slot_addrs_8 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_4
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_3
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2
                        : 32'h0;
            slot_addrs_9 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_307
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_3 + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h1
                        : 32'h0;
            slot_addrs_10 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_311
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_402
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h2
                        : 32'h0;
            slot_addrs_11 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_315
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_402
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h3
                        : 32'h0;
            slot_addrs_12 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_319
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_414
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523
                        : 32'h0;
            slot_addrs_13 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_323
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_414
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523 + 32'h1
                        : 32'h0;
            slot_addrs_14 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_327
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_426
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523 + 32'h2
                        : 32'h0;
            slot_addrs_15 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_331
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_426
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523 + 32'h3
                        : 32'h0;
          end
          else if (|{_writebackUpdatedSlot_result_baseAddr_T_13,
                     _writebackUpdatedSlot_result_baseAddr_T_12}) begin
            slot_addrs_0 <= _GEN_5 ? _vectorUpdatedSlot_segmentBaseAddr_T_2 : 32'h0;
            slot_addrs_1 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0;
            slot_addrs_2 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                        : 32'h0;
            slot_addrs_3 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_523
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0;
            slot_addrs_4 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_3
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                        : 32'h0;
            slot_addrs_5 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_402
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                        : 32'h0;
            slot_addrs_6 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_414
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_523
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h2
                        : 32'h0;
            slot_addrs_7 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_426
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_523
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h3
                        : 32'h0;
            slot_addrs_8 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_4
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_3
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2
                        : 32'h0;
            slot_addrs_9 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_307
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_3 + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h1
                        : 32'h0;
            slot_addrs_10 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_311
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_402
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h2
                        : 32'h0;
            slot_addrs_11 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_315
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_402
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_2 + 32'h3
                        : 32'h0;
            slot_addrs_12 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_319
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_414
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523
                        : 32'h0;
            slot_addrs_13 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_323
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_414
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523 + 32'h1
                        : 32'h0;
            slot_addrs_14 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_327
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_426
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523 + 32'h2
                        : 32'h0;
            slot_addrs_15 <=
              _writebackUpdatedSlot_result_baseAddr_T_19
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_331
                : _writebackUpdatedSlot_result_baseAddr_T_23
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _vectorUpdatedSlot_T_426
                      + 32'h1
                    : _writebackUpdatedSlot_result_baseAddr_T_27
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_T_523 + 32'h3
                        : 32'h0;
          end
          else if (|{_storeComplete_T_49,
                     _storeComplete_T_48,
                     _storeComplete_T_45,
                     _storeComplete_T_44}) begin
            slot_addrs_0 <= _GEN_0 ? _vectorUpdatedSlot_segmentBaseAddr_T_2 : 32'h0;
            slot_addrs_1 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0;
            slot_addrs_2 <=
              _GEN_1
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_636
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                    : 32'h0;
            slot_addrs_3 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0;
            slot_addrs_4 <= _GEN_0 ? _vectorUpdatedSlot_segmentBaseAddr_T_2 : 32'h0;
            slot_addrs_5 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0;
            slot_addrs_6 <=
              _GEN_1
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_636
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                    : 32'h0;
            slot_addrs_7 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0;
            slot_addrs_8 <= _GEN_0 ? _vectorUpdatedSlot_segmentBaseAddr_T_2 : 32'h0;
            slot_addrs_9 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0;
            slot_addrs_10 <=
              _GEN_1
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_636
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                    : 32'h0;
            slot_addrs_11 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0;
            slot_addrs_12 <= _GEN_0 ? _vectorUpdatedSlot_segmentBaseAddr_T_2 : 32'h0;
            slot_addrs_13 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0;
            slot_addrs_14 <=
              _GEN_1
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_636
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                    : 32'h0;
            slot_addrs_15 <=
              _vectorUpdatedSlot_T_538
                ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                : _vectorUpdatedSlot_T_571
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                    : _vectorUpdatedSlot_T_636
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0;
          end
        end
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_0) begin
        end
        else
          slot_data_0 <= _GEN_7[slot_addrs_0[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_1) begin
        end
        else
          slot_data_1 <= _GEN_7[slot_addrs_1[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_2) begin
        end
        else
          slot_data_2 <= _GEN_7[slot_addrs_2[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_3) begin
        end
        else
          slot_data_3 <= _GEN_7[slot_addrs_3[3:0]];
      end
      slot_store <=
        ~io_fault_valid_0 & (_slotNext_T_20 ? _opQueue_io_dataOut_0_store : slot_store);
      slot_active_0 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[0]
             : _GEN_10
                 ? slot_active_0
                 : slot_store
                     ? slot_active_0 & ~(slotFired & (|valueSet_1))
                     : loadUpdatedSlot_active_0);
      slot_active_1 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[1]
             : _GEN_10
                 ? slot_active_1
                 : slot_store
                     ? slot_active_1 & ~(slotFired & (|selectionMatrix_1))
                     : loadUpdatedSlot_active_1);
      slot_active_2 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[2]
             : _GEN_10
                 ? slot_active_2
                 : slot_store
                     ? slot_active_2 & ~(slotFired & (|selectionMatrix_2))
                     : loadUpdatedSlot_active_2);
      slot_active_3 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[3]
             : _GEN_10
                 ? slot_active_3
                 : slot_store
                     ? slot_active_3 & ~(slotFired & (|selectionMatrix_3))
                     : loadUpdatedSlot_active_3);
      slot_active_4 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[4]
             : _GEN_10
                 ? slot_active_4
                 : slot_store
                     ? slot_active_4 & ~(slotFired & (|selectionMatrix_4))
                     : loadUpdatedSlot_active_4);
      slot_active_5 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[5]
             : _GEN_10
                 ? slot_active_5
                 : slot_store
                     ? slot_active_5 & ~(slotFired & (|selectionMatrix_5))
                     : loadUpdatedSlot_active_5);
      slot_active_6 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[6]
             : _GEN_10
                 ? slot_active_6
                 : slot_store
                     ? slot_active_6 & ~(slotFired & (|selectionMatrix_6))
                     : loadUpdatedSlot_active_6);
      slot_active_7 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[7]
             : _GEN_10
                 ? slot_active_7
                 : slot_store
                     ? slot_active_7 & ~(slotFired & (|selectionMatrix_7))
                     : loadUpdatedSlot_active_7);
      slot_active_8 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[8]
             : _GEN_10
                 ? slot_active_8
                 : slot_store
                     ? slot_active_8 & ~(slotFired & (|selectionMatrix_8))
                     : loadUpdatedSlot_active_8);
      slot_active_9 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[9]
             : _GEN_10
                 ? slot_active_9
                 : slot_store
                     ? slot_active_9 & ~(slotFired & (|selectionMatrix_9))
                     : loadUpdatedSlot_active_9);
      slot_active_10 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[10]
             : _GEN_10
                 ? slot_active_10
                 : slot_store
                     ? slot_active_10 & ~(slotFired & (|selectionMatrix_10))
                     : loadUpdatedSlot_active_10);
      slot_active_11 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[11]
             : _GEN_10
                 ? slot_active_11
                 : slot_store
                     ? slot_active_11 & ~(slotFired & (|selectionMatrix_11))
                     : loadUpdatedSlot_active_11);
      slot_active_12 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[12]
             : _GEN_10
                 ? slot_active_12
                 : slot_store
                     ? slot_active_12 & ~(slotFired & (|selectionMatrix_12))
                     : loadUpdatedSlot_active_12);
      slot_active_13 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[13]
             : _GEN_10
                 ? slot_active_13
                 : slot_store
                     ? slot_active_13 & ~(slotFired & (|selectionMatrix_13))
                     : loadUpdatedSlot_active_13);
      slot_active_14 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[14]
             : _GEN_10
                 ? slot_active_14
                 : slot_store
                     ? slot_active_14 & ~(slotFired & (|selectionMatrix_14))
                     : loadUpdatedSlot_active_14);
      slot_active_15 <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? nextSlot_active[15]
             : _GEN_10
                 ? slot_active_15
                 : slot_store
                     ? slot_active_15 & ~(slotFired & (|selectionMatrix_15))
                     : loadUpdatedSlot_active_15);
      if (_GEN_11) begin
        slot_data_4 <= 8'h0;
        slot_data_5 <= 8'h0;
        slot_data_6 <= 8'h0;
        slot_data_7 <= 8'h0;
        slot_data_8 <= 8'h0;
        slot_data_9 <= 8'h0;
        slot_data_10 <= 8'h0;
        slot_data_11 <= 8'h0;
        slot_data_12 <= 8'h0;
        slot_data_13 <= 8'h0;
        slot_data_14 <= 8'h0;
        slot_data_15 <= 8'h0;
        slot_elemWidth <= 3'h0;
        slot_sew <= 3'h0;
        slot_vectorLoop_subvector_curr <= 2'h0;
        slot_vectorLoop_subvector_max <= 2'h0;
        slot_vectorLoop_segment_curr <= 3'h0;
        slot_vectorLoop_segment_max <= 3'h0;
        slot_vectorLoop_lmul_curr <= 3'h0;
        slot_vectorLoop_lmul_max <= 3'h0;
        slot_vectorLoop_rdStart <= 5'h0;
        slot_vectorLoop_rd <= 5'h0;
      end
      else begin
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_4) begin
        end
        else
          slot_data_4 <= _GEN_7[slot_addrs_4[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_5) begin
        end
        else
          slot_data_5 <= _GEN_7[slot_addrs_5[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_6) begin
        end
        else
          slot_data_6 <= _GEN_7[slot_addrs_6[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_7) begin
        end
        else
          slot_data_7 <= _GEN_7[slot_addrs_7[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_8) begin
        end
        else
          slot_data_8 <= _GEN_7[slot_addrs_8[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_9) begin
        end
        else
          slot_data_9 <= _GEN_7[slot_addrs_9[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_10) begin
        end
        else
          slot_data_10 <= _GEN_7[slot_addrs_10[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_11) begin
        end
        else
          slot_data_11 <= _GEN_7[slot_addrs_11[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_12) begin
        end
        else
          slot_data_12 <= _GEN_7[slot_addrs_12[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_13) begin
        end
        else
          slot_data_13 <= _GEN_7[slot_addrs_13[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_14) begin
        end
        else
          slot_data_14 <= _GEN_7[slot_addrs_14[3:0]];
        if (slot_pendingVector | ~_slotNext_T_37 | slot_store
            | ~loadUpdatedSlot_lineActive_15) begin
        end
        else
          slot_data_15 <= _GEN_7[slot_addrs_15[3:0]];
        if (_GEN_12) begin
        end
        else
          slot_vectorLoop_subvector_curr <=
            _writebackUpdatedSlot_lmulUpdate_T
              ? 2'h0
              : slot_vectorLoop_subvector_curr + 2'h1;
        if (slot_pendingVector | _slotNext_T_37
            | ~(_slotNext_T_56 & writebackUpdatedSlot_vectorWriteback
                & _writebackUpdatedSlot_lmulUpdate_T)) begin
        end
        else
          slot_vectorLoop_segment_curr <=
            _writebackUpdatedSlot_lmulUpdate_T_1
              ? 3'h0
              : slot_vectorLoop_segment_curr + 3'h1;
        if (slot_pendingVector | _slotNext_T_37
            | ~(_slotNext_T_56 & writebackUpdatedSlot_vectorWriteback
                & _writebackUpdatedSlot_lmulUpdate_T
                & _writebackUpdatedSlot_lmulUpdate_T_1)) begin
        end
        else
          slot_vectorLoop_lmul_curr <=
            _writebackUpdatedSlot_result_vectorLoop_T_22
              ? 3'h0
              : _writebackUpdatedSlot_result_vectorLoop_T_23;
        if (_GEN_12) begin
        end
        else if (_writebackUpdatedSlot_result_vectorLoop_T_21)
          slot_vectorLoop_rd <= _writebackUpdatedSlot_result_vectorLoop_T_25;
        else if (_writebackUpdatedSlot_lmulUpdate_T)
          slot_vectorLoop_rd <= _writebackUpdatedSlot_result_vectorLoop_T_30;
      end
      slot_pendingVector <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? (|{_nextSlot_unitStride_T_3,
                  _nextSlot_unitStride_T_2,
                  _nextSlot_T_17,
                  _nextSlot_result_elemStride_T_1,
                  _nextSlot_unitStride_T_1,
                  _nextSlot_unitStride_T,
                  _nextSlot_T_16,
                  _nextSlot_result_elemStride_T})
             : _GEN_9
                 ? slot_pendingVector
                 : writebackFired
                     ? writebackUpdatedSlot_vectorLoop_isActive
                     : slot_pendingWriteback);
      slot_pendingWriteback <=
        ~io_fault_valid_0
        & (_slotNext_T_20
             ? (|{~_opQueue_io_dataOut_0_store,
                  _nextSlot_unitStride_T_3,
                  _nextSlot_unitStride_T_2,
                  _nextSlot_T_17,
                  _nextSlot_result_elemStride_T_1,
                  _nextSlot_unitStride_T_1,
                  _nextSlot_unitStride_T,
                  _nextSlot_T_16,
                  _nextSlot_result_elemStride_T})
             : slot_pendingVector | _slotNext_T_37 | ~(_slotNext_T_56 & writebackFired)
                 ? slot_pendingWriteback
                 : writebackUpdatedSlot_vectorLoop_isActive);
      slot_vectorLoop_isActive <=
        ~_GEN_11 & (slot_pendingVector | _slotNext_T_37 | ~_slotNext_T_56 | _GEN_8)
        & slot_vectorLoop_isActive;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:27];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1C; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        flushCmd_valid = _RANDOM[5'h0][0];
        flushCmd_bits_fencei = _RANDOM[5'h0][2];
        flushCmd_bits_pcNext = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};
        readFired_valid = _RANDOM[5'h1][3];
        readFired_bits_bus = _RANDOM[5'h1][5:4];
        readFired_bits_lineAddr = {_RANDOM[5'h1][31:6], _RANDOM[5'h2][1:0]};
        slot_op = _RANDOM[5'h2][6:2];
        slot_rd = _RANDOM[5'h2][11:7];
        slot_store = _RANDOM[5'h2][12];
        slot_pc = {_RANDOM[5'h2][31:13], _RANDOM[5'h3][12:0]};
        slot_active_0 = _RANDOM[5'h3][13];
        slot_active_1 = _RANDOM[5'h3][14];
        slot_active_2 = _RANDOM[5'h3][15];
        slot_active_3 = _RANDOM[5'h3][16];
        slot_active_4 = _RANDOM[5'h3][17];
        slot_active_5 = _RANDOM[5'h3][18];
        slot_active_6 = _RANDOM[5'h3][19];
        slot_active_7 = _RANDOM[5'h3][20];
        slot_active_8 = _RANDOM[5'h3][21];
        slot_active_9 = _RANDOM[5'h3][22];
        slot_active_10 = _RANDOM[5'h3][23];
        slot_active_11 = _RANDOM[5'h3][24];
        slot_active_12 = _RANDOM[5'h3][25];
        slot_active_13 = _RANDOM[5'h3][26];
        slot_active_14 = _RANDOM[5'h3][27];
        slot_active_15 = _RANDOM[5'h3][28];
        slot_baseAddr = {_RANDOM[5'h3][31:29], _RANDOM[5'h4][28:0]};
        slot_addrs_0 = {_RANDOM[5'h4][31:29], _RANDOM[5'h5][28:0]};
        slot_addrs_1 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][28:0]};
        slot_addrs_2 = {_RANDOM[5'h6][31:29], _RANDOM[5'h7][28:0]};
        slot_addrs_3 = {_RANDOM[5'h7][31:29], _RANDOM[5'h8][28:0]};
        slot_addrs_4 = {_RANDOM[5'h8][31:29], _RANDOM[5'h9][28:0]};
        slot_addrs_5 = {_RANDOM[5'h9][31:29], _RANDOM[5'hA][28:0]};
        slot_addrs_6 = {_RANDOM[5'hA][31:29], _RANDOM[5'hB][28:0]};
        slot_addrs_7 = {_RANDOM[5'hB][31:29], _RANDOM[5'hC][28:0]};
        slot_addrs_8 = {_RANDOM[5'hC][31:29], _RANDOM[5'hD][28:0]};
        slot_addrs_9 = {_RANDOM[5'hD][31:29], _RANDOM[5'hE][28:0]};
        slot_addrs_10 = {_RANDOM[5'hE][31:29], _RANDOM[5'hF][28:0]};
        slot_addrs_11 = {_RANDOM[5'hF][31:29], _RANDOM[5'h10][28:0]};
        slot_addrs_12 = {_RANDOM[5'h10][31:29], _RANDOM[5'h11][28:0]};
        slot_addrs_13 = {_RANDOM[5'h11][31:29], _RANDOM[5'h12][28:0]};
        slot_addrs_14 = {_RANDOM[5'h12][31:29], _RANDOM[5'h13][28:0]};
        slot_addrs_15 = {_RANDOM[5'h13][31:29], _RANDOM[5'h14][28:0]};
        slot_data_0 = {_RANDOM[5'h14][31:29], _RANDOM[5'h15][4:0]};
        slot_data_1 = _RANDOM[5'h15][12:5];
        slot_data_2 = _RANDOM[5'h15][20:13];
        slot_data_3 = _RANDOM[5'h15][28:21];
        slot_data_4 = {_RANDOM[5'h15][31:29], _RANDOM[5'h16][4:0]};
        slot_data_5 = _RANDOM[5'h16][12:5];
        slot_data_6 = _RANDOM[5'h16][20:13];
        slot_data_7 = _RANDOM[5'h16][28:21];
        slot_data_8 = {_RANDOM[5'h16][31:29], _RANDOM[5'h17][4:0]};
        slot_data_9 = _RANDOM[5'h17][12:5];
        slot_data_10 = _RANDOM[5'h17][20:13];
        slot_data_11 = _RANDOM[5'h17][28:21];
        slot_data_12 = {_RANDOM[5'h17][31:29], _RANDOM[5'h18][4:0]};
        slot_data_13 = _RANDOM[5'h18][12:5];
        slot_data_14 = _RANDOM[5'h18][20:13];
        slot_data_15 = _RANDOM[5'h18][28:21];
        slot_pendingVector = _RANDOM[5'h18][29];
        slot_pendingWriteback = _RANDOM[5'h18][30];
        slot_elemStride = {_RANDOM[5'h18][31], _RANDOM[5'h19][30:0]};
        slot_segmentStride = {_RANDOM[5'h19][31], _RANDOM[5'h1A][30:0]};
        slot_elemWidth = {_RANDOM[5'h1A][31], _RANDOM[5'h1B][1:0]};
        slot_sew = _RANDOM[5'h1B][4:2];
        slot_vectorLoop_isActive = _RANDOM[5'h1B][5];
        slot_vectorLoop_subvector_curr = _RANDOM[5'h1B][7:6];
        slot_vectorLoop_subvector_max = _RANDOM[5'h1B][9:8];
        slot_vectorLoop_segment_curr = _RANDOM[5'h1B][12:10];
        slot_vectorLoop_segment_max = _RANDOM[5'h1B][15:13];
        slot_vectorLoop_lmul_curr = _RANDOM[5'h1B][18:16];
        slot_vectorLoop_lmul_max = _RANDOM[5'h1B][21:19];
        slot_vectorLoop_rdStart = _RANDOM[5'h1B][26:22];
        slot_vectorLoop_rd = _RANDOM[5'h1B][31:27];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        flushCmd_valid = 1'h0;
        flushCmd_bits_fencei = 1'h0;
        flushCmd_bits_pcNext = 32'h0;
        readFired_valid = 1'h0;
        readFired_bits_bus = 2'h0;
        readFired_bits_lineAddr = 28'h0;
        slot_op = 5'h0;
        slot_rd = 5'h0;
        slot_store = 1'h0;
        slot_pc = 32'h0;
        slot_active_0 = 1'h0;
        slot_active_1 = 1'h0;
        slot_active_2 = 1'h0;
        slot_active_3 = 1'h0;
        slot_active_4 = 1'h0;
        slot_active_5 = 1'h0;
        slot_active_6 = 1'h0;
        slot_active_7 = 1'h0;
        slot_active_8 = 1'h0;
        slot_active_9 = 1'h0;
        slot_active_10 = 1'h0;
        slot_active_11 = 1'h0;
        slot_active_12 = 1'h0;
        slot_active_13 = 1'h0;
        slot_active_14 = 1'h0;
        slot_active_15 = 1'h0;
        slot_baseAddr = 32'h0;
        slot_addrs_0 = 32'h0;
        slot_addrs_1 = 32'h0;
        slot_addrs_2 = 32'h0;
        slot_addrs_3 = 32'h0;
        slot_addrs_4 = 32'h0;
        slot_addrs_5 = 32'h0;
        slot_addrs_6 = 32'h0;
        slot_addrs_7 = 32'h0;
        slot_addrs_8 = 32'h0;
        slot_addrs_9 = 32'h0;
        slot_addrs_10 = 32'h0;
        slot_addrs_11 = 32'h0;
        slot_addrs_12 = 32'h0;
        slot_addrs_13 = 32'h0;
        slot_addrs_14 = 32'h0;
        slot_addrs_15 = 32'h0;
        slot_data_0 = 8'h0;
        slot_data_1 = 8'h0;
        slot_data_2 = 8'h0;
        slot_data_3 = 8'h0;
        slot_data_4 = 8'h0;
        slot_data_5 = 8'h0;
        slot_data_6 = 8'h0;
        slot_data_7 = 8'h0;
        slot_data_8 = 8'h0;
        slot_data_9 = 8'h0;
        slot_data_10 = 8'h0;
        slot_data_11 = 8'h0;
        slot_data_12 = 8'h0;
        slot_data_13 = 8'h0;
        slot_data_14 = 8'h0;
        slot_data_15 = 8'h0;
        slot_pendingVector = 1'h0;
        slot_pendingWriteback = 1'h0;
        slot_elemStride = 32'h0;
        slot_segmentStride = 32'h0;
        slot_elemWidth = 3'h0;
        slot_sew = 3'h0;
        slot_vectorLoop_isActive = 1'h0;
        slot_vectorLoop_subvector_curr = 2'h0;
        slot_vectorLoop_subvector_max = 2'h0;
        slot_vectorLoop_segment_curr = 3'h0;
        slot_vectorLoop_segment_max = 3'h0;
        slot_vectorLoop_lmul_curr = 3'h0;
        slot_vectorLoop_lmul_max = 3'h0;
        slot_vectorLoop_rdStart = 5'h0;
        slot_vectorLoop_rd = 5'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CircularBufferMulti_1 opQueue (
    .clock              (clock),
    .reset              (reset),
    .io_enqValid        (_alignedOps_aligner_out_0_valid),
    .io_enqData_0_store (_alignedOps_aligner_out_0_bits[106]),
    .io_enqData_0_rd    (_alignedOps_aligner_out_0_bits[105:101]),
    .io_enqData_0_op    (_alignedOps_aligner_out_0_bits[100:96]),
    .io_enqData_0_pc    (_alignedOps_aligner_out_0_bits[95:64]),
    .io_enqData_0_addr  (_alignedOps_aligner_out_0_bits[63:32]),
    .io_enqData_0_data  (_alignedOps_aligner_out_0_bits[31:0]),
    .io_nEnqueued       (_opQueue_io_nEnqueued),
    .io_nSpace          (_opQueue_io_nSpace),
    .io_dataOut_0_store (_opQueue_io_dataOut_0_store),
    .io_dataOut_0_rd    (_opQueue_io_dataOut_0_rd),
    .io_dataOut_0_op    (_opQueue_io_dataOut_0_op),
    .io_dataOut_0_pc    (_opQueue_io_dataOut_0_pc),
    .io_dataOut_0_addr  (_opQueue_io_dataOut_0_addr),
    .io_dataOut_0_data  (_opQueue_io_dataOut_0_data),
    .io_deqReady
      (~(slot_pendingVector | _io_active_T | slot_active_2 | slot_active_3 | slot_active_4
         | slot_active_5 | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
         | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13
         | slot_active_14 | slot_active_15 | slot_pendingWriteback
         | slot_vectorLoop_isActive) & (|_opQueue_io_nEnqueued)),
    .io_flush           (1'h0)
  );
  Aligner_107_1 alignedOps_aligner (
    .in_0_valid  (_ops_T & {_ops_T_3, _ops_T_2, flushCmd_result_fencei} == 3'h0),
    .in_0_bits
      ({io_req_0_bits_store,
        io_req_0_bits_addr,
        io_req_0_bits_op,
        io_req_0_bits_pc,
        io_busPort_addr_0,
        io_busPort_data_0}),
    .out_0_valid (_alignedOps_aligner_out_0_valid),
    .out_0_bits  (_alignedOps_aligner_out_0_bits)
  );
  assign io_req_0_ready = io_req_0_ready_0;
  assign io_rd_valid = io_rd_valid_0;
  assign io_rd_bits_addr = slot_rd;
  assign io_rd_bits_data =
    _io_rd_flt_bits_data_T
      ? {{24{slot_data_0[7]}}, slot_data_0}
      : _io_rd_flt_bits_data_T_2
          ? {24'h0, slot_data_0}
          : _io_rd_flt_bits_data_T_3
              ? {{16{slot_data_1[7]}}, slot_data_1, slot_data_0}
              : _io_rd_flt_bits_data_T_5
                  ? {16'h0, slot_data_1, slot_data_0}
                  : _io_rd_flt_bits_data_T_6 | _io_rd_flt_bits_data_T_7
                      ? {slot_data_3, slot_data_2, slot_data_1, slot_data_0}
                      : 32'h0;
  assign io_ibus_valid = io_ibus_valid_0;
  assign io_ibus_addr = targetLineAddr;
  assign io_dbus_valid = io_dbus_valid_0;
  assign io_dbus_write = slot_store;
  assign io_dbus_addr = targetLineAddr;
  assign io_dbus_wdata =
    {wdata_15,
     wdata_14,
     wdata_13,
     wdata_12,
     wdata_11,
     wdata_10,
     wdata_9,
     wdata_8,
     wdata_7,
     wdata_6,
     wdata_5,
     wdata_4,
     wdata_3,
     wdata_2,
     wdata_1,
     wdata_0};
  assign io_dbus_wmask = _resultMask_T_14;
  assign io_flush_valid = flushCmd_valid;
  assign io_flush_fencei = flushCmd_bits_fencei;
  assign io_flush_pcNext = flushCmd_bits_pcNext;
  assign io_fault_valid = io_fault_valid_0;
  assign io_fault_bits_write =
    io_ebus_fault_valid ? io_ebus_fault_bits_write : ibusFault_valid;
  assign io_fault_bits_addr =
    io_ebus_fault_valid
      ? io_ebus_fault_bits_addr
      : ibusFault_valid ? targetLineAddr : 32'h0;
  assign io_fault_bits_epc =
    io_ebus_fault_valid ? io_ebus_fault_bits_epc : ibusFault_valid ? slot_pc : 32'h0;
  assign io_ebus_dbus_valid = io_ebus_dbus_valid_0;
  assign io_ebus_dbus_write = slot_store;
  assign io_ebus_dbus_pc = slot_pc;
  assign io_ebus_dbus_addr =
    (|{_alignedAddress_T_2, _io_rd_flt_bits_data_T_2, _io_rd_flt_bits_data_T})
      ? targetAddress_bits
      : (|{_alignedAddress_T_7, _io_rd_flt_bits_data_T_5, _io_rd_flt_bits_data_T_3})
        & ~(targetAddress_bits[0])
          ? {targetAddress_bits[31:1], 1'h0}
          : (|{_io_rd_flt_bits_data_T_7, _alignedAddress_T_12, _io_rd_flt_bits_data_T_6})
            & wordAligned
              ? {targetAddress_bits[31:2], 2'h0}
              : {targetAddress_bits[31:4], 4'h0};
  assign io_ebus_dbus_size =
    (|{_alignedAddress_T_2, _io_rd_flt_bits_data_T_2, _io_rd_flt_bits_data_T})
      ? 5'h1
      : (|{_alignedAddress_T_7, _io_rd_flt_bits_data_T_5, _io_rd_flt_bits_data_T_3})
          ? (targetAddress_bits[0] ? 5'h10 : 5'h2)
          : (|{_io_rd_flt_bits_data_T_7, _alignedAddress_T_12, _io_rd_flt_bits_data_T_6})
            & wordAligned
              ? 5'h4
              : 5'h10;
  assign io_ebus_dbus_wdata =
    {wdata_15,
     wdata_14,
     wdata_13,
     wdata_12,
     wdata_11,
     wdata_10,
     wdata_9,
     wdata_8,
     wdata_7,
     wdata_6,
     wdata_5,
     wdata_4,
     wdata_3,
     wdata_2,
     wdata_1,
     wdata_0};
  assign io_ebus_dbus_wmask = _resultMask_T_14;
  assign io_queueCapacity = _opQueue_io_nSpace;
  assign io_active =
    |{slot_pendingVector | _io_active_T | slot_active_2 | slot_active_3 | slot_active_4
        | slot_active_5 | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
        | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13
        | slot_active_14 | slot_active_15 | slot_pendingWriteback
        | slot_vectorLoop_isActive,
      _opQueue_io_nEnqueued};
endmodule

module Arbiter1_MluCmd(
  input        io_in_0_valid,
  input  [4:0] io_in_0_bits_addr,
  input  [2:0] io_in_0_bits_op,
  output       io_out_valid,
  output [4:0] io_out_bits_addr,
  output [2:0] io_out_bits_op
);

  assign io_out_valid = io_in_0_valid;
  assign io_out_bits_addr = io_in_0_bits_addr;
  assign io_out_bits_op = io_in_0_bits_op;
endmodule

module Queue1_MluStage1(
  input        clock,
               reset,
               io_enq_valid,
  input  [4:0] io_enq_bits_rd,
  input  [2:0] io_enq_bits_op,
  output       io_deq_valid,
  output [4:0] io_deq_bits_rd,
  output [2:0] io_deq_bits_op,
  output       io_deq_bits_sel
);

  reg [8:0] ram;
  reg       full;
  always @(posedge clock or posedge reset) begin
    if (reset)
      full <= 1'h0;
    else if (~(io_enq_valid == full))
      full <= io_enq_valid;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_enq_valid)
      ram <= {io_enq_bits_rd, io_enq_bits_op, 1'h1};
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        full = _RANDOM[/*Zero width*/ 1'b0][0];
        ram = _RANDOM[/*Zero width*/ 1'b0][9:1];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        full = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = full;
  assign io_deq_bits_rd = ram[8:4];
  assign io_deq_bits_op = ram[3:1];
  assign io_deq_bits_sel = ram[0];
endmodule

module Queue1_MluStage2(
  input         clock,
                reset,
                io_enq_valid,
  input  [4:0]  io_enq_bits_rd,
  input  [2:0]  io_enq_bits_op,
  input  [65:0] io_enq_bits_prod,
  output        io_deq_valid,
  output [4:0]  io_deq_bits_rd,
  output [2:0]  io_deq_bits_op,
  output [65:0] io_deq_bits_prod
);

  reg [73:0] ram;
  reg        full;
  always @(posedge clock or posedge reset) begin
    if (reset)
      full <= 1'h0;
    else if (~(io_enq_valid == full))
      full <= io_enq_valid;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_enq_valid)
      ram <= {io_enq_bits_rd, io_enq_bits_op, io_enq_bits_prod};
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        full = _RANDOM[2'h0][0];
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][10:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        full = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = full;
  assign io_deq_bits_rd = ram[73:69];
  assign io_deq_bits_op = ram[68:66];
  assign io_deq_bits_prod = ram[65:0];
endmodule

module Mlu(
  input         clock,
                reset,
                io_req_0_valid,
  input  [4:0]  io_req_0_bits_addr,
  input  [2:0]  io_req_0_bits_op,
  input         io_rs1_0_valid,
  input  [31:0] io_rs1_0_data,
  input         io_rs2_0_valid,
  input  [31:0] io_rs2_0_data,
  output        io_rd_valid,
  output [4:0]  io_rd_bits_addr,
  output [31:0] io_rd_bits_data
);

  wire [2:0]  _stage3Input_q_io_deq_bits_op;
  wire [65:0] _stage3Input_q_io_deq_bits_prod;
  wire        _stage2Input_q_io_deq_valid;
  wire [4:0]  _stage2Input_q_io_deq_bits_rd;
  wire [2:0]  _stage2Input_q_io_deq_bits_op;
  wire        _stage2Input_q_io_deq_bits_sel;
  wire        _arb_io_out_valid;
  wire [4:0]  _arb_io_out_bits_addr;
  wire [2:0]  _arb_io_out_bits_op;
  wire [31:0] rs1 =
    _stage2Input_q_io_deq_valid & _stage2Input_q_io_deq_bits_sel ? io_rs1_0_data : 32'h0;
  wire [31:0] rs2 =
    _stage2Input_q_io_deq_valid & _stage2Input_q_io_deq_bits_sel ? io_rs2_0_data : 32'h0;
  wire        rs2signed = _stage2Input_q_io_deq_bits_op == 3'h1;
  Arbiter1_MluCmd arb (
    .io_in_0_valid     (io_req_0_valid),
    .io_in_0_bits_addr (io_req_0_bits_addr),
    .io_in_0_bits_op   (io_req_0_bits_op),
    .io_out_valid      (_arb_io_out_valid),
    .io_out_bits_addr  (_arb_io_out_bits_addr),
    .io_out_bits_op    (_arb_io_out_bits_op)
  );
  Queue1_MluStage1 stage2Input_q (
    .clock           (clock),
    .reset           (reset),
    .io_enq_valid    (_arb_io_out_valid),
    .io_enq_bits_rd  (_arb_io_out_bits_addr),
    .io_enq_bits_op  (_arb_io_out_bits_op),
    .io_deq_valid    (_stage2Input_q_io_deq_valid),
    .io_deq_bits_rd  (_stage2Input_q_io_deq_bits_rd),
    .io_deq_bits_op  (_stage2Input_q_io_deq_bits_op),
    .io_deq_bits_sel (_stage2Input_q_io_deq_bits_sel)
  );
  Queue1_MluStage2 stage3Input_q (
    .clock            (clock),
    .reset            (reset),
    .io_enq_valid     (_stage2Input_q_io_deq_valid),
    .io_enq_bits_rd   (_stage2Input_q_io_deq_bits_rd),
    .io_enq_bits_op   (_stage2Input_q_io_deq_bits_op),
    .io_enq_bits_prod
      ({{34{(_stage2Input_q_io_deq_bits_op == 3'h2 | rs2signed) & rs1[31]}}, rs1}
       * {{34{rs2signed & rs2[31]}}, rs2}),
    .io_deq_valid     (io_rd_valid),
    .io_deq_bits_rd   (io_rd_bits_addr),
    .io_deq_bits_op   (_stage3Input_q_io_deq_bits_op),
    .io_deq_bits_prod (_stage3Input_q_io_deq_bits_prod)
  );
  assign io_rd_bits_data =
    _stage3Input_q_io_deq_bits_op == 3'h0
      ? _stage3Input_q_io_deq_bits_prod[31:0]
      : (|{_stage3Input_q_io_deq_bits_op == 3'h3,
           _stage3Input_q_io_deq_bits_op == 3'h2,
           _stage3Input_q_io_deq_bits_op == 3'h1})
          ? _stage3Input_q_io_deq_bits_prod[63:32]
          : 32'h0;
endmodule

module Dvu(
  input         clock,
                reset,
  output        io_req_ready,
  input         io_req_valid,
  input  [4:0]  io_req_bits_addr,
  input  [1:0]  io_req_bits_op,
  input  [31:0] io_rs1_data,
                io_rs2_data,
  input         io_rd_ready,
  output        io_rd_valid,
  output [4:0]  io_rd_bits_addr,
  output [31:0] io_rd_bits_data
);

  reg         active;
  reg         compute;
  reg  [4:0]  addr1;
  reg         signed1;
  reg         divide1;
  reg  [4:0]  addr2;
  reg         signed2d;
  reg         signed2r;
  reg         divide2;
  reg  [5:0]  count;
  reg  [31:0] divide;
  reg  [31:0] remain;
  reg  [31:0] denom;
  wire        io_req_ready_0 = ~active & ~compute & ~(count[5]);
  wire        _divide1_T_1 = io_req_bits_op == 2'h0;
  wire [31:0] inp = signed1 & io_rs1_data[31] ? ~io_rs1_data + 32'h1 : io_rs1_data;
  wire [15:0] _clz_T_12 = {8'h0, inp[15:8]} | {inp[7:0], 8'h0};
  wire [15:0] _clz_T_22 =
    {4'h0, _clz_T_12[15:4] & 12'hF0F} | {_clz_T_12[11:0] & 12'hF0F, 4'h0};
  wire [15:0] _clz_T_32 =
    {2'h0, _clz_T_22[15:2] & 14'h3333} | {_clz_T_22[13:0] & 14'h3333, 2'h0};
  wire [14:0] _clz_T_42 =
    _clz_T_32[15:1] & 15'h5555 | {1'h0, _clz_T_32[12:0] & 13'h1555, 1'h0};
  wire [7:0]  _clz_T_53 = {4'h0, inp[23:20]} | {inp[19:16], 4'h0};
  wire [7:0]  _clz_T_63 = {2'h0, _clz_T_53[7:2] & 6'h33} | {_clz_T_53[5:0] & 6'h33, 2'h0};
  wire [7:0]  _clz_T_73 = {1'h0, _clz_T_63[7:1] & 7'h55} | {_clz_T_63[6:0] & 7'h55, 1'h0};
  wire [4:0]  clz =
    ~(|io_rs2_data) | inp[31] | inp[30]
      ? 5'h0
      : inp[29]
          ? 5'h1
          : inp[28]
              ? 5'h2
              : inp[27]
                  ? 5'h3
                  : inp[26]
                      ? 5'h4
                      : inp[25]
                          ? 5'h5
                          : inp[24]
                              ? 5'h6
                              : _clz_T_73[0]
                                  ? 5'h7
                                  : _clz_T_73[1]
                                      ? 5'h8
                                      : _clz_T_73[2]
                                          ? 5'h9
                                          : _clz_T_73[3]
                                              ? 5'hA
                                              : _clz_T_73[4]
                                                  ? 5'hB
                                                  : _clz_T_73[5]
                                                      ? 5'hC
                                                      : _clz_T_73[6]
                                                          ? 5'hD
                                                          : _clz_T_73[7]
                                                              ? 5'hE
                                                              : _clz_T_42[0]
                                                                  ? 5'hF
                                                                  : _clz_T_42[1]
                                                                      ? 5'h10
                                                                      : _clz_T_42[2]
                                                                          ? 5'h11
                                                                          : _clz_T_42[3]
                                                                              ? 5'h12
                                                                              : _clz_T_42[4]
                                                                                  ? 5'h13
                                                                                  : _clz_T_42[5]
                                                                                      ? 5'h14
                                                                                      : _clz_T_42[6]
                                                                                          ? 5'h15
                                                                                          : _clz_T_42[7]
                                                                                              ? 5'h16
                                                                                              : _clz_T_42[8]
                                                                                                  ? 5'h17
                                                                                                  : _clz_T_42[9]
                                                                                                      ? 5'h18
                                                                                                      : _clz_T_42[10]
                                                                                                          ? 5'h19
                                                                                                          : _clz_T_42[11]
                                                                                                              ? 5'h1A
                                                                                                              : _clz_T_42[12]
                                                                                                                  ? 5'h1B
                                                                                                                  : _clz_T_42[13]
                                                                                                                      ? 5'h1C
                                                                                                                      : _clz_T_42[14]
                                                                                                                          ? 5'h1D
                                                                                                                          : 5'h1E;
  wire [62:0] _divide_T = {31'h0, inp} << clz;
  wire [32:0] subtract = {1'h0, remain[30:0], divide[31]} - {1'h0, denom};
  wire        _divide1_T = io_req_valid & io_req_ready_0;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      active <= 1'h0;
      compute <= 1'h0;
      addr1 <= 5'h0;
      signed1 <= 1'h0;
      divide1 <= 1'h0;
      addr2 <= 5'h0;
      signed2d <= 1'h0;
      signed2r <= 1'h0;
      divide2 <= 1'h0;
      count <= 6'h0;
      divide <= 32'h0;
      remain <= 32'h0;
      denom <= 32'h0;
    end
    else begin
      active <= _divide1_T | count != 6'h1E & active;
      compute <= active;
      if (_divide1_T) begin
        addr1 <= io_req_bits_addr;
        signed1 <= |{io_req_bits_op == 2'h2, _divide1_T_1};
        divide1 <= |{io_req_bits_op == 2'h1, _divide1_T_1};
      end
      if (active & ~compute) begin
        addr2 <= addr1;
        signed2d <= signed1 & io_rs1_data[31] != io_rs2_data[31] & (|io_rs2_data);
        signed2r <= signed1 & io_rs1_data[31];
        divide2 <= divide1;
        count <= {1'h0, clz};
        divide <= _divide_T[31:0];
        remain <= 32'h0;
        denom <= signed1 & io_rs2_data[31] ? ~io_rs2_data + 32'h1 : io_rs2_data;
      end
      else if (compute & ~(count[5])) begin
        count <= count + 6'h1;
        divide <= subtract[32] ? {divide[30:0], 1'h0} : {divide[30:0], 1'h1};
        remain <= subtract[32] ? {remain[30:0], divide[31]} : subtract[31:0];
      end
      else if (count[5] & io_rd_ready)
        count <= 6'h0;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;
        end
        active = _RANDOM[2'h0][0];
        compute = _RANDOM[2'h0][1];
        addr1 = _RANDOM[2'h0][6:2];
        signed1 = _RANDOM[2'h0][7];
        divide1 = _RANDOM[2'h0][8];
        addr2 = _RANDOM[2'h0][13:9];
        signed2d = _RANDOM[2'h0][14];
        signed2r = _RANDOM[2'h0][15];
        divide2 = _RANDOM[2'h0][16];
        count = _RANDOM[2'h0][22:17];
        divide = {_RANDOM[2'h0][31:23], _RANDOM[2'h1][22:0]};
        remain = {_RANDOM[2'h1][31:23], _RANDOM[2'h2][22:0]};
        denom = {_RANDOM[2'h2][31:23], _RANDOM[2'h3][22:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        active = 1'h0;
        compute = 1'h0;
        addr1 = 5'h0;
        signed1 = 1'h0;
        divide1 = 1'h0;
        addr2 = 5'h0;
        signed2d = 1'h0;
        signed2r = 1'h0;
        divide2 = 1'h0;
        count = 6'h0;
        divide = 32'h0;
        remain = 32'h0;
        denom = 32'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_req_ready = io_req_ready_0;
  assign io_rd_valid = count[5];
  assign io_rd_bits_addr = addr2;
  assign io_rd_bits_data =
    divide2 ? (signed2d ? ~divide + 32'h1 : divide) : signed2r ? ~remain + 32'h1 : remain;
endmodule

module FaultManager(
  input         io_in_fault_0_csr,
                io_in_fault_0_jal,
                io_in_fault_0_jalr,
                io_in_fault_0_bxx,
                io_in_fault_0_undef,
  input  [31:0] io_in_pc_0_pc,
  input         io_in_memory_fault_valid,
                io_in_memory_fault_bits_write,
  input  [31:0] io_in_memory_fault_bits_addr,
                io_in_memory_fault_bits_epc,
  input         io_in_ibus_fault,
  input  [31:0] io_in_undef_0_inst,
                io_in_jal_0_target,
                io_in_jalr_0_target,
  input         io_in_fetchFault,
  output        io_out_valid,
  output [31:0] io_out_bits_mepc,
                io_out_bits_mtval,
                io_out_bits_mcause
);

  wire faults_0 =
    io_in_fault_0_csr | io_in_fault_0_jal | io_in_fault_0_jalr | io_in_fault_0_bxx
    | io_in_fault_0_undef;
  wire load_fault =
    io_in_memory_fault_valid & ~io_in_memory_fault_bits_write & ~io_in_ibus_fault;
  wire store_fault =
    io_in_memory_fault_valid & io_in_memory_fault_bits_write & ~io_in_ibus_fault;
  wire _GEN = load_fault | store_fault;
  assign io_out_valid = faults_0 | io_in_fetchFault | load_fault | store_fault;
  assign io_out_bits_mepc =
    _GEN
      ? io_in_memory_fault_bits_epc
      : faults_0 ? io_in_pc_0_pc : io_in_fetchFault ? io_in_memory_fault_bits_epc : 32'h0;
  assign io_out_bits_mtval =
    _GEN
      ? io_in_memory_fault_bits_addr
      : io_in_fault_0_csr
          ? 32'h0
          : io_in_fault_0_jal
              ? io_in_jal_0_target
              : io_in_fault_0_jalr
                  ? io_in_jalr_0_target & 32'hFFFFFFFE
                  : io_in_fault_0_bxx | ~io_in_fault_0_undef ? 32'h0 : io_in_undef_0_inst;
  assign io_out_bits_mcause =
    load_fault
      ? 32'h5
      : store_fault
          ? 32'h7
          : io_in_fault_0_csr
              ? 32'h2
              : io_in_fault_0_jal | io_in_fault_0_jalr | io_in_fault_0_bxx
                  ? 32'h0
                  : io_in_fault_0_undef ? 32'h2 : {31'h0, io_in_fetchFault};
endmodule

module Arbiter2_RegfileWriteDataIO(
  input         io_in_0_valid,
  input  [4:0]  io_in_0_bits_addr,
  input  [31:0] io_in_0_bits_data,
  output        io_in_1_ready,
  input         io_in_1_valid,
  input  [4:0]  io_in_1_bits_addr,
  input  [31:0] io_in_1_bits_data,
  output        io_out_valid,
  output [4:0]  io_out_bits_addr,
  output [31:0] io_out_bits_data
);

  assign io_in_1_ready = ~io_in_0_valid;
  assign io_out_valid = io_in_0_valid | io_in_1_valid;
  assign io_out_bits_addr = io_in_0_valid ? io_in_0_bits_addr : io_in_1_bits_addr;
  assign io_out_bits_data = io_in_0_valid ? io_in_0_bits_data : io_in_1_bits_data;
endmodule

module SCore(
  input          clock,
                 reset,
  input  [31:0]  io_csr_in_value_0,
  output [31:0]  io_csr_out_value_0,
                 io_csr_out_value_1,
                 io_csr_out_value_2,
                 io_csr_out_value_3,
                 io_csr_out_value_4,
                 io_csr_out_value_5,
                 io_csr_out_value_6,
                 io_csr_out_value_7,
                 io_csr_out_value_8,
  output         io_halted,
                 io_fault,
                 io_wfi,
  input          io_irq,
  output         io_ibus_valid,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  input          io_ibus_fault_valid,
  input  [31:0]  io_ibus_fault_bits_epc,
  output         io_dbus_valid,
                 io_dbus_write,
  output [31:0]  io_dbus_addr,
  output [127:0] io_dbus_wdata,
  output [15:0]  io_dbus_wmask,
  input  [127:0] io_dbus_rdata,
  output         io_ebus_dbus_valid,
  input          io_ebus_dbus_ready,
  output         io_ebus_dbus_write,
  output [31:0]  io_ebus_dbus_pc,
                 io_ebus_dbus_addr,
  output [4:0]   io_ebus_dbus_size,
  output [127:0] io_ebus_dbus_wdata,
  output [15:0]  io_ebus_dbus_wmask,
  input  [127:0] io_ebus_dbus_rdata,
  input          io_ebus_fault_valid,
                 io_ebus_fault_bits_write,
  input  [31:0]  io_ebus_fault_bits_addr,
                 io_ebus_fault_bits_epc,
  output         io_slog_valid,
  output [4:0]   io_slog_addr,
  output [31:0]  io_slog_data,
  output [3:0]   io_debug_en,
  output [31:0]  io_debug_addr_0,
                 io_debug_inst_0,
                 io_debug_cycles,
  output         io_debug_dbus_valid,
  output [31:0]  io_debug_dbus_bits_addr,
  output [127:0] io_debug_dbus_bits_wdata,
  output         io_debug_dbus_bits_write,
                 io_debug_dispatch_0_instFire,
  output [31:0]  io_debug_dispatch_0_instAddr,
                 io_debug_dispatch_0_instInst,
  output         io_debug_regfile_writeAddr_0_valid,
  output [4:0]   io_debug_regfile_writeAddr_0_bits,
  output         io_debug_regfile_writeData_0_valid,
  output [4:0]   io_debug_regfile_writeData_0_bits_addr,
  output [31:0]  io_debug_regfile_writeData_0_bits_data,
  output         io_debug_regfile_writeData_1_valid,
  output [4:0]   io_debug_regfile_writeData_1_bits_addr,
  output [31:0]  io_debug_regfile_writeData_1_bits_data,
  output         io_debug_regfile_writeData_2_valid,
  output [4:0]   io_debug_regfile_writeData_2_bits_addr,
  output [31:0]  io_debug_regfile_writeData_2_bits_data
);

  wire         _arb_io_in_1_ready;
  wire         _arb_io_out_valid;
  wire [4:0]   _arb_io_out_bits_addr;
  wire [31:0]  _arb_io_out_bits_data;
  wire         _fault_manager_io_out_valid;
  wire [31:0]  _fault_manager_io_out_bits_mepc;
  wire [31:0]  _fault_manager_io_out_bits_mtval;
  wire [31:0]  _fault_manager_io_out_bits_mcause;
  wire         _dvu_io_req_ready;
  wire         _dvu_io_rd_valid;
  wire [4:0]   _dvu_io_rd_bits_addr;
  wire [31:0]  _dvu_io_rd_bits_data;
  wire         _mlu_io_rd_valid;
  wire [4:0]   _mlu_io_rd_bits_addr;
  wire [31:0]  _mlu_io_rd_bits_data;
  wire         _lsu_io_req_0_ready;
  wire         _lsu_io_rd_valid;
  wire [4:0]   _lsu_io_rd_bits_addr;
  wire [31:0]  _lsu_io_rd_bits_data;
  wire         _lsu_io_ibus_valid;
  wire [31:0]  _lsu_io_ibus_addr;
  wire         _lsu_io_dbus_valid;
  wire         _lsu_io_dbus_write;
  wire [31:0]  _lsu_io_dbus_addr;
  wire [127:0] _lsu_io_dbus_wdata;
  wire         _lsu_io_flush_valid;
  wire         _lsu_io_flush_fencei;
  wire [31:0]  _lsu_io_flush_pcNext;
  wire         _lsu_io_fault_valid;
  wire         _lsu_io_fault_bits_write;
  wire [31:0]  _lsu_io_fault_bits_addr;
  wire [31:0]  _lsu_io_fault_bits_epc;
  wire [2:0]   _lsu_io_queueCapacity;
  wire         _lsu_io_active;
  wire         _bru_0_io_csr_in_mode_valid;
  wire [1:0]   _bru_0_io_csr_in_mode_bits;
  wire         _bru_0_io_csr_in_mcause_valid;
  wire [31:0]  _bru_0_io_csr_in_mcause_bits;
  wire         _bru_0_io_csr_in_mepc_valid;
  wire [31:0]  _bru_0_io_csr_in_mepc_bits;
  wire         _bru_0_io_csr_in_mtval_valid;
  wire [31:0]  _bru_0_io_csr_in_mtval_bits;
  wire         _bru_0_io_csr_in_halt;
  wire         _bru_0_io_csr_in_fault;
  wire         _bru_0_io_csr_in_wfi;
  wire         _bru_0_io_rd_valid;
  wire [4:0]   _bru_0_io_rd_bits_addr;
  wire [31:0]  _bru_0_io_rd_bits_data;
  wire         _bru_0_io_taken_valid;
  wire [31:0]  _bru_0_io_taken_value;
  wire         _bru_0_io_interlock;
  wire         _alu_0_io_rd_valid;
  wire [4:0]   _alu_0_io_rd_bits_addr;
  wire [31:0]  _alu_0_io_rd_bits_data;
  wire         _dispatch_io_csrFault_0;
  wire         _dispatch_io_jalFault_0;
  wire         _dispatch_io_jalrFault_0;
  wire         _dispatch_io_bxxFault_0;
  wire         _dispatch_io_undefFault_0;
  wire [31:0]  _dispatch_io_bruTarget_0;
  wire         _dispatch_io_inst_0_ready;
  wire         _dispatch_io_rs1Read_0_valid;
  wire [4:0]   _dispatch_io_rs1Read_0_addr;
  wire         _dispatch_io_rs1Set_0_valid;
  wire [31:0]  _dispatch_io_rs1Set_0_value;
  wire         _dispatch_io_rs2Read_0_valid;
  wire [4:0]   _dispatch_io_rs2Read_0_addr;
  wire         _dispatch_io_rs2Set_0_valid;
  wire [31:0]  _dispatch_io_rs2Set_0_value;
  wire         _dispatch_io_rdMark_0_valid;
  wire [4:0]   _dispatch_io_rdMark_0_addr;
  wire         _dispatch_io_busRead_0_bypass;
  wire         _dispatch_io_busRead_0_immen;
  wire [31:0]  _dispatch_io_busRead_0_immed;
  wire         _dispatch_io_alu_0_valid;
  wire [4:0]   _dispatch_io_alu_0_bits_addr;
  wire [4:0]   _dispatch_io_alu_0_bits_op;
  wire         _dispatch_io_bru_0_valid;
  wire         _dispatch_io_bru_0_bits_fwd;
  wire [3:0]   _dispatch_io_bru_0_bits_op;
  wire [31:0]  _dispatch_io_bru_0_bits_pc;
  wire [31:0]  _dispatch_io_bru_0_bits_target;
  wire [4:0]   _dispatch_io_bru_0_bits_link;
  wire         _dispatch_io_csr_valid;
  wire [4:0]   _dispatch_io_csr_bits_addr;
  wire [11:0]  _dispatch_io_csr_bits_index;
  wire [1:0]   _dispatch_io_csr_bits_op;
  wire         _dispatch_io_lsu_0_valid;
  wire         _dispatch_io_lsu_0_bits_store;
  wire [4:0]   _dispatch_io_lsu_0_bits_addr;
  wire [4:0]   _dispatch_io_lsu_0_bits_op;
  wire [31:0]  _dispatch_io_lsu_0_bits_pc;
  wire         _dispatch_io_mlu_0_valid;
  wire [4:0]   _dispatch_io_mlu_0_bits_addr;
  wire [2:0]   _dispatch_io_mlu_0_bits_op;
  wire         _dispatch_io_dvu_0_valid;
  wire [4:0]   _dispatch_io_dvu_0_bits_addr;
  wire [1:0]   _dispatch_io_dvu_0_bits_op;
  wire         _dispatch_io_slog;
  wire [31:0]  _csr_io_csr_out_value_4;
  wire         _csr_io_rd_valid;
  wire [4:0]   _csr_io_rd_bits_addr;
  wire [31:0]  _csr_io_rd_bits_data;
  wire [1:0]   _csr_io_bru_out_mode;
  wire [31:0]  _csr_io_bru_out_mepc;
  wire [31:0]  _csr_io_bru_out_mtvec;
  wire         _csr_io_halted;
  wire         _csr_io_wfi;
  wire         _fetch_io_ibus_valid;
  wire [31:0]  _fetch_io_ibus_addr;
  wire         _fetch_io_inst_lanes_0_valid;
  wire [31:0]  _fetch_io_inst_lanes_0_bits_addr;
  wire [31:0]  _fetch_io_inst_lanes_0_bits_inst;
  wire         _fetch_io_inst_lanes_0_bits_brchFwd;
  wire [31:0]  _fetch_io_pc;
  wire         _fetch_io_fault;
  wire [31:0]  _regfile_io_target_0_data;
  wire [31:0]  _regfile_io_busPort_addr_0;
  wire [31:0]  _regfile_io_busPort_data_0;
  wire         _regfile_io_readData_0_valid;
  wire [31:0]  _regfile_io_readData_0_data;
  wire         _regfile_io_readData_1_valid;
  wire [31:0]  _regfile_io_readData_1_data;
  wire [31:0]  _regfile_io_scoreboard_regd;
  wire [31:0]  _regfile_io_scoreboard_comb;
  wire [5:0]   _regfile_io_rfwriteCount;
  wire         regfile_io_writeData_0_valid =
    _csr_io_rd_valid | _alu_0_io_rd_valid | _bru_0_io_rd_valid;
  wire [4:0]   regfile_io_writeData_0_bits_addr =
    (_csr_io_rd_valid ? _csr_io_rd_bits_addr : 5'h0)
    | (_alu_0_io_rd_valid ? _alu_0_io_rd_bits_addr : 5'h0)
    | (_bru_0_io_rd_valid ? _bru_0_io_rd_bits_addr : 5'h0);
  wire [31:0]  regfile_io_writeData_0_bits_data =
    (_csr_io_rd_valid ? _csr_io_rd_bits_data : 32'h0)
    | (_alu_0_io_rd_valid ? _alu_0_io_rd_bits_data : 32'h0)
    | (_bru_0_io_rd_valid ? _bru_0_io_rd_bits_data : 32'h0);
  reg          slogValid;
  reg  [1:0]   slogAddr;
  reg          debugEn;
  reg  [31:0]  debugAddr_0;
  reg  [31:0]  debugInst_0;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      slogValid <= 1'h0;
      slogAddr <= 2'h0;
      debugEn <= 1'h0;
      debugAddr_0 <= 32'h0;
      debugInst_0 <= 32'h0;
    end
    else begin
      slogValid <= _dispatch_io_slog;
      if (_dispatch_io_slog)
        slogAddr <= _fetch_io_inst_lanes_0_bits_inst[13:12];
      debugEn <=
        _fetch_io_inst_lanes_0_valid & _dispatch_io_inst_0_ready & ~_bru_0_io_taken_valid;
      if (debugEn) begin
        debugAddr_0 <= _fetch_io_inst_lanes_0_bits_addr;
        debugInst_0 <= _fetch_io_inst_lanes_0_bits_inst;
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        slogValid = _RANDOM[2'h0][0];
        slogAddr = _RANDOM[2'h0][2:1];
        debugEn = _RANDOM[2'h0][3];
        debugAddr_0 = {_RANDOM[2'h0][31:4], _RANDOM[2'h1][3:0]};
        debugInst_0 = {_RANDOM[2'h1][31:4], _RANDOM[2'h2][3:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        slogValid = 1'h0;
        slogAddr = 2'h0;
        debugEn = 1'h0;
        debugAddr_0 = 32'h0;
        debugInst_0 = 32'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Regfile regfile (
    .clock                    (clock),
    .reset                    (reset),
    .io_readAddr_0_valid      (_dispatch_io_rs1Read_0_valid),
    .io_readAddr_0_addr       (_dispatch_io_rs1Read_0_addr),
    .io_readAddr_1_valid      (_dispatch_io_rs2Read_0_valid),
    .io_readAddr_1_addr       (_dispatch_io_rs2Read_0_addr),
    .io_readSet_0_valid       (_dispatch_io_rs1Set_0_valid),
    .io_readSet_0_value       (_dispatch_io_rs1Set_0_value),
    .io_readSet_1_valid       (_dispatch_io_rs2Set_0_valid),
    .io_readSet_1_value       (_dispatch_io_rs2Set_0_value),
    .io_writeAddr_0_valid     (_dispatch_io_rdMark_0_valid),
    .io_writeAddr_0_addr      (_dispatch_io_rdMark_0_addr),
    .io_busAddr_0_bypass      (_dispatch_io_busRead_0_bypass),
    .io_busAddr_0_immen       (_dispatch_io_busRead_0_immen),
    .io_busAddr_0_immed       (_dispatch_io_busRead_0_immed),
    .io_target_0_data         (_regfile_io_target_0_data),
    .io_busPort_addr_0        (_regfile_io_busPort_addr_0),
    .io_busPort_data_0        (_regfile_io_busPort_data_0),
    .io_readData_0_valid      (_regfile_io_readData_0_valid),
    .io_readData_0_data       (_regfile_io_readData_0_data),
    .io_readData_1_valid      (_regfile_io_readData_1_valid),
    .io_readData_1_data       (_regfile_io_readData_1_data),
    .io_writeData_0_valid     (regfile_io_writeData_0_valid),
    .io_writeData_0_bits_addr (regfile_io_writeData_0_bits_addr),
    .io_writeData_0_bits_data (regfile_io_writeData_0_bits_data),
    .io_writeData_1_valid     (_arb_io_out_valid),
    .io_writeData_1_bits_addr (_arb_io_out_bits_addr),
    .io_writeData_1_bits_data (_arb_io_out_bits_data),
    .io_writeData_2_valid     (_lsu_io_rd_valid),
    .io_writeData_2_bits_addr (_lsu_io_rd_bits_addr),
    .io_writeData_2_bits_data (_lsu_io_rd_bits_data),
    .io_writeMask_2_valid     (_lsu_io_fault_valid),
    .io_scoreboard_regd       (_regfile_io_scoreboard_regd),
    .io_scoreboard_comb       (_regfile_io_scoreboard_comb),
    .io_rfwriteCount          (_regfile_io_rfwriteCount)
  );
  UncachedFetch fetch (
    .clock                        (clock),
    .reset                        (reset),
    .io_csr_value_0               (io_csr_in_value_0),
    .io_ibus_valid                (_fetch_io_ibus_valid),
    .io_ibus_ready                (~_lsu_io_ibus_valid),
    .io_ibus_addr                 (_fetch_io_ibus_addr),
    .io_ibus_rdata                (io_ibus_rdata),
    .io_ibus_fault_valid          (~_lsu_io_ibus_valid & io_ibus_fault_valid),
    .io_inst_lanes_0_ready        (_dispatch_io_inst_0_ready),
    .io_inst_lanes_0_valid        (_fetch_io_inst_lanes_0_valid),
    .io_inst_lanes_0_bits_addr    (_fetch_io_inst_lanes_0_bits_addr),
    .io_inst_lanes_0_bits_inst    (_fetch_io_inst_lanes_0_bits_inst),
    .io_inst_lanes_0_bits_brchFwd (_fetch_io_inst_lanes_0_bits_brchFwd),
    .io_branch_0_valid            (_bru_0_io_taken_valid),
    .io_branch_0_value            (_bru_0_io_taken_value),
    .io_iflush_valid              (_lsu_io_flush_valid & _lsu_io_flush_fencei),
    .io_iflush_pcNext             (_lsu_io_flush_pcNext),
    .io_pc                        (_fetch_io_pc),
    .io_fault                     (_fetch_io_fault)
  );
  Csr csr (
    .clock                    (clock),
    .reset                    (reset),
    .io_csr_in_value_12       (_fetch_io_pc),
    .io_csr_out_value_0       (io_csr_out_value_0),
    .io_csr_out_value_1       (io_csr_out_value_1),
    .io_csr_out_value_2       (io_csr_out_value_2),
    .io_csr_out_value_3       (io_csr_out_value_3),
    .io_csr_out_value_4       (_csr_io_csr_out_value_4),
    .io_csr_out_value_5       (io_csr_out_value_5),
    .io_csr_out_value_6       (io_csr_out_value_6),
    .io_csr_out_value_7       (io_csr_out_value_7),
    .io_csr_out_value_8       (io_csr_out_value_8),
    .io_req_valid             (_dispatch_io_csr_valid),
    .io_req_bits_addr         (_dispatch_io_csr_bits_addr),
    .io_req_bits_index        (_dispatch_io_csr_bits_index),
    .io_req_bits_op           (_dispatch_io_csr_bits_op),
    .io_rs1_valid             (_regfile_io_readData_0_valid),
    .io_rs1_data              (_regfile_io_readData_0_data),
    .io_rd_valid              (_csr_io_rd_valid),
    .io_rd_bits_addr          (_csr_io_rd_bits_addr),
    .io_rd_bits_data          (_csr_io_rd_bits_data),
    .io_bru_in_mode_valid     (_bru_0_io_csr_in_mode_valid),
    .io_bru_in_mode_bits      (_bru_0_io_csr_in_mode_bits),
    .io_bru_in_mcause_valid   (_bru_0_io_csr_in_mcause_valid),
    .io_bru_in_mcause_bits    (_bru_0_io_csr_in_mcause_bits),
    .io_bru_in_mepc_valid     (_bru_0_io_csr_in_mepc_valid),
    .io_bru_in_mepc_bits      (_bru_0_io_csr_in_mepc_bits),
    .io_bru_in_mtval_valid    (_bru_0_io_csr_in_mtval_valid),
    .io_bru_in_mtval_bits     (_bru_0_io_csr_in_mtval_bits),
    .io_bru_in_halt           (_bru_0_io_csr_in_halt),
    .io_bru_in_fault          (_bru_0_io_csr_in_fault),
    .io_bru_in_wfi            (_bru_0_io_csr_in_wfi),
    .io_bru_out_mode          (_csr_io_bru_out_mode),
    .io_bru_out_mepc          (_csr_io_bru_out_mepc),
    .io_bru_out_mtvec         (_csr_io_bru_out_mtvec),
    .io_counters_rfwriteCount (_regfile_io_rfwriteCount[2:0]),
    .io_counters_branchCount  (_bru_0_io_taken_valid),
    .io_halted                (_csr_io_halted),
    .io_fault                 (io_fault),
    .io_wfi                   (_csr_io_wfi),
    .io_irq                   (io_irq)
  );
  DispatchV2 dispatch (
    .io_halted              (_csr_io_halted | _csr_io_wfi),
    .io_lsuActive           (_lsu_io_active),
    .io_scoreboard_regd     (_regfile_io_scoreboard_regd),
    .io_scoreboard_comb     (_regfile_io_scoreboard_comb),
    .io_branchTaken         (_bru_0_io_taken_valid),
    .io_csrFault_0          (_dispatch_io_csrFault_0),
    .io_jalFault_0          (_dispatch_io_jalFault_0),
    .io_jalrFault_0         (_dispatch_io_jalrFault_0),
    .io_bxxFault_0          (_dispatch_io_bxxFault_0),
    .io_undefFault_0        (_dispatch_io_undefFault_0),
    .io_bruTarget_0         (_dispatch_io_bruTarget_0),
    .io_jalrTarget_0_data   (_regfile_io_target_0_data),
    .io_interlock           (_bru_0_io_interlock | _lsu_io_flush_valid),
    .io_inst_0_ready        (_dispatch_io_inst_0_ready),
    .io_inst_0_valid        (_fetch_io_inst_lanes_0_valid),
    .io_inst_0_bits_addr    (_fetch_io_inst_lanes_0_bits_addr),
    .io_inst_0_bits_inst    (_fetch_io_inst_lanes_0_bits_inst),
    .io_inst_0_bits_brchFwd (_fetch_io_inst_lanes_0_bits_brchFwd),
    .io_rs1Read_0_valid     (_dispatch_io_rs1Read_0_valid),
    .io_rs1Read_0_addr      (_dispatch_io_rs1Read_0_addr),
    .io_rs1Set_0_valid      (_dispatch_io_rs1Set_0_valid),
    .io_rs1Set_0_value      (_dispatch_io_rs1Set_0_value),
    .io_rs2Read_0_valid     (_dispatch_io_rs2Read_0_valid),
    .io_rs2Read_0_addr      (_dispatch_io_rs2Read_0_addr),
    .io_rs2Set_0_valid      (_dispatch_io_rs2Set_0_valid),
    .io_rs2Set_0_value      (_dispatch_io_rs2Set_0_value),
    .io_rdMark_0_valid      (_dispatch_io_rdMark_0_valid),
    .io_rdMark_0_addr       (_dispatch_io_rdMark_0_addr),
    .io_busRead_0_bypass    (_dispatch_io_busRead_0_bypass),
    .io_busRead_0_immen     (_dispatch_io_busRead_0_immen),
    .io_busRead_0_immed     (_dispatch_io_busRead_0_immed),
    .io_alu_0_valid         (_dispatch_io_alu_0_valid),
    .io_alu_0_bits_addr     (_dispatch_io_alu_0_bits_addr),
    .io_alu_0_bits_op       (_dispatch_io_alu_0_bits_op),
    .io_bru_0_valid         (_dispatch_io_bru_0_valid),
    .io_bru_0_bits_fwd      (_dispatch_io_bru_0_bits_fwd),
    .io_bru_0_bits_op       (_dispatch_io_bru_0_bits_op),
    .io_bru_0_bits_pc       (_dispatch_io_bru_0_bits_pc),
    .io_bru_0_bits_target   (_dispatch_io_bru_0_bits_target),
    .io_bru_0_bits_link     (_dispatch_io_bru_0_bits_link),
    .io_csr_valid           (_dispatch_io_csr_valid),
    .io_csr_bits_addr       (_dispatch_io_csr_bits_addr),
    .io_csr_bits_index      (_dispatch_io_csr_bits_index),
    .io_csr_bits_op         (_dispatch_io_csr_bits_op),
    .io_lsu_0_ready         (_lsu_io_req_0_ready),
    .io_lsu_0_valid         (_dispatch_io_lsu_0_valid),
    .io_lsu_0_bits_store    (_dispatch_io_lsu_0_bits_store),
    .io_lsu_0_bits_addr     (_dispatch_io_lsu_0_bits_addr),
    .io_lsu_0_bits_op       (_dispatch_io_lsu_0_bits_op),
    .io_lsu_0_bits_pc       (_dispatch_io_lsu_0_bits_pc),
    .io_lsuQueueCapacity    (_lsu_io_queueCapacity),
    .io_mlu_0_valid         (_dispatch_io_mlu_0_valid),
    .io_mlu_0_bits_addr     (_dispatch_io_mlu_0_bits_addr),
    .io_mlu_0_bits_op       (_dispatch_io_mlu_0_bits_op),
    .io_dvu_0_ready         (_dvu_io_req_ready),
    .io_dvu_0_valid         (_dispatch_io_dvu_0_valid),
    .io_dvu_0_bits_addr     (_dispatch_io_dvu_0_bits_addr),
    .io_dvu_0_bits_op       (_dispatch_io_dvu_0_bits_op),
    .io_slog                (_dispatch_io_slog)
  );
  Alu alu_0 (
    .clock            (clock),
    .reset            (reset),
    .io_req_valid     (_dispatch_io_alu_0_valid),
    .io_req_bits_addr (_dispatch_io_alu_0_bits_addr),
    .io_req_bits_op   (_dispatch_io_alu_0_bits_op),
    .io_rs1_valid     (_regfile_io_readData_0_valid),
    .io_rs1_data      (_regfile_io_readData_0_data),
    .io_rs2_valid     (_regfile_io_readData_1_valid),
    .io_rs2_data      (_regfile_io_readData_1_data),
    .io_rd_valid      (_alu_0_io_rd_valid),
    .io_rd_bits_addr  (_alu_0_io_rd_bits_addr),
    .io_rd_bits_data  (_alu_0_io_rd_bits_data)
  );
  Bru bru_0 (
    .clock                        (clock),
    .reset                        (reset),
    .io_req_valid                 (_dispatch_io_bru_0_valid),
    .io_req_bits_fwd              (_dispatch_io_bru_0_bits_fwd),
    .io_req_bits_op               (_dispatch_io_bru_0_bits_op),
    .io_req_bits_pc               (_dispatch_io_bru_0_bits_pc),
    .io_req_bits_target           (_dispatch_io_bru_0_bits_target),
    .io_req_bits_link             (_dispatch_io_bru_0_bits_link),
    .io_csr_in_mode_valid         (_bru_0_io_csr_in_mode_valid),
    .io_csr_in_mode_bits          (_bru_0_io_csr_in_mode_bits),
    .io_csr_in_mcause_valid       (_bru_0_io_csr_in_mcause_valid),
    .io_csr_in_mcause_bits        (_bru_0_io_csr_in_mcause_bits),
    .io_csr_in_mepc_valid         (_bru_0_io_csr_in_mepc_valid),
    .io_csr_in_mepc_bits          (_bru_0_io_csr_in_mepc_bits),
    .io_csr_in_mtval_valid        (_bru_0_io_csr_in_mtval_valid),
    .io_csr_in_mtval_bits         (_bru_0_io_csr_in_mtval_bits),
    .io_csr_in_halt               (_bru_0_io_csr_in_halt),
    .io_csr_in_fault              (_bru_0_io_csr_in_fault),
    .io_csr_in_wfi                (_bru_0_io_csr_in_wfi),
    .io_csr_out_mode              (_csr_io_bru_out_mode),
    .io_csr_out_mepc              (_csr_io_bru_out_mepc),
    .io_csr_out_mtvec             (_csr_io_bru_out_mtvec),
    .io_rs1_valid                 (_regfile_io_readData_0_valid),
    .io_rs1_data                  (_regfile_io_readData_0_data),
    .io_rs2_valid                 (_regfile_io_readData_1_valid),
    .io_rs2_data                  (_regfile_io_readData_1_data),
    .io_rd_valid                  (_bru_0_io_rd_valid),
    .io_rd_bits_addr              (_bru_0_io_rd_bits_addr),
    .io_rd_bits_data              (_bru_0_io_rd_bits_data),
    .io_taken_valid               (_bru_0_io_taken_valid),
    .io_taken_value               (_bru_0_io_taken_value),
    .io_target_data               (_regfile_io_target_0_data),
    .io_interlock                 (_bru_0_io_interlock),
    .io_fault_manager_valid       (_fault_manager_io_out_valid),
    .io_fault_manager_bits_mepc   (_fault_manager_io_out_bits_mepc),
    .io_fault_manager_bits_mtval  (_fault_manager_io_out_bits_mtval),
    .io_fault_manager_bits_mcause (_fault_manager_io_out_bits_mcause)
  );
  LsuV2 lsu (
    .clock                    (clock),
    .reset                    (reset),
    .io_req_0_ready           (_lsu_io_req_0_ready),
    .io_req_0_valid           (_dispatch_io_lsu_0_valid),
    .io_req_0_bits_store      (_dispatch_io_lsu_0_bits_store),
    .io_req_0_bits_addr       (_dispatch_io_lsu_0_bits_addr),
    .io_req_0_bits_op         (_dispatch_io_lsu_0_bits_op),
    .io_req_0_bits_pc         (_dispatch_io_lsu_0_bits_pc),
    .io_busPort_addr_0        (_regfile_io_busPort_addr_0),
    .io_busPort_data_0        (_regfile_io_busPort_data_0),
    .io_rd_valid              (_lsu_io_rd_valid),
    .io_rd_bits_addr          (_lsu_io_rd_bits_addr),
    .io_rd_bits_data          (_lsu_io_rd_bits_data),
    .io_ibus_valid            (_lsu_io_ibus_valid),
    .io_ibus_ready            (_lsu_io_ibus_valid),
    .io_ibus_addr             (_lsu_io_ibus_addr),
    .io_ibus_rdata            (io_ibus_rdata),
    .io_dbus_valid            (_lsu_io_dbus_valid),
    .io_dbus_write            (_lsu_io_dbus_write),
    .io_dbus_addr             (_lsu_io_dbus_addr),
    .io_dbus_wdata            (_lsu_io_dbus_wdata),
    .io_dbus_wmask            (io_dbus_wmask),
    .io_dbus_rdata            (io_dbus_rdata),
    .io_flush_valid           (_lsu_io_flush_valid),
    .io_flush_ready           (_lsu_io_flush_valid),
    .io_flush_fencei          (_lsu_io_flush_fencei),
    .io_flush_pcNext          (_lsu_io_flush_pcNext),
    .io_fault_valid           (_lsu_io_fault_valid),
    .io_fault_bits_write      (_lsu_io_fault_bits_write),
    .io_fault_bits_addr       (_lsu_io_fault_bits_addr),
    .io_fault_bits_epc        (_lsu_io_fault_bits_epc),
    .io_ebus_dbus_valid       (io_ebus_dbus_valid),
    .io_ebus_dbus_ready       (io_ebus_dbus_ready),
    .io_ebus_dbus_write       (io_ebus_dbus_write),
    .io_ebus_dbus_pc          (io_ebus_dbus_pc),
    .io_ebus_dbus_addr        (io_ebus_dbus_addr),
    .io_ebus_dbus_size        (io_ebus_dbus_size),
    .io_ebus_dbus_wdata       (io_ebus_dbus_wdata),
    .io_ebus_dbus_wmask       (io_ebus_dbus_wmask),
    .io_ebus_dbus_rdata       (io_ebus_dbus_rdata),
    .io_ebus_fault_valid      (io_ebus_fault_valid),
    .io_ebus_fault_bits_write (io_ebus_fault_bits_write),
    .io_ebus_fault_bits_addr  (io_ebus_fault_bits_addr),
    .io_ebus_fault_bits_epc   (io_ebus_fault_bits_epc),
    .io_queueCapacity         (_lsu_io_queueCapacity),
    .io_active                (_lsu_io_active)
  );
  Mlu mlu (
    .clock              (clock),
    .reset              (reset),
    .io_req_0_valid     (_dispatch_io_mlu_0_valid),
    .io_req_0_bits_addr (_dispatch_io_mlu_0_bits_addr),
    .io_req_0_bits_op   (_dispatch_io_mlu_0_bits_op),
    .io_rs1_0_valid     (_regfile_io_readData_0_valid),
    .io_rs1_0_data      (_regfile_io_readData_0_data),
    .io_rs2_0_valid     (_regfile_io_readData_1_valid),
    .io_rs2_0_data      (_regfile_io_readData_1_data),
    .io_rd_valid        (_mlu_io_rd_valid),
    .io_rd_bits_addr    (_mlu_io_rd_bits_addr),
    .io_rd_bits_data    (_mlu_io_rd_bits_data)
  );
  Dvu dvu (
    .clock            (clock),
    .reset            (reset),
    .io_req_ready     (_dvu_io_req_ready),
    .io_req_valid     (_dispatch_io_dvu_0_valid),
    .io_req_bits_addr (_dispatch_io_dvu_0_bits_addr),
    .io_req_bits_op   (_dispatch_io_dvu_0_bits_op),
    .io_rs1_data      (_regfile_io_readData_0_data),
    .io_rs2_data      (_regfile_io_readData_1_data),
    .io_rd_ready      (_arb_io_in_1_ready),
    .io_rd_valid      (_dvu_io_rd_valid),
    .io_rd_bits_addr  (_dvu_io_rd_bits_addr),
    .io_rd_bits_data  (_dvu_io_rd_bits_data)
  );
  FaultManager fault_manager (
    .io_in_fault_0_csr             (_dispatch_io_csrFault_0),
    .io_in_fault_0_jal             (_dispatch_io_jalFault_0),
    .io_in_fault_0_jalr            (_dispatch_io_jalrFault_0),
    .io_in_fault_0_bxx             (_dispatch_io_bxxFault_0),
    .io_in_fault_0_undef           (_dispatch_io_undefFault_0),
    .io_in_pc_0_pc                 (_fetch_io_inst_lanes_0_bits_addr),
    .io_in_memory_fault_valid
      (io_ibus_fault_valid ? io_ibus_fault_valid : _lsu_io_fault_valid),
    .io_in_memory_fault_bits_write
      (~io_ibus_fault_valid & _lsu_io_fault_valid & _lsu_io_fault_bits_write),
    .io_in_memory_fault_bits_addr
      (io_ibus_fault_valid | ~_lsu_io_fault_valid ? 32'h0 : _lsu_io_fault_bits_addr),
    .io_in_memory_fault_bits_epc
      (io_ibus_fault_valid
         ? io_ibus_fault_bits_epc
         : _lsu_io_fault_valid ? _lsu_io_fault_bits_epc : 32'h0),
    .io_in_ibus_fault              (io_ibus_fault_valid),
    .io_in_undef_0_inst            (_fetch_io_inst_lanes_0_bits_inst),
    .io_in_jal_0_target            (_dispatch_io_bruTarget_0),
    .io_in_jalr_0_target           (_regfile_io_target_0_data),
    .io_in_fetchFault
      (_fetch_io_fault & ~_bru_0_io_taken_valid & _regfile_io_scoreboard_regd == 32'h0
       & ~_lsu_io_active & ~_fetch_io_inst_lanes_0_valid),
    .io_out_valid                  (_fault_manager_io_out_valid),
    .io_out_bits_mepc              (_fault_manager_io_out_bits_mepc),
    .io_out_bits_mtval             (_fault_manager_io_out_bits_mtval),
    .io_out_bits_mcause            (_fault_manager_io_out_bits_mcause)
  );
  Arbiter2_RegfileWriteDataIO arb (
    .io_in_0_valid     (_mlu_io_rd_valid),
    .io_in_0_bits_addr (_mlu_io_rd_bits_addr),
    .io_in_0_bits_data (_mlu_io_rd_bits_data),
    .io_in_1_ready     (_arb_io_in_1_ready),
    .io_in_1_valid     (_dvu_io_rd_valid),
    .io_in_1_bits_addr (_dvu_io_rd_bits_addr),
    .io_in_1_bits_data (_dvu_io_rd_bits_data),
    .io_out_valid      (_arb_io_out_valid),
    .io_out_bits_addr  (_arb_io_out_bits_addr),
    .io_out_bits_data  (_arb_io_out_bits_data)
  );
  assign io_csr_out_value_4 = _csr_io_csr_out_value_4;
  assign io_halted = _csr_io_halted;
  assign io_wfi = _csr_io_wfi;
  assign io_ibus_valid = _lsu_io_ibus_valid ? _lsu_io_ibus_valid : _fetch_io_ibus_valid;
  assign io_ibus_addr = _lsu_io_ibus_valid ? _lsu_io_ibus_addr : _fetch_io_ibus_addr;
  assign io_dbus_valid = _lsu_io_dbus_valid;
  assign io_dbus_write = _lsu_io_dbus_write;
  assign io_dbus_addr = _lsu_io_dbus_addr;
  assign io_dbus_wdata = _lsu_io_dbus_wdata;
  assign io_slog_valid = slogValid;
  assign io_slog_addr = {3'h0, slogValid ? slogAddr : 2'h0};
  assign io_slog_data = slogValid ? _regfile_io_readData_0_data : 32'h0;
  assign io_debug_en = {3'h0, debugEn};
  assign io_debug_addr_0 = debugAddr_0;
  assign io_debug_inst_0 = debugInst_0;
  assign io_debug_cycles = _csr_io_csr_out_value_4;
  assign io_debug_dbus_valid = _lsu_io_dbus_valid;
  assign io_debug_dbus_bits_addr = _lsu_io_dbus_addr;
  assign io_debug_dbus_bits_wdata = _lsu_io_dbus_wdata;
  assign io_debug_dbus_bits_write = _lsu_io_dbus_write;
  assign io_debug_dispatch_0_instFire =
    _dispatch_io_inst_0_ready & _fetch_io_inst_lanes_0_valid;
  assign io_debug_dispatch_0_instAddr = _fetch_io_inst_lanes_0_bits_addr;
  assign io_debug_dispatch_0_instInst = _fetch_io_inst_lanes_0_bits_inst;
  assign io_debug_regfile_writeAddr_0_valid = _dispatch_io_rdMark_0_valid;
  assign io_debug_regfile_writeAddr_0_bits = _dispatch_io_rdMark_0_addr;
  assign io_debug_regfile_writeData_0_valid = regfile_io_writeData_0_valid;
  assign io_debug_regfile_writeData_0_bits_addr = regfile_io_writeData_0_bits_addr;
  assign io_debug_regfile_writeData_0_bits_data = regfile_io_writeData_0_bits_data;
  assign io_debug_regfile_writeData_1_valid = _arb_io_out_valid;
  assign io_debug_regfile_writeData_1_bits_addr = _arb_io_out_bits_addr;
  assign io_debug_regfile_writeData_1_bits_data = _arb_io_out_bits_data;
  assign io_debug_regfile_writeData_2_valid = _lsu_io_rd_valid;
  assign io_debug_regfile_writeData_2_bits_addr = _lsu_io_rd_bits_addr;
  assign io_debug_regfile_writeData_2_bits_data = _lsu_io_rd_bits_data;
endmodule

module CoreMini(
  input          clock,
                 reset,
  input  [31:0]  io_csr_in_value_0,
  output [31:0]  io_csr_out_value_0,
                 io_csr_out_value_1,
                 io_csr_out_value_2,
                 io_csr_out_value_3,
                 io_csr_out_value_4,
                 io_csr_out_value_5,
                 io_csr_out_value_6,
                 io_csr_out_value_7,
                 io_csr_out_value_8,
  output         io_halted,
                 io_fault,
                 io_wfi,
  input          io_irq,
  output         io_ibus_valid,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  input          io_ibus_fault_valid,
  input  [31:0]  io_ibus_fault_bits_epc,
  output         io_dbus_valid,
                 io_dbus_write,
  output [31:0]  io_dbus_addr,
  output [127:0] io_dbus_wdata,
  output [15:0]  io_dbus_wmask,
  input  [127:0] io_dbus_rdata,
  output         io_ebus_dbus_valid,
  input          io_ebus_dbus_ready,
  output         io_ebus_dbus_write,
  output [31:0]  io_ebus_dbus_pc,
                 io_ebus_dbus_addr,
  output [4:0]   io_ebus_dbus_size,
  output [127:0] io_ebus_dbus_wdata,
  output [15:0]  io_ebus_dbus_wmask,
  input  [127:0] io_ebus_dbus_rdata,
  input          io_ebus_fault_valid,
                 io_ebus_fault_bits_write,
  input  [31:0]  io_ebus_fault_bits_addr,
                 io_ebus_fault_bits_epc,
  output         io_slog_valid,
  output [4:0]   io_slog_addr,
  output [31:0]  io_slog_data,
  output [3:0]   io_debug_en,
  output [31:0]  io_debug_addr_0,
                 io_debug_inst_0,
                 io_debug_cycles,
  output         io_debug_dbus_valid,
  output [31:0]  io_debug_dbus_bits_addr,
  output [127:0] io_debug_dbus_bits_wdata,
  output         io_debug_dbus_bits_write,
                 io_debug_dispatch_0_instFire,
  output [31:0]  io_debug_dispatch_0_instAddr,
                 io_debug_dispatch_0_instInst,
  output         io_debug_regfile_writeAddr_0_valid,
  output [4:0]   io_debug_regfile_writeAddr_0_bits,
  output         io_debug_regfile_writeData_0_valid,
  output [4:0]   io_debug_regfile_writeData_0_bits_addr,
  output [31:0]  io_debug_regfile_writeData_0_bits_data,
  output         io_debug_regfile_writeData_1_valid,
  output [4:0]   io_debug_regfile_writeData_1_bits_addr,
  output [31:0]  io_debug_regfile_writeData_1_bits_data,
  output         io_debug_regfile_writeData_2_valid,
  output [4:0]   io_debug_regfile_writeData_2_bits_addr,
  output [31:0]  io_debug_regfile_writeData_2_bits_data
);

  SCore score (
    .clock                                  (clock),
    .reset                                  (reset),
    .io_csr_in_value_0                      (io_csr_in_value_0),
    .io_csr_out_value_0                     (io_csr_out_value_0),
    .io_csr_out_value_1                     (io_csr_out_value_1),
    .io_csr_out_value_2                     (io_csr_out_value_2),
    .io_csr_out_value_3                     (io_csr_out_value_3),
    .io_csr_out_value_4                     (io_csr_out_value_4),
    .io_csr_out_value_5                     (io_csr_out_value_5),
    .io_csr_out_value_6                     (io_csr_out_value_6),
    .io_csr_out_value_7                     (io_csr_out_value_7),
    .io_csr_out_value_8                     (io_csr_out_value_8),
    .io_halted                              (io_halted),
    .io_fault                               (io_fault),
    .io_wfi                                 (io_wfi),
    .io_irq                                 (io_irq),
    .io_ibus_valid                          (io_ibus_valid),
    .io_ibus_addr                           (io_ibus_addr),
    .io_ibus_rdata                          (io_ibus_rdata),
    .io_ibus_fault_valid                    (io_ibus_fault_valid),
    .io_ibus_fault_bits_epc                 (io_ibus_fault_bits_epc),
    .io_dbus_valid                          (io_dbus_valid),
    .io_dbus_write                          (io_dbus_write),
    .io_dbus_addr                           (io_dbus_addr),
    .io_dbus_wdata                          (io_dbus_wdata),
    .io_dbus_wmask                          (io_dbus_wmask),
    .io_dbus_rdata                          (io_dbus_rdata),
    .io_ebus_dbus_valid                     (io_ebus_dbus_valid),
    .io_ebus_dbus_ready                     (io_ebus_dbus_ready),
    .io_ebus_dbus_write                     (io_ebus_dbus_write),
    .io_ebus_dbus_pc                        (io_ebus_dbus_pc),
    .io_ebus_dbus_addr                      (io_ebus_dbus_addr),
    .io_ebus_dbus_size                      (io_ebus_dbus_size),
    .io_ebus_dbus_wdata                     (io_ebus_dbus_wdata),
    .io_ebus_dbus_wmask                     (io_ebus_dbus_wmask),
    .io_ebus_dbus_rdata                     (io_ebus_dbus_rdata),
    .io_ebus_fault_valid                    (io_ebus_fault_valid),
    .io_ebus_fault_bits_write               (io_ebus_fault_bits_write),
    .io_ebus_fault_bits_addr                (io_ebus_fault_bits_addr),
    .io_ebus_fault_bits_epc                 (io_ebus_fault_bits_epc),
    .io_slog_valid                          (io_slog_valid),
    .io_slog_addr                           (io_slog_addr),
    .io_slog_data                           (io_slog_data),
    .io_debug_en                            (io_debug_en),
    .io_debug_addr_0                        (io_debug_addr_0),
    .io_debug_inst_0                        (io_debug_inst_0),
    .io_debug_cycles                        (io_debug_cycles),
    .io_debug_dbus_valid                    (io_debug_dbus_valid),
    .io_debug_dbus_bits_addr                (io_debug_dbus_bits_addr),
    .io_debug_dbus_bits_wdata               (io_debug_dbus_bits_wdata),
    .io_debug_dbus_bits_write               (io_debug_dbus_bits_write),
    .io_debug_dispatch_0_instFire           (io_debug_dispatch_0_instFire),
    .io_debug_dispatch_0_instAddr           (io_debug_dispatch_0_instAddr),
    .io_debug_dispatch_0_instInst           (io_debug_dispatch_0_instInst),
    .io_debug_regfile_writeAddr_0_valid     (io_debug_regfile_writeAddr_0_valid),
    .io_debug_regfile_writeAddr_0_bits      (io_debug_regfile_writeAddr_0_bits),
    .io_debug_regfile_writeData_0_valid     (io_debug_regfile_writeData_0_valid),
    .io_debug_regfile_writeData_0_bits_addr (io_debug_regfile_writeData_0_bits_addr),
    .io_debug_regfile_writeData_0_bits_data (io_debug_regfile_writeData_0_bits_data),
    .io_debug_regfile_writeData_1_valid     (io_debug_regfile_writeData_1_valid),
    .io_debug_regfile_writeData_1_bits_addr (io_debug_regfile_writeData_1_bits_addr),
    .io_debug_regfile_writeData_1_bits_data (io_debug_regfile_writeData_1_bits_data),
    .io_debug_regfile_writeData_2_valid     (io_debug_regfile_writeData_2_valid),
    .io_debug_regfile_writeData_2_bits_addr (io_debug_regfile_writeData_2_bits_addr),
    .io_debug_regfile_writeData_2_bits_data (io_debug_regfile_writeData_2_bits_data)
  );
endmodule

module SRAM_128x128(
  input          clock,
  input  [6:0]   io_addr,
  input          io_enable,
                 io_write,
  input  [127:0] io_wdata,
  input  [15:0]  io_wmask,
  output [127:0] io_rdata
);

  Sram_12ffcp_128x128 sramModules_0 (
    .clock  (clock),
    .enable (io_enable),
    .write  (io_write),
    .addr   (io_addr),
    .wdata  (io_wdata),
    .wmask  (io_wmask),
    .rdata  (io_rdata)
  );
endmodule

module TCM128(
  input        clock,
  input  [6:0] io_addr,
  input        io_enable,
               io_write,
  input  [7:0] io_wdata_0,
               io_wdata_1,
               io_wdata_2,
               io_wdata_3,
               io_wdata_4,
               io_wdata_5,
               io_wdata_6,
               io_wdata_7,
               io_wdata_8,
               io_wdata_9,
               io_wdata_10,
               io_wdata_11,
               io_wdata_12,
               io_wdata_13,
               io_wdata_14,
               io_wdata_15,
  input        io_wmask_0,
               io_wmask_1,
               io_wmask_2,
               io_wmask_3,
               io_wmask_4,
               io_wmask_5,
               io_wmask_6,
               io_wmask_7,
               io_wmask_8,
               io_wmask_9,
               io_wmask_10,
               io_wmask_11,
               io_wmask_12,
               io_wmask_13,
               io_wmask_14,
               io_wmask_15,
  output [7:0] io_rdata_0,
               io_rdata_1,
               io_rdata_2,
               io_rdata_3,
               io_rdata_4,
               io_rdata_5,
               io_rdata_6,
               io_rdata_7,
               io_rdata_8,
               io_rdata_9,
               io_rdata_10,
               io_rdata_11,
               io_rdata_12,
               io_rdata_13,
               io_rdata_14,
               io_rdata_15
);

  wire [127:0] _sram_io_rdata;
  SRAM_128x128 sram (
    .clock     (clock),
    .io_addr   (io_addr),
    .io_enable (io_enable),
    .io_write  (io_write),
    .io_wdata
      ({io_wdata_15,
        io_wdata_14,
        io_wdata_13,
        io_wdata_12,
        io_wdata_11,
        io_wdata_10,
        io_wdata_9,
        io_wdata_8,
        io_wdata_7,
        io_wdata_6,
        io_wdata_5,
        io_wdata_4,
        io_wdata_3,
        io_wdata_2,
        io_wdata_1,
        io_wdata_0}),
    .io_wmask
      ({io_wmask_15,
        io_wmask_14,
        io_wmask_13,
        io_wmask_12,
        io_wmask_11,
        io_wmask_10,
        io_wmask_9,
        io_wmask_8,
        io_wmask_7,
        io_wmask_6,
        io_wmask_5,
        io_wmask_4,
        io_wmask_3,
        io_wmask_2,
        io_wmask_1,
        io_wmask_0}),
    .io_rdata  (_sram_io_rdata)
  );
  assign io_rdata_0 = _sram_io_rdata[127:120];
  assign io_rdata_1 = _sram_io_rdata[119:112];
  assign io_rdata_2 = _sram_io_rdata[111:104];
  assign io_rdata_3 = _sram_io_rdata[103:96];
  assign io_rdata_4 = _sram_io_rdata[95:88];
  assign io_rdata_5 = _sram_io_rdata[87:80];
  assign io_rdata_6 = _sram_io_rdata[79:72];
  assign io_rdata_7 = _sram_io_rdata[71:64];
  assign io_rdata_8 = _sram_io_rdata[63:56];
  assign io_rdata_9 = _sram_io_rdata[55:48];
  assign io_rdata_10 = _sram_io_rdata[47:40];
  assign io_rdata_11 = _sram_io_rdata[39:32];
  assign io_rdata_12 = _sram_io_rdata[31:24];
  assign io_rdata_13 = _sram_io_rdata[23:16];
  assign io_rdata_14 = _sram_io_rdata[15:8];
  assign io_rdata_15 = _sram_io_rdata[7:0];
endmodule

module SRAM(
  input          clock,
                 reset,
                 io_fabric_readDataAddr_valid,
  input  [31:0]  io_fabric_readDataAddr_bits,
  output         io_fabric_readData_valid,
  output [127:0] io_fabric_readData_bits,
  input          io_fabric_writeDataAddr_valid,
  input  [31:0]  io_fabric_writeDataAddr_bits,
  input  [127:0] io_fabric_writeDataBits,
  input  [15:0]  io_fabric_writeDataStrb,
  output [6:0]   io_sram_address,
  output         io_sram_enable,
                 io_sram_isWrite,
  input  [7:0]   io_sram_readData_0,
                 io_sram_readData_1,
                 io_sram_readData_2,
                 io_sram_readData_3,
                 io_sram_readData_4,
                 io_sram_readData_5,
                 io_sram_readData_6,
                 io_sram_readData_7,
                 io_sram_readData_8,
                 io_sram_readData_9,
                 io_sram_readData_10,
                 io_sram_readData_11,
                 io_sram_readData_12,
                 io_sram_readData_13,
                 io_sram_readData_14,
                 io_sram_readData_15,
  output [7:0]   io_sram_writeData_0,
                 io_sram_writeData_1,
                 io_sram_writeData_2,
                 io_sram_writeData_3,
                 io_sram_writeData_4,
                 io_sram_writeData_5,
                 io_sram_writeData_6,
                 io_sram_writeData_7,
                 io_sram_writeData_8,
                 io_sram_writeData_9,
                 io_sram_writeData_10,
                 io_sram_writeData_11,
                 io_sram_writeData_12,
                 io_sram_writeData_13,
                 io_sram_writeData_14,
                 io_sram_writeData_15,
  output         io_sram_mask_0,
                 io_sram_mask_1,
                 io_sram_mask_2,
                 io_sram_mask_3,
                 io_sram_mask_4,
                 io_sram_mask_5,
                 io_sram_mask_6,
                 io_sram_mask_7,
                 io_sram_mask_8,
                 io_sram_mask_9,
                 io_sram_mask_10,
                 io_sram_mask_11,
                 io_sram_mask_12,
                 io_sram_mask_13,
                 io_sram_mask_14,
                 io_sram_mask_15
);

  reg readIssued;
  always @(posedge clock or posedge reset) begin
    if (reset)
      readIssued <= 1'h0;
    else
      readIssued <= io_fabric_readDataAddr_valid & ~io_fabric_writeDataAddr_valid;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        readIssued = _RANDOM[/*Zero width*/ 1'b0][0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        readIssued = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fabric_readData_valid = readIssued;
  assign io_fabric_readData_bits =
    readIssued
      ? {io_sram_readData_0,
         io_sram_readData_1,
         io_sram_readData_2,
         io_sram_readData_3,
         io_sram_readData_4,
         io_sram_readData_5,
         io_sram_readData_6,
         io_sram_readData_7,
         io_sram_readData_8,
         io_sram_readData_9,
         io_sram_readData_10,
         io_sram_readData_11,
         io_sram_readData_12,
         io_sram_readData_13,
         io_sram_readData_14,
         io_sram_readData_15}
      : 128'h0;
  assign io_sram_address =
    io_fabric_writeDataAddr_valid
      ? io_fabric_writeDataAddr_bits[10:4]
      : io_fabric_readDataAddr_valid ? io_fabric_readDataAddr_bits[10:4] : 7'h0;
  assign io_sram_enable = io_fabric_readDataAddr_valid | io_fabric_writeDataAddr_valid;
  assign io_sram_isWrite = io_fabric_writeDataAddr_valid;
  assign io_sram_writeData_0 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[7:0] : 8'h0;
  assign io_sram_writeData_1 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[15:8] : 8'h0;
  assign io_sram_writeData_2 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[23:16] : 8'h0;
  assign io_sram_writeData_3 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[31:24] : 8'h0;
  assign io_sram_writeData_4 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[39:32] : 8'h0;
  assign io_sram_writeData_5 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[47:40] : 8'h0;
  assign io_sram_writeData_6 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[55:48] : 8'h0;
  assign io_sram_writeData_7 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[63:56] : 8'h0;
  assign io_sram_writeData_8 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[71:64] : 8'h0;
  assign io_sram_writeData_9 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[79:72] : 8'h0;
  assign io_sram_writeData_10 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[87:80] : 8'h0;
  assign io_sram_writeData_11 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[95:88] : 8'h0;
  assign io_sram_writeData_12 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[103:96] : 8'h0;
  assign io_sram_writeData_13 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[111:104] : 8'h0;
  assign io_sram_writeData_14 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[119:112] : 8'h0;
  assign io_sram_writeData_15 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[127:120] : 8'h0;
  assign io_sram_mask_0 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[0];
  assign io_sram_mask_1 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[1];
  assign io_sram_mask_2 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[2];
  assign io_sram_mask_3 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[3];
  assign io_sram_mask_4 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[4];
  assign io_sram_mask_5 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[5];
  assign io_sram_mask_6 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[6];
  assign io_sram_mask_7 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[7];
  assign io_sram_mask_8 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[8];
  assign io_sram_mask_9 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[9];
  assign io_sram_mask_10 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[10];
  assign io_sram_mask_11 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[11];
  assign io_sram_mask_12 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[12];
  assign io_sram_mask_13 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[13];
  assign io_sram_mask_14 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[14];
  assign io_sram_mask_15 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[15];
endmodule

module FabricArbiter(
  input          clock,
                 reset,
                 io_source_0_readDataAddr_valid,
  input  [31:0]  io_source_0_readDataAddr_bits,
  output [127:0] io_source_0_readData_bits,
  input          io_source_0_writeDataAddr_valid,
  input  [31:0]  io_source_0_writeDataAddr_bits,
  input  [127:0] io_source_0_writeDataBits,
  input  [15:0]  io_source_0_writeDataStrb,
  input          io_source_1_readDataAddr_valid,
  input  [31:0]  io_source_1_readDataAddr_bits,
  output         io_source_1_readData_valid,
  output [127:0] io_source_1_readData_bits,
  input          io_source_1_writeDataAddr_valid,
  input  [31:0]  io_source_1_writeDataAddr_bits,
  input  [127:0] io_source_1_writeDataBits,
  input  [15:0]  io_source_1_writeDataStrb,
  output         io_fabricBusy,
                 io_port_readDataAddr_valid,
  output [31:0]  io_port_readDataAddr_bits,
  input          io_port_readData_valid,
  input  [127:0] io_port_readData_bits,
  output         io_port_writeDataAddr_valid,
  output [31:0]  io_port_writeDataAddr_bits,
  output [127:0] io_port_writeDataBits,
  output [15:0]  io_port_writeDataStrb
);

  wire source0Valid = io_source_0_readDataAddr_valid | io_source_0_writeDataAddr_valid;
  assign io_source_0_readData_bits = io_port_readData_bits;
  assign io_source_1_readData_valid = io_port_readData_valid;
  assign io_source_1_readData_bits = io_port_readData_bits;
  assign io_fabricBusy = source0Valid;
  assign io_port_readDataAddr_valid =
    source0Valid ? io_source_0_readDataAddr_valid : io_source_1_readDataAddr_valid;
  assign io_port_readDataAddr_bits =
    source0Valid ? io_source_0_readDataAddr_bits : io_source_1_readDataAddr_bits;
  assign io_port_writeDataAddr_valid =
    source0Valid ? io_source_0_writeDataAddr_valid : io_source_1_writeDataAddr_valid;
  assign io_port_writeDataAddr_bits =
    source0Valid ? io_source_0_writeDataAddr_bits : io_source_1_writeDataAddr_bits;
  assign io_port_writeDataBits =
    source0Valid ? io_source_0_writeDataBits : io_source_1_writeDataBits;
  assign io_port_writeDataStrb =
    source0Valid ? io_source_0_writeDataStrb : io_source_1_writeDataStrb;
endmodule

module SRAM_256x128(
  input          clock,
                 reset,
  input  [7:0]   io_addr,
  input          io_enable,
                 io_write,
  input  [127:0] io_wdata,
  input  [15:0]  io_wmask,
  output [127:0] io_rdata
);

  wire [127:0] _sramModules_1_rdata;
  wire [127:0] _sramModules_0_rdata;
  reg          selectedSramRead;
  always @(posedge clock or posedge reset) begin
    if (reset)
      selectedSramRead <= 1'h0;
    else
      selectedSramRead <= io_addr[7];
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        selectedSramRead = _RANDOM[/*Zero width*/ 1'b0][0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        selectedSramRead = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Sram_12ffcp_128x128 sramModules_0 (
    .clock  (clock),
    .enable (~(io_addr[7]) & io_enable),
    .write  (io_write),
    .addr   (io_addr[6:0]),
    .wdata  (io_wdata),
    .wmask  (io_wmask),
    .rdata  (_sramModules_0_rdata)
  );
  Sram_12ffcp_128x128 sramModules_1 (
    .clock  (clock),
    .enable (io_addr[7] & io_enable),
    .write  (io_write),
    .addr   (io_addr[6:0]),
    .wdata  (io_wdata),
    .wmask  (io_wmask),
    .rdata  (_sramModules_1_rdata)
  );
  assign io_rdata = selectedSramRead ? _sramModules_1_rdata : _sramModules_0_rdata;
endmodule

module TCM128_1(
  input        clock,
               reset,
  input  [7:0] io_addr,
  input        io_enable,
               io_write,
  input  [7:0] io_wdata_0,
               io_wdata_1,
               io_wdata_2,
               io_wdata_3,
               io_wdata_4,
               io_wdata_5,
               io_wdata_6,
               io_wdata_7,
               io_wdata_8,
               io_wdata_9,
               io_wdata_10,
               io_wdata_11,
               io_wdata_12,
               io_wdata_13,
               io_wdata_14,
               io_wdata_15,
  input        io_wmask_0,
               io_wmask_1,
               io_wmask_2,
               io_wmask_3,
               io_wmask_4,
               io_wmask_5,
               io_wmask_6,
               io_wmask_7,
               io_wmask_8,
               io_wmask_9,
               io_wmask_10,
               io_wmask_11,
               io_wmask_12,
               io_wmask_13,
               io_wmask_14,
               io_wmask_15,
  output [7:0] io_rdata_0,
               io_rdata_1,
               io_rdata_2,
               io_rdata_3,
               io_rdata_4,
               io_rdata_5,
               io_rdata_6,
               io_rdata_7,
               io_rdata_8,
               io_rdata_9,
               io_rdata_10,
               io_rdata_11,
               io_rdata_12,
               io_rdata_13,
               io_rdata_14,
               io_rdata_15
);

  wire [127:0] _sram_io_rdata;
  SRAM_256x128 sram (
    .clock     (clock),
    .reset     (reset),
    .io_addr   (io_addr),
    .io_enable (io_enable),
    .io_write  (io_write),
    .io_wdata
      ({io_wdata_15,
        io_wdata_14,
        io_wdata_13,
        io_wdata_12,
        io_wdata_11,
        io_wdata_10,
        io_wdata_9,
        io_wdata_8,
        io_wdata_7,
        io_wdata_6,
        io_wdata_5,
        io_wdata_4,
        io_wdata_3,
        io_wdata_2,
        io_wdata_1,
        io_wdata_0}),
    .io_wmask
      ({io_wmask_15,
        io_wmask_14,
        io_wmask_13,
        io_wmask_12,
        io_wmask_11,
        io_wmask_10,
        io_wmask_9,
        io_wmask_8,
        io_wmask_7,
        io_wmask_6,
        io_wmask_5,
        io_wmask_4,
        io_wmask_3,
        io_wmask_2,
        io_wmask_1,
        io_wmask_0}),
    .io_rdata  (_sram_io_rdata)
  );
  assign io_rdata_0 = _sram_io_rdata[127:120];
  assign io_rdata_1 = _sram_io_rdata[119:112];
  assign io_rdata_2 = _sram_io_rdata[111:104];
  assign io_rdata_3 = _sram_io_rdata[103:96];
  assign io_rdata_4 = _sram_io_rdata[95:88];
  assign io_rdata_5 = _sram_io_rdata[87:80];
  assign io_rdata_6 = _sram_io_rdata[79:72];
  assign io_rdata_7 = _sram_io_rdata[71:64];
  assign io_rdata_8 = _sram_io_rdata[63:56];
  assign io_rdata_9 = _sram_io_rdata[55:48];
  assign io_rdata_10 = _sram_io_rdata[47:40];
  assign io_rdata_11 = _sram_io_rdata[39:32];
  assign io_rdata_12 = _sram_io_rdata[31:24];
  assign io_rdata_13 = _sram_io_rdata[23:16];
  assign io_rdata_14 = _sram_io_rdata[15:8];
  assign io_rdata_15 = _sram_io_rdata[7:0];
endmodule

module SRAM_1(
  input          clock,
                 reset,
                 io_fabric_readDataAddr_valid,
  input  [31:0]  io_fabric_readDataAddr_bits,
  output         io_fabric_readData_valid,
  output [127:0] io_fabric_readData_bits,
  input          io_fabric_writeDataAddr_valid,
  input  [31:0]  io_fabric_writeDataAddr_bits,
  input  [127:0] io_fabric_writeDataBits,
  input  [15:0]  io_fabric_writeDataStrb,
  output [7:0]   io_sram_address,
  output         io_sram_enable,
                 io_sram_isWrite,
  input  [7:0]   io_sram_readData_0,
                 io_sram_readData_1,
                 io_sram_readData_2,
                 io_sram_readData_3,
                 io_sram_readData_4,
                 io_sram_readData_5,
                 io_sram_readData_6,
                 io_sram_readData_7,
                 io_sram_readData_8,
                 io_sram_readData_9,
                 io_sram_readData_10,
                 io_sram_readData_11,
                 io_sram_readData_12,
                 io_sram_readData_13,
                 io_sram_readData_14,
                 io_sram_readData_15,
  output [7:0]   io_sram_writeData_0,
                 io_sram_writeData_1,
                 io_sram_writeData_2,
                 io_sram_writeData_3,
                 io_sram_writeData_4,
                 io_sram_writeData_5,
                 io_sram_writeData_6,
                 io_sram_writeData_7,
                 io_sram_writeData_8,
                 io_sram_writeData_9,
                 io_sram_writeData_10,
                 io_sram_writeData_11,
                 io_sram_writeData_12,
                 io_sram_writeData_13,
                 io_sram_writeData_14,
                 io_sram_writeData_15,
  output         io_sram_mask_0,
                 io_sram_mask_1,
                 io_sram_mask_2,
                 io_sram_mask_3,
                 io_sram_mask_4,
                 io_sram_mask_5,
                 io_sram_mask_6,
                 io_sram_mask_7,
                 io_sram_mask_8,
                 io_sram_mask_9,
                 io_sram_mask_10,
                 io_sram_mask_11,
                 io_sram_mask_12,
                 io_sram_mask_13,
                 io_sram_mask_14,
                 io_sram_mask_15
);

  reg readIssued;
  always @(posedge clock or posedge reset) begin
    if (reset)
      readIssued <= 1'h0;
    else
      readIssued <= io_fabric_readDataAddr_valid & ~io_fabric_writeDataAddr_valid;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        readIssued = _RANDOM[/*Zero width*/ 1'b0][0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        readIssued = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_fabric_readData_valid = readIssued;
  assign io_fabric_readData_bits =
    readIssued
      ? {io_sram_readData_0,
         io_sram_readData_1,
         io_sram_readData_2,
         io_sram_readData_3,
         io_sram_readData_4,
         io_sram_readData_5,
         io_sram_readData_6,
         io_sram_readData_7,
         io_sram_readData_8,
         io_sram_readData_9,
         io_sram_readData_10,
         io_sram_readData_11,
         io_sram_readData_12,
         io_sram_readData_13,
         io_sram_readData_14,
         io_sram_readData_15}
      : 128'h0;
  assign io_sram_address =
    io_fabric_writeDataAddr_valid
      ? io_fabric_writeDataAddr_bits[11:4]
      : io_fabric_readDataAddr_valid ? io_fabric_readDataAddr_bits[11:4] : 8'h0;
  assign io_sram_enable = io_fabric_readDataAddr_valid | io_fabric_writeDataAddr_valid;
  assign io_sram_isWrite = io_fabric_writeDataAddr_valid;
  assign io_sram_writeData_0 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[7:0] : 8'h0;
  assign io_sram_writeData_1 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[15:8] : 8'h0;
  assign io_sram_writeData_2 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[23:16] : 8'h0;
  assign io_sram_writeData_3 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[31:24] : 8'h0;
  assign io_sram_writeData_4 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[39:32] : 8'h0;
  assign io_sram_writeData_5 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[47:40] : 8'h0;
  assign io_sram_writeData_6 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[55:48] : 8'h0;
  assign io_sram_writeData_7 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[63:56] : 8'h0;
  assign io_sram_writeData_8 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[71:64] : 8'h0;
  assign io_sram_writeData_9 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[79:72] : 8'h0;
  assign io_sram_writeData_10 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[87:80] : 8'h0;
  assign io_sram_writeData_11 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[95:88] : 8'h0;
  assign io_sram_writeData_12 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[103:96] : 8'h0;
  assign io_sram_writeData_13 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[111:104] : 8'h0;
  assign io_sram_writeData_14 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[119:112] : 8'h0;
  assign io_sram_writeData_15 =
    io_fabric_writeDataAddr_valid ? io_fabric_writeDataBits[127:120] : 8'h0;
  assign io_sram_mask_0 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[0];
  assign io_sram_mask_1 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[1];
  assign io_sram_mask_2 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[2];
  assign io_sram_mask_3 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[3];
  assign io_sram_mask_4 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[4];
  assign io_sram_mask_5 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[5];
  assign io_sram_mask_6 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[6];
  assign io_sram_mask_7 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[7];
  assign io_sram_mask_8 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[8];
  assign io_sram_mask_9 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[9];
  assign io_sram_mask_10 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[10];
  assign io_sram_mask_11 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[11];
  assign io_sram_mask_12 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[12];
  assign io_sram_mask_13 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[13];
  assign io_sram_mask_14 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[14];
  assign io_sram_mask_15 = ~io_fabric_writeDataAddr_valid | io_fabric_writeDataStrb[15];
endmodule

module FabricMux(
  input          clock,
                 reset,
                 io_source_readDataAddr_valid,
  input  [31:0]  io_source_readDataAddr_bits,
  output         io_source_readData_valid,
  output [127:0] io_source_readData_bits,
  input          io_source_writeDataAddr_valid,
  input  [31:0]  io_source_writeDataAddr_bits,
  input  [127:0] io_source_writeDataBits,
  input  [15:0]  io_source_writeDataStrb,
  output         io_source_writeResp,
                 io_fabricBusy,
                 io_ports_0_readDataAddr_valid,
  output [31:0]  io_ports_0_readDataAddr_bits,
  input          io_ports_0_readData_valid,
  input  [127:0] io_ports_0_readData_bits,
  output         io_ports_0_writeDataAddr_valid,
  output [31:0]  io_ports_0_writeDataAddr_bits,
  output [127:0] io_ports_0_writeDataBits,
  output [15:0]  io_ports_0_writeDataStrb,
  output         io_ports_1_readDataAddr_valid,
  output [31:0]  io_ports_1_readDataAddr_bits,
  input          io_ports_1_readData_valid,
  input  [127:0] io_ports_1_readData_bits,
  output         io_ports_1_writeDataAddr_valid,
  output [31:0]  io_ports_1_writeDataAddr_bits,
  output [127:0] io_ports_1_writeDataBits,
  output [15:0]  io_ports_1_writeDataStrb,
  output [31:0]  io_ports_2_readDataAddr_bits,
  input          io_ports_2_readData_valid,
  input  [127:0] io_ports_2_readData_bits,
  output         io_ports_2_writeDataAddr_valid,
  output [31:0]  io_ports_2_writeDataAddr_bits,
  output [127:0] io_ports_2_writeDataBits,
  input          io_ports_2_writeResp,
                 io_periBusy_0,
                 io_periBusy_1
);

  wire        sourceValid = io_source_readDataAddr_valid | io_source_writeDataAddr_valid;
  wire [31:0] addr =
    io_source_readDataAddr_valid
      ? io_source_readDataAddr_bits
      : io_source_writeDataAddr_valid ? io_source_writeDataAddr_bits : 32'h0;
  wire        _selected_T_5 = sourceValid & addr < 32'h800;
  wire        _selected_T_11 = sourceValid & (|(addr[31:16])) & addr < 32'h11000;
  wire        _selected_T_18_valid = sourceValid & addr > 32'h2FFFF & addr < 32'h31000;
  wire        selected_valid = _selected_T_5 | _selected_T_11 | _selected_T_18_valid;
  wire [1:0]  selected_bits =
    _selected_T_5 ? 2'h0 : _selected_T_11 ? 2'h1 : {_selected_T_18_valid, 1'h0};
  wire        _io_fabricBusy_T = selected_bits == 2'h0;
  wire        portSelected_0 = selected_valid & _io_fabricBusy_T & ~io_periBusy_0;
  wire        _io_fabricBusy_T_2 = selected_bits == 2'h1;
  wire        portSelected_1 = selected_valid & _io_fabricBusy_T_2 & ~io_periBusy_1;
  wire        _portSelected_T_7 = selected_valid & selected_bits == 2'h2;
  wire        io_ports_0_readDataAddr_valid_0 =
    portSelected_0 & io_source_readDataAddr_valid;
  wire        io_ports_1_readDataAddr_valid_0 =
    portSelected_1 & io_source_readDataAddr_valid;
  reg         lastReadSelected_valid;
  reg  [1:0]  lastReadSelected_bits;
  wire        _io_source_readData_T_1 =
    lastReadSelected_valid & lastReadSelected_bits == 2'h0;
  wire        _io_source_readData_T_3 =
    lastReadSelected_valid & lastReadSelected_bits == 2'h1;
  wire        _io_source_readData_T_5 =
    lastReadSelected_valid & lastReadSelected_bits == 2'h2;
  wire        _lastReadSelected_T_3_valid =
    _portSelected_T_7 & io_source_readDataAddr_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      lastReadSelected_valid <= 1'h0;
      lastReadSelected_bits <= 2'h0;
    end
    else begin
      lastReadSelected_valid <=
        io_ports_0_readDataAddr_valid_0 | io_ports_1_readDataAddr_valid_0
        | _lastReadSelected_T_3_valid;
      lastReadSelected_bits <=
        io_ports_0_readDataAddr_valid_0
          ? 2'h0
          : io_ports_1_readDataAddr_valid_0 ? 2'h1 : {_lastReadSelected_T_3_valid, 1'h0};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        lastReadSelected_valid = _RANDOM[/*Zero width*/ 1'b0][0];
        lastReadSelected_bits = _RANDOM[/*Zero width*/ 1'b0][2:1];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        lastReadSelected_valid = 1'h0;
        lastReadSelected_bits = 2'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_source_readData_valid =
    _io_source_readData_T_1
      ? io_ports_0_readData_valid
      : _io_source_readData_T_3
          ? io_ports_1_readData_valid
          : _io_source_readData_T_5 & io_ports_2_readData_valid;
  assign io_source_readData_bits =
    _io_source_readData_T_1
      ? io_ports_0_readData_bits
      : _io_source_readData_T_3
          ? io_ports_1_readData_bits
          : _io_source_readData_T_5 ? io_ports_2_readData_bits : 128'h0;
  assign io_source_writeResp =
    portSelected_0 | portSelected_1 | _portSelected_T_7 & io_ports_2_writeResp;
  assign io_fabricBusy =
    selected_valid & _io_fabricBusy_T
      ? io_periBusy_0
      : selected_valid & _io_fabricBusy_T_2 & io_periBusy_1;
  assign io_ports_0_readDataAddr_valid = io_ports_0_readDataAddr_valid_0;
  assign io_ports_0_readDataAddr_bits =
    portSelected_0 ? io_source_readDataAddr_bits : 32'h0;
  assign io_ports_0_writeDataAddr_valid = portSelected_0 & io_source_writeDataAddr_valid;
  assign io_ports_0_writeDataAddr_bits =
    portSelected_0 ? io_source_writeDataAddr_bits : 32'h0;
  assign io_ports_0_writeDataBits = portSelected_0 ? io_source_writeDataBits : 128'h0;
  assign io_ports_0_writeDataStrb = portSelected_0 ? io_source_writeDataStrb : 16'h0;
  assign io_ports_1_readDataAddr_valid = io_ports_1_readDataAddr_valid_0;
  assign io_ports_1_readDataAddr_bits =
    portSelected_1 ? io_source_readDataAddr_bits & 32'hFFFEFFFF : 32'h0;
  assign io_ports_1_writeDataAddr_valid = portSelected_1 & io_source_writeDataAddr_valid;
  assign io_ports_1_writeDataAddr_bits =
    portSelected_1 ? io_source_writeDataAddr_bits & 32'hFFFEFFFF : 32'h0;
  assign io_ports_1_writeDataBits = portSelected_1 ? io_source_writeDataBits : 128'h0;
  assign io_ports_1_writeDataStrb = portSelected_1 ? io_source_writeDataStrb : 16'h0;
  assign io_ports_2_readDataAddr_bits =
    _portSelected_T_7 ? io_source_readDataAddr_bits & 32'hFFFCFFFF : 32'h0;
  assign io_ports_2_writeDataAddr_valid =
    _portSelected_T_7 & io_source_writeDataAddr_valid;
  assign io_ports_2_writeDataAddr_bits =
    _portSelected_T_7 ? io_source_writeDataAddr_bits & 32'hFFFCFFFF : 32'h0;
  assign io_ports_2_writeDataBits = _portSelected_T_7 ? io_source_writeDataBits : 128'h0;
endmodule

module CoralNPURRArbiter(
  input         clock,
                reset,
  output        io_in_0_ready,
  input         io_in_0_valid,
  input  [31:0] io_in_0_bits_addr,
  input  [2:0]  io_in_0_bits_prot,
  input  [5:0]  io_in_0_bits_id,
  input  [7:0]  io_in_0_bits_len,
  input  [2:0]  io_in_0_bits_size,
  input  [1:0]  io_in_0_bits_burst,
  input         io_in_0_bits_lock,
  input  [3:0]  io_in_0_bits_cache,
                io_in_0_bits_qos,
                io_in_0_bits_region,
  output        io_in_1_ready,
  input         io_in_1_valid,
  input  [31:0] io_in_1_bits_addr,
  input  [2:0]  io_in_1_bits_prot,
  input  [5:0]  io_in_1_bits_id,
  input  [7:0]  io_in_1_bits_len,
  input  [2:0]  io_in_1_bits_size,
  input  [1:0]  io_in_1_bits_burst,
  input         io_in_1_bits_lock,
  input  [3:0]  io_in_1_bits_cache,
                io_in_1_bits_qos,
                io_in_1_bits_region,
  input         io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_addr,
  output [2:0]  io_out_bits_prot,
  output [5:0]  io_out_bits_id,
  output [7:0]  io_out_bits_len,
  output [2:0]  io_out_bits_size,
  output [1:0]  io_out_bits_burst,
  output        io_out_bits_lock,
  output [3:0]  io_out_bits_cache,
                io_out_bits_qos,
                io_out_bits_region,
  output        io_chosen
);

  wire io_chosen_choice;
  wire io_out_valid_0 = io_chosen_choice ? io_in_1_valid : io_in_0_valid;
  reg  ctrl_validMask_grantMask_lastGrant;
  wire ctrl_validMask_1 = io_in_1_valid & ~ctrl_validMask_grantMask_lastGrant;
  assign io_chosen_choice = ctrl_validMask_1 | ~io_in_0_valid;
  always @(posedge clock or posedge reset) begin
    if (reset)
      ctrl_validMask_grantMask_lastGrant <= 1'h0;
    else if (io_out_ready & io_out_valid_0)
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][0];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        ctrl_validMask_grantMask_lastGrant = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_0_ready = ~ctrl_validMask_1 & io_out_ready;
  assign io_in_1_ready =
    (~ctrl_validMask_grantMask_lastGrant | ~(ctrl_validMask_1 | io_in_0_valid))
    & io_out_ready;
  assign io_out_valid = io_out_valid_0;
  assign io_out_bits_addr = io_chosen_choice ? io_in_1_bits_addr : io_in_0_bits_addr;
  assign io_out_bits_prot = io_chosen_choice ? io_in_1_bits_prot : io_in_0_bits_prot;
  assign io_out_bits_id = io_chosen_choice ? io_in_1_bits_id : io_in_0_bits_id;
  assign io_out_bits_len = io_chosen_choice ? io_in_1_bits_len : io_in_0_bits_len;
  assign io_out_bits_size = io_chosen_choice ? io_in_1_bits_size : io_in_0_bits_size;
  assign io_out_bits_burst = io_chosen_choice ? io_in_1_bits_burst : io_in_0_bits_burst;
  assign io_out_bits_lock = io_chosen_choice ? io_in_1_bits_lock : io_in_0_bits_lock;
  assign io_out_bits_cache = io_chosen_choice ? io_in_1_bits_cache : io_in_0_bits_cache;
  assign io_out_bits_qos = io_chosen_choice ? io_in_1_bits_qos : io_in_0_bits_qos;
  assign io_out_bits_region =
    io_chosen_choice ? io_in_1_bits_region : io_in_0_bits_region;
  assign io_chosen = io_chosen_choice;
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_module
module ram_2x67(
  input         R0_addr,
                R0_en,
                R0_clk,
  output [66:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [66:0] W0_data
);

  reg [66:0] Memory[0:1];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_
    reg [95:0] _RANDOM_MEM;
    initial begin
      `INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_MEM_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;
          end
          Memory[i[0]] = _RANDOM_MEM[66:0];
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 67'bx;
endmodule

module Queue2_AxiAddress(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_addr,
  input  [2:0]  io_enq_bits_prot,
  input  [5:0]  io_enq_bits_id,
  input  [7:0]  io_enq_bits_len,
  input  [2:0]  io_enq_bits_size,
  input  [1:0]  io_enq_bits_burst,
  input         io_enq_bits_lock,
  input  [3:0]  io_enq_bits_cache,
                io_enq_bits_qos,
                io_enq_bits_region,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_addr,
  output [2:0]  io_deq_bits_prot,
  output [5:0]  io_deq_bits_id,
  output [7:0]  io_deq_bits_len,
  output [2:0]  io_deq_bits_size,
  output [1:0]  io_deq_bits_burst,
  output        io_deq_bits_lock,
  output [3:0]  io_deq_bits_cache,
                io_deq_bits_qos,
                io_deq_bits_region
);

  wire [66:0] _ram_ext_R0_data;
  reg         wrap;
  reg         wrap_1;
  reg         maybe_full;
  wire        ptr_match = wrap == wrap_1;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        do_enq = ~full & io_enq_valid;
  wire        do_deq = io_deq_ready & ~empty;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        wrap <= wrap - 1'h1;
      if (do_deq)
        wrap_1 <= wrap_1 - 1'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        wrap = 1'h0;
        wrap_1 = 1'h0;
        maybe_full = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x67 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_addr,
        io_enq_bits_prot,
        io_enq_bits_id,
        io_enq_bits_len,
        io_enq_bits_size,
        io_enq_bits_burst,
        io_enq_bits_lock,
        io_enq_bits_cache,
        io_enq_bits_qos,
        io_enq_bits_region})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_addr = _ram_ext_R0_data[66:35];
  assign io_deq_bits_prot = _ram_ext_R0_data[34:32];
  assign io_deq_bits_id = _ram_ext_R0_data[31:26];
  assign io_deq_bits_len = _ram_ext_R0_data[25:18];
  assign io_deq_bits_size = _ram_ext_R0_data[17:15];
  assign io_deq_bits_burst = _ram_ext_R0_data[14:13];
  assign io_deq_bits_lock = _ram_ext_R0_data[12];
  assign io_deq_bits_cache = _ram_ext_R0_data[11:8];
  assign io_deq_bits_qos = _ram_ext_R0_data[7:4];
  assign io_deq_bits_region = _ram_ext_R0_data[3:0];
endmodule

module Queue1_RWAxiAddress(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_addr_addr,
  input  [2:0]  io_enq_bits_addr_prot,
  input  [5:0]  io_enq_bits_addr_id,
  input  [7:0]  io_enq_bits_addr_len,
  input  [2:0]  io_enq_bits_addr_size,
  input  [1:0]  io_enq_bits_addr_burst,
  input         io_enq_bits_addr_lock,
  input  [3:0]  io_enq_bits_addr_cache,
                io_enq_bits_addr_qos,
                io_enq_bits_addr_region,
  input         io_enq_bits_write,
                io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_addr_addr,
  output [5:0]  io_deq_bits_addr_id,
  output [7:0]  io_deq_bits_addr_len,
  output [2:0]  io_deq_bits_addr_size,
  output [1:0]  io_deq_bits_addr_burst,
  output        io_deq_bits_write
);

  reg  [67:0] ram;
  wire        io_enq_ready_0;
  reg         full;
  wire        do_enq = io_enq_ready_0 & io_enq_valid;
  assign io_enq_ready_0 = io_deq_ready | ~full;
  always @(posedge clock or posedge reset) begin
    if (reset)
      full <= 1'h0;
    else if (~(do_enq == (io_deq_ready & full)))
      full <= do_enq;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_addr_addr,
         io_enq_bits_addr_prot,
         io_enq_bits_addr_id,
         io_enq_bits_addr_len,
         io_enq_bits_addr_size,
         io_enq_bits_addr_burst,
         io_enq_bits_addr_lock,
         io_enq_bits_addr_cache,
         io_enq_bits_addr_qos,
         io_enq_bits_addr_region,
         io_enq_bits_write};
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        full = _RANDOM[2'h0][0];
        ram = {_RANDOM[2'h0][31:1], _RANDOM[2'h1], _RANDOM[2'h2][4:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        full = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;
  assign io_deq_valid = full;
  assign io_deq_bits_addr_addr = ram[67:36];
  assign io_deq_bits_addr_id = ram[32:27];
  assign io_deq_bits_addr_len = ram[26:19];
  assign io_deq_bits_addr_size = ram[18:16];
  assign io_deq_bits_addr_burst = ram[15:14];
  assign io_deq_bits_write = ram[0];
endmodule

// VCS coverage exclude_module
module ram_3x145(
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [144:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [144:0] W0_data
);

  reg [144:0] Memory[0:2];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_
    reg [159:0] _RANDOM_MEM;
    initial begin
      `INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_MEM_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;
          end
          Memory[i] = _RANDOM_MEM[144:0];
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 145'bx;
endmodule

module Queue3_AxiWriteData(
  input          clock,
                 reset,
  output         io_enq_ready,
  input          io_enq_valid,
  input  [127:0] io_enq_bits_data,
  input          io_enq_bits_last,
  input  [15:0]  io_enq_bits_strb,
  input          io_deq_ready,
  output         io_deq_valid,
  output [127:0] io_deq_bits_data,
  output         io_deq_bits_last,
  output [15:0]  io_deq_bits_strb
);

  wire [144:0] _ram_ext_R0_data;
  reg  [1:0]   enq_ptr_value;
  reg  [1:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      enq_ptr_value <= 2'h0;
      deq_ptr_value <= 2'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value == 2'h2 ? 2'h0 : enq_ptr_value + 2'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value == 2'h2 ? 2'h0 : deq_ptr_value + 2'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        enq_ptr_value = 2'h0;
        deq_ptr_value = 2'h0;
        maybe_full = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x145 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_data, io_enq_bits_last, io_enq_bits_strb})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_data = _ram_ext_R0_data[144:17];
  assign io_deq_bits_last = _ram_ext_R0_data[16];
  assign io_deq_bits_strb = _ram_ext_R0_data[15:0];
endmodule

// VCS coverage exclude_module
module ram_2x8(
  input        R0_addr,
               R0_en,
               R0_clk,
  output [7:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [7:0] W0_data
);

  reg [7:0] Memory[0:1];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_
    reg [31:0] _RANDOM_MEM;
    initial begin
      `INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_MEM_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;
          Memory[i[0]] = _RANDOM_MEM[7:0];
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;
endmodule

module Queue2_AxiWriteResponse(
  input        clock,
               reset,
  output       io_enq_ready,
  input        io_enq_valid,
  input  [5:0] io_enq_bits_id,
  input  [1:0] io_enq_bits_resp,
  input        io_deq_ready,
  output       io_deq_valid,
  output [5:0] io_deq_bits_id,
  output [1:0] io_deq_bits_resp
);

  wire [7:0] _ram_ext_R0_data;
  reg        wrap;
  reg        wrap_1;
  reg        maybe_full;
  wire       ptr_match = wrap == wrap_1;
  wire       empty = ptr_match & ~maybe_full;
  wire       full = ptr_match & maybe_full;
  wire       do_enq = ~full & io_enq_valid;
  wire       do_deq = io_deq_ready & ~empty;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        wrap <= wrap - 1'h1;
      if (do_deq)
        wrap_1 <= wrap_1 - 1'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        wrap = 1'h0;
        wrap_1 = 1'h0;
        maybe_full = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x8 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_id, io_enq_bits_resp})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_id = _ram_ext_R0_data[7:2];
  assign io_deq_bits_resp = _ram_ext_R0_data[1:0];
endmodule

// VCS coverage exclude_module
module ram_3x137(
  input  [1:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [136:0] R0_data,
  input  [1:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [136:0] W0_data
);

  reg [136:0] Memory[0:2];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_
    reg [159:0] _RANDOM_MEM;
    initial begin
      `INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_MEM_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;
          end
          Memory[i] = _RANDOM_MEM[136:0];
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 137'bx;
endmodule

module Queue3_AxiReadData(
  input          clock,
                 reset,
  output         io_enq_ready,
  input          io_enq_valid,
  input  [127:0] io_enq_bits_data,
  input  [5:0]   io_enq_bits_id,
  input  [1:0]   io_enq_bits_resp,
  input          io_enq_bits_last,
                 io_deq_ready,
  output         io_deq_valid,
  output [127:0] io_deq_bits_data,
  output [5:0]   io_deq_bits_id,
  output [1:0]   io_deq_bits_resp,
  output         io_deq_bits_last,
  output [1:0]   io_count
);

  wire [136:0] _ram_ext_R0_data;
  reg  [1:0]   enq_ptr_value;
  reg  [1:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire [1:0]   _ptr_diff_T = enq_ptr_value - deq_ptr_value;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      enq_ptr_value <= 2'h0;
      deq_ptr_value <= 2'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value == 2'h2 ? 2'h0 : enq_ptr_value + 2'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value == 2'h2 ? 2'h0 : deq_ptr_value + 2'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        enq_ptr_value = 2'h0;
        deq_ptr_value = 2'h0;
        maybe_full = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x137 ram_ext (
    .R0_addr (deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_data, io_enq_bits_id, io_enq_bits_resp, io_enq_bits_last})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_data = _ram_ext_R0_data[136:9];
  assign io_deq_bits_id = _ram_ext_R0_data[8:3];
  assign io_deq_bits_resp = _ram_ext_R0_data[2:1];
  assign io_deq_bits_last = _ram_ext_R0_data[0];
  assign io_count =
    ptr_match
      ? {2{maybe_full}}
      : deq_ptr_value > enq_ptr_value ? _ptr_diff_T - 2'h1 : _ptr_diff_T;
endmodule

module AxiSlave(
  input          clock,
                 reset,
  output         io_axi_write_addr_ready,
  input          io_axi_write_addr_valid,
  input  [31:0]  io_axi_write_addr_bits_addr,
  input  [2:0]   io_axi_write_addr_bits_prot,
  input  [5:0]   io_axi_write_addr_bits_id,
  input  [7:0]   io_axi_write_addr_bits_len,
  input  [2:0]   io_axi_write_addr_bits_size,
  input  [1:0]   io_axi_write_addr_bits_burst,
  input          io_axi_write_addr_bits_lock,
  input  [3:0]   io_axi_write_addr_bits_cache,
                 io_axi_write_addr_bits_qos,
                 io_axi_write_addr_bits_region,
  output         io_axi_write_data_ready,
  input          io_axi_write_data_valid,
  input  [127:0] io_axi_write_data_bits_data,
  input          io_axi_write_data_bits_last,
  input  [15:0]  io_axi_write_data_bits_strb,
  input          io_axi_write_resp_ready,
  output         io_axi_write_resp_valid,
  output [5:0]   io_axi_write_resp_bits_id,
  output [1:0]   io_axi_write_resp_bits_resp,
  output         io_axi_read_addr_ready,
  input          io_axi_read_addr_valid,
  input  [31:0]  io_axi_read_addr_bits_addr,
  input  [2:0]   io_axi_read_addr_bits_prot,
  input  [5:0]   io_axi_read_addr_bits_id,
  input  [7:0]   io_axi_read_addr_bits_len,
  input  [2:0]   io_axi_read_addr_bits_size,
  input  [1:0]   io_axi_read_addr_bits_burst,
  input          io_axi_read_addr_bits_lock,
  input  [3:0]   io_axi_read_addr_bits_cache,
                 io_axi_read_addr_bits_qos,
                 io_axi_read_addr_bits_region,
  input          io_axi_read_data_ready,
  output         io_axi_read_data_valid,
  output [127:0] io_axi_read_data_bits_data,
  output [5:0]   io_axi_read_data_bits_id,
  output [1:0]   io_axi_read_data_bits_resp,
  output         io_axi_read_data_bits_last,
                 io_fabric_readDataAddr_valid,
  output [31:0]  io_fabric_readDataAddr_bits,
  input          io_fabric_readData_valid,
  input  [127:0] io_fabric_readData_bits,
  output         io_fabric_writeDataAddr_valid,
  output [31:0]  io_fabric_writeDataAddr_bits,
  output [127:0] io_fabric_writeDataBits,
  output [15:0]  io_fabric_writeDataStrb,
  input          io_fabric_writeResp,
                 io_periBusy
);

  wire        _readDataQueue_io_enq_ready;
  wire [1:0]  _readDataQueue_io_count;
  wire        _io_axi_write_resp_q_io_enq_ready;
  wire        _writeData_q_io_deq_valid;
  wire        _writeData_q_io_deq_bits_last;
  wire        _axiAddrCmd_q_io_enq_ready;
  wire        _axiAddrCmd_q_io_deq_valid;
  wire [31:0] _axiAddrCmd_q_io_deq_bits_addr_addr;
  wire [5:0]  _axiAddrCmd_q_io_deq_bits_addr_id;
  wire [7:0]  _axiAddrCmd_q_io_deq_bits_addr_len;
  wire [2:0]  _axiAddrCmd_q_io_deq_bits_addr_size;
  wire [1:0]  _axiAddrCmd_q_io_deq_bits_addr_burst;
  wire        _axiAddrCmd_q_io_deq_bits_write;
  wire        _addrArbiter_io_in_1_q_io_deq_valid;
  wire [31:0] _addrArbiter_io_in_1_q_io_deq_bits_addr;
  wire [2:0]  _addrArbiter_io_in_1_q_io_deq_bits_prot;
  wire [5:0]  _addrArbiter_io_in_1_q_io_deq_bits_id;
  wire [7:0]  _addrArbiter_io_in_1_q_io_deq_bits_len;
  wire [2:0]  _addrArbiter_io_in_1_q_io_deq_bits_size;
  wire [1:0]  _addrArbiter_io_in_1_q_io_deq_bits_burst;
  wire        _addrArbiter_io_in_1_q_io_deq_bits_lock;
  wire [3:0]  _addrArbiter_io_in_1_q_io_deq_bits_cache;
  wire [3:0]  _addrArbiter_io_in_1_q_io_deq_bits_qos;
  wire [3:0]  _addrArbiter_io_in_1_q_io_deq_bits_region;
  wire        _addrArbiter_io_in_0_q_io_deq_valid;
  wire [31:0] _addrArbiter_io_in_0_q_io_deq_bits_addr;
  wire [2:0]  _addrArbiter_io_in_0_q_io_deq_bits_prot;
  wire [5:0]  _addrArbiter_io_in_0_q_io_deq_bits_id;
  wire [7:0]  _addrArbiter_io_in_0_q_io_deq_bits_len;
  wire [2:0]  _addrArbiter_io_in_0_q_io_deq_bits_size;
  wire [1:0]  _addrArbiter_io_in_0_q_io_deq_bits_burst;
  wire        _addrArbiter_io_in_0_q_io_deq_bits_lock;
  wire [3:0]  _addrArbiter_io_in_0_q_io_deq_bits_cache;
  wire [3:0]  _addrArbiter_io_in_0_q_io_deq_bits_qos;
  wire [3:0]  _addrArbiter_io_in_0_q_io_deq_bits_region;
  wire        _addrArbiter_io_in_0_ready;
  wire        _addrArbiter_io_in_1_ready;
  wire        _addrArbiter_io_out_valid;
  wire [31:0] _addrArbiter_io_out_bits_addr;
  wire [2:0]  _addrArbiter_io_out_bits_prot;
  wire [5:0]  _addrArbiter_io_out_bits_id;
  wire [7:0]  _addrArbiter_io_out_bits_len;
  wire [2:0]  _addrArbiter_io_out_bits_size;
  wire [1:0]  _addrArbiter_io_out_bits_burst;
  wire        _addrArbiter_io_out_bits_lock;
  wire [3:0]  _addrArbiter_io_out_bits_cache;
  wire [3:0]  _addrArbiter_io_out_bits_qos;
  wire [3:0]  _addrArbiter_io_out_bits_region;
  wire        _addrArbiter_io_chosen;
  wire        writeActive = _axiAddrCmd_q_io_deq_valid & _axiAddrCmd_q_io_deq_bits_write;
  wire        readActive = _axiAddrCmd_q_io_deq_valid & ~_axiAddrCmd_q_io_deq_bits_write;
  reg  [31:0] cmdAddr;
  wire        maybeWriteData =
    writeActive & _writeData_q_io_deq_valid & _io_axi_write_resp_q_io_enq_ready;
  wire        writeData_q_io_deq_ready = maybeWriteData & ~io_periBusy;
  wire        writeResponse_valid =
    writeData_q_io_deq_ready & _writeData_q_io_deq_bits_last;
  reg         readIssued_valid;
  reg  [5:0]  readIssued_bits_id;
  reg         readIssued_bits_last;
  reg  [8:0]  readsIssued;
  wire [1:0]  _maybeIssueRead_T = 2'h3 - _readDataQueue_io_count;
  wire        maybeIssueRead = readActive & _maybeIssueRead_T[1];
  wire        issueRead = maybeIssueRead & ~io_periBusy;
  wire        lastRead = readsIssued == {1'h0, _axiAddrCmd_q_io_deq_bits_addr_len};
  wire        axiAddrCmd_q_io_deq_ready =
    writeActive ? writeResponse_valid : readActive & issueRead & lastRead;
  wire [31:0] cmdAddrBase =
    _axiAddrCmd_q_io_deq_bits_addr_addr
    & {25'h1FFFFFF,
       _axiAddrCmd_q_io_deq_bits_addr_size != 3'h7,
       _axiAddrCmd_q_io_deq_bits_addr_size[2:1] != 2'h3,
       _axiAddrCmd_q_io_deq_bits_addr_size < 3'h5,
       ~(_axiAddrCmd_q_io_deq_bits_addr_size[2]),
       _axiAddrCmd_q_io_deq_bits_addr_size < 3'h3,
       _axiAddrCmd_q_io_deq_bits_addr_size < 3'h2,
       _axiAddrCmd_q_io_deq_bits_addr_size == 3'h0};
  wire [31:0] _GEN = {24'h0, 8'h1 << _axiAddrCmd_q_io_deq_bits_addr_size};
  wire [31:0] _addrNext_newAddr_T_1 = cmdAddr + _GEN;
  wire        _addrNext_T = _axiAddrCmd_q_io_deq_bits_addr_burst == 2'h0;
  wire        _addrNext_T_2 = _axiAddrCmd_q_io_deq_bits_addr_burst == 2'h1;
  wire        _addrNext_T_7 = _axiAddrCmd_q_io_deq_bits_addr_burst == 2'h2;
  wire        validBurst =
    _axiAddrCmd_q_io_deq_valid & (_addrNext_T | _addrNext_T_2 | _addrNext_T_7);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      cmdAddr <= 32'h0;
      readIssued_valid <= 1'h0;
      readIssued_bits_id <= 6'h0;
      readIssued_bits_last <= 1'h0;
      readsIssued <= 9'h0;
    end
    else begin
      if (_axiAddrCmd_q_io_enq_ready & _addrArbiter_io_out_valid)
        cmdAddr <= _addrArbiter_io_out_bits_addr;
      else if (~(maybeWriteData & ~io_periBusy | maybeIssueRead & ~io_periBusy)
               | validBurst & _addrNext_T) begin
      end
      else if (validBurst & _addrNext_T_2)
        cmdAddr <= cmdAddr + _GEN;
      else if (validBurst & _addrNext_T_7)
        cmdAddr <=
          _addrNext_newAddr_T_1 >= cmdAddrBase + 32'h10
            ? cmdAddrBase
            : _addrNext_newAddr_T_1;
      readIssued_valid <= issueRead;
      readIssued_bits_id <= _axiAddrCmd_q_io_deq_bits_addr_id;
      readIssued_bits_last <= lastRead;
      readsIssued <=
        axiAddrCmd_q_io_deq_ready & _axiAddrCmd_q_io_deq_valid
          ? 9'h0
          : readsIssued + {8'h0, issueRead};
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        cmdAddr = _RANDOM[1'h0];
        readIssued_valid = _RANDOM[1'h1][0];
        readIssued_bits_id = _RANDOM[1'h1][6:1];
        readIssued_bits_last = _RANDOM[1'h1][7];
        readsIssued = _RANDOM[1'h1][16:8];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        cmdAddr = 32'h0;
        readIssued_valid = 1'h0;
        readIssued_bits_id = 6'h0;
        readIssued_bits_last = 1'h0;
        readsIssued = 9'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CoralNPURRArbiter addrArbiter (
    .clock               (clock),
    .reset               (reset),
    .io_in_0_ready       (_addrArbiter_io_in_0_ready),
    .io_in_0_valid       (_addrArbiter_io_in_0_q_io_deq_valid),
    .io_in_0_bits_addr   (_addrArbiter_io_in_0_q_io_deq_bits_addr),
    .io_in_0_bits_prot   (_addrArbiter_io_in_0_q_io_deq_bits_prot),
    .io_in_0_bits_id     (_addrArbiter_io_in_0_q_io_deq_bits_id),
    .io_in_0_bits_len    (_addrArbiter_io_in_0_q_io_deq_bits_len),
    .io_in_0_bits_size   (_addrArbiter_io_in_0_q_io_deq_bits_size),
    .io_in_0_bits_burst  (_addrArbiter_io_in_0_q_io_deq_bits_burst),
    .io_in_0_bits_lock   (_addrArbiter_io_in_0_q_io_deq_bits_lock),
    .io_in_0_bits_cache  (_addrArbiter_io_in_0_q_io_deq_bits_cache),
    .io_in_0_bits_qos    (_addrArbiter_io_in_0_q_io_deq_bits_qos),
    .io_in_0_bits_region (_addrArbiter_io_in_0_q_io_deq_bits_region),
    .io_in_1_ready       (_addrArbiter_io_in_1_ready),
    .io_in_1_valid       (_addrArbiter_io_in_1_q_io_deq_valid),
    .io_in_1_bits_addr   (_addrArbiter_io_in_1_q_io_deq_bits_addr),
    .io_in_1_bits_prot   (_addrArbiter_io_in_1_q_io_deq_bits_prot),
    .io_in_1_bits_id     (_addrArbiter_io_in_1_q_io_deq_bits_id),
    .io_in_1_bits_len    (_addrArbiter_io_in_1_q_io_deq_bits_len),
    .io_in_1_bits_size   (_addrArbiter_io_in_1_q_io_deq_bits_size),
    .io_in_1_bits_burst  (_addrArbiter_io_in_1_q_io_deq_bits_burst),
    .io_in_1_bits_lock   (_addrArbiter_io_in_1_q_io_deq_bits_lock),
    .io_in_1_bits_cache  (_addrArbiter_io_in_1_q_io_deq_bits_cache),
    .io_in_1_bits_qos    (_addrArbiter_io_in_1_q_io_deq_bits_qos),
    .io_in_1_bits_region (_addrArbiter_io_in_1_q_io_deq_bits_region),
    .io_out_ready        (_axiAddrCmd_q_io_enq_ready),
    .io_out_valid        (_addrArbiter_io_out_valid),
    .io_out_bits_addr    (_addrArbiter_io_out_bits_addr),
    .io_out_bits_prot    (_addrArbiter_io_out_bits_prot),
    .io_out_bits_id      (_addrArbiter_io_out_bits_id),
    .io_out_bits_len     (_addrArbiter_io_out_bits_len),
    .io_out_bits_size    (_addrArbiter_io_out_bits_size),
    .io_out_bits_burst   (_addrArbiter_io_out_bits_burst),
    .io_out_bits_lock    (_addrArbiter_io_out_bits_lock),
    .io_out_bits_cache   (_addrArbiter_io_out_bits_cache),
    .io_out_bits_qos     (_addrArbiter_io_out_bits_qos),
    .io_out_bits_region  (_addrArbiter_io_out_bits_region),
    .io_chosen           (_addrArbiter_io_chosen)
  );
  Queue2_AxiAddress addrArbiter_io_in_0_q (
    .clock              (clock),
    .reset              (reset),
    .io_enq_ready       (io_axi_read_addr_ready),
    .io_enq_valid       (io_axi_read_addr_valid),
    .io_enq_bits_addr   (io_axi_read_addr_bits_addr),
    .io_enq_bits_prot   (io_axi_read_addr_bits_prot),
    .io_enq_bits_id     (io_axi_read_addr_bits_id),
    .io_enq_bits_len    (io_axi_read_addr_bits_len),
    .io_enq_bits_size   (io_axi_read_addr_bits_size),
    .io_enq_bits_burst  (io_axi_read_addr_bits_burst),
    .io_enq_bits_lock   (io_axi_read_addr_bits_lock),
    .io_enq_bits_cache  (io_axi_read_addr_bits_cache),
    .io_enq_bits_qos    (io_axi_read_addr_bits_qos),
    .io_enq_bits_region (io_axi_read_addr_bits_region),
    .io_deq_ready       (_addrArbiter_io_in_0_ready),
    .io_deq_valid       (_addrArbiter_io_in_0_q_io_deq_valid),
    .io_deq_bits_addr   (_addrArbiter_io_in_0_q_io_deq_bits_addr),
    .io_deq_bits_prot   (_addrArbiter_io_in_0_q_io_deq_bits_prot),
    .io_deq_bits_id     (_addrArbiter_io_in_0_q_io_deq_bits_id),
    .io_deq_bits_len    (_addrArbiter_io_in_0_q_io_deq_bits_len),
    .io_deq_bits_size   (_addrArbiter_io_in_0_q_io_deq_bits_size),
    .io_deq_bits_burst  (_addrArbiter_io_in_0_q_io_deq_bits_burst),
    .io_deq_bits_lock   (_addrArbiter_io_in_0_q_io_deq_bits_lock),
    .io_deq_bits_cache  (_addrArbiter_io_in_0_q_io_deq_bits_cache),
    .io_deq_bits_qos    (_addrArbiter_io_in_0_q_io_deq_bits_qos),
    .io_deq_bits_region (_addrArbiter_io_in_0_q_io_deq_bits_region)
  );
  Queue2_AxiAddress addrArbiter_io_in_1_q (
    .clock              (clock),
    .reset              (reset),
    .io_enq_ready       (io_axi_write_addr_ready),
    .io_enq_valid       (io_axi_write_addr_valid),
    .io_enq_bits_addr   (io_axi_write_addr_bits_addr),
    .io_enq_bits_prot   (io_axi_write_addr_bits_prot),
    .io_enq_bits_id     (io_axi_write_addr_bits_id),
    .io_enq_bits_len    (io_axi_write_addr_bits_len),
    .io_enq_bits_size   (io_axi_write_addr_bits_size),
    .io_enq_bits_burst  (io_axi_write_addr_bits_burst),
    .io_enq_bits_lock   (io_axi_write_addr_bits_lock),
    .io_enq_bits_cache  (io_axi_write_addr_bits_cache),
    .io_enq_bits_qos    (io_axi_write_addr_bits_qos),
    .io_enq_bits_region (io_axi_write_addr_bits_region),
    .io_deq_ready       (_addrArbiter_io_in_1_ready),
    .io_deq_valid       (_addrArbiter_io_in_1_q_io_deq_valid),
    .io_deq_bits_addr   (_addrArbiter_io_in_1_q_io_deq_bits_addr),
    .io_deq_bits_prot   (_addrArbiter_io_in_1_q_io_deq_bits_prot),
    .io_deq_bits_id     (_addrArbiter_io_in_1_q_io_deq_bits_id),
    .io_deq_bits_len    (_addrArbiter_io_in_1_q_io_deq_bits_len),
    .io_deq_bits_size   (_addrArbiter_io_in_1_q_io_deq_bits_size),
    .io_deq_bits_burst  (_addrArbiter_io_in_1_q_io_deq_bits_burst),
    .io_deq_bits_lock   (_addrArbiter_io_in_1_q_io_deq_bits_lock),
    .io_deq_bits_cache  (_addrArbiter_io_in_1_q_io_deq_bits_cache),
    .io_deq_bits_qos    (_addrArbiter_io_in_1_q_io_deq_bits_qos),
    .io_deq_bits_region (_addrArbiter_io_in_1_q_io_deq_bits_region)
  );
  Queue1_RWAxiAddress axiAddrCmd_q (
    .clock                   (clock),
    .reset                   (reset),
    .io_enq_ready            (_axiAddrCmd_q_io_enq_ready),
    .io_enq_valid            (_addrArbiter_io_out_valid),
    .io_enq_bits_addr_addr   (_addrArbiter_io_out_bits_addr),
    .io_enq_bits_addr_prot   (_addrArbiter_io_out_bits_prot),
    .io_enq_bits_addr_id     (_addrArbiter_io_out_bits_id),
    .io_enq_bits_addr_len    (_addrArbiter_io_out_bits_len),
    .io_enq_bits_addr_size   (_addrArbiter_io_out_bits_size),
    .io_enq_bits_addr_burst  (_addrArbiter_io_out_bits_burst),
    .io_enq_bits_addr_lock   (_addrArbiter_io_out_bits_lock),
    .io_enq_bits_addr_cache  (_addrArbiter_io_out_bits_cache),
    .io_enq_bits_addr_qos    (_addrArbiter_io_out_bits_qos),
    .io_enq_bits_addr_region (_addrArbiter_io_out_bits_region),
    .io_enq_bits_write       (_addrArbiter_io_chosen),
    .io_deq_ready            (axiAddrCmd_q_io_deq_ready),
    .io_deq_valid            (_axiAddrCmd_q_io_deq_valid),
    .io_deq_bits_addr_addr   (_axiAddrCmd_q_io_deq_bits_addr_addr),
    .io_deq_bits_addr_id     (_axiAddrCmd_q_io_deq_bits_addr_id),
    .io_deq_bits_addr_len    (_axiAddrCmd_q_io_deq_bits_addr_len),
    .io_deq_bits_addr_size   (_axiAddrCmd_q_io_deq_bits_addr_size),
    .io_deq_bits_addr_burst  (_axiAddrCmd_q_io_deq_bits_addr_burst),
    .io_deq_bits_write       (_axiAddrCmd_q_io_deq_bits_write)
  );
  Queue3_AxiWriteData writeData_q (
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (io_axi_write_data_ready),
    .io_enq_valid     (io_axi_write_data_valid),
    .io_enq_bits_data (io_axi_write_data_bits_data),
    .io_enq_bits_last (io_axi_write_data_bits_last),
    .io_enq_bits_strb (io_axi_write_data_bits_strb),
    .io_deq_ready     (writeData_q_io_deq_ready),
    .io_deq_valid     (_writeData_q_io_deq_valid),
    .io_deq_bits_data (io_fabric_writeDataBits),
    .io_deq_bits_last (_writeData_q_io_deq_bits_last),
    .io_deq_bits_strb (io_fabric_writeDataStrb)
  );
  Queue2_AxiWriteResponse io_axi_write_resp_q (
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_io_axi_write_resp_q_io_enq_ready),
    .io_enq_valid     (writeResponse_valid),
    .io_enq_bits_id   (_axiAddrCmd_q_io_deq_bits_addr_id),
    .io_enq_bits_resp ({~io_fabric_writeResp, 1'h0}),
    .io_deq_ready     (io_axi_write_resp_ready),
    .io_deq_valid     (io_axi_write_resp_valid),
    .io_deq_bits_id   (io_axi_write_resp_bits_id),
    .io_deq_bits_resp (io_axi_write_resp_bits_resp)
  );
  Queue3_AxiReadData readDataQueue (
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_readDataQueue_io_enq_ready),
    .io_enq_valid     (readIssued_valid),
    .io_enq_bits_data (io_fabric_readData_bits),
    .io_enq_bits_id   (readIssued_bits_id),
    .io_enq_bits_resp ({~io_fabric_readData_valid, 1'h0}),
    .io_enq_bits_last (readIssued_bits_last),
    .io_deq_ready     (io_axi_read_data_ready),
    .io_deq_valid     (io_axi_read_data_valid),
    .io_deq_bits_data (io_axi_read_data_bits_data),
    .io_deq_bits_id   (io_axi_read_data_bits_id),
    .io_deq_bits_resp (io_axi_read_data_bits_resp),
    .io_deq_bits_last (io_axi_read_data_bits_last),
    .io_count         (_readDataQueue_io_count)
  );
  assign io_fabric_readDataAddr_valid = maybeIssueRead;
  assign io_fabric_readDataAddr_bits = cmdAddr;
  assign io_fabric_writeDataAddr_valid = maybeWriteData;
  assign io_fabric_writeDataAddr_bits = cmdAddr;
endmodule

// VCS coverage exclude_module
module ram_2x145(
  input          R0_addr,
                 R0_en,
                 R0_clk,
  output [144:0] R0_data,
  input          W0_addr,
                 W0_en,
                 W0_clk,
  input  [144:0] W0_data
);

  reg [144:0] Memory[0:1];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_
    reg [159:0] _RANDOM_MEM;
    initial begin
      `INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_MEM_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [7:0] j = 8'h0; j < 8'hA0; j += 8'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;
          end
          Memory[i[0]] = _RANDOM_MEM[144:0];
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 145'bx;
endmodule

module Queue2_AxiWriteData(
  input          clock,
                 reset,
  output         io_enq_ready,
  input          io_enq_valid,
  input  [127:0] io_enq_bits_data,
  input  [15:0]  io_enq_bits_strb,
  input          io_deq_ready,
  output         io_deq_valid,
  output [127:0] io_deq_bits_data,
  output         io_deq_bits_last,
  output [15:0]  io_deq_bits_strb
);

  wire [144:0] _ram_ext_R0_data;
  reg          wrap;
  reg          wrap_1;
  reg          maybe_full;
  wire         ptr_match = wrap == wrap_1;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         do_enq = ~full & io_enq_valid;
  wire         do_deq = io_deq_ready & ~empty;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      wrap <= 1'h0;
      wrap_1 <= 1'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        wrap <= wrap - 1'h1;
      if (do_deq)
        wrap_1 <= wrap_1 - 1'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        wrap = 1'h0;
        wrap_1 = 1'h0;
        maybe_full = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x145 ram_ext (
    .R0_addr (wrap_1),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_data, 1'h1, io_enq_bits_strb})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_data = _ram_ext_R0_data[144:17];
  assign io_deq_bits_last = _ram_ext_R0_data[16];
  assign io_deq_bits_strb = _ram_ext_R0_data[15:0];
endmodule

module DBus2AxiV2(
  input          clock,
                 reset,
                 io_dbus_valid,
  output         io_dbus_ready,
  input          io_dbus_write,
  input  [31:0]  io_dbus_pc,
                 io_dbus_addr,
  input  [4:0]   io_dbus_size,
  input  [127:0] io_dbus_wdata,
  input  [15:0]  io_dbus_wmask,
  output [127:0] io_dbus_rdata,
  input          io_axi_write_addr_ready,
  output         io_axi_write_addr_valid,
  output [31:0]  io_axi_write_addr_bits_addr,
  output [2:0]   io_axi_write_addr_bits_size,
  input          io_axi_write_data_ready,
  output         io_axi_write_data_valid,
  output [127:0] io_axi_write_data_bits_data,
  output         io_axi_write_data_bits_last,
  output [15:0]  io_axi_write_data_bits_strb,
  output         io_axi_write_resp_ready,
  input          io_axi_write_resp_valid,
  input  [1:0]   io_axi_write_resp_bits_resp,
  input          io_axi_read_addr_ready,
  output         io_axi_read_addr_valid,
  output [31:0]  io_axi_read_addr_bits_addr,
  output [2:0]   io_axi_read_addr_bits_size,
  output         io_axi_read_data_ready,
  input          io_axi_read_data_valid,
  input  [127:0] io_axi_read_data_bits_data,
  input  [1:0]   io_axi_read_data_bits_resp,
  output         io_fault_valid,
                 io_fault_bits_write,
  output [31:0]  io_fault_bits_addr,
                 io_fault_bits_epc
);

  wire         _wdataQueue_io_enq_ready;
  reg          waddrFired;
  wire         io_axi_write_addr_valid_0 = ~waddrFired & io_dbus_valid & io_dbus_write;
  reg          wdataFired;
  wire         wdataQueue_io_enq_valid = ~wdataFired & io_dbus_valid & io_dbus_write;
  reg          wrespReceived;
  wire         io_axi_write_resp_ready_0 = ~wrespReceived & io_dbus_valid & io_dbus_write;
  wire         _waddrFired_T = io_axi_write_addr_ready & io_axi_write_addr_valid_0;
  wire         _wdataFired_T = _wdataQueue_io_enq_ready & wdataQueue_io_enq_valid;
  wire         _wrespReceived_T = io_axi_write_resp_ready_0 & io_axi_write_resp_valid;
  wire         writeFinished =
    (_waddrFired_T | waddrFired) & (_wdataFired_T | wdataFired)
    & (_wrespReceived_T | wrespReceived);
  reg          raddrFired;
  wire         io_axi_read_addr_valid_0 = ~raddrFired & io_dbus_valid & ~io_dbus_write;
  reg          rdataReceived_valid;
  reg  [127:0] rdataReceived_bits;
  wire         io_axi_read_data_ready_0 =
    ~rdataReceived_valid & io_dbus_valid & ~io_dbus_write;
  wire         _raddrFired_T = io_axi_read_addr_ready & io_axi_read_addr_valid_0;
  wire         _readNext_T = io_axi_read_data_ready_0 & io_axi_read_data_valid;
  wire         readFinished =
    (_raddrFired_T | raddrFired) & (_readNext_T | rdataReceived_valid);
  reg  [127:0] readNext;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      waddrFired <= 1'h0;
      wdataFired <= 1'h0;
      wrespReceived <= 1'h0;
      raddrFired <= 1'h0;
      rdataReceived_valid <= 1'h0;
      rdataReceived_bits <= 128'h0;
      readNext <= 128'h0;
    end
    else begin
      waddrFired <= ~writeFinished & (_waddrFired_T | waddrFired);
      wdataFired <= ~writeFinished & (_wdataFired_T | wdataFired);
      wrespReceived <= ~writeFinished & (_wrespReceived_T | wrespReceived);
      raddrFired <= ~readFinished & (_raddrFired_T | raddrFired);
      rdataReceived_valid <= ~readFinished & (_readNext_T | rdataReceived_valid);
      if (readFinished) begin
        rdataReceived_bits <= 128'h0;
        readNext <= _readNext_T ? io_axi_read_data_bits_data : rdataReceived_bits;
      end
      else if (_readNext_T)
        rdataReceived_bits <= io_axi_read_data_bits_data;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:8];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        waddrFired = _RANDOM[4'h0][0];
        wdataFired = _RANDOM[4'h0][1];
        wrespReceived = _RANDOM[4'h0][2];
        raddrFired = _RANDOM[4'h0][3];
        rdataReceived_valid = _RANDOM[4'h0][4];
        rdataReceived_bits =
          {_RANDOM[4'h0][31:5],
           _RANDOM[4'h1],
           _RANDOM[4'h2],
           _RANDOM[4'h3],
           _RANDOM[4'h4][4:0]};
        readNext =
          {_RANDOM[4'h4][31:5],
           _RANDOM[4'h5],
           _RANDOM[4'h6],
           _RANDOM[4'h7],
           _RANDOM[4'h8][4:0]};
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        waddrFired = 1'h0;
        wdataFired = 1'h0;
        wrespReceived = 1'h0;
        raddrFired = 1'h0;
        rdataReceived_valid = 1'h0;
        rdataReceived_bits = 128'h0;
        readNext = 128'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_AxiWriteData wdataQueue (
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_wdataQueue_io_enq_ready),
    .io_enq_valid     (wdataQueue_io_enq_valid),
    .io_enq_bits_data (io_dbus_wdata),
    .io_enq_bits_strb (io_dbus_wmask),
    .io_deq_ready     (io_axi_write_data_ready),
    .io_deq_valid     (io_axi_write_data_valid),
    .io_deq_bits_data (io_axi_write_data_bits_data),
    .io_deq_bits_last (io_axi_write_data_bits_last),
    .io_deq_bits_strb (io_axi_write_data_bits_strb)
  );
  assign io_dbus_ready = io_dbus_write ? writeFinished : readFinished;
  assign io_dbus_rdata = readNext;
  assign io_axi_write_addr_valid = io_axi_write_addr_valid_0;
  assign io_axi_write_addr_bits_addr = io_dbus_addr;
  assign io_axi_write_addr_bits_size =
    io_dbus_size[0]
      ? 3'h0
      : io_dbus_size[1]
          ? 3'h1
          : io_dbus_size[2] ? 3'h2 : io_dbus_size[3] ? 3'h3 : {2'h2, ~(io_dbus_size[4])};
  assign io_axi_write_resp_ready = io_axi_write_resp_ready_0;
  assign io_axi_read_addr_valid = io_axi_read_addr_valid_0;
  assign io_axi_read_addr_bits_addr = io_dbus_addr;
  assign io_axi_read_addr_bits_size =
    io_dbus_size[0]
      ? 3'h0
      : io_dbus_size[1]
          ? 3'h1
          : io_dbus_size[2] ? 3'h2 : io_dbus_size[3] ? 3'h3 : {2'h2, ~(io_dbus_size[4])};
  assign io_axi_read_data_ready = io_axi_read_data_ready_0;
  assign io_fault_valid =
    io_dbus_valid
    & (io_dbus_write
         ? io_axi_write_resp_valid & (|io_axi_write_resp_bits_resp)
         : io_axi_read_data_valid & (|io_axi_read_data_bits_resp));
  assign io_fault_bits_write = io_dbus_write;
  assign io_fault_bits_addr = io_dbus_addr;
  assign io_fault_bits_epc = io_dbus_pc;
endmodule

module CoreMiniAxi(
  input          io_aclk,
                 io_aresetn,
  output         io_axi_slave_write_addr_ready,
  input          io_axi_slave_write_addr_valid,
  input  [31:0]  io_axi_slave_write_addr_bits_addr,
  input  [2:0]   io_axi_slave_write_addr_bits_prot,
  input  [5:0]   io_axi_slave_write_addr_bits_id,
  input  [7:0]   io_axi_slave_write_addr_bits_len,
  input  [2:0]   io_axi_slave_write_addr_bits_size,
  input  [1:0]   io_axi_slave_write_addr_bits_burst,
  input          io_axi_slave_write_addr_bits_lock,
  input  [3:0]   io_axi_slave_write_addr_bits_cache,
                 io_axi_slave_write_addr_bits_qos,
                 io_axi_slave_write_addr_bits_region,
  output         io_axi_slave_write_data_ready,
  input          io_axi_slave_write_data_valid,
  input  [127:0] io_axi_slave_write_data_bits_data,
  input          io_axi_slave_write_data_bits_last,
  input  [15:0]  io_axi_slave_write_data_bits_strb,
  input          io_axi_slave_write_resp_ready,
  output         io_axi_slave_write_resp_valid,
  output [5:0]   io_axi_slave_write_resp_bits_id,
  output [1:0]   io_axi_slave_write_resp_bits_resp,
  output         io_axi_slave_read_addr_ready,
  input          io_axi_slave_read_addr_valid,
  input  [31:0]  io_axi_slave_read_addr_bits_addr,
  input  [2:0]   io_axi_slave_read_addr_bits_prot,
  input  [5:0]   io_axi_slave_read_addr_bits_id,
  input  [7:0]   io_axi_slave_read_addr_bits_len,
  input  [2:0]   io_axi_slave_read_addr_bits_size,
  input  [1:0]   io_axi_slave_read_addr_bits_burst,
  input          io_axi_slave_read_addr_bits_lock,
  input  [3:0]   io_axi_slave_read_addr_bits_cache,
                 io_axi_slave_read_addr_bits_qos,
                 io_axi_slave_read_addr_bits_region,
  input          io_axi_slave_read_data_ready,
  output         io_axi_slave_read_data_valid,
  output [127:0] io_axi_slave_read_data_bits_data,
  output [5:0]   io_axi_slave_read_data_bits_id,
  output [1:0]   io_axi_slave_read_data_bits_resp,
  output         io_axi_slave_read_data_bits_last,
  input          io_axi_master_write_addr_ready,
  output         io_axi_master_write_addr_valid,
  output [31:0]  io_axi_master_write_addr_bits_addr,
  output [2:0]   io_axi_master_write_addr_bits_prot,
  output [5:0]   io_axi_master_write_addr_bits_id,
  output [7:0]   io_axi_master_write_addr_bits_len,
  output [2:0]   io_axi_master_write_addr_bits_size,
  output [1:0]   io_axi_master_write_addr_bits_burst,
  output         io_axi_master_write_addr_bits_lock,
  output [3:0]   io_axi_master_write_addr_bits_cache,
                 io_axi_master_write_addr_bits_qos,
                 io_axi_master_write_addr_bits_region,
  input          io_axi_master_write_data_ready,
  output         io_axi_master_write_data_valid,
  output [127:0] io_axi_master_write_data_bits_data,
  output         io_axi_master_write_data_bits_last,
  output [15:0]  io_axi_master_write_data_bits_strb,
  output         io_axi_master_write_resp_ready,
  input          io_axi_master_write_resp_valid,
  input  [5:0]   io_axi_master_write_resp_bits_id,
  input  [1:0]   io_axi_master_write_resp_bits_resp,
  input          io_axi_master_read_addr_ready,
  output         io_axi_master_read_addr_valid,
  output [31:0]  io_axi_master_read_addr_bits_addr,
  output [2:0]   io_axi_master_read_addr_bits_prot,
  output [5:0]   io_axi_master_read_addr_bits_id,
  output [7:0]   io_axi_master_read_addr_bits_len,
  output [2:0]   io_axi_master_read_addr_bits_size,
  output [1:0]   io_axi_master_read_addr_bits_burst,
  output         io_axi_master_read_addr_bits_lock,
  output [3:0]   io_axi_master_read_addr_bits_cache,
                 io_axi_master_read_addr_bits_qos,
                 io_axi_master_read_addr_bits_region,
  output         io_axi_master_read_data_ready,
  input          io_axi_master_read_data_valid,
  input  [127:0] io_axi_master_read_data_bits_data,
  input  [5:0]   io_axi_master_read_data_bits_id,
  input  [1:0]   io_axi_master_read_data_bits_resp,
  input          io_axi_master_read_data_bits_last,
  output         io_halted,
                 io_fault,
                 io_wfi,
  input          io_irq,
  output [3:0]   io_debug_en,
  output [31:0]  io_debug_addr_0,
                 io_debug_inst_0,
                 io_debug_cycles,
  output         io_debug_dbus_valid,
  output [31:0]  io_debug_dbus_bits_addr,
  output [127:0] io_debug_dbus_bits_wdata,
  output         io_debug_dbus_bits_write,
                 io_debug_dispatch_0_instFire,
  output [31:0]  io_debug_dispatch_0_instAddr,
                 io_debug_dispatch_0_instInst,
  output         io_debug_regfile_writeAddr_0_valid,
  output [4:0]   io_debug_regfile_writeAddr_0_bits,
  output         io_debug_regfile_writeData_0_valid,
  output [4:0]   io_debug_regfile_writeData_0_bits_addr,
  output [31:0]  io_debug_regfile_writeData_0_bits_data,
  output         io_debug_regfile_writeData_1_valid,
  output [4:0]   io_debug_regfile_writeData_1_bits_addr,
  output [31:0]  io_debug_regfile_writeData_1_bits_data,
  output         io_debug_regfile_writeData_2_valid,
  output [4:0]   io_debug_regfile_writeData_2_bits_addr,
  output [31:0]  io_debug_regfile_writeData_2_bits_data,
  output         io_slog_valid,
  output [4:0]   io_slog_addr,
  output [31:0]  io_slog_data,
  input          io_te
);

  wire         _ebus2axi_io_dbus_ready;
  wire [127:0] _ebus2axi_io_dbus_rdata;
  wire         _ebus2axi_io_fault_valid;
  wire         _ebus2axi_io_fault_bits_write;
  wire [31:0]  _ebus2axi_io_fault_bits_addr;
  wire [31:0]  _ebus2axi_io_fault_bits_epc;
  wire         _axiSlave_io_axi_write_addr_ready;
  wire         _axiSlave_io_axi_write_data_ready;
  wire         _axiSlave_io_axi_write_resp_valid;
  wire         _axiSlave_io_axi_read_addr_ready;
  wire         _axiSlave_io_axi_read_data_valid;
  wire         _axiSlave_io_fabric_readDataAddr_valid;
  wire [31:0]  _axiSlave_io_fabric_readDataAddr_bits;
  wire         _axiSlave_io_fabric_writeDataAddr_valid;
  wire [31:0]  _axiSlave_io_fabric_writeDataAddr_bits;
  wire [127:0] _axiSlave_io_fabric_writeDataBits;
  wire [15:0]  _axiSlave_io_fabric_writeDataStrb;
  wire         _fabricMux_io_source_readData_valid;
  wire [127:0] _fabricMux_io_source_readData_bits;
  wire         _fabricMux_io_source_writeResp;
  wire         _fabricMux_io_fabricBusy;
  wire         _fabricMux_io_ports_0_readDataAddr_valid;
  wire [31:0]  _fabricMux_io_ports_0_readDataAddr_bits;
  wire         _fabricMux_io_ports_0_writeDataAddr_valid;
  wire [31:0]  _fabricMux_io_ports_0_writeDataAddr_bits;
  wire [127:0] _fabricMux_io_ports_0_writeDataBits;
  wire [15:0]  _fabricMux_io_ports_0_writeDataStrb;
  wire         _fabricMux_io_ports_1_readDataAddr_valid;
  wire [31:0]  _fabricMux_io_ports_1_readDataAddr_bits;
  wire         _fabricMux_io_ports_1_writeDataAddr_valid;
  wire [31:0]  _fabricMux_io_ports_1_writeDataAddr_bits;
  wire [127:0] _fabricMux_io_ports_1_writeDataBits;
  wire [15:0]  _fabricMux_io_ports_1_writeDataStrb;
  wire [31:0]  _fabricMux_io_ports_2_readDataAddr_bits;
  wire         _fabricMux_io_ports_2_writeDataAddr_valid;
  wire [31:0]  _fabricMux_io_ports_2_writeDataAddr_bits;
  wire [127:0] _fabricMux_io_ports_2_writeDataBits;
  wire [127:0] _dtcmArbiter_io_source_0_readData_bits;
  wire         _dtcmArbiter_io_source_1_readData_valid;
  wire [127:0] _dtcmArbiter_io_source_1_readData_bits;
  wire         _dtcmArbiter_io_fabricBusy;
  wire         _dtcmArbiter_io_port_readDataAddr_valid;
  wire [31:0]  _dtcmArbiter_io_port_readDataAddr_bits;
  wire         _dtcmArbiter_io_port_writeDataAddr_valid;
  wire [31:0]  _dtcmArbiter_io_port_writeDataAddr_bits;
  wire [127:0] _dtcmArbiter_io_port_writeDataBits;
  wire [15:0]  _dtcmArbiter_io_port_writeDataStrb;
  wire         _dtcmWrapper_io_fabric_readData_valid;
  wire [127:0] _dtcmWrapper_io_fabric_readData_bits;
  wire [7:0]   _dtcmWrapper_io_sram_address;
  wire         _dtcmWrapper_io_sram_enable;
  wire         _dtcmWrapper_io_sram_isWrite;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_0;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_1;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_2;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_3;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_4;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_5;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_6;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_7;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_8;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_9;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_10;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_11;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_12;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_13;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_14;
  wire [7:0]   _dtcmWrapper_io_sram_writeData_15;
  wire         _dtcmWrapper_io_sram_mask_0;
  wire         _dtcmWrapper_io_sram_mask_1;
  wire         _dtcmWrapper_io_sram_mask_2;
  wire         _dtcmWrapper_io_sram_mask_3;
  wire         _dtcmWrapper_io_sram_mask_4;
  wire         _dtcmWrapper_io_sram_mask_5;
  wire         _dtcmWrapper_io_sram_mask_6;
  wire         _dtcmWrapper_io_sram_mask_7;
  wire         _dtcmWrapper_io_sram_mask_8;
  wire         _dtcmWrapper_io_sram_mask_9;
  wire         _dtcmWrapper_io_sram_mask_10;
  wire         _dtcmWrapper_io_sram_mask_11;
  wire         _dtcmWrapper_io_sram_mask_12;
  wire         _dtcmWrapper_io_sram_mask_13;
  wire         _dtcmWrapper_io_sram_mask_14;
  wire         _dtcmWrapper_io_sram_mask_15;
  wire [7:0]   _dtcm_io_rdata_0;
  wire [7:0]   _dtcm_io_rdata_1;
  wire [7:0]   _dtcm_io_rdata_2;
  wire [7:0]   _dtcm_io_rdata_3;
  wire [7:0]   _dtcm_io_rdata_4;
  wire [7:0]   _dtcm_io_rdata_5;
  wire [7:0]   _dtcm_io_rdata_6;
  wire [7:0]   _dtcm_io_rdata_7;
  wire [7:0]   _dtcm_io_rdata_8;
  wire [7:0]   _dtcm_io_rdata_9;
  wire [7:0]   _dtcm_io_rdata_10;
  wire [7:0]   _dtcm_io_rdata_11;
  wire [7:0]   _dtcm_io_rdata_12;
  wire [7:0]   _dtcm_io_rdata_13;
  wire [7:0]   _dtcm_io_rdata_14;
  wire [7:0]   _dtcm_io_rdata_15;
  wire [127:0] _itcmArbiter_io_source_0_readData_bits;
  wire         _itcmArbiter_io_source_1_readData_valid;
  wire [127:0] _itcmArbiter_io_source_1_readData_bits;
  wire         _itcmArbiter_io_fabricBusy;
  wire         _itcmArbiter_io_port_readDataAddr_valid;
  wire [31:0]  _itcmArbiter_io_port_readDataAddr_bits;
  wire         _itcmArbiter_io_port_writeDataAddr_valid;
  wire [31:0]  _itcmArbiter_io_port_writeDataAddr_bits;
  wire [127:0] _itcmArbiter_io_port_writeDataBits;
  wire [15:0]  _itcmArbiter_io_port_writeDataStrb;
  wire         _itcmWrapper_io_fabric_readData_valid;
  wire [127:0] _itcmWrapper_io_fabric_readData_bits;
  wire [6:0]   _itcmWrapper_io_sram_address;
  wire         _itcmWrapper_io_sram_enable;
  wire         _itcmWrapper_io_sram_isWrite;
  wire [7:0]   _itcmWrapper_io_sram_writeData_0;
  wire [7:0]   _itcmWrapper_io_sram_writeData_1;
  wire [7:0]   _itcmWrapper_io_sram_writeData_2;
  wire [7:0]   _itcmWrapper_io_sram_writeData_3;
  wire [7:0]   _itcmWrapper_io_sram_writeData_4;
  wire [7:0]   _itcmWrapper_io_sram_writeData_5;
  wire [7:0]   _itcmWrapper_io_sram_writeData_6;
  wire [7:0]   _itcmWrapper_io_sram_writeData_7;
  wire [7:0]   _itcmWrapper_io_sram_writeData_8;
  wire [7:0]   _itcmWrapper_io_sram_writeData_9;
  wire [7:0]   _itcmWrapper_io_sram_writeData_10;
  wire [7:0]   _itcmWrapper_io_sram_writeData_11;
  wire [7:0]   _itcmWrapper_io_sram_writeData_12;
  wire [7:0]   _itcmWrapper_io_sram_writeData_13;
  wire [7:0]   _itcmWrapper_io_sram_writeData_14;
  wire [7:0]   _itcmWrapper_io_sram_writeData_15;
  wire         _itcmWrapper_io_sram_mask_0;
  wire         _itcmWrapper_io_sram_mask_1;
  wire         _itcmWrapper_io_sram_mask_2;
  wire         _itcmWrapper_io_sram_mask_3;
  wire         _itcmWrapper_io_sram_mask_4;
  wire         _itcmWrapper_io_sram_mask_5;
  wire         _itcmWrapper_io_sram_mask_6;
  wire         _itcmWrapper_io_sram_mask_7;
  wire         _itcmWrapper_io_sram_mask_8;
  wire         _itcmWrapper_io_sram_mask_9;
  wire         _itcmWrapper_io_sram_mask_10;
  wire         _itcmWrapper_io_sram_mask_11;
  wire         _itcmWrapper_io_sram_mask_12;
  wire         _itcmWrapper_io_sram_mask_13;
  wire         _itcmWrapper_io_sram_mask_14;
  wire         _itcmWrapper_io_sram_mask_15;
  wire [7:0]   _itcm_io_rdata_0;
  wire [7:0]   _itcm_io_rdata_1;
  wire [7:0]   _itcm_io_rdata_2;
  wire [7:0]   _itcm_io_rdata_3;
  wire [7:0]   _itcm_io_rdata_4;
  wire [7:0]   _itcm_io_rdata_5;
  wire [7:0]   _itcm_io_rdata_6;
  wire [7:0]   _itcm_io_rdata_7;
  wire [7:0]   _itcm_io_rdata_8;
  wire [7:0]   _itcm_io_rdata_9;
  wire [7:0]   _itcm_io_rdata_10;
  wire [7:0]   _itcm_io_rdata_11;
  wire [7:0]   _itcm_io_rdata_12;
  wire [7:0]   _itcm_io_rdata_13;
  wire [7:0]   _itcm_io_rdata_14;
  wire [7:0]   _itcm_io_rdata_15;
  wire [31:0]  _core_io_csr_out_value_0;
  wire [31:0]  _core_io_csr_out_value_1;
  wire [31:0]  _core_io_csr_out_value_2;
  wire [31:0]  _core_io_csr_out_value_3;
  wire [31:0]  _core_io_csr_out_value_4;
  wire [31:0]  _core_io_csr_out_value_5;
  wire [31:0]  _core_io_csr_out_value_6;
  wire [31:0]  _core_io_csr_out_value_7;
  wire [31:0]  _core_io_csr_out_value_8;
  wire         _core_io_halted;
  wire         _core_io_fault;
  wire         _core_io_wfi;
  wire         _core_io_ibus_valid;
  wire [31:0]  _core_io_ibus_addr;
  wire         _core_io_dbus_valid;
  wire         _core_io_dbus_write;
  wire [31:0]  _core_io_dbus_addr;
  wire [127:0] _core_io_dbus_wdata;
  wire [15:0]  _core_io_dbus_wmask;
  wire         _core_io_ebus_dbus_valid;
  wire         _core_io_ebus_dbus_write;
  wire [31:0]  _core_io_ebus_dbus_pc;
  wire [31:0]  _core_io_ebus_dbus_addr;
  wire [4:0]   _core_io_ebus_dbus_size;
  wire [127:0] _core_io_ebus_dbus_wdata;
  wire [15:0]  _core_io_ebus_dbus_wmask;
  wire         _cg_clk_o;
  wire         _csr_io_fabric_readData_valid;
  wire [127:0] _csr_io_fabric_readData_bits;
  wire         _csr_io_fabric_writeResp;
  wire         _csr_io_reset;
  wire         _csr_io_cg;
  wire [31:0]  _csr_io_pcStart;
  wire         _rst_sync_clk_o;
  wire         _rst_sync_rstn_o;
  wire         _global_reset_T_2 = ~(io_te ? io_aresetn : _rst_sync_rstn_o);
  reg          axiSlaveEnable;
  always @(posedge _rst_sync_clk_o or posedge _global_reset_T_2) begin
    if (_global_reset_T_2)
      axiSlaveEnable <= 1'h0;
    else
      axiSlaveEnable <= 1'h1;
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        axiSlaveEnable = _RANDOM[/*Zero width*/ 1'b0][0];
      `endif // RANDOMIZE_REG_INIT
      if (_global_reset_T_2)
        axiSlaveEnable = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RstSync rst_sync (
    .clk_i  (io_aclk),
    .rstn_i (io_aresetn),
    .clk_en (1'h1),
    .te     (io_te),
    .clk_o  (_rst_sync_clk_o),
    .rstn_o (_rst_sync_rstn_o)
  );
  CoreCSR csr (
    .clock                         (_rst_sync_clk_o),
    .reset                         (_global_reset_T_2),
    .io_fabric_readDataAddr_bits   (_fabricMux_io_ports_2_readDataAddr_bits),
    .io_fabric_readData_valid      (_csr_io_fabric_readData_valid),
    .io_fabric_readData_bits       (_csr_io_fabric_readData_bits),
    .io_fabric_writeDataAddr_valid (_fabricMux_io_ports_2_writeDataAddr_valid),
    .io_fabric_writeDataAddr_bits  (_fabricMux_io_ports_2_writeDataAddr_bits),
    .io_fabric_writeDataBits       (_fabricMux_io_ports_2_writeDataBits),
    .io_fabric_writeResp           (_csr_io_fabric_writeResp),
    .io_reset                      (_csr_io_reset),
    .io_cg                         (_csr_io_cg),
    .io_pcStart                    (_csr_io_pcStart),
    .io_halted                     (_core_io_halted),
    .io_fault                      (_core_io_fault),
    .io_coralnpu_csr_value_0       (_core_io_csr_out_value_0),
    .io_coralnpu_csr_value_1       (_core_io_csr_out_value_1),
    .io_coralnpu_csr_value_2       (_core_io_csr_out_value_2),
    .io_coralnpu_csr_value_3       (_core_io_csr_out_value_3),
    .io_coralnpu_csr_value_4       (_core_io_csr_out_value_4),
    .io_coralnpu_csr_value_5       (_core_io_csr_out_value_5),
    .io_coralnpu_csr_value_6       (_core_io_csr_out_value_6),
    .io_coralnpu_csr_value_7       (_core_io_csr_out_value_7),
    .io_coralnpu_csr_value_8       (_core_io_csr_out_value_8)
  );
  ClockGate cg (
    .clk_i  (_rst_sync_clk_o),
    .enable (io_irq | ~_csr_io_cg & ~_core_io_wfi),
    .te     (io_te),
    .clk_o  (_cg_clk_o)
  );
  CoreMini core (
    .clock                                  (_cg_clk_o),
    .reset                                  (io_te ? ~io_aresetn : _csr_io_reset),
    .io_csr_in_value_0                      (_csr_io_pcStart),
    .io_csr_out_value_0                     (_core_io_csr_out_value_0),
    .io_csr_out_value_1                     (_core_io_csr_out_value_1),
    .io_csr_out_value_2                     (_core_io_csr_out_value_2),
    .io_csr_out_value_3                     (_core_io_csr_out_value_3),
    .io_csr_out_value_4                     (_core_io_csr_out_value_4),
    .io_csr_out_value_5                     (_core_io_csr_out_value_5),
    .io_csr_out_value_6                     (_core_io_csr_out_value_6),
    .io_csr_out_value_7                     (_core_io_csr_out_value_7),
    .io_csr_out_value_8                     (_core_io_csr_out_value_8),
    .io_halted                              (_core_io_halted),
    .io_fault                               (_core_io_fault),
    .io_wfi                                 (_core_io_wfi),
    .io_irq                                 (io_irq),
    .io_ibus_valid                          (_core_io_ibus_valid),
    .io_ibus_addr                           (_core_io_ibus_addr),
    .io_ibus_rdata                          (_itcmArbiter_io_source_0_readData_bits),
    .io_ibus_fault_valid
      (_core_io_ibus_valid & (|(_core_io_ibus_addr[31:11]))),
    .io_ibus_fault_bits_epc                 (_core_io_ibus_addr),
    .io_dbus_valid                          (_core_io_dbus_valid),
    .io_dbus_write                          (_core_io_dbus_write),
    .io_dbus_addr                           (_core_io_dbus_addr),
    .io_dbus_wdata                          (_core_io_dbus_wdata),
    .io_dbus_wmask                          (_core_io_dbus_wmask),
    .io_dbus_rdata                          (_dtcmArbiter_io_source_0_readData_bits),
    .io_ebus_dbus_valid                     (_core_io_ebus_dbus_valid),
    .io_ebus_dbus_ready                     (_ebus2axi_io_dbus_ready),
    .io_ebus_dbus_write                     (_core_io_ebus_dbus_write),
    .io_ebus_dbus_pc                        (_core_io_ebus_dbus_pc),
    .io_ebus_dbus_addr                      (_core_io_ebus_dbus_addr),
    .io_ebus_dbus_size                      (_core_io_ebus_dbus_size),
    .io_ebus_dbus_wdata                     (_core_io_ebus_dbus_wdata),
    .io_ebus_dbus_wmask                     (_core_io_ebus_dbus_wmask),
    .io_ebus_dbus_rdata                     (_ebus2axi_io_dbus_rdata),
    .io_ebus_fault_valid                    (_ebus2axi_io_fault_valid),
    .io_ebus_fault_bits_write               (_ebus2axi_io_fault_bits_write),
    .io_ebus_fault_bits_addr                (_ebus2axi_io_fault_bits_addr),
    .io_ebus_fault_bits_epc                 (_ebus2axi_io_fault_bits_epc),
    .io_slog_valid                          (io_slog_valid),
    .io_slog_addr                           (io_slog_addr),
    .io_slog_data                           (io_slog_data),
    .io_debug_en                            (io_debug_en),
    .io_debug_addr_0                        (io_debug_addr_0),
    .io_debug_inst_0                        (io_debug_inst_0),
    .io_debug_cycles                        (io_debug_cycles),
    .io_debug_dbus_valid                    (io_debug_dbus_valid),
    .io_debug_dbus_bits_addr                (io_debug_dbus_bits_addr),
    .io_debug_dbus_bits_wdata               (io_debug_dbus_bits_wdata),
    .io_debug_dbus_bits_write               (io_debug_dbus_bits_write),
    .io_debug_dispatch_0_instFire           (io_debug_dispatch_0_instFire),
    .io_debug_dispatch_0_instAddr           (io_debug_dispatch_0_instAddr),
    .io_debug_dispatch_0_instInst           (io_debug_dispatch_0_instInst),
    .io_debug_regfile_writeAddr_0_valid     (io_debug_regfile_writeAddr_0_valid),
    .io_debug_regfile_writeAddr_0_bits      (io_debug_regfile_writeAddr_0_bits),
    .io_debug_regfile_writeData_0_valid     (io_debug_regfile_writeData_0_valid),
    .io_debug_regfile_writeData_0_bits_addr (io_debug_regfile_writeData_0_bits_addr),
    .io_debug_regfile_writeData_0_bits_data (io_debug_regfile_writeData_0_bits_data),
    .io_debug_regfile_writeData_1_valid     (io_debug_regfile_writeData_1_valid),
    .io_debug_regfile_writeData_1_bits_addr (io_debug_regfile_writeData_1_bits_addr),
    .io_debug_regfile_writeData_1_bits_data (io_debug_regfile_writeData_1_bits_data),
    .io_debug_regfile_writeData_2_valid     (io_debug_regfile_writeData_2_valid),
    .io_debug_regfile_writeData_2_bits_addr (io_debug_regfile_writeData_2_bits_addr),
    .io_debug_regfile_writeData_2_bits_data (io_debug_regfile_writeData_2_bits_data)
  );
  TCM128 itcm (
    .clock       (_rst_sync_clk_o),
    .io_addr     (_itcmWrapper_io_sram_address),
    .io_enable   (_itcmWrapper_io_sram_enable),
    .io_write    (_itcmWrapper_io_sram_isWrite),
    .io_wdata_0  (_itcmWrapper_io_sram_writeData_0),
    .io_wdata_1  (_itcmWrapper_io_sram_writeData_1),
    .io_wdata_2  (_itcmWrapper_io_sram_writeData_2),
    .io_wdata_3  (_itcmWrapper_io_sram_writeData_3),
    .io_wdata_4  (_itcmWrapper_io_sram_writeData_4),
    .io_wdata_5  (_itcmWrapper_io_sram_writeData_5),
    .io_wdata_6  (_itcmWrapper_io_sram_writeData_6),
    .io_wdata_7  (_itcmWrapper_io_sram_writeData_7),
    .io_wdata_8  (_itcmWrapper_io_sram_writeData_8),
    .io_wdata_9  (_itcmWrapper_io_sram_writeData_9),
    .io_wdata_10 (_itcmWrapper_io_sram_writeData_10),
    .io_wdata_11 (_itcmWrapper_io_sram_writeData_11),
    .io_wdata_12 (_itcmWrapper_io_sram_writeData_12),
    .io_wdata_13 (_itcmWrapper_io_sram_writeData_13),
    .io_wdata_14 (_itcmWrapper_io_sram_writeData_14),
    .io_wdata_15 (_itcmWrapper_io_sram_writeData_15),
    .io_wmask_0  (_itcmWrapper_io_sram_mask_0),
    .io_wmask_1  (_itcmWrapper_io_sram_mask_1),
    .io_wmask_2  (_itcmWrapper_io_sram_mask_2),
    .io_wmask_3  (_itcmWrapper_io_sram_mask_3),
    .io_wmask_4  (_itcmWrapper_io_sram_mask_4),
    .io_wmask_5  (_itcmWrapper_io_sram_mask_5),
    .io_wmask_6  (_itcmWrapper_io_sram_mask_6),
    .io_wmask_7  (_itcmWrapper_io_sram_mask_7),
    .io_wmask_8  (_itcmWrapper_io_sram_mask_8),
    .io_wmask_9  (_itcmWrapper_io_sram_mask_9),
    .io_wmask_10 (_itcmWrapper_io_sram_mask_10),
    .io_wmask_11 (_itcmWrapper_io_sram_mask_11),
    .io_wmask_12 (_itcmWrapper_io_sram_mask_12),
    .io_wmask_13 (_itcmWrapper_io_sram_mask_13),
    .io_wmask_14 (_itcmWrapper_io_sram_mask_14),
    .io_wmask_15 (_itcmWrapper_io_sram_mask_15),
    .io_rdata_0  (_itcm_io_rdata_0),
    .io_rdata_1  (_itcm_io_rdata_1),
    .io_rdata_2  (_itcm_io_rdata_2),
    .io_rdata_3  (_itcm_io_rdata_3),
    .io_rdata_4  (_itcm_io_rdata_4),
    .io_rdata_5  (_itcm_io_rdata_5),
    .io_rdata_6  (_itcm_io_rdata_6),
    .io_rdata_7  (_itcm_io_rdata_7),
    .io_rdata_8  (_itcm_io_rdata_8),
    .io_rdata_9  (_itcm_io_rdata_9),
    .io_rdata_10 (_itcm_io_rdata_10),
    .io_rdata_11 (_itcm_io_rdata_11),
    .io_rdata_12 (_itcm_io_rdata_12),
    .io_rdata_13 (_itcm_io_rdata_13),
    .io_rdata_14 (_itcm_io_rdata_14),
    .io_rdata_15 (_itcm_io_rdata_15)
  );
  SRAM itcmWrapper (
    .clock                         (_rst_sync_clk_o),
    .reset                         (_global_reset_T_2),
    .io_fabric_readDataAddr_valid  (_itcmArbiter_io_port_readDataAddr_valid),
    .io_fabric_readDataAddr_bits   (_itcmArbiter_io_port_readDataAddr_bits),
    .io_fabric_readData_valid      (_itcmWrapper_io_fabric_readData_valid),
    .io_fabric_readData_bits       (_itcmWrapper_io_fabric_readData_bits),
    .io_fabric_writeDataAddr_valid (_itcmArbiter_io_port_writeDataAddr_valid),
    .io_fabric_writeDataAddr_bits  (_itcmArbiter_io_port_writeDataAddr_bits),
    .io_fabric_writeDataBits       (_itcmArbiter_io_port_writeDataBits),
    .io_fabric_writeDataStrb       (_itcmArbiter_io_port_writeDataStrb),
    .io_sram_address               (_itcmWrapper_io_sram_address),
    .io_sram_enable                (_itcmWrapper_io_sram_enable),
    .io_sram_isWrite               (_itcmWrapper_io_sram_isWrite),
    .io_sram_readData_0            (_itcm_io_rdata_0),
    .io_sram_readData_1            (_itcm_io_rdata_1),
    .io_sram_readData_2            (_itcm_io_rdata_2),
    .io_sram_readData_3            (_itcm_io_rdata_3),
    .io_sram_readData_4            (_itcm_io_rdata_4),
    .io_sram_readData_5            (_itcm_io_rdata_5),
    .io_sram_readData_6            (_itcm_io_rdata_6),
    .io_sram_readData_7            (_itcm_io_rdata_7),
    .io_sram_readData_8            (_itcm_io_rdata_8),
    .io_sram_readData_9            (_itcm_io_rdata_9),
    .io_sram_readData_10           (_itcm_io_rdata_10),
    .io_sram_readData_11           (_itcm_io_rdata_11),
    .io_sram_readData_12           (_itcm_io_rdata_12),
    .io_sram_readData_13           (_itcm_io_rdata_13),
    .io_sram_readData_14           (_itcm_io_rdata_14),
    .io_sram_readData_15           (_itcm_io_rdata_15),
    .io_sram_writeData_0           (_itcmWrapper_io_sram_writeData_0),
    .io_sram_writeData_1           (_itcmWrapper_io_sram_writeData_1),
    .io_sram_writeData_2           (_itcmWrapper_io_sram_writeData_2),
    .io_sram_writeData_3           (_itcmWrapper_io_sram_writeData_3),
    .io_sram_writeData_4           (_itcmWrapper_io_sram_writeData_4),
    .io_sram_writeData_5           (_itcmWrapper_io_sram_writeData_5),
    .io_sram_writeData_6           (_itcmWrapper_io_sram_writeData_6),
    .io_sram_writeData_7           (_itcmWrapper_io_sram_writeData_7),
    .io_sram_writeData_8           (_itcmWrapper_io_sram_writeData_8),
    .io_sram_writeData_9           (_itcmWrapper_io_sram_writeData_9),
    .io_sram_writeData_10          (_itcmWrapper_io_sram_writeData_10),
    .io_sram_writeData_11          (_itcmWrapper_io_sram_writeData_11),
    .io_sram_writeData_12          (_itcmWrapper_io_sram_writeData_12),
    .io_sram_writeData_13          (_itcmWrapper_io_sram_writeData_13),
    .io_sram_writeData_14          (_itcmWrapper_io_sram_writeData_14),
    .io_sram_writeData_15          (_itcmWrapper_io_sram_writeData_15),
    .io_sram_mask_0                (_itcmWrapper_io_sram_mask_0),
    .io_sram_mask_1                (_itcmWrapper_io_sram_mask_1),
    .io_sram_mask_2                (_itcmWrapper_io_sram_mask_2),
    .io_sram_mask_3                (_itcmWrapper_io_sram_mask_3),
    .io_sram_mask_4                (_itcmWrapper_io_sram_mask_4),
    .io_sram_mask_5                (_itcmWrapper_io_sram_mask_5),
    .io_sram_mask_6                (_itcmWrapper_io_sram_mask_6),
    .io_sram_mask_7                (_itcmWrapper_io_sram_mask_7),
    .io_sram_mask_8                (_itcmWrapper_io_sram_mask_8),
    .io_sram_mask_9                (_itcmWrapper_io_sram_mask_9),
    .io_sram_mask_10               (_itcmWrapper_io_sram_mask_10),
    .io_sram_mask_11               (_itcmWrapper_io_sram_mask_11),
    .io_sram_mask_12               (_itcmWrapper_io_sram_mask_12),
    .io_sram_mask_13               (_itcmWrapper_io_sram_mask_13),
    .io_sram_mask_14               (_itcmWrapper_io_sram_mask_14),
    .io_sram_mask_15               (_itcmWrapper_io_sram_mask_15)
  );
  FabricArbiter itcmArbiter (
    .clock                           (_rst_sync_clk_o),
    .reset                           (_global_reset_T_2),
    .io_source_0_readDataAddr_valid  (_core_io_ibus_valid),
    .io_source_0_readDataAddr_bits   (_core_io_ibus_addr),
    .io_source_0_readData_bits       (_itcmArbiter_io_source_0_readData_bits),
    .io_source_0_writeDataAddr_valid (1'h0),
    .io_source_0_writeDataAddr_bits  (32'h0),
    .io_source_0_writeDataBits       (128'h0),
    .io_source_0_writeDataStrb       (16'h0),
    .io_source_1_readDataAddr_valid  (_fabricMux_io_ports_0_readDataAddr_valid),
    .io_source_1_readDataAddr_bits   (_fabricMux_io_ports_0_readDataAddr_bits),
    .io_source_1_readData_valid      (_itcmArbiter_io_source_1_readData_valid),
    .io_source_1_readData_bits       (_itcmArbiter_io_source_1_readData_bits),
    .io_source_1_writeDataAddr_valid (_fabricMux_io_ports_0_writeDataAddr_valid),
    .io_source_1_writeDataAddr_bits  (_fabricMux_io_ports_0_writeDataAddr_bits),
    .io_source_1_writeDataBits       (_fabricMux_io_ports_0_writeDataBits),
    .io_source_1_writeDataStrb       (_fabricMux_io_ports_0_writeDataStrb),
    .io_fabricBusy                   (_itcmArbiter_io_fabricBusy),
    .io_port_readDataAddr_valid      (_itcmArbiter_io_port_readDataAddr_valid),
    .io_port_readDataAddr_bits       (_itcmArbiter_io_port_readDataAddr_bits),
    .io_port_readData_valid          (_itcmWrapper_io_fabric_readData_valid),
    .io_port_readData_bits           (_itcmWrapper_io_fabric_readData_bits),
    .io_port_writeDataAddr_valid     (_itcmArbiter_io_port_writeDataAddr_valid),
    .io_port_writeDataAddr_bits      (_itcmArbiter_io_port_writeDataAddr_bits),
    .io_port_writeDataBits           (_itcmArbiter_io_port_writeDataBits),
    .io_port_writeDataStrb           (_itcmArbiter_io_port_writeDataStrb)
  );
  TCM128_1 dtcm (
    .clock       (_rst_sync_clk_o),
    .reset       (_global_reset_T_2),
    .io_addr     (_dtcmWrapper_io_sram_address),
    .io_enable   (_dtcmWrapper_io_sram_enable),
    .io_write    (_dtcmWrapper_io_sram_isWrite),
    .io_wdata_0  (_dtcmWrapper_io_sram_writeData_0),
    .io_wdata_1  (_dtcmWrapper_io_sram_writeData_1),
    .io_wdata_2  (_dtcmWrapper_io_sram_writeData_2),
    .io_wdata_3  (_dtcmWrapper_io_sram_writeData_3),
    .io_wdata_4  (_dtcmWrapper_io_sram_writeData_4),
    .io_wdata_5  (_dtcmWrapper_io_sram_writeData_5),
    .io_wdata_6  (_dtcmWrapper_io_sram_writeData_6),
    .io_wdata_7  (_dtcmWrapper_io_sram_writeData_7),
    .io_wdata_8  (_dtcmWrapper_io_sram_writeData_8),
    .io_wdata_9  (_dtcmWrapper_io_sram_writeData_9),
    .io_wdata_10 (_dtcmWrapper_io_sram_writeData_10),
    .io_wdata_11 (_dtcmWrapper_io_sram_writeData_11),
    .io_wdata_12 (_dtcmWrapper_io_sram_writeData_12),
    .io_wdata_13 (_dtcmWrapper_io_sram_writeData_13),
    .io_wdata_14 (_dtcmWrapper_io_sram_writeData_14),
    .io_wdata_15 (_dtcmWrapper_io_sram_writeData_15),
    .io_wmask_0  (_dtcmWrapper_io_sram_mask_0),
    .io_wmask_1  (_dtcmWrapper_io_sram_mask_1),
    .io_wmask_2  (_dtcmWrapper_io_sram_mask_2),
    .io_wmask_3  (_dtcmWrapper_io_sram_mask_3),
    .io_wmask_4  (_dtcmWrapper_io_sram_mask_4),
    .io_wmask_5  (_dtcmWrapper_io_sram_mask_5),
    .io_wmask_6  (_dtcmWrapper_io_sram_mask_6),
    .io_wmask_7  (_dtcmWrapper_io_sram_mask_7),
    .io_wmask_8  (_dtcmWrapper_io_sram_mask_8),
    .io_wmask_9  (_dtcmWrapper_io_sram_mask_9),
    .io_wmask_10 (_dtcmWrapper_io_sram_mask_10),
    .io_wmask_11 (_dtcmWrapper_io_sram_mask_11),
    .io_wmask_12 (_dtcmWrapper_io_sram_mask_12),
    .io_wmask_13 (_dtcmWrapper_io_sram_mask_13),
    .io_wmask_14 (_dtcmWrapper_io_sram_mask_14),
    .io_wmask_15 (_dtcmWrapper_io_sram_mask_15),
    .io_rdata_0  (_dtcm_io_rdata_0),
    .io_rdata_1  (_dtcm_io_rdata_1),
    .io_rdata_2  (_dtcm_io_rdata_2),
    .io_rdata_3  (_dtcm_io_rdata_3),
    .io_rdata_4  (_dtcm_io_rdata_4),
    .io_rdata_5  (_dtcm_io_rdata_5),
    .io_rdata_6  (_dtcm_io_rdata_6),
    .io_rdata_7  (_dtcm_io_rdata_7),
    .io_rdata_8  (_dtcm_io_rdata_8),
    .io_rdata_9  (_dtcm_io_rdata_9),
    .io_rdata_10 (_dtcm_io_rdata_10),
    .io_rdata_11 (_dtcm_io_rdata_11),
    .io_rdata_12 (_dtcm_io_rdata_12),
    .io_rdata_13 (_dtcm_io_rdata_13),
    .io_rdata_14 (_dtcm_io_rdata_14),
    .io_rdata_15 (_dtcm_io_rdata_15)
  );
  SRAM_1 dtcmWrapper (
    .clock                         (_rst_sync_clk_o),
    .reset                         (_global_reset_T_2),
    .io_fabric_readDataAddr_valid  (_dtcmArbiter_io_port_readDataAddr_valid),
    .io_fabric_readDataAddr_bits   (_dtcmArbiter_io_port_readDataAddr_bits),
    .io_fabric_readData_valid      (_dtcmWrapper_io_fabric_readData_valid),
    .io_fabric_readData_bits       (_dtcmWrapper_io_fabric_readData_bits),
    .io_fabric_writeDataAddr_valid (_dtcmArbiter_io_port_writeDataAddr_valid),
    .io_fabric_writeDataAddr_bits  (_dtcmArbiter_io_port_writeDataAddr_bits),
    .io_fabric_writeDataBits       (_dtcmArbiter_io_port_writeDataBits),
    .io_fabric_writeDataStrb       (_dtcmArbiter_io_port_writeDataStrb),
    .io_sram_address               (_dtcmWrapper_io_sram_address),
    .io_sram_enable                (_dtcmWrapper_io_sram_enable),
    .io_sram_isWrite               (_dtcmWrapper_io_sram_isWrite),
    .io_sram_readData_0            (_dtcm_io_rdata_0),
    .io_sram_readData_1            (_dtcm_io_rdata_1),
    .io_sram_readData_2            (_dtcm_io_rdata_2),
    .io_sram_readData_3            (_dtcm_io_rdata_3),
    .io_sram_readData_4            (_dtcm_io_rdata_4),
    .io_sram_readData_5            (_dtcm_io_rdata_5),
    .io_sram_readData_6            (_dtcm_io_rdata_6),
    .io_sram_readData_7            (_dtcm_io_rdata_7),
    .io_sram_readData_8            (_dtcm_io_rdata_8),
    .io_sram_readData_9            (_dtcm_io_rdata_9),
    .io_sram_readData_10           (_dtcm_io_rdata_10),
    .io_sram_readData_11           (_dtcm_io_rdata_11),
    .io_sram_readData_12           (_dtcm_io_rdata_12),
    .io_sram_readData_13           (_dtcm_io_rdata_13),
    .io_sram_readData_14           (_dtcm_io_rdata_14),
    .io_sram_readData_15           (_dtcm_io_rdata_15),
    .io_sram_writeData_0           (_dtcmWrapper_io_sram_writeData_0),
    .io_sram_writeData_1           (_dtcmWrapper_io_sram_writeData_1),
    .io_sram_writeData_2           (_dtcmWrapper_io_sram_writeData_2),
    .io_sram_writeData_3           (_dtcmWrapper_io_sram_writeData_3),
    .io_sram_writeData_4           (_dtcmWrapper_io_sram_writeData_4),
    .io_sram_writeData_5           (_dtcmWrapper_io_sram_writeData_5),
    .io_sram_writeData_6           (_dtcmWrapper_io_sram_writeData_6),
    .io_sram_writeData_7           (_dtcmWrapper_io_sram_writeData_7),
    .io_sram_writeData_8           (_dtcmWrapper_io_sram_writeData_8),
    .io_sram_writeData_9           (_dtcmWrapper_io_sram_writeData_9),
    .io_sram_writeData_10          (_dtcmWrapper_io_sram_writeData_10),
    .io_sram_writeData_11          (_dtcmWrapper_io_sram_writeData_11),
    .io_sram_writeData_12          (_dtcmWrapper_io_sram_writeData_12),
    .io_sram_writeData_13          (_dtcmWrapper_io_sram_writeData_13),
    .io_sram_writeData_14          (_dtcmWrapper_io_sram_writeData_14),
    .io_sram_writeData_15          (_dtcmWrapper_io_sram_writeData_15),
    .io_sram_mask_0                (_dtcmWrapper_io_sram_mask_0),
    .io_sram_mask_1                (_dtcmWrapper_io_sram_mask_1),
    .io_sram_mask_2                (_dtcmWrapper_io_sram_mask_2),
    .io_sram_mask_3                (_dtcmWrapper_io_sram_mask_3),
    .io_sram_mask_4                (_dtcmWrapper_io_sram_mask_4),
    .io_sram_mask_5                (_dtcmWrapper_io_sram_mask_5),
    .io_sram_mask_6                (_dtcmWrapper_io_sram_mask_6),
    .io_sram_mask_7                (_dtcmWrapper_io_sram_mask_7),
    .io_sram_mask_8                (_dtcmWrapper_io_sram_mask_8),
    .io_sram_mask_9                (_dtcmWrapper_io_sram_mask_9),
    .io_sram_mask_10               (_dtcmWrapper_io_sram_mask_10),
    .io_sram_mask_11               (_dtcmWrapper_io_sram_mask_11),
    .io_sram_mask_12               (_dtcmWrapper_io_sram_mask_12),
    .io_sram_mask_13               (_dtcmWrapper_io_sram_mask_13),
    .io_sram_mask_14               (_dtcmWrapper_io_sram_mask_14),
    .io_sram_mask_15               (_dtcmWrapper_io_sram_mask_15)
  );
  FabricArbiter dtcmArbiter (
    .clock                           (_rst_sync_clk_o),
    .reset                           (_global_reset_T_2),
    .io_source_0_readDataAddr_valid  (_core_io_dbus_valid & ~_core_io_dbus_write),
    .io_source_0_readDataAddr_bits   (_core_io_dbus_addr),
    .io_source_0_readData_bits       (_dtcmArbiter_io_source_0_readData_bits),
    .io_source_0_writeDataAddr_valid (_core_io_dbus_valid & _core_io_dbus_write),
    .io_source_0_writeDataAddr_bits  (_core_io_dbus_addr),
    .io_source_0_writeDataBits       (_core_io_dbus_wdata),
    .io_source_0_writeDataStrb       (_core_io_dbus_wmask),
    .io_source_1_readDataAddr_valid  (_fabricMux_io_ports_1_readDataAddr_valid),
    .io_source_1_readDataAddr_bits   (_fabricMux_io_ports_1_readDataAddr_bits),
    .io_source_1_readData_valid      (_dtcmArbiter_io_source_1_readData_valid),
    .io_source_1_readData_bits       (_dtcmArbiter_io_source_1_readData_bits),
    .io_source_1_writeDataAddr_valid (_fabricMux_io_ports_1_writeDataAddr_valid),
    .io_source_1_writeDataAddr_bits  (_fabricMux_io_ports_1_writeDataAddr_bits),
    .io_source_1_writeDataBits       (_fabricMux_io_ports_1_writeDataBits),
    .io_source_1_writeDataStrb       (_fabricMux_io_ports_1_writeDataStrb),
    .io_fabricBusy                   (_dtcmArbiter_io_fabricBusy),
    .io_port_readDataAddr_valid      (_dtcmArbiter_io_port_readDataAddr_valid),
    .io_port_readDataAddr_bits       (_dtcmArbiter_io_port_readDataAddr_bits),
    .io_port_readData_valid          (_dtcmWrapper_io_fabric_readData_valid),
    .io_port_readData_bits           (_dtcmWrapper_io_fabric_readData_bits),
    .io_port_writeDataAddr_valid     (_dtcmArbiter_io_port_writeDataAddr_valid),
    .io_port_writeDataAddr_bits      (_dtcmArbiter_io_port_writeDataAddr_bits),
    .io_port_writeDataBits           (_dtcmArbiter_io_port_writeDataBits),
    .io_port_writeDataStrb           (_dtcmArbiter_io_port_writeDataStrb)
  );
  FabricMux fabricMux (
    .clock                          (_rst_sync_clk_o),
    .reset                          (_global_reset_T_2),
    .io_source_readDataAddr_valid   (_axiSlave_io_fabric_readDataAddr_valid),
    .io_source_readDataAddr_bits    (_axiSlave_io_fabric_readDataAddr_bits),
    .io_source_readData_valid       (_fabricMux_io_source_readData_valid),
    .io_source_readData_bits        (_fabricMux_io_source_readData_bits),
    .io_source_writeDataAddr_valid  (_axiSlave_io_fabric_writeDataAddr_valid),
    .io_source_writeDataAddr_bits   (_axiSlave_io_fabric_writeDataAddr_bits),
    .io_source_writeDataBits        (_axiSlave_io_fabric_writeDataBits),
    .io_source_writeDataStrb        (_axiSlave_io_fabric_writeDataStrb),
    .io_source_writeResp            (_fabricMux_io_source_writeResp),
    .io_fabricBusy                  (_fabricMux_io_fabricBusy),
    .io_ports_0_readDataAddr_valid  (_fabricMux_io_ports_0_readDataAddr_valid),
    .io_ports_0_readDataAddr_bits   (_fabricMux_io_ports_0_readDataAddr_bits),
    .io_ports_0_readData_valid      (_itcmArbiter_io_source_1_readData_valid),
    .io_ports_0_readData_bits       (_itcmArbiter_io_source_1_readData_bits),
    .io_ports_0_writeDataAddr_valid (_fabricMux_io_ports_0_writeDataAddr_valid),
    .io_ports_0_writeDataAddr_bits  (_fabricMux_io_ports_0_writeDataAddr_bits),
    .io_ports_0_writeDataBits       (_fabricMux_io_ports_0_writeDataBits),
    .io_ports_0_writeDataStrb       (_fabricMux_io_ports_0_writeDataStrb),
    .io_ports_1_readDataAddr_valid  (_fabricMux_io_ports_1_readDataAddr_valid),
    .io_ports_1_readDataAddr_bits   (_fabricMux_io_ports_1_readDataAddr_bits),
    .io_ports_1_readData_valid      (_dtcmArbiter_io_source_1_readData_valid),
    .io_ports_1_readData_bits       (_dtcmArbiter_io_source_1_readData_bits),
    .io_ports_1_writeDataAddr_valid (_fabricMux_io_ports_1_writeDataAddr_valid),
    .io_ports_1_writeDataAddr_bits  (_fabricMux_io_ports_1_writeDataAddr_bits),
    .io_ports_1_writeDataBits       (_fabricMux_io_ports_1_writeDataBits),
    .io_ports_1_writeDataStrb       (_fabricMux_io_ports_1_writeDataStrb),
    .io_ports_2_readDataAddr_bits   (_fabricMux_io_ports_2_readDataAddr_bits),
    .io_ports_2_readData_valid      (_csr_io_fabric_readData_valid),
    .io_ports_2_readData_bits       (_csr_io_fabric_readData_bits),
    .io_ports_2_writeDataAddr_valid (_fabricMux_io_ports_2_writeDataAddr_valid),
    .io_ports_2_writeDataAddr_bits  (_fabricMux_io_ports_2_writeDataAddr_bits),
    .io_ports_2_writeDataBits       (_fabricMux_io_ports_2_writeDataBits),
    .io_ports_2_writeResp           (_csr_io_fabric_writeResp),
    .io_periBusy_0                  (_itcmArbiter_io_fabricBusy),
    .io_periBusy_1                  (_dtcmArbiter_io_fabricBusy)
  );
  AxiSlave axiSlave (
    .clock                         (_rst_sync_clk_o),
    .reset                         (_global_reset_T_2),
    .io_axi_write_addr_ready       (_axiSlave_io_axi_write_addr_ready),
    .io_axi_write_addr_valid       (io_axi_slave_write_addr_valid & axiSlaveEnable),
    .io_axi_write_addr_bits_addr   (io_axi_slave_write_addr_bits_addr),
    .io_axi_write_addr_bits_prot   (io_axi_slave_write_addr_bits_prot),
    .io_axi_write_addr_bits_id     (io_axi_slave_write_addr_bits_id),
    .io_axi_write_addr_bits_len    (io_axi_slave_write_addr_bits_len),
    .io_axi_write_addr_bits_size   (io_axi_slave_write_addr_bits_size),
    .io_axi_write_addr_bits_burst  (io_axi_slave_write_addr_bits_burst),
    .io_axi_write_addr_bits_lock   (io_axi_slave_write_addr_bits_lock),
    .io_axi_write_addr_bits_cache  (io_axi_slave_write_addr_bits_cache),
    .io_axi_write_addr_bits_qos    (io_axi_slave_write_addr_bits_qos),
    .io_axi_write_addr_bits_region (io_axi_slave_write_addr_bits_region),
    .io_axi_write_data_ready       (_axiSlave_io_axi_write_data_ready),
    .io_axi_write_data_valid       (io_axi_slave_write_data_valid & axiSlaveEnable),
    .io_axi_write_data_bits_data   (io_axi_slave_write_data_bits_data),
    .io_axi_write_data_bits_last   (io_axi_slave_write_data_bits_last),
    .io_axi_write_data_bits_strb   (io_axi_slave_write_data_bits_strb),
    .io_axi_write_resp_ready       (io_axi_slave_write_resp_ready & axiSlaveEnable),
    .io_axi_write_resp_valid       (_axiSlave_io_axi_write_resp_valid),
    .io_axi_write_resp_bits_id     (io_axi_slave_write_resp_bits_id),
    .io_axi_write_resp_bits_resp   (io_axi_slave_write_resp_bits_resp),
    .io_axi_read_addr_ready        (_axiSlave_io_axi_read_addr_ready),
    .io_axi_read_addr_valid        (io_axi_slave_read_addr_valid & axiSlaveEnable),
    .io_axi_read_addr_bits_addr    (io_axi_slave_read_addr_bits_addr),
    .io_axi_read_addr_bits_prot    (io_axi_slave_read_addr_bits_prot),
    .io_axi_read_addr_bits_id      (io_axi_slave_read_addr_bits_id),
    .io_axi_read_addr_bits_len     (io_axi_slave_read_addr_bits_len),
    .io_axi_read_addr_bits_size    (io_axi_slave_read_addr_bits_size),
    .io_axi_read_addr_bits_burst   (io_axi_slave_read_addr_bits_burst),
    .io_axi_read_addr_bits_lock    (io_axi_slave_read_addr_bits_lock),
    .io_axi_read_addr_bits_cache   (io_axi_slave_read_addr_bits_cache),
    .io_axi_read_addr_bits_qos     (io_axi_slave_read_addr_bits_qos),
    .io_axi_read_addr_bits_region  (io_axi_slave_read_addr_bits_region),
    .io_axi_read_data_ready        (io_axi_slave_read_data_ready & axiSlaveEnable),
    .io_axi_read_data_valid        (_axiSlave_io_axi_read_data_valid),
    .io_axi_read_data_bits_data    (io_axi_slave_read_data_bits_data),
    .io_axi_read_data_bits_id      (io_axi_slave_read_data_bits_id),
    .io_axi_read_data_bits_resp    (io_axi_slave_read_data_bits_resp),
    .io_axi_read_data_bits_last    (io_axi_slave_read_data_bits_last),
    .io_fabric_readDataAddr_valid  (_axiSlave_io_fabric_readDataAddr_valid),
    .io_fabric_readDataAddr_bits   (_axiSlave_io_fabric_readDataAddr_bits),
    .io_fabric_readData_valid      (_fabricMux_io_source_readData_valid),
    .io_fabric_readData_bits       (_fabricMux_io_source_readData_bits),
    .io_fabric_writeDataAddr_valid (_axiSlave_io_fabric_writeDataAddr_valid),
    .io_fabric_writeDataAddr_bits  (_axiSlave_io_fabric_writeDataAddr_bits),
    .io_fabric_writeDataBits       (_axiSlave_io_fabric_writeDataBits),
    .io_fabric_writeDataStrb       (_axiSlave_io_fabric_writeDataStrb),
    .io_fabric_writeResp           (_fabricMux_io_source_writeResp),
    .io_periBusy                   (_fabricMux_io_fabricBusy)
  );
  DBus2AxiV2 ebus2axi (
    .clock                       (_rst_sync_clk_o),
    .reset                       (_global_reset_T_2),
    .io_dbus_valid               (_core_io_ebus_dbus_valid),
    .io_dbus_ready               (_ebus2axi_io_dbus_ready),
    .io_dbus_write               (_core_io_ebus_dbus_write),
    .io_dbus_pc                  (_core_io_ebus_dbus_pc),
    .io_dbus_addr                (_core_io_ebus_dbus_addr),
    .io_dbus_size                (_core_io_ebus_dbus_size),
    .io_dbus_wdata               (_core_io_ebus_dbus_wdata),
    .io_dbus_wmask               (_core_io_ebus_dbus_wmask),
    .io_dbus_rdata               (_ebus2axi_io_dbus_rdata),
    .io_axi_write_addr_ready     (io_axi_master_write_addr_ready),
    .io_axi_write_addr_valid     (io_axi_master_write_addr_valid),
    .io_axi_write_addr_bits_addr (io_axi_master_write_addr_bits_addr),
    .io_axi_write_addr_bits_size (io_axi_master_write_addr_bits_size),
    .io_axi_write_data_ready     (io_axi_master_write_data_ready),
    .io_axi_write_data_valid     (io_axi_master_write_data_valid),
    .io_axi_write_data_bits_data (io_axi_master_write_data_bits_data),
    .io_axi_write_data_bits_last (io_axi_master_write_data_bits_last),
    .io_axi_write_data_bits_strb (io_axi_master_write_data_bits_strb),
    .io_axi_write_resp_ready     (io_axi_master_write_resp_ready),
    .io_axi_write_resp_valid     (io_axi_master_write_resp_valid),
    .io_axi_write_resp_bits_resp (io_axi_master_write_resp_bits_resp),
    .io_axi_read_addr_ready      (io_axi_master_read_addr_ready),
    .io_axi_read_addr_valid      (io_axi_master_read_addr_valid),
    .io_axi_read_addr_bits_addr  (io_axi_master_read_addr_bits_addr),
    .io_axi_read_addr_bits_size  (io_axi_master_read_addr_bits_size),
    .io_axi_read_data_ready      (io_axi_master_read_data_ready),
    .io_axi_read_data_valid      (io_axi_master_read_data_valid),
    .io_axi_read_data_bits_data  (io_axi_master_read_data_bits_data),
    .io_axi_read_data_bits_resp  (io_axi_master_read_data_bits_resp),
    .io_fault_valid              (_ebus2axi_io_fault_valid),
    .io_fault_bits_write         (_ebus2axi_io_fault_bits_write),
    .io_fault_bits_addr          (_ebus2axi_io_fault_bits_addr),
    .io_fault_bits_epc           (_ebus2axi_io_fault_bits_epc)
  );
  assign io_axi_slave_write_addr_ready =
    _axiSlave_io_axi_write_addr_ready & axiSlaveEnable;
  assign io_axi_slave_write_data_ready =
    _axiSlave_io_axi_write_data_ready & axiSlaveEnable;
  assign io_axi_slave_write_resp_valid =
    _axiSlave_io_axi_write_resp_valid & axiSlaveEnable;
  assign io_axi_slave_read_addr_ready = _axiSlave_io_axi_read_addr_ready & axiSlaveEnable;
  assign io_axi_slave_read_data_valid = _axiSlave_io_axi_read_data_valid & axiSlaveEnable;
  assign io_axi_master_write_addr_bits_prot = 3'h2;
  assign io_axi_master_write_addr_bits_id = 6'h0;
  assign io_axi_master_write_addr_bits_len = 8'h0;
  assign io_axi_master_write_addr_bits_burst = 2'h1;
  assign io_axi_master_write_addr_bits_lock = 1'h0;
  assign io_axi_master_write_addr_bits_cache = 4'h0;
  assign io_axi_master_write_addr_bits_qos = 4'h0;
  assign io_axi_master_write_addr_bits_region = 4'h0;
  assign io_axi_master_read_addr_bits_prot = 3'h2;
  assign io_axi_master_read_addr_bits_id = 6'h0;
  assign io_axi_master_read_addr_bits_len = 8'h0;
  assign io_axi_master_read_addr_bits_burst = 2'h1;
  assign io_axi_master_read_addr_bits_lock = 1'h0;
  assign io_axi_master_read_addr_bits_cache = 4'h0;
  assign io_axi_master_read_addr_bits_qos = 4'h0;
  assign io_axi_master_read_addr_bits_region = 4'h0;
  assign io_halted = _core_io_halted;
  assign io_fault = _core_io_fault;
  assign io_wfi = _core_io_wfi;
endmodule


// ----- 8< ----- FILE "verification/cover/layers-CoreMiniAxi-Verification_Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1
`ifndef layers_CoreMiniAxi_Verification_Cover
`define layers_CoreMiniAxi_Verification_Cover
`endif // layers_CoreMiniAxi_Verification_Cover

// ----- 8< ----- FILE "verification/assume/layers-CoreMiniAxi-Verification_Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1
`ifndef layers_CoreMiniAxi_Verification_Assume
`define layers_CoreMiniAxi_Verification_Assume
`endif // layers_CoreMiniAxi_Verification_Assume

// ----- 8< ----- FILE "verification/assert/layers-CoreMiniAxi-Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1
`ifndef layers_CoreMiniAxi_Verification_Assert
`define layers_CoreMiniAxi_Verification_Assert
bind Regfile Regfile_Verification_Assert verification_Assert (
  ._GEN             (_valid_T_2),
  ._GEN_0           (valid_2),
  ._GEN_1           (_valid_T),
  .reset            (reset),
  ._GEN_2           (1'h1),
  ._GEN_3           (_valid_T_8),
  ._GEN_4           (valid_2_1),
  ._GEN_5           (_valid_T_6),
  ._GEN_6           (_valid_T_14),
  ._GEN_7           (valid_2_2),
  ._GEN_8           (_valid_T_12),
  ._GEN_9           (_valid_T_20),
  ._GEN_10          (valid_2_3),
  ._GEN_11          (_valid_T_18),
  ._GEN_12          (_valid_T_26),
  ._GEN_13          (valid_2_4),
  ._GEN_14          (_valid_T_24),
  ._GEN_15          (_valid_T_32),
  ._GEN_16          (valid_2_5),
  ._GEN_17          (_valid_T_30),
  ._GEN_18          (_valid_T_38),
  ._GEN_19          (valid_2_6),
  ._GEN_20          (_valid_T_36),
  ._GEN_21          (_valid_T_44),
  ._GEN_22          (valid_2_7),
  ._GEN_23          (_valid_T_42),
  ._GEN_24          (_valid_T_50),
  ._GEN_25          (valid_2_8),
  ._GEN_26          (_valid_T_48),
  ._GEN_27          (_valid_T_56),
  ._GEN_28          (valid_2_9),
  ._GEN_29          (_valid_T_54),
  ._GEN_30          (_valid_T_62),
  ._GEN_31          (valid_2_10),
  ._GEN_32          (_valid_T_60),
  ._GEN_33          (_valid_T_68),
  ._GEN_34          (valid_2_11),
  ._GEN_35          (_valid_T_66),
  ._GEN_36          (_valid_T_74),
  ._GEN_37          (valid_2_12),
  ._GEN_38          (_valid_T_72),
  ._GEN_39          (_valid_T_80),
  ._GEN_40          (valid_2_13),
  ._GEN_41          (_valid_T_78),
  ._GEN_42          (_valid_T_86),
  ._GEN_43          (valid_2_14),
  ._GEN_44          (_valid_T_84),
  ._GEN_45          (_valid_T_92),
  ._GEN_46          (valid_2_15),
  ._GEN_47          (_valid_T_90),
  ._GEN_48          (_valid_T_98),
  ._GEN_49          (valid_2_16),
  ._GEN_50          (_valid_T_96),
  ._GEN_51          (_valid_T_104),
  ._GEN_52          (valid_2_17),
  ._GEN_53          (_valid_T_102),
  ._GEN_54          (_valid_T_110),
  ._GEN_55          (valid_2_18),
  ._GEN_56          (_valid_T_108),
  ._GEN_57          (_valid_T_116),
  ._GEN_58          (valid_2_19),
  ._GEN_59          (_valid_T_114),
  ._GEN_60          (_valid_T_122),
  ._GEN_61          (valid_2_20),
  ._GEN_62          (_valid_T_120),
  ._GEN_63          (_valid_T_128),
  ._GEN_64          (valid_2_21),
  ._GEN_65          (_valid_T_126),
  ._GEN_66          (_valid_T_134),
  ._GEN_67          (valid_2_22),
  ._GEN_68          (_valid_T_132),
  ._GEN_69          (_valid_T_140),
  ._GEN_70          (valid_2_23),
  ._GEN_71          (_valid_T_138),
  ._GEN_72          (_valid_T_146),
  ._GEN_73          (valid_2_24),
  ._GEN_74          (_valid_T_144),
  ._GEN_75          (_valid_T_152),
  ._GEN_76          (valid_2_25),
  ._GEN_77          (_valid_T_150),
  ._GEN_78          (_valid_T_158),
  ._GEN_79          (valid_2_26),
  ._GEN_80          (_valid_T_156),
  ._GEN_81          (_valid_T_164),
  ._GEN_82          (valid_2_27),
  ._GEN_83          (_valid_T_162),
  ._GEN_84          (_valid_T_170),
  ._GEN_85          (valid_2_28),
  ._GEN_86          (_valid_T_168),
  ._GEN_87          (_valid_T_176),
  ._GEN_88          (valid_2_29),
  ._GEN_89          (_valid_T_174),
  ._GEN_90          (_valid_T_182),
  ._GEN_91          (valid_2_30),
  ._GEN_92          (_valid_T_180),
  .write_fail       (write_fail),
  .write_fail_1     (write_fail_1),
  .write_fail_2     (write_fail_2),
  .scoreboard_error (scoreboard_error),
  .clock            (clock)
);
bind CircularBufferMulti CircularBufferMulti_Verification_Assert verification_Assert (
  .io_nEnqueued (nEnqueued),
  .io_enqValid  (io_enqValid),
  .io_deqReady  (io_deqReady),
  .reset        (reset),
  ._GEN         (4'h8),
  .clock        (clock)
);
bind InstructionBuffer InstructionBuffer_Verification_Assert verification_Assert (
  ._GEN   (_nReady_T),
  ._GEN_0 (_nReady_T_1),
  ._GEN_1 (_nReady_T_2),
  ._GEN_2 (_nReady_T_3),
  .reset  (reset),
  .clock  (clock)
);
bind Csr Csr_Verification_Assert verification_Assert (
  ._GEN         (fflagsEn),
  ._GEN_0       (frmEn),
  .csr_address  (req_pipe_b_index),
  ._GEN_1       (fcsrEn),
  ._GEN_2       (mstatusEn),
  ._GEN_3       (misaEn),
  ._GEN_4       (mieEn),
  ._GEN_5       (mtvecEn),
  ._GEN_6       (mscratchEn),
  ._GEN_7       (mepcEn),
  ._GEN_8       (mcauseEn),
  ._GEN_9       (mtvalEn),
  ._GEN_10      (mcontext0En),
  ._GEN_11      (mcontext1En),
  ._GEN_12      (mcontext2En),
  ._GEN_13      (mcontext3En),
  ._GEN_14      (mcontext4En),
  ._GEN_15      (mcontext5En),
  ._GEN_16      (mcontext6En),
  ._GEN_17      (mcontext7En),
  ._GEN_18      (mpcEn),
  ._GEN_19      (mspEn),
  ._GEN_20      (mcycleEn),
  ._GEN_21      (minstretEn),
  ._GEN_22      (mcyclehEn),
  ._GEN_23      (minstrethEn),
  ._GEN_24      (mvendoridEn),
  ._GEN_25      (marchidEn),
  ._GEN_26      (mimpidEn),
  ._GEN_27      (mhartidEn),
  ._GEN_28      (kisaEn),
  ._GEN_29      (kscm0En),
  ._GEN_30      (kscm1En),
  ._GEN_31      (kscm2En),
  ._GEN_32      (kscm3En),
  ._GEN_33      (kscm4En),
  .req_valid    (req_pipe_v),
  .reset        (reset),
  .io_halted    (halted),
  .io_wfi       (wfi),
  .io_fault     (fault),
  .io_rs1_valid (io_rs1_valid),
  .clock        (clock)
);
bind Alu Alu_Verification_Assert verification_Assert (
  .io_rs1_valid    (io_rs1_valid),
  ._GEN            (op == 5'hA),
  .valid           (valid),
  .reset           (reset),
  .io_rs2_valid    (io_rs2_valid),
  ._rs1Only_WIRE_5 (op == 5'h15),
  ._rs1Only_WIRE_4 (op == 5'h16),
  ._rs1Only_WIRE_7 (op == 5'h1A),
  ._rs1Only_WIRE_6 (op == 5'h19),
  ._rs1Only_WIRE_1 (op == 5'hF),
  ._rs1Only_WIRE_0 (op == 5'hE),
  ._rs1Only_WIRE_3 (op == 5'h1B),
  ._rs1Only_WIRE_2 (op == 5'h10),
  .clock           (clock)
);
bind Bru Bru_Verification_Assert verification_Assert (
  .io_rs1_valid   (io_rs1_valid),
  .stateReg_valid (stateReg_valid),
  ._ignore_WIRE_5 (_ignore_T_5),
  ._ignore_WIRE_4 (_ignore_T_4),
  ._ignore_WIRE_7 (_ignore_T_7),
  ._ignore_WIRE_6 (_ignore_T_6),
  ._ignore_WIRE_1 (stateReg_bits_op == 4'h1),
  ._ignore_WIRE_0 (~(|stateReg_bits_op)),
  ._ignore_WIRE_3 (_ignore_T_3),
  ._ignore_WIRE_2 (_ignore_T_2),
  .reset          (reset),
  .io_rs2_valid   (io_rs2_valid),
  .clock          (clock)
);
bind CircularBufferMulti_1 CircularBufferMulti_1_Verification_Assert verification_Assert (
  .io_nEnqueued (nEnqueued),
  .io_enqValid  (io_enqValid),
  .io_deqReady  (io_deqReady),
  .reset        (reset),
  ._GEN         (3'h4),
  .clock        (clock)
);
bind LsuV2 LsuV2_Verification_Assert verification_Assert (
  .reset               (reset),
  .opQueue_io_enqValid (_alignedOps_aligner_out_0_valid),
  .opQueue_io_nSpace   (_opQueue_io_nSpace),
  .lineActive_0        (lineActive_0),
  .lineActive_1        (lineActive_1),
  .wactive_1           (|selectionMatrix_1),
  .wactive_0           (|valueSet_1),
  .lineActive_2        (lineActive_2),
  .lineActive_3        (lineActive_3),
  .wactive_3           (|selectionMatrix_3),
  .wactive_2           (|selectionMatrix_2),
  .lineActive_4        (lineActive_4),
  .lineActive_5        (lineActive_5),
  .wactive_5           (|selectionMatrix_5),
  .wactive_4           (|selectionMatrix_4),
  .lineActive_6        (lineActive_6),
  .lineActive_7        (lineActive_7),
  .wactive_7           (|selectionMatrix_7),
  .wactive_6           (|selectionMatrix_6),
  .lineActive_8        (lineActive_8),
  .lineActive_9        (lineActive_9),
  .wactive_9           (|selectionMatrix_9),
  .wactive_8           (|selectionMatrix_8),
  .lineActive_10       (lineActive_10),
  .lineActive_11       (lineActive_11),
  .wactive_11          (|selectionMatrix_11),
  .wactive_10          (|selectionMatrix_10),
  .lineActive_12       (lineActive_12),
  .lineActive_13       (lineActive_13),
  .wactive_13          (|selectionMatrix_13),
  .wactive_12          (|selectionMatrix_12),
  .lineActive_14       (lineActive_14),
  .lineActive_15       (lineActive_15),
  .wactive_15          (|selectionMatrix_15),
  .wactive_14          (|selectionMatrix_14),
  .io_dbus_valid       (io_dbus_valid_0),
  ._GEN                (ebusFired),
  ._GEN_0              (ibusFired),
  ._GEN_1              (1'h1),
  .io_rd_valid         (io_rd_valid_0),
  .io_rd_flt_valid     (io_rd_flt_valid),
  .clock               (clock)
);
bind Mlu Mlu_Verification_Assert verification_Assert (
  .io_rs1_0_valid                (io_rs1_0_valid),
  .stage2Input_q_io_deq_valid    (_stage2Input_q_io_deq_valid),
  .stage2Input_q_io_deq_bits_sel (_stage2Input_q_io_deq_bits_sel),
  .reset                         (reset),
  .io_rs2_0_valid                (io_rs2_0_valid),
  .clock                         (clock)
);
bind SCore SCore_Verification_Assert verification_Assert (
  .csr_io_rd_valid   (_csr_io_rd_valid),
  .alu_0_io_rd_valid (_alu_0_io_rd_valid),
  .bru_0_io_rd_valid (_bru_0_io_rd_valid),
  .reset             (reset),
  .clock             (clock)
);
bind FabricArbiter FabricArbiter_Verification_Assert verification_Assert (
  .io_source_0_readDataAddr_valid  (io_source_0_readDataAddr_valid),
  .io_source_0_writeDataAddr_valid (io_source_0_writeDataAddr_valid),
  .reset                           (reset),
  .io_source_1_readDataAddr_valid  (io_source_1_readDataAddr_valid),
  .io_source_1_writeDataAddr_valid (io_source_1_writeDataAddr_valid),
  .clock                           (clock)
);
bind FabricMux FabricMux_Verification_Assert verification_Assert (
  .io_source_readDataAddr_valid  (io_source_readDataAddr_valid),
  .io_source_writeDataAddr_valid (io_source_writeDataAddr_valid),
  .reset                         (reset),
  ._GEN                          (portSelected_1),
  ._GEN_0                        (_portSelected_T_7),
  ._GEN_1                        (portSelected_0),
  ._GEN_2                        (1'h1),
  .clock                         (clock)
);
bind AxiSlave AxiSlave_Verification_Assert verification_Assert (
  .readIssued_valid           (readIssued_valid),
  .reset                      (reset),
  .readDataQueue_io_enq_ready (_readDataQueue_io_enq_ready),
  .clock                      (clock)
);
bind DBus2AxiV2 DBus2AxiV2_Verification_Assert verification_Assert (
  .io_dbus_size  (io_dbus_size),
  ._GEN          (1'h1),
  .io_dbus_valid (io_dbus_valid),
  .reset         (reset),
  .clock         (clock)
);
`endif // layers_CoreMiniAxi_Verification_Assert

// ----- 8< ----- FILE "verification/assert/Regfile_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module Regfile_Verification_Assert(
  input _GEN,
        _GEN_0,
        _GEN_1,
        reset,
        _GEN_2,
        _GEN_3,
        _GEN_4,
        _GEN_5,
        _GEN_6,
        _GEN_7,
        _GEN_8,
        _GEN_9,
        _GEN_10,
        _GEN_11,
        _GEN_12,
        _GEN_13,
        _GEN_14,
        _GEN_15,
        _GEN_16,
        _GEN_17,
        _GEN_18,
        _GEN_19,
        _GEN_20,
        _GEN_21,
        _GEN_22,
        _GEN_23,
        _GEN_24,
        _GEN_25,
        _GEN_26,
        _GEN_27,
        _GEN_28,
        _GEN_29,
        _GEN_30,
        _GEN_31,
        _GEN_32,
        _GEN_33,
        _GEN_34,
        _GEN_35,
        _GEN_36,
        _GEN_37,
        _GEN_38,
        _GEN_39,
        _GEN_40,
        _GEN_41,
        _GEN_42,
        _GEN_43,
        _GEN_44,
        _GEN_45,
        _GEN_46,
        _GEN_47,
        _GEN_48,
        _GEN_49,
        _GEN_50,
        _GEN_51,
        _GEN_52,
        _GEN_53,
        _GEN_54,
        _GEN_55,
        _GEN_56,
        _GEN_57,
        _GEN_58,
        _GEN_59,
        _GEN_60,
        _GEN_61,
        _GEN_62,
        _GEN_63,
        _GEN_64,
        _GEN_65,
        _GEN_66,
        _GEN_67,
        _GEN_68,
        _GEN_69,
        _GEN_70,
        _GEN_71,
        _GEN_72,
        _GEN_73,
        _GEN_74,
        _GEN_75,
        _GEN_76,
        _GEN_77,
        _GEN_78,
        _GEN_79,
        _GEN_80,
        _GEN_81,
        _GEN_82,
        _GEN_83,
        _GEN_84,
        _GEN_85,
        _GEN_86,
        _GEN_87,
        _GEN_88,
        _GEN_89,
        _GEN_90,
        _GEN_91,
        _GEN_92,
        write_fail,
        write_fail_1,
        write_fail_2,
        scoreboard_error,
        clock
);

  `ifndef SYNTHESIS
    wire [1:0] _GEN_93 = {1'h0, _GEN_2};
    always @(posedge clock) begin
      if (~reset & {1'h0, _GEN_1} + {1'h0, _GEN} + {1'h0, _GEN_0} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_5} + {1'h0, _GEN_3} + {1'h0, _GEN_4} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_8} + {1'h0, _GEN_6} + {1'h0, _GEN_7} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_11} + {1'h0, _GEN_9} + {1'h0, _GEN_10} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_14} + {1'h0, _GEN_12} + {1'h0, _GEN_13} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_17} + {1'h0, _GEN_15} + {1'h0, _GEN_16} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_20} + {1'h0, _GEN_18} + {1'h0, _GEN_19} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_23} + {1'h0, _GEN_21} + {1'h0, _GEN_22} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_26} + {1'h0, _GEN_24} + {1'h0, _GEN_25} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_29} + {1'h0, _GEN_27} + {1'h0, _GEN_28} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_32} + {1'h0, _GEN_30} + {1'h0, _GEN_31} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_35} + {1'h0, _GEN_33} + {1'h0, _GEN_34} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_38} + {1'h0, _GEN_36} + {1'h0, _GEN_37} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_41} + {1'h0, _GEN_39} + {1'h0, _GEN_40} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_44} + {1'h0, _GEN_42} + {1'h0, _GEN_43} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_47} + {1'h0, _GEN_45} + {1'h0, _GEN_46} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_50} + {1'h0, _GEN_48} + {1'h0, _GEN_49} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_53} + {1'h0, _GEN_51} + {1'h0, _GEN_52} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_56} + {1'h0, _GEN_54} + {1'h0, _GEN_55} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_59} + {1'h0, _GEN_57} + {1'h0, _GEN_58} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_62} + {1'h0, _GEN_60} + {1'h0, _GEN_61} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_65} + {1'h0, _GEN_63} + {1'h0, _GEN_64} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_68} + {1'h0, _GEN_66} + {1'h0, _GEN_67} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_71} + {1'h0, _GEN_69} + {1'h0, _GEN_70} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_74} + {1'h0, _GEN_72} + {1'h0, _GEN_73} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_77} + {1'h0, _GEN_75} + {1'h0, _GEN_76} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_80} + {1'h0, _GEN_78} + {1'h0, _GEN_79} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_83} + {1'h0, _GEN_81} + {1'h0, _GEN_82} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_86} + {1'h0, _GEN_84} + {1'h0, _GEN_85} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_89} + {1'h0, _GEN_87} + {1'h0, _GEN_88} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_92} + {1'h0, _GEN_90} + {1'h0, _GEN_91} > _GEN_93) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:148\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & write_fail) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:234\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & write_fail_1) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:234\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & write_fail_2) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:234\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & scoreboard_error) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Regfile.scala:241\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/CircularBufferMulti_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module CircularBufferMulti_Verification_Assert(
  input [3:0] io_nEnqueued,
  input [2:0] io_enqValid,
              io_deqReady,
  input       reset,
  input [3:0] _GEN,
  input       clock
);

  `ifndef SYNTHESIS
    wire [4:0] _GEN_0 = {1'h0, io_nEnqueued};
    wire [4:0] _GEN_1 = {2'h0, io_enqValid};
    always @(posedge clock) begin
      if (~reset & {1'h0, _GEN_0 + _GEN_1} - {3'h0, io_deqReady} > {2'h0, _GEN}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at CircularBufferMulti.scala:43\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & _GEN_1 > {1'h0, _GEN} - _GEN_0) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at CircularBufferMulti.scala:44\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, io_deqReady} > io_nEnqueued) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at CircularBufferMulti.scala:46\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/InstructionBuffer_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module InstructionBuffer_Verification_Assert(
  input _GEN,
        _GEN_0,
        _GEN_1,
        _GEN_2,
        reset,
        clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & (~_GEN & _GEN_0 | ~_GEN_0 & _GEN_1 | ~_GEN_1 & _GEN_2)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: OneHotInOrder - Instructions not dispatched in order.\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/Csr_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module Csr_Verification_Assert(
  input        _GEN,
               _GEN_0,
  input [11:0] csr_address,
  input        _GEN_1,
               _GEN_2,
               _GEN_3,
               _GEN_4,
               _GEN_5,
               _GEN_6,
               _GEN_7,
               _GEN_8,
               _GEN_9,
               _GEN_10,
               _GEN_11,
               _GEN_12,
               _GEN_13,
               _GEN_14,
               _GEN_15,
               _GEN_16,
               _GEN_17,
               _GEN_18,
               _GEN_19,
               _GEN_20,
               _GEN_21,
               _GEN_22,
               _GEN_23,
               _GEN_24,
               _GEN_25,
               _GEN_26,
               _GEN_27,
               _GEN_28,
               _GEN_29,
               _GEN_30,
               _GEN_31,
               _GEN_32,
               _GEN_33,
               req_valid,
               reset,
               io_halted,
               io_wfi,
               io_fault,
               io_rs1_valid,
               clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & req_valid
          & ~(_GEN | _GEN_0 | _GEN_1 | csr_address == 12'h8 | csr_address == 12'h9
              | csr_address == 12'hA | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7
              | _GEN_8 | _GEN_9 | csr_address == 12'h7A0 | csr_address == 12'h7A1
              | csr_address == 12'h7A2 | csr_address == 12'h7A4 | csr_address == 12'h7B0
              | csr_address == 12'h7B1 | csr_address == 12'h7B2 | csr_address == 12'h7B3
              | _GEN_10 | _GEN_11 | _GEN_12 | _GEN_13 | _GEN_14 | _GEN_15 | _GEN_16
              | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21 | _GEN_22 | _GEN_23
              | csr_address == 12'hC20 | csr_address == 12'hC21 | csr_address == 12'hC22
              | _GEN_24 | _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_29 | _GEN_30
              | _GEN_31 | _GEN_32 | _GEN_33)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Csr.scala:293\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & io_fault & ~io_halted & ~io_wfi) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Csr.scala:364\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & req_valid & ~io_rs1_valid) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Csr.scala:591\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/Alu_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module Alu_Verification_Assert(
  input io_rs1_valid,
        _GEN,
        valid,
        reset,
        io_rs2_valid,
        _rs1Only_WIRE_5,
        _rs1Only_WIRE_4,
        _rs1Only_WIRE_7,
        _rs1Only_WIRE_6,
        _rs1Only_WIRE_1,
        _rs1Only_WIRE_0,
        _rs1Only_WIRE_3,
        _rs1Only_WIRE_2,
        clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & valid & ~io_rs1_valid & ~_GEN) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Alu.scala:159\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & valid & ~io_rs2_valid
          & {_rs1Only_WIRE_7,
             _rs1Only_WIRE_6,
             _rs1Only_WIRE_5,
             _rs1Only_WIRE_4,
             _rs1Only_WIRE_3,
             _rs1Only_WIRE_2,
             _rs1Only_WIRE_1,
             _rs1Only_WIRE_0} == 8'h0) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Alu.scala:160\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/Bru_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module Bru_Verification_Assert(
  input io_rs1_valid,
        stateReg_valid,
        _ignore_WIRE_5,
        _ignore_WIRE_4,
        _ignore_WIRE_7,
        _ignore_WIRE_6,
        _ignore_WIRE_1,
        _ignore_WIRE_0,
        _ignore_WIRE_3,
        _ignore_WIRE_2,
        reset,
        io_rs2_valid,
        clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset
          & {~(stateReg_valid & ~io_rs1_valid),
             _ignore_WIRE_7,
             _ignore_WIRE_6,
             _ignore_WIRE_5,
             _ignore_WIRE_4,
             _ignore_WIRE_3,
             _ignore_WIRE_2,
             _ignore_WIRE_1,
             _ignore_WIRE_0} == 9'h0) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Bru.scala:264\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset
          & {~(stateReg_valid & ~io_rs2_valid),
             _ignore_WIRE_7,
             _ignore_WIRE_6,
             _ignore_WIRE_5,
             _ignore_WIRE_4,
             _ignore_WIRE_3,
             _ignore_WIRE_2,
             _ignore_WIRE_1,
             _ignore_WIRE_0} == 9'h0) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Bru.scala:265\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/CircularBufferMulti_1_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module CircularBufferMulti_1_Verification_Assert(
  input [2:0] io_nEnqueued,
  input       io_enqValid,
              io_deqReady,
              reset,
  input [2:0] _GEN,
  input       clock
);

  `ifndef SYNTHESIS
    wire [3:0] _GEN_0 = {1'h0, io_nEnqueued};
    wire [3:0] _GEN_1 = {3'h0, io_enqValid};
    always @(posedge clock) begin
      if (~reset & {1'h0, _GEN_0 + _GEN_1} - {4'h0, io_deqReady} > {2'h0, _GEN}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at CircularBufferMulti.scala:43\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & _GEN_1 > {1'h0, _GEN} - _GEN_0) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at CircularBufferMulti.scala:44\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {2'h0, io_deqReady} > io_nEnqueued) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at CircularBufferMulti.scala:46\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/LsuV2_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module LsuV2_Verification_Assert(
  input       reset,
              opQueue_io_enqValid,
  input [2:0] opQueue_io_nSpace,
  input       lineActive_0,
              lineActive_1,
              wactive_1,
              wactive_0,
              lineActive_2,
              lineActive_3,
              wactive_3,
              wactive_2,
              lineActive_4,
              lineActive_5,
              wactive_5,
              wactive_4,
              lineActive_6,
              lineActive_7,
              wactive_7,
              wactive_6,
              lineActive_8,
              lineActive_9,
              wactive_9,
              wactive_8,
              lineActive_10,
              lineActive_11,
              wactive_11,
              wactive_10,
              lineActive_12,
              lineActive_13,
              wactive_13,
              wactive_12,
              lineActive_14,
              lineActive_15,
              wactive_15,
              wactive_14,
              io_dbus_valid,
              _GEN,
              _GEN_0,
              _GEN_1,
              io_rd_valid,
              io_rd_flt_valid,
              clock
);

  `ifndef SYNTHESIS
    wire [1:0] _GEN_2 = {1'h0, _GEN_1};
    always @(posedge clock) begin
      if (~reset & {2'h0, opQueue_io_enqValid} > opQueue_io_nSpace) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Lsu.scala:888\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset
          & (|({1'h0,
                {1'h0,
                 {1'h0,
                  {1'h0, wactive_0 & ~lineActive_0} + {1'h0, wactive_1 & ~lineActive_1}}
                   + {1'h0,
                      {1'h0, wactive_2 & ~lineActive_2}
                        + {1'h0, wactive_3 & ~lineActive_3}}}
                  + {1'h0,
                     {1'h0,
                      {1'h0, wactive_4 & ~lineActive_4}
                        + {1'h0, wactive_5 & ~lineActive_5}}
                       + {1'h0,
                          {1'h0, wactive_6 & ~lineActive_6}
                            + {1'h0, wactive_7 & ~lineActive_7}}}}
               + {1'h0,
                  {1'h0,
                   {1'h0,
                    {1'h0, wactive_8 & ~lineActive_8} + {1'h0, wactive_9 & ~lineActive_9}}
                     + {1'h0,
                        {1'h0, wactive_10 & ~lineActive_10}
                          + {1'h0, wactive_11 & ~lineActive_11}}}
                    + {1'h0,
                       {1'h0,
                        {1'h0, wactive_12 & ~lineActive_12}
                          + {1'h0, wactive_13 & ~lineActive_13}}
                         + {1'h0,
                            {1'h0, wactive_14 & ~lineActive_14}
                              + {1'h0, wactive_15 & ~lineActive_15}}}}))) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at ScatterGather.scala:94\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_0} + {1'h0, io_dbus_valid} + {1'h0, _GEN} > _GEN_2) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Lsu.scala:971\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, io_rd_valid} + {1'h0, io_rd_flt_valid} > _GEN_2) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Lsu.scala:1036\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/Mlu_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module Mlu_Verification_Assert(
  input io_rs1_0_valid,
        stage2Input_q_io_deq_valid,
        stage2Input_q_io_deq_bits_sel,
        reset,
        io_rs2_0_valid,
        clock
);

  `ifndef SYNTHESIS
    wire _GEN = stage2Input_q_io_deq_valid & stage2Input_q_io_deq_bits_sel;
    always @(posedge clock) begin
      if (~reset & _GEN & ~io_rs1_0_valid) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Mlu.scala:120\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & _GEN & ~io_rs2_0_valid) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Mlu.scala:121\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/SCore_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module SCore_Verification_Assert(
  input csr_io_rd_valid,
        alu_0_io_rd_valid,
        bru_0_io_rd_valid,
        reset,
        clock
);

  `ifndef SYNTHESIS
    wire [2:0] _GEN =
      {1'h0, {1'h0, csr_io_rd_valid} + {1'h0, alu_0_io_rd_valid}}
      + {2'h0, bru_0_io_rd_valid};
    always @(posedge clock) begin
      if (~reset & (|(_GEN[2:1]))) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at SCore.scala:311\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/FabricArbiter_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module FabricArbiter_Verification_Assert(
  input io_source_0_readDataAddr_valid,
        io_source_0_writeDataAddr_valid,
        reset,
        io_source_1_readDataAddr_valid,
        io_source_1_writeDataAddr_valid,
        clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & io_source_0_readDataAddr_valid & io_source_0_writeDataAddr_valid) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Fabric.scala:31\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & io_source_1_readDataAddr_valid & io_source_1_writeDataAddr_valid) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Fabric.scala:32\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/FabricMux_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module FabricMux_Verification_Assert(
  input io_source_readDataAddr_valid,
        io_source_writeDataAddr_valid,
        reset,
        _GEN,
        _GEN_0,
        _GEN_1,
        _GEN_2,
        clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & io_source_readDataAddr_valid & io_source_writeDataAddr_valid) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Fabric.scala:68\n");
        if (`STOP_COND_)
          $fatal;
      end
      if (~reset & {1'h0, _GEN_1} + {1'h0, _GEN} + {1'h0, _GEN_0} > {1'h0, _GEN_2}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at Fabric.scala:84\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/AxiSlave_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module AxiSlave_Verification_Assert(
  input readIssued_valid,
        reset,
        readDataQueue_io_enq_ready,
        clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & ~(~readIssued_valid | readDataQueue_io_enq_ready)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed at AxiSlave.scala:130\n");
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/assert/DBus2AxiV2_Verification_Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module DBus2AxiV2_Verification_Assert(
  input [4:0] io_dbus_size,
  input       _GEN,
              io_dbus_valid,
              reset,
              clock
);

  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset & io_dbus_valid
          & {1'h0, {1'h0, io_dbus_size[0]} + {1'h0, io_dbus_size[1]}}
          + {1'h0,
             {1'h0, io_dbus_size[2]} + {1'h0, io_dbus_size[3]}
               + {1'h0, io_dbus_size[4]}} != {2'h0, _GEN}) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Invalid dbus size=%d\n", io_dbus_size);
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "./RstSync.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1
// Copyright 2024 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// A module for synchronizing Asynchronous external reset to
// an internal synchronous deassert reset
// Clock is disabled while reset is asserted to prevent a race
// between clock and reset.
module RstSync
    (
        // Input clock
        input clk_i,
        // Input active-low async reset
        input rstn_i,
        // Functional clock gate enable. clk_o is enabled when clk_en
        // is 1, and we are out of reset
        // clk_en is assumed to be synchronous to clk_o or clk_i
        input clk_en,
        input te,

        // Output clock
        output clk_o,
        // Output reset active low
        output rstn_o);

  localparam RST_DELAY = 2;
  localparam CLK_DELAY = 2;

  logic [RST_DELAY + CLK_DELAY - 1 : 0] rst_delay_reg;
  always_ff @(posedge clk_i or negedge rstn_i) begin
    if (~rstn_i)
      rst_delay_reg <= '0;
    else
      rst_delay_reg <= {rst_delay_reg[RST_DELAY + CLK_DELAY - 2 : 0], 1'b1};
  end

  assign rstn_o = rst_delay_reg[RST_DELAY - 1];

  logic clk_en_int;
  assign clk_en_int = clk_en & rst_delay_reg[CLK_DELAY + RST_DELAY - 1];

  ClockGate icg(.clk_i(clk_i),
                .enable(clk_en_int),
                .te(te),
                .clk_o(clk_o));

`ifndef SYNTHESIS
  initial begin
    assert (RST_DELAY >= 2);
    assert (CLK_DELAY >= 2);
  end
`endif
endmodule
// ----- 8< ----- FILE "./ClockGate.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1
// Copyright 2023 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// A ClockGate module. The underlying implementation varies based on
// preprocessor.
// Default: ASIC implementation
// USE_GENERIC default: Verilator implementation (adapted from OpenTitan)
// USE_GENERIC and FPGA_XILINX: UltraScale Plus specific clockgate.
module ClockGate(
  input         clk_i,
  input         enable,  // '1' passthrough, '0' disable.
  input         te,      // test enable
  output        clk_o
);

///////////////////////////
/// ClockGate Selection ///
///////////////////////////
`ifdef USE_TSMC12FFC
  // TSMC12FFC Specific ClockGate
  CKLNQD10BWP6T20P96CPDLVT u_cg(
    .TE(te),
    .E(enable),
    .CP(clk_i),
    .Q(clk_o)
  );
`elsif USE_GF22
  // GF22 Specific ClockGate
  SC7P5T_CKGPRELATNX8_CSC36L u_cg (
    .CLK(clk_i),
    .E(enable),
    .TE(te),
    .Z(clk_o)
  );

`elsif FPGA_XILINX
  // Xilinx FPGA Specific ClockGate
  BUFGCE #(
    .SIM_DEVICE("ULTRASCALE_PLUS")
  ) u_bufgce (
    .I (clk_i),
    .CE(enable | te),
    .O (clk_o)
  );
`else
  // Default: Verilator implementation
  logic en_latch /* verilator clock_enable */;
  always_latch begin
    if (!clk_i) begin
      en_latch = enable | te;
    end
  end
  assign clk_o = en_latch & clk_i;
`endif

endmodule  // ClockGate
// ----- 8< ----- FILE "./Aligner_107_1.sv" ----- 8< -----

// Generated by CIRCT firtool-1.114.0-2-g6cf2492e1
module Aligner_107_1(
  input logic in_0_valid,
  input logic [107-1:0] in_0_bits,
  output logic out_0_valid,
  output logic [107-1:0] out_0_bits);

  // Simplified for N=1: just pass through
  assign out_0_valid = in_0_valid;
  assign out_0_bits = in_0_bits;
endmodule
// ----- 8< ----- FILE "./Sram_12ffcp_128x128.v" ----- 8< -----

// Copyright 2024 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

module Sram_12ffcp_128x128(
  input          clock,
  input          enable,
  input          write,
  input  [6:0]   addr,
  input  [127:0] wdata,
  input  [15:0] wmask,
  output [127:0] rdata
);

`ifndef USE_GENERIC
    wire [127:0] nwmask;
    genvar i;
    generate
      for (i = 0; i < 16; i++) begin
        assign nwmask[8*i +: 8] = {8{~wmask[i]}};
      end
    endgenerate
    TS1N12FFCLLSBLVTC128X128M4SWBSHO u_12ffcp_sram
    (
      // Mode Control
      .BIST(1'b0),          // Built-In Self-Test (active high)
      // Normal Mode Input
      .SLP(1'b0),           // Sleep
      .DSLP(1'b0),          // Deep Sleep
      .SD(1'b0),            // Shut Down
      .CLK(clock),          // Clock
      .CEB(~enable),        // Chip Enable Bar (active low en)
      .WEB(~write),         // Write Enable Bar (active low WE)
      .A(addr),             // Address                               (input [6:0] DM)
      .D(wdata),            // Data                                  (input [127:0] DM)
      .BWEB(nwmask),        // Bit Write Enable Bar (active low BW)  (input [127:0])


      // BIST Mode Input
      .CEBM(1'b0),          // Chip Enable Bar for BIST Mode
      .WEBM(1'b0),          // Write Enable Bar for BIST Mode
      .AM(6'b0),            // Address for BIST Mode               (input [6:0])
      .DM(128'b0),          // Data Input for BIST Mode            (input [127:0] DM)
      .BWEBM({128{1'b1}}),  // Bit Write Enable Bar for BIST Mode  (input [127:0] DM)

      // Data Output
      .Q(rdata),            // Data Output                          (output [127:0])
      .PUDELAY(),           // Power-Up Delay - Connect for tuning timing in late stage design

      // Test Mode
      .RTSEL(2'b0),         // Read Test Select                (input [1:0])
      .WTSEL(2'b0)          // Write Test Select               (input [1:0])
     );

`else
  reg [127:0] mem [0:127];
  reg [6:0] raddr;

  assign rdata = mem[raddr];

`ifndef SYNTHESIS
  task randomMemoryAll;
  for (int i = 0; i < 128; i++) begin
    for (int j = 0; j < 128; j++) begin
      mem[i][j] = $random;
    end
  end
  endtask

  initial begin
    randomMemoryAll;
  end
`endif

  always @(posedge clock) begin
    for (int i = 0; i < 16; i++) begin
      if (enable & write & wmask[i]) begin
        mem[addr][i*8 +: 8] <= wdata[8*i +: 8];
      end
    end

    if (enable & ~write) begin
      raddr <= addr;
    end
  end
`endif // FFCP12_SRAM

endmodule
