#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_010C2B80 .scope module, "xor_gate_tb" "xor_gate_tb" 2 6;
 .timescale -9 -12;
v010C31A8_0 .var "a", 0 0;
v010CEC68_0 .var "b", 0 0;
v010CECC0_0 .net "y", 0 0, L_010C8380; 1 drivers
S_010C2C08 .scope module, "uut" "xor_gate" 2 11, 3 4, S_010C2B80;
 .timescale 0 0;
L_010C8380 .functor XOR 1, v010C31A8_0, v010CEC68_0, C4<0>, C4<0>;
v010C30A0_0 .net "a", 0 0, v010C31A8_0; 1 drivers
v010C30F8_0 .net "b", 0 0, v010CEC68_0; 1 drivers
v010C3150_0 .alias "y", 0 0, v010CECC0_0;
    .scope S_010C2C08;
T_0 ;
    %vpi_call 3 9 "$display", "finish design";
    %end;
    .thread T_0;
    .scope S_010C2B80;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "xor_gate.vcd";
    %vpi_call 2 15 "$dumpvars", 1'sb0, S_010C2B80;
    %vpi_call 2 17 "$display", "begin";
    %set/v v010C31A8_0, 0, 1;
    %set/v v010CEC68_0, 0, 1;
    %delay 10000, 0;
    %set/v v010C31A8_0, 0, 1;
    %set/v v010CEC68_0, 1, 1;
    %delay 10000, 0;
    %set/v v010C31A8_0, 1, 1;
    %set/v v010CEC68_0, 0, 1;
    %delay 10000, 0;
    %set/v v010C31A8_0, 1, 1;
    %set/v v010CEC68_0, 1, 1;
    %delay 10000, 0;
    %vpi_call 2 25 "$display", "end";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "xor_gate_tb.v";
    "xor_gate.v";
