<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-orion5x › pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-orion5x/pci.c</span>
<span class="cm"> *</span>
<span class="cm"> * PCI and PCIe functions for Marvell Orion System On Chip</span>
<span class="cm"> *</span>
<span class="cm"> * Maintainer: Tzachi Perelstein &lt;tzachi@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/mbus.h&gt;</span>
<span class="cp">#include &lt;video/vga.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach/pci.h&gt;</span>
<span class="cp">#include &lt;plat/pcie.h&gt;</span>
<span class="cp">#include &lt;plat/addr-map.h&gt;</span>
<span class="cp">#include &lt;mach/orion5x.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm"> * Orion has one PCIe controller and one PCI controller.</span>
<span class="cm"> *</span>
<span class="cm"> * Note1: The local PCIe bus number is &#39;0&#39;. The local PCI bus number</span>
<span class="cm"> * follows the scanned PCIe bridged busses, if any.</span>
<span class="cm"> *</span>
<span class="cm"> * Note2: It is possible for PCI/PCIe agents to access many subsystem&#39;s</span>
<span class="cm"> * space, by configuring BARs and Address Decode Windows, e.g. flashes on</span>
<span class="cm"> * device bus, Orion registers, etc. However this code only enable the</span>
<span class="cm"> * access to DDR banks.</span>
<span class="cm"> ****************************************************************************/</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm"> * PCIe controller</span>
<span class="cm"> ****************************************************************************/</span>
<span class="cp">#define PCIE_BASE	((void __iomem *)ORION5X_PCIE_VIRT_BASE)</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_pcie_id</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">rev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">orion_pcie_dev_id</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">);</span>
	<span class="o">*</span><span class="n">rev</span> <span class="o">=</span> <span class="n">orion_pcie_rev</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_valid_config</span><span class="p">(</span><span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Don&#39;t go out when trying to access --</span>
<span class="cm">	 * 1. nonexisting device on local bus</span>
<span class="cm">	 * 2. where there&#39;s no device connected (no link)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">orion_pcie_link_up</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * PCIe config cycles are done by programming the PCIE_CONF_ADDR register</span>
<span class="cm"> * and then reading the PCIE_CONF_DATA register. Need to make sure these</span>
<span class="cm"> * transactions are atomic.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">orion5x_pcie_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_rd_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcie_valid_config</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pcie_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">orion_pcie_rd_conf</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pcie_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_rd_conf_wa</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcie_valid_config</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We only support access to the non-extended configuration</span>
<span class="cm">	 * space when using the WA access method (or we would have to</span>
<span class="cm">	 * sacrifice 256M of CPU virtual address space.)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">where</span> <span class="o">&gt;=</span> <span class="mh">0x100</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">orion_pcie_rd_conf_wa</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">ORION5X_PCIE_WA_VIRT_BASE</span><span class="p">,</span>
				    <span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pcie_wr_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span>
			<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pcie_valid_config</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pcie_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">orion_pcie_wr_conf</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pcie_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">pcie_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">pcie_rd_conf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">pcie_wr_conf</span><span class="p">,</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pcie_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dev</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Generic PCIe unit setup.</span>
<span class="cm">	 */</span>
	<span class="n">orion_pcie_setup</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check whether to apply Orion-1/Orion-NAS PCIe config</span>
<span class="cm">	 * read transaction workaround.</span>
<span class="cm">	 */</span>
	<span class="n">dev</span> <span class="o">=</span> <span class="n">orion_pcie_dev_id</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="n">MV88F5181_DEV_ID</span> <span class="o">||</span> <span class="n">dev</span> <span class="o">==</span> <span class="n">MV88F5182_DEV_ID</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;Applying Orion-1/Orion-NAS PCIe config &quot;</span>
				   <span class="s">&quot;read transaction workaround</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">orion5x_setup_pcie_wa_win</span><span class="p">(</span><span class="n">ORION5X_PCIE_WA_PHYS_BASE</span><span class="p">,</span>
					  <span class="n">ORION5X_PCIE_WA_SIZE</span><span class="p">);</span>
		<span class="n">pcie_ops</span><span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">pcie_rd_conf_wa</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Request resources.</span>
<span class="cm">	 */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">resource</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;pcie_setup unable to alloc resources&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_IO</span>
<span class="cm">	 */</span>
	<span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCIe I/O Space&quot;</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">ORION5X_PCIE_IO_BUS_BASE</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">ORION5X_PCIE_IO_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioport_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCIe IO resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_MEM</span>
<span class="cm">	 */</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCIe Memory Space&quot;</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">ORION5X_PCIE_MEM_PHYS_BASE</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">ORION5X_PCIE_MEM_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCIe Memory resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm"> * PCI controller</span>
<span class="cm"> ****************************************************************************/</span>
<span class="cp">#define ORION5X_PCI_REG(x)	(ORION5X_PCI_VIRT_BASE | (x))</span>
<span class="cp">#define PCI_MODE		ORION5X_PCI_REG(0xd00)</span>
<span class="cp">#define PCI_CMD			ORION5X_PCI_REG(0xc00)</span>
<span class="cp">#define PCI_P2P_CONF		ORION5X_PCI_REG(0x1d14)</span>
<span class="cp">#define PCI_CONF_ADDR		ORION5X_PCI_REG(0xc78)</span>
<span class="cp">#define PCI_CONF_DATA		ORION5X_PCI_REG(0xc7c)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI_MODE bits</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_MODE_64BIT			(1 &lt;&lt; 2)</span>
<span class="cp">#define PCI_MODE_PCIX			((1 &lt;&lt; 4) | (1 &lt;&lt; 5))</span>

<span class="cm">/*</span>
<span class="cm"> * PCI_CMD bits</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_CMD_HOST_REORDER		(1 &lt;&lt; 29)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI_P2P_CONF bits</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_P2P_BUS_OFFS		16</span>
<span class="cp">#define PCI_P2P_BUS_MASK		(0xff &lt;&lt; PCI_P2P_BUS_OFFS)</span>
<span class="cp">#define PCI_P2P_DEV_OFFS		24</span>
<span class="cp">#define PCI_P2P_DEV_MASK		(0x1f &lt;&lt; PCI_P2P_DEV_OFFS)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI_CONF_ADDR bits</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_CONF_REG(reg)		((reg) &amp; 0xfc)</span>
<span class="cp">#define PCI_CONF_FUNC(func)		(((func) &amp; 0x3) &lt;&lt; 8)</span>
<span class="cp">#define PCI_CONF_DEV(dev)		(((dev) &amp; 0x1f) &lt;&lt; 11)</span>
<span class="cp">#define PCI_CONF_BUS(bus)		(((bus) &amp; 0xff) &lt;&lt; 16)</span>
<span class="cp">#define PCI_CONF_ADDR_EN		(1 &lt;&lt; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * Internal configuration space</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_CONF_FUNC_STAT_CMD		0</span>
<span class="cp">#define PCI_CONF_REG_STAT_CMD		4</span>
<span class="cp">#define PCIX_STAT			0x64</span>
<span class="cp">#define PCIX_STAT_BUS_OFFS		8</span>
<span class="cp">#define PCIX_STAT_BUS_MASK		(0xff &lt;&lt; PCIX_STAT_BUS_OFFS)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI Address Decode Windows registers</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_BAR_SIZE_DDR_CS(n)	(((n) == 0) ? ORION5X_PCI_REG(0xc08) : \</span>
<span class="cp">				 ((n) == 1) ? ORION5X_PCI_REG(0xd08) : \</span>
<span class="cp">				 ((n) == 2) ? ORION5X_PCI_REG(0xc0c) : \</span>
<span class="cp">				 ((n) == 3) ? ORION5X_PCI_REG(0xd0c) : 0)</span>
<span class="cp">#define PCI_BAR_REMAP_DDR_CS(n)	(((n) == 0) ? ORION5X_PCI_REG(0xc48) : \</span>
<span class="cp">				 ((n) == 1) ? ORION5X_PCI_REG(0xd48) : \</span>
<span class="cp">				 ((n) == 2) ? ORION5X_PCI_REG(0xc4c) : \</span>
<span class="cp">				 ((n) == 3) ? ORION5X_PCI_REG(0xd4c) : 0)</span>
<span class="cp">#define PCI_BAR_ENABLE		ORION5X_PCI_REG(0xc3c)</span>
<span class="cp">#define PCI_ADDR_DECODE_CTRL	ORION5X_PCI_REG(0xd3c)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI configuration helpers for BAR settings</span>
<span class="cm"> */</span>
<span class="cp">#define PCI_CONF_FUNC_BAR_CS(n)		((n) &gt;&gt; 1)</span>
<span class="cp">#define PCI_CONF_REG_BAR_LO_CS(n)	(((n) &amp; 1) ? 0x18 : 0x10)</span>
<span class="cp">#define PCI_CONF_REG_BAR_HI_CS(n)	(((n) &amp; 1) ? 0x1c : 0x14)</span>

<span class="cm">/*</span>
<span class="cm"> * PCI config cycles are done by programming the PCI_CONF_ADDR register</span>
<span class="cm"> * and then reading the PCI_CONF_DATA register. Need to make sure these</span>
<span class="cm"> * transactions are atomic.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">orion5x_pci_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">orion5x_pci_cardbus_mode</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">orion5x_pci_local_bus_nr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">conf</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">PCI_P2P_CONF</span><span class="p">);</span>
	<span class="k">return</span><span class="p">((</span><span class="n">conf</span> <span class="o">&amp;</span> <span class="n">PCI_P2P_BUS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PCI_P2P_BUS_OFFS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">orion5x_pci_hw_rd_conf</span><span class="p">(</span><span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">func</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">where</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">PCI_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCI_CONF_DEV</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCI_CONF_FUNC</span><span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_CONF_ADDR_EN</span><span class="p">,</span> <span class="n">PCI_CONF_ADDR</span><span class="p">);</span>

	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">PCI_CONF_DATA</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span><span class="o">*</span><span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span><span class="o">*</span><span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">orion5x_pci_hw_wr_conf</span><span class="p">(</span><span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">func</span><span class="p">,</span>
					<span class="n">u32</span> <span class="n">where</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">PCI_CONF_BUS</span><span class="p">(</span><span class="n">bus</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCI_CONF_DEV</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_CONF_REG</span><span class="p">(</span><span class="n">where</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">PCI_CONF_FUNC</span><span class="p">(</span><span class="n">func</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_CONF_ADDR_EN</span><span class="p">,</span> <span class="n">PCI_CONF_ADDR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PCI_CONF_DATA</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PCI_CONF_DATA</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">PCI_CONF_DATA</span> <span class="o">+</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_BAD_REGISTER_NUMBER</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion5x_pci_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">orion5x_pci_valid_config</span><span class="p">(</span><span class="kt">int</span> <span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">devfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">==</span> <span class="n">orion5x_pci_local_bus_nr</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Don&#39;t go out for local device</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * When the PCI signals are directly connected to a</span>
<span class="cm">		 * Cardbus slot, ignore all but device IDs 0 and 1.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">orion5x_pci_cardbus_mode</span> <span class="o">&amp;&amp;</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">orion5x_pci_rd_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">orion5x_pci_valid_config</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span><span class="p">))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">orion5x_pci_hw_rd_conf</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span>
					<span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">orion5x_pci_wr_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">devfn</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">orion5x_pci_valid_config</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">devfn</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">orion5x_pci_hw_wr_conf</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">,</span> <span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span>
					<span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">devfn</span><span class="p">),</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">pci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">orion5x_pci_rd_conf</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">orion5x_pci_wr_conf</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_pci_set_bus_nr</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">p2p</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">PCI_P2P_CONF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">PCI_MODE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCI_MODE_PCIX</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * PCI-X mode</span>
<span class="cm">		 */</span>
		<span class="n">u32</span> <span class="n">pcix_status</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">dev</span><span class="p">;</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="p">(</span><span class="n">p2p</span> <span class="o">&amp;</span> <span class="n">PCI_P2P_BUS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PCI_P2P_BUS_OFFS</span><span class="p">;</span>
		<span class="n">dev</span> <span class="o">=</span> <span class="p">(</span><span class="n">p2p</span> <span class="o">&amp;</span> <span class="n">PCI_P2P_DEV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">PCI_P2P_DEV_OFFS</span><span class="p">;</span>
		<span class="n">orion5x_pci_hw_rd_conf</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCIX_STAT</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pcix_status</span><span class="p">);</span>
		<span class="n">pcix_status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCIX_STAT_BUS_MASK</span><span class="p">;</span>
		<span class="n">pcix_status</span> <span class="o">|=</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&lt;&lt;</span> <span class="n">PCIX_STAT_BUS_OFFS</span><span class="p">);</span>
		<span class="n">orion5x_pci_hw_wr_conf</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCIX_STAT</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">pcix_status</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * PCI Conventional mode</span>
<span class="cm">		 */</span>
		<span class="n">p2p</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_P2P_BUS_MASK</span><span class="p">;</span>
		<span class="n">p2p</span> <span class="o">|=</span> <span class="p">(</span><span class="n">nr</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_P2P_BUS_OFFS</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">p2p</span><span class="p">,</span> <span class="n">PCI_P2P_CONF</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_pci_master_slave_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bus_nr</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">bus_nr</span> <span class="o">=</span> <span class="n">orion5x_pci_local_bus_nr</span><span class="p">();</span>
	<span class="n">func</span> <span class="o">=</span> <span class="n">PCI_CONF_FUNC_STAT_CMD</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">PCI_CONF_REG_STAT_CMD</span><span class="p">;</span>
	<span class="n">orion5x_pci_hw_rd_conf</span><span class="p">(</span><span class="n">bus_nr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PCI_COMMAND_IO</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MEMORY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">);</span>
	<span class="n">orion5x_pci_hw_wr_conf</span><span class="p">(</span><span class="n">bus_nr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="mh">0x7</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_pci_wins</span><span class="p">(</span><span class="k">struct</span> <span class="n">mbus_dram_target_info</span> <span class="o">*</span><span class="n">dram</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">win_enable</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bus</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * First, disable windows.</span>
<span class="cm">	 */</span>
	<span class="n">win_enable</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">win_enable</span><span class="p">,</span> <span class="n">PCI_BAR_ENABLE</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup windows for DDR banks.</span>
<span class="cm">	 */</span>
	<span class="n">bus</span> <span class="o">=</span> <span class="n">orion5x_pci_local_bus_nr</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dram</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">mbus_dram_window</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="n">dram</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">func</span> <span class="o">=</span> <span class="n">PCI_CONF_FUNC_BAR_CS</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_index</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Write DRAM bank base address register.</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">PCI_CONF_REG_BAR_LO_CS</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_index</span><span class="p">);</span>
		<span class="n">orion5x_pci_hw_rd_conf</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xfffff000</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">);</span>
		<span class="n">orion5x_pci_hw_wr_conf</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Write DRAM bank size register.</span>
<span class="cm">		 */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">PCI_CONF_REG_BAR_HI_CS</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_index</span><span class="p">);</span>
		<span class="n">orion5x_pci_hw_wr_conf</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfffff000</span><span class="p">,</span>
			<span class="n">PCI_BAR_SIZE_DDR_CS</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_index</span><span class="p">));</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xfffff000</span><span class="p">,</span>
			<span class="n">PCI_BAR_REMAP_DDR_CS</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_index</span><span class="p">));</span>

		<span class="cm">/*</span>
<span class="cm">		 * Enable decode window for this chip select.</span>
<span class="cm">		 */</span>
		<span class="n">win_enable</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_index</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Re-enable decode windows.</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">win_enable</span><span class="p">,</span> <span class="n">PCI_BAR_ENABLE</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable automatic update of address remapping when writing to BARs.</span>
<span class="cm">	 */</span>
	<span class="n">orion5x_setbits</span><span class="p">(</span><span class="n">PCI_ADDR_DECODE_CTRL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pci_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Point PCI unit MBUS decode windows to DRAM space.</span>
<span class="cm">	 */</span>
	<span class="n">orion5x_setup_pci_wins</span><span class="p">(</span><span class="o">&amp;</span><span class="n">orion_mbus_dram_info</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Master + Slave enable</span>
<span class="cm">	 */</span>
	<span class="n">orion5x_pci_master_slave_enable</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Force ordering</span>
<span class="cm">	 */</span>
	<span class="n">orion5x_setbits</span><span class="p">(</span><span class="n">PCI_CMD</span><span class="p">,</span> <span class="n">PCI_CMD_HOST_REORDER</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Request resources</span>
<span class="cm">	 */</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">resource</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;pci_setup unable to alloc resources&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_IO</span>
<span class="cm">	 */</span>
	<span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCI I/O Space&quot;</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">ORION5X_PCI_IO_BUS_BASE</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">ORION5X_PCI_IO_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioport_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCI IO resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * IORESOURCE_MEM</span>
<span class="cm">	 */</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCI Memory Space&quot;</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="n">ORION5X_PCI_MEM_PHYS_BASE</span><span class="p">;</span>
	<span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">start</span> <span class="o">+</span> <span class="n">ORION5X_PCI_MEM_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">]))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Request PCI Memory resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm"> * General PCIe + PCI</span>
<span class="cm"> ****************************************************************************/</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">rc_pci_fixup</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Prevent enumeration of root complex.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DEVICE_COUNT_RESOURCE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">end</span>   <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_MARVELL</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">rc_pci_fixup</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">orion5x_pci_disabled</span> <span class="n">__initdata</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_pci_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion5x_pci_disabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_pci_set_cardbus_mode</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion5x_pci_cardbus_mode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">orion5x_pci_sys_setup</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">vga_base</span> <span class="o">=</span> <span class="n">ORION5X_PCIE_MEM_PHYS_BASE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">orion_pcie_set_local_bus_nr</span><span class="p">(</span><span class="n">PCIE_BASE</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pcie_setup</span><span class="p">(</span><span class="n">sys</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">orion5x_pci_disabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">orion5x_pci_set_bus_nr</span><span class="p">(</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_setup</span><span class="p">(</span><span class="n">sys</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pci_bus</span> <span class="n">__init</span> <span class="o">*</span><span class="nf">orion5x_pci_sys_scan_bus</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="n">pci_scan_root_bus</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pcie_ops</span><span class="p">,</span> <span class="n">sys</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">orion5x_pci_disabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="n">pci_scan_root_bus</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">busnr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_ops</span><span class="p">,</span> <span class="n">sys</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">bus</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">bus</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">orion5x_pci_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bus</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * PCIe endpoint?</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">orion5x_pci_disabled</span> <span class="o">||</span> <span class="n">bus</span> <span class="o">&lt;</span> <span class="n">orion5x_pci_local_bus_nr</span><span class="p">())</span>
		<span class="k">return</span> <span class="n">IRQ_ORION5X_PCIE0_INT</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
