#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5604b2746280 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale -9 -11;
v0x5604b277fed0_0 .var "clk", 0 0;
o0x7fcae6b28818 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5604b277ff90_0 .net "i1", 7 0, o0x7fcae6b28818;  0 drivers
o0x7fcae6b28848 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5604b2780050_0 .net "i2", 7 0, o0x7fcae6b28848;  0 drivers
o0x7fcae6b28878 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5604b27800f0_0 .net "i3", 7 0, o0x7fcae6b28878;  0 drivers
o0x7fcae6b288a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5604b27801b0_0 .net "i4", 7 0, o0x7fcae6b288a8;  0 drivers
v0x5604b27802c0_0 .var "ie1", 0 0;
v0x5604b2780360_0 .var "ie2", 0 0;
v0x5604b2780400_0 .var "ie3", 0 0;
v0x5604b27804a0_0 .var "ie4", 0 0;
v0x5604b2780660_0 .net "o1", 7 0, v0x5604b2775770_0;  1 drivers
v0x5604b2780720_0 .net "o2", 7 0, v0x5604b2775ea0_0;  1 drivers
v0x5604b27807e0_0 .net "o3", 7 0, v0x5604b2776590_0;  1 drivers
v0x5604b27808a0_0 .net "o4", 7 0, v0x5604b2776d00_0;  1 drivers
v0x5604b2780960_0 .var "reset", 0 0;
S_0x5604b27403b0 .scope module, "micpu" "cpu" 2 24, 3 1 0, S_0x5604b2746280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "ie1"
    .port_info 3 /INPUT 1 "ie2"
    .port_info 4 /INPUT 1 "ie3"
    .port_info 5 /INPUT 1 "ie4"
    .port_info 6 /OUTPUT 8 "reg1_out"
    .port_info 7 /OUTPUT 8 "reg2_out"
    .port_info 8 /OUTPUT 8 "reg3_out"
    .port_info 9 /OUTPUT 8 "reg4_out"
    .port_info 10 /INPUT 8 "i1"
    .port_info 11 /INPUT 8 "i2"
    .port_info 12 /INPUT 8 "i3"
    .port_info 13 /INPUT 8 "i4"
v0x5604b277cde0_0 .net "clk", 0 0, v0x5604b277fed0_0;  1 drivers
v0x5604b277e4c0_0 .net "i1", 7 0, o0x7fcae6b28818;  alias, 0 drivers
v0x5604b277e5d0_0 .net "i2", 7 0, o0x7fcae6b28848;  alias, 0 drivers
v0x5604b277e6c0_0 .net "i3", 7 0, o0x7fcae6b28878;  alias, 0 drivers
v0x5604b277e7d0_0 .net "i4", 7 0, o0x7fcae6b288a8;  alias, 0 drivers
v0x5604b277e930_0 .net "ie1", 0 0, v0x5604b27802c0_0;  1 drivers
v0x5604b277e9d0_0 .net "ie2", 0 0, v0x5604b2780360_0;  1 drivers
v0x5604b277ea70_0 .net "ie3", 0 0, v0x5604b2780400_0;  1 drivers
v0x5604b277eb10_0 .net "ie4", 0 0, v0x5604b27804a0_0;  1 drivers
v0x5604b277ebb0_0 .net "op_alu", 2 0, v0x5604b277d4a0_0;  1 drivers
v0x5604b277ec70_0 .net "opcode", 15 0, L_0x5604b2794250;  1 drivers
v0x5604b277ed30_0 .net "pop", 0 0, v0x5604b277d680_0;  1 drivers
v0x5604b277edd0_0 .net "push", 0 0, v0x5604b277d770_0;  1 drivers
v0x5604b277eec0_0 .net "reg1_out", 7 0, v0x5604b2775770_0;  alias, 1 drivers
v0x5604b277efd0_0 .net "reg2_out", 7 0, v0x5604b2775ea0_0;  alias, 1 drivers
v0x5604b277f0e0_0 .net "reg3_out", 7 0, v0x5604b2776590_0;  alias, 1 drivers
v0x5604b277f1f0_0 .net "reg4_out", 7 0, v0x5604b2776d00_0;  alias, 1 drivers
v0x5604b277f410_0 .net "reset", 0 0, v0x5604b2780960_0;  1 drivers
v0x5604b277f5c0_0 .net "s_inc", 0 0, v0x5604b277d810_0;  1 drivers
v0x5604b277f660_0 .net "s_inm", 1 0, v0x5604b277d8b0_0;  1 drivers
v0x5604b277f720_0 .net "s_out", 0 0, v0x5604b277d9a0_0;  1 drivers
v0x5604b277f7c0_0 .net "s_pila", 0 0, v0x5604b277da90_0;  1 drivers
v0x5604b277f860_0 .net "s_port", 1 0, v0x5604b277db80_0;  1 drivers
v0x5604b277f920_0 .net "we3", 0 0, v0x5604b277dc70_0;  1 drivers
v0x5604b277f9c0_0 .net "we4", 0 0, v0x5604b277dd60_0;  1 drivers
v0x5604b277fa60_0 .net "we5", 0 0, v0x5604b277de50_0;  1 drivers
v0x5604b277fb50_0 .net "wez", 0 0, v0x5604b277def0_0;  1 drivers
v0x5604b277fbf0_0 .net "z", 0 0, v0x5604b276fd40_0;  1 drivers
S_0x5604b273ed50 .scope module, "cd_1" "cd" 3 10, 4 1 0, S_0x5604b27403b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "we3"
    .port_info 4 /INPUT 1 "wez"
    .port_info 5 /INPUT 1 "s_pila"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /INPUT 1 "pop"
    .port_info 8 /INPUT 1 "we4"
    .port_info 9 /INPUT 1 "s_out"
    .port_info 10 /INPUT 1 "we5"
    .port_info 11 /INPUT 1 "ie1"
    .port_info 12 /INPUT 1 "ie2"
    .port_info 13 /INPUT 1 "ie3"
    .port_info 14 /INPUT 1 "ie4"
    .port_info 15 /INPUT 2 "s_port"
    .port_info 16 /INPUT 2 "s_inm"
    .port_info 17 /INPUT 3 "op_alu"
    .port_info 18 /OUTPUT 1 "z"
    .port_info 19 /OUTPUT 16 "opcode"
    .port_info 20 /OUTPUT 8 "reg1_out"
    .port_info 21 /OUTPUT 8 "reg2_out"
    .port_info 22 /OUTPUT 8 "reg3_out"
    .port_info 23 /OUTPUT 8 "reg4_out"
    .port_info 24 /INPUT 8 "i1"
    .port_info 25 /INPUT 8 "i2"
    .port_info 26 /INPUT 8 "i3"
    .port_info 27 /INPUT 8 "i4"
L_0x5604b27933c0 .functor AND 1, v0x5604b277de50_0, L_0x5604b2792ac0, C4<1>, C4<1>;
L_0x5604b2793430 .functor AND 1, v0x5604b277de50_0, L_0x5604b2792ce0, C4<1>, C4<1>;
o0x7fcae6b29ad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5604b2793530 .functor AND 1, v0x5604b277de50_0, o0x7fcae6b29ad8, C4<1>, C4<1>;
L_0x5604b27935a0 .functor AND 1, v0x5604b277de50_0, L_0x5604b2793000, C4<1>, C4<1>;
L_0x5604b2793e80 .functor OR 1, v0x5604b27802c0_0, v0x5604b2780360_0, C4<0>, C4<0>;
L_0x5604b2793ef0 .functor OR 1, L_0x5604b2793e80, v0x5604b2780400_0, C4<0>, C4<0>;
L_0x5604b2793ff0 .functor OR 1, L_0x5604b2793ef0, v0x5604b27804a0_0, C4<0>, C4<0>;
L_0x5604b27940b0 .functor OR 1, v0x5604b277d770_0, L_0x5604b2793ff0, C4<0>, C4<0>;
L_0x5604b2794250 .functor BUFZ 16, L_0x5604b2780e00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5604b2779020_0 .net *"_s30", 0 0, L_0x5604b2793e80;  1 drivers
v0x5604b2779100_0 .net *"_s32", 0 0, L_0x5604b2793ef0;  1 drivers
v0x5604b27791e0_0 .net "alu_to_mux", 7 0, v0x5604b26c6fb0_0;  1 drivers
v0x5604b2779300_0 .net "and1_to_reg", 0 0, L_0x5604b27933c0;  1 drivers
v0x5604b27793a0_0 .net "and2_to_reg", 0 0, L_0x5604b2793430;  1 drivers
v0x5604b2779490_0 .net "and3_to_reg", 0 0, L_0x5604b2793530;  1 drivers
v0x5604b2779560_0 .net "and4_to_reg", 0 0, L_0x5604b27935a0;  1 drivers
v0x5604b2779630_0 .var "base", 2 0;
v0x5604b2779700_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b2779830_0 .net "clk_out", 0 0, v0x5604b276f270_0;  1 drivers
v0x5604b2779900_0 .net "cod42_0_to_mux7", 0 0, L_0x5604b2793b90;  1 drivers
v0x5604b27799d0_0 .net "cod42_1_to_mux7", 0 0, L_0x5604b2793d30;  1 drivers
v0x5604b2779aa0_0 .net "i1", 7 0, o0x7fcae6b28818;  alias, 0 drivers
v0x5604b2779b70_0 .net "i2", 7 0, o0x7fcae6b28848;  alias, 0 drivers
v0x5604b2779c40_0 .net "i3", 7 0, o0x7fcae6b28878;  alias, 0 drivers
v0x5604b2779d10_0 .net "i4", 7 0, o0x7fcae6b288a8;  alias, 0 drivers
v0x5604b2779de0_0 .net "ie1", 0 0, v0x5604b27802c0_0;  alias, 1 drivers
v0x5604b2779fc0_0 .net "ie2", 0 0, v0x5604b2780360_0;  alias, 1 drivers
v0x5604b277a090_0 .net "ie3", 0 0, v0x5604b2780400_0;  alias, 1 drivers
v0x5604b277a160_0 .net "ie4", 0 0, v0x5604b27804a0_0;  alias, 1 drivers
v0x5604b277a230_0 .net "input_mux_to_mux", 7 0, v0x5604b2772730_0;  1 drivers
v0x5604b277a2d0_0 .net "memdat_to_mux", 7 0, L_0x5604b2792130;  1 drivers
v0x5604b277a3c0_0 .net "mux3_to_mux6", 9 0, L_0x5604b2792230;  1 drivers
v0x5604b277a460_0 .net "mux6_to_pc", 9 0, L_0x5604b2793660;  1 drivers
v0x5604b277a550_0 .net "mux7_to_mux6", 9 0, v0x5604b2773f30_0;  1 drivers
v0x5604b277a640_0 .net "mux_to_mux", 9 0, L_0x5604b2780a00;  1 drivers
v0x5604b277a730_0 .net "mux_to_reg", 7 0, L_0x5604b27928a0;  1 drivers
v0x5604b277a7d0_0 .net "op_alu", 2 0, v0x5604b277d4a0_0;  alias, 1 drivers
v0x5604b277a870_0 .net "opcode", 15 0, L_0x5604b2794250;  alias, 1 drivers
v0x5604b277a910_0 .net "or_to_mux6", 0 0, L_0x5604b2793ff0;  1 drivers
v0x5604b277a9b0_0 .net "or_to_pila", 0 0, L_0x5604b27940b0;  1 drivers
v0x5604b277aa50_0 .net "pc_to_mem", 9 0, v0x5604b2774680_0;  1 drivers
v0x5604b277aaf0_0 .net "pila_to_mux", 9 0, v0x5604b2774db0_0;  1 drivers
v0x5604b277abe0_0 .net "pop", 0 0, v0x5604b277d680_0;  alias, 1 drivers
v0x5604b277ac80_0 .net "push", 0 0, v0x5604b277d770_0;  alias, 1 drivers
v0x5604b277ad20_0 .net "rd1", 7 0, L_0x5604b2791290;  1 drivers
v0x5604b277adc0_0 .net "rd2", 7 0, L_0x5604b27919e0;  1 drivers
v0x5604b277ae60_0 .net "reg1_out", 7 0, v0x5604b2775770_0;  alias, 1 drivers
v0x5604b277af20_0 .net "reg2_out", 7 0, v0x5604b2775ea0_0;  alias, 1 drivers
v0x5604b277afc0_0 .net "reg3_out", 7 0, v0x5604b2776590_0;  alias, 1 drivers
v0x5604b277b090_0 .net "reg4_out", 7 0, v0x5604b2776d00_0;  alias, 1 drivers
v0x5604b277b160_0 .net "reg5_to_mux7", 9 0, L_0x5604b27938f0;  1 drivers
v0x5604b277b250_0 .net "reg6_to_mux7", 9 0, L_0x5604b2793960;  1 drivers
v0x5604b277b360_0 .net "reg7_to_mux7", 9 0, L_0x5604b27939d0;  1 drivers
v0x5604b277b470_0 .net "reg8_to_mux7", 9 0, L_0x5604b2793a40;  1 drivers
v0x5604b277b580_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
v0x5604b277b620_0 .net "s_inc", 0 0, v0x5604b277d810_0;  alias, 1 drivers
v0x5604b277b6c0_0 .net "s_inm", 1 0, v0x5604b277d8b0_0;  alias, 1 drivers
v0x5604b277b760_0 .net "s_out", 0 0, v0x5604b277d9a0_0;  alias, 1 drivers
v0x5604b277b800_0 .net "s_pila", 0 0, v0x5604b277da90_0;  alias, 1 drivers
v0x5604b277b8a0_0 .net "s_port", 1 0, v0x5604b277db80_0;  alias, 1 drivers
v0x5604b277b970_0 .net "sal_dec_1", 0 0, L_0x5604b2792ac0;  1 drivers
v0x5604b277ba40_0 .net "sal_dec_2", 0 0, L_0x5604b2792ce0;  1 drivers
v0x5604b277bb10_0 .net "sal_dec_3", 0 0, o0x7fcae6b29ad8;  0 drivers
v0x5604b277bbb0_0 .net "sal_dec_4", 0 0, L_0x5604b2793000;  1 drivers
v0x5604b277bc80_0 .net "sal_del_3", 0 0, L_0x5604b2792ef0;  1 drivers
v0x5604b277bd50_0 .net "sal_mem_pro", 15 0, L_0x5604b2780e00;  1 drivers
v0x5604b277be20_0 .net "sum_to_mux", 9 0, L_0x5604b2792090;  1 drivers
v0x5604b277bf10_0 .var "umbral", 3 0;
v0x5604b277bfb0_0 .net "wd3", 7 0, v0x5604b2771610_0;  1 drivers
v0x5604b277c0a0_0 .net "we3", 0 0, v0x5604b277dc70_0;  alias, 1 drivers
v0x5604b277c140_0 .net "we4", 0 0, v0x5604b277dd60_0;  alias, 1 drivers
v0x5604b277c210_0 .net "we5", 0 0, v0x5604b277de50_0;  alias, 1 drivers
v0x5604b277c2b0_0 .net "wez", 0 0, v0x5604b277def0_0;  alias, 1 drivers
v0x5604b277c380_0 .net "z", 0 0, v0x5604b276fd40_0;  alias, 1 drivers
v0x5604b277c860_0 .net "zalu", 0 0, L_0x5604b2792020;  1 drivers
L_0x5604b2780b70 .part L_0x5604b2780e00, 0, 10;
L_0x5604b2791b70 .part L_0x5604b2780e00, 8, 4;
L_0x5604b2791ca0 .part L_0x5604b2780e00, 4, 4;
L_0x5604b2791d40 .part L_0x5604b2780e00, 0, 4;
L_0x5604b2791de0 .part L_0x5604b2780e00, 4, 8;
L_0x5604b2792660 .part L_0x5604b2780e00, 0, 12;
L_0x5604b2792940 .part L_0x5604b2780e00, 2, 8;
L_0x5604b2793230 .part L_0x5604b2780e00, 0, 1;
L_0x5604b2793320 .part L_0x5604b2780e00, 1, 1;
L_0x5604b2793750 .concat [ 1 1 0 0], L_0x5604b2793b90, L_0x5604b2793d30;
S_0x5604b273e590 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5604b2792020 .functor NOT 1, L_0x5604b2791ef0, C4<0>, C4<0>, C4<0>;
v0x5604b273a660_0 .net *"_s3", 0 0, L_0x5604b2791ef0;  1 drivers
v0x5604b272c6e0_0 .net "a", 7 0, L_0x5604b2791290;  alias, 1 drivers
v0x5604b272c7b0_0 .net "b", 7 0, L_0x5604b27919e0;  alias, 1 drivers
v0x5604b27487f0_0 .net "op_alu", 2 0, v0x5604b277d4a0_0;  alias, 1 drivers
v0x5604b26c6fb0_0 .var "s", 7 0;
v0x5604b27494a0_0 .net "y", 7 0, v0x5604b26c6fb0_0;  alias, 1 drivers
v0x5604b276bc50_0 .net "zero", 0 0, L_0x5604b2792020;  alias, 1 drivers
E_0x5604b26f7da0 .event edge, v0x5604b27487f0_0, v0x5604b272c7b0_0, v0x5604b272c6e0_0;
L_0x5604b2791ef0 .reduce/or v0x5604b26c6fb0_0;
S_0x5604b276bdb0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5604b276c0e0_0 .net *"_s0", 31 0, L_0x5604b2780e70;  1 drivers
v0x5604b276c1e0_0 .net *"_s10", 5 0, L_0x5604b27910b0;  1 drivers
L_0x7fcae6ade0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604b276c2c0_0 .net *"_s13", 1 0, L_0x7fcae6ade0f0;  1 drivers
L_0x7fcae6ade138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5604b276c380_0 .net/2u *"_s14", 7 0, L_0x7fcae6ade138;  1 drivers
v0x5604b276c460_0 .net *"_s18", 31 0, L_0x5604b2791460;  1 drivers
L_0x7fcae6ade180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604b276c590_0 .net *"_s21", 27 0, L_0x7fcae6ade180;  1 drivers
L_0x7fcae6ade1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604b276c670_0 .net/2u *"_s22", 31 0, L_0x7fcae6ade1c8;  1 drivers
v0x5604b276c750_0 .net *"_s24", 0 0, L_0x5604b2791590;  1 drivers
v0x5604b276c810_0 .net *"_s26", 7 0, L_0x5604b27916d0;  1 drivers
v0x5604b276c8f0_0 .net *"_s28", 5 0, L_0x5604b27917c0;  1 drivers
L_0x7fcae6ade060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604b276c9d0_0 .net *"_s3", 27 0, L_0x7fcae6ade060;  1 drivers
L_0x7fcae6ade210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604b276cab0_0 .net *"_s31", 1 0, L_0x7fcae6ade210;  1 drivers
L_0x7fcae6ade258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5604b276cb90_0 .net/2u *"_s32", 7 0, L_0x7fcae6ade258;  1 drivers
L_0x7fcae6ade0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604b276cc70_0 .net/2u *"_s4", 31 0, L_0x7fcae6ade0a8;  1 drivers
v0x5604b276cd50_0 .net *"_s6", 0 0, L_0x5604b2790f20;  1 drivers
v0x5604b276ce10_0 .net *"_s8", 7 0, L_0x5604b2791010;  1 drivers
v0x5604b276cef0_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b276cfb0_0 .net "ra1", 3 0, L_0x5604b2791b70;  1 drivers
v0x5604b276d090_0 .net "ra2", 3 0, L_0x5604b2791ca0;  1 drivers
v0x5604b276d170_0 .net "rd1", 7 0, L_0x5604b2791290;  alias, 1 drivers
v0x5604b276d230_0 .net "rd2", 7 0, L_0x5604b27919e0;  alias, 1 drivers
v0x5604b276d2d0 .array "regb", 15 0, 7 0;
v0x5604b276d370_0 .net "wa3", 3 0, L_0x5604b2791d40;  1 drivers
v0x5604b276d450_0 .net "wd3", 7 0, v0x5604b2771610_0;  alias, 1 drivers
v0x5604b276d530_0 .net "we3", 0 0, v0x5604b277dc70_0;  alias, 1 drivers
E_0x5604b26f8210 .event posedge, v0x5604b276cef0_0;
L_0x5604b2780e70 .concat [ 4 28 0 0], L_0x5604b2791b70, L_0x7fcae6ade060;
L_0x5604b2790f20 .cmp/ne 32, L_0x5604b2780e70, L_0x7fcae6ade0a8;
L_0x5604b2791010 .array/port v0x5604b276d2d0, L_0x5604b27910b0;
L_0x5604b27910b0 .concat [ 4 2 0 0], L_0x5604b2791b70, L_0x7fcae6ade0f0;
L_0x5604b2791290 .functor MUXZ 8, L_0x7fcae6ade138, L_0x5604b2791010, L_0x5604b2790f20, C4<>;
L_0x5604b2791460 .concat [ 4 28 0 0], L_0x5604b2791ca0, L_0x7fcae6ade180;
L_0x5604b2791590 .cmp/ne 32, L_0x5604b2791460, L_0x7fcae6ade1c8;
L_0x5604b27916d0 .array/port v0x5604b276d2d0, L_0x5604b27917c0;
L_0x5604b27917c0 .concat [ 4 2 0 0], L_0x5604b2791ca0, L_0x7fcae6ade210;
L_0x5604b27919e0 .functor MUXZ 8, L_0x7fcae6ade258, L_0x5604b27916d0, L_0x5604b2791590, C4<>;
S_0x5604b276d6f0 .scope module, "codificador" "codificador42" 4 66, 6 192 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ie1"
    .port_info 1 /INPUT 1 "ie2"
    .port_info 2 /INPUT 1 "ie3"
    .port_info 3 /INPUT 1 "ie4"
    .port_info 4 /OUTPUT 1 "s0"
    .port_info 5 /OUTPUT 1 "s1"
L_0x5604b2793ab0 .functor OR 1, v0x5604b2780360_0, v0x5604b27804a0_0, C4<0>, C4<0>;
L_0x5604b2793b20 .functor NOT 1, v0x5604b27802c0_0, C4<0>, C4<0>, C4<0>;
L_0x5604b2793b90 .functor AND 1, L_0x5604b2793ab0, L_0x5604b2793b20, C4<1>, C4<1>;
L_0x5604b2793c50 .functor OR 1, v0x5604b2780400_0, v0x5604b27804a0_0, C4<0>, C4<0>;
L_0x5604b2793cc0 .functor NOT 1, v0x5604b27802c0_0, C4<0>, C4<0>, C4<0>;
L_0x5604b2793d30 .functor AND 1, L_0x5604b2793c50, L_0x5604b2793cc0, C4<1>, C4<1>;
v0x5604b276d910_0 .net *"_s0", 0 0, L_0x5604b2793ab0;  1 drivers
v0x5604b276d9f0_0 .net *"_s2", 0 0, L_0x5604b2793b20;  1 drivers
v0x5604b276dad0_0 .net *"_s6", 0 0, L_0x5604b2793c50;  1 drivers
v0x5604b276db90_0 .net *"_s8", 0 0, L_0x5604b2793cc0;  1 drivers
v0x5604b276dc70_0 .net "ie1", 0 0, v0x5604b27802c0_0;  alias, 1 drivers
v0x5604b276dd80_0 .net "ie2", 0 0, v0x5604b2780360_0;  alias, 1 drivers
v0x5604b276de40_0 .net "ie3", 0 0, v0x5604b2780400_0;  alias, 1 drivers
v0x5604b276df00_0 .net "ie4", 0 0, v0x5604b27804a0_0;  alias, 1 drivers
v0x5604b276dfc0_0 .net "s0", 0 0, L_0x5604b2793b90;  alias, 1 drivers
v0x5604b276e080_0 .net "s1", 0 0, L_0x5604b2793d30;  alias, 1 drivers
S_0x5604b276e200 .scope module, "dec_1" "deco24" 4 44, 6 133 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s0"
    .port_info 1 /INPUT 1 "s1"
    .port_info 2 /OUTPUT 1 "a"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /OUTPUT 1 "c"
    .port_info 5 /OUTPUT 1 "d"
L_0x5604b27929e0 .functor NOT 1, L_0x5604b2793230, C4<0>, C4<0>, C4<0>;
L_0x5604b2792a50 .functor NOT 1, L_0x5604b2793320, C4<0>, C4<0>, C4<0>;
L_0x5604b2792ac0 .functor AND 1, L_0x5604b27929e0, L_0x5604b2792a50, C4<1>, C4<1>;
L_0x5604b2792c20 .functor NOT 1, L_0x5604b2793320, C4<0>, C4<0>, C4<0>;
L_0x5604b2792ce0 .functor AND 1, L_0x5604b2793230, L_0x5604b2792c20, C4<1>, C4<1>;
L_0x5604b2792e40 .functor NOT 1, L_0x5604b2793230, C4<0>, C4<0>, C4<0>;
L_0x5604b2792ef0 .functor AND 1, L_0x5604b2792e40, L_0x5604b2793320, C4<1>, C4<1>;
L_0x5604b2793000 .functor AND 1, L_0x5604b2793230, L_0x5604b2793320, C4<1>, C4<1>;
v0x5604b276e420_0 .net *"_s0", 0 0, L_0x5604b27929e0;  1 drivers
v0x5604b276e520_0 .net *"_s10", 0 0, L_0x5604b2792e40;  1 drivers
v0x5604b276e600_0 .net *"_s2", 0 0, L_0x5604b2792a50;  1 drivers
v0x5604b276e6c0_0 .net *"_s6", 0 0, L_0x5604b2792c20;  1 drivers
v0x5604b276e7a0_0 .net "a", 0 0, L_0x5604b2792ac0;  alias, 1 drivers
v0x5604b276e8b0_0 .net "b", 0 0, L_0x5604b2792ce0;  alias, 1 drivers
v0x5604b276e970_0 .net "c", 0 0, L_0x5604b2792ef0;  alias, 1 drivers
v0x5604b276ea30_0 .net "d", 0 0, L_0x5604b2793000;  alias, 1 drivers
v0x5604b276eaf0_0 .net "s0", 0 0, L_0x5604b2793230;  1 drivers
v0x5604b276ebb0_0 .net "s1", 0 0, L_0x5604b2793320;  1 drivers
S_0x5604b276ed30 .scope module, "divisor" "Clock_divider" 4 76, 6 199 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "base"
    .port_info 3 /INPUT 4 "umbral"
    .port_info 4 /OUTPUT 1 "clock_out"
    .port_info 5 /OUTPUT 1 "state"
P_0x5604b2755320 .param/l "milis_" 0 6 204, +C4<00000000000000000001001110001000>;
P_0x5604b2755360 .param/l "seg_" 0 6 203, +C4<00000010111110101111000010000000>;
v0x5604b276f080_0 .net "base", 2 0, v0x5604b2779630_0;  1 drivers
v0x5604b276f180_0 .net "clock_in", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b276f270_0 .var "clock_out", 0 0;
v0x5604b276f340_0 .var "counter", 27 0;
v0x5604b276f3e0_0 .var "divisor", 27 0;
o0x7fcae6b27eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604b276f510_0 .net "reset", 0 0, o0x7fcae6b27eb8;  0 drivers
v0x5604b276f5d0_0 .var "state", 0 0;
v0x5604b276f690_0 .net "umbral", 3 0, v0x5604b277bf10_0;  1 drivers
E_0x5604b27553b0 .event edge, v0x5604b276f080_0;
S_0x5604b276f870 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5604b276fa80_0 .net "carga", 0 0, v0x5604b277def0_0;  alias, 1 drivers
v0x5604b276fb60_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b276fc70_0 .net "d", 0 0, L_0x5604b2792020;  alias, 1 drivers
v0x5604b276fd40_0 .var "q", 0 0;
v0x5604b276fde0_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
E_0x5604b27555e0 .event posedge, v0x5604b276fde0_0, v0x5604b276cef0_0;
S_0x5604b276ff50 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5604b2780e00 .functor BUFZ 16, L_0x5604b2780c10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5604b2770190_0 .net *"_s0", 15 0, L_0x5604b2780c10;  1 drivers
v0x5604b2770290_0 .net *"_s2", 11 0, L_0x5604b2780cd0;  1 drivers
L_0x7fcae6ade018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604b2770370_0 .net *"_s5", 1 0, L_0x7fcae6ade018;  1 drivers
v0x5604b2770430_0 .net "a", 9 0, v0x5604b2774680_0;  alias, 1 drivers
v0x5604b2770510_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b2770600 .array "mem", 1023 0, 15 0;
v0x5604b27706c0_0 .net "rd", 15 0, L_0x5604b2780e00;  alias, 1 drivers
L_0x5604b2780c10 .array/port v0x5604b2770600, L_0x5604b2780cd0;
L_0x5604b2780cd0 .concat [ 10 2 0 0], v0x5604b2774680_0, L_0x7fcae6ade018;
S_0x5604b2770820 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5604b27709f0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5604b2770ac0_0 .net "d0", 9 0, L_0x5604b2780b70;  1 drivers
v0x5604b2770ba0_0 .net "d1", 9 0, L_0x5604b2792090;  alias, 1 drivers
v0x5604b2770c80_0 .net "s", 0 0, v0x5604b277d810_0;  alias, 1 drivers
v0x5604b2770d50_0 .net "y", 9 0, L_0x5604b2780a00;  alias, 1 drivers
L_0x5604b2780a00 .functor MUXZ 10, L_0x5604b2780b70, L_0x5604b2792090, v0x5604b277d810_0, C4<>;
S_0x5604b2770ee0 .scope module, "mux_2" "mux41" 4 17, 6 121 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x5604b276eeb0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x5604b2771270_0 .net "a", 7 0, v0x5604b26c6fb0_0;  alias, 1 drivers
v0x5604b2771380_0 .net "b", 7 0, L_0x5604b2791de0;  1 drivers
v0x5604b2771440_0 .net "c", 7 0, L_0x5604b2792130;  alias, 1 drivers
v0x5604b2771530_0 .net "d", 7 0, v0x5604b2772730_0;  alias, 1 drivers
v0x5604b2771610_0 .var "out", 7 0;
v0x5604b2771720_0 .net "s", 1 0, v0x5604b277d8b0_0;  alias, 1 drivers
E_0x5604b27711e0/0 .event edge, v0x5604b2771720_0, v0x5604b2771530_0, v0x5604b2771440_0, v0x5604b2771380_0;
E_0x5604b27711e0/1 .event edge, v0x5604b27494a0_0;
E_0x5604b27711e0 .event/or E_0x5604b27711e0/0, E_0x5604b27711e0/1;
S_0x5604b27718e0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5604b2771ab0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5604b2771bb0_0 .net "d0", 9 0, L_0x5604b2780a00;  alias, 1 drivers
v0x5604b2771cc0_0 .net "d1", 9 0, v0x5604b2774db0_0;  alias, 1 drivers
v0x5604b2771d80_0 .net "s", 0 0, v0x5604b277da90_0;  alias, 1 drivers
v0x5604b2771e50_0 .net "y", 9 0, L_0x5604b2792230;  alias, 1 drivers
L_0x5604b2792230 .functor MUXZ 10, L_0x5604b2780a00, v0x5604b2774db0_0, v0x5604b277da90_0, C4<>;
S_0x5604b2771fe0 .scope module, "mux_4" "mux41" 4 32, 6 121 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 8 "out"
P_0x5604b27721b0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001000>;
v0x5604b2772380_0 .net "a", 7 0, o0x7fcae6b28818;  alias, 0 drivers
v0x5604b2772480_0 .net "b", 7 0, o0x7fcae6b28848;  alias, 0 drivers
v0x5604b2772560_0 .net "c", 7 0, o0x7fcae6b28878;  alias, 0 drivers
v0x5604b2772650_0 .net "d", 7 0, o0x7fcae6b288a8;  alias, 0 drivers
v0x5604b2772730_0 .var "out", 7 0;
v0x5604b2772840_0 .net "s", 1 0, v0x5604b277db80_0;  alias, 1 drivers
E_0x5604b27722f0/0 .event edge, v0x5604b2772840_0, v0x5604b2772650_0, v0x5604b2772560_0, v0x5604b2772480_0;
E_0x5604b27722f0/1 .event edge, v0x5604b2772380_0;
E_0x5604b27722f0 .event/or E_0x5604b27722f0/0, E_0x5604b27722f0/1;
S_0x5604b2772a00 .scope module, "mux_5" "mux2" 4 34, 6 50 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5604b2772bd0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5604b2772cd0_0 .net "d0", 7 0, L_0x5604b27919e0;  alias, 1 drivers
v0x5604b2772e00_0 .net "d1", 7 0, L_0x5604b2792940;  1 drivers
v0x5604b2772ee0_0 .net "s", 0 0, v0x5604b277d9a0_0;  alias, 1 drivers
v0x5604b2772f80_0 .net "y", 7 0, L_0x5604b27928a0;  alias, 1 drivers
L_0x5604b27928a0 .functor MUXZ 8, L_0x5604b27919e0, L_0x5604b2792940, v0x5604b277d9a0_0, C4<>;
S_0x5604b2773110 .scope module, "mux_6" "mux2" 4 54, 6 50 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5604b27732e0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5604b27733b0_0 .net "d0", 9 0, L_0x5604b2792230;  alias, 1 drivers
v0x5604b27734c0_0 .net "d1", 9 0, v0x5604b2773f30_0;  alias, 1 drivers
v0x5604b2773580_0 .net "s", 0 0, L_0x5604b2793ff0;  alias, 1 drivers
v0x5604b2773650_0 .net "y", 9 0, L_0x5604b2793660;  alias, 1 drivers
L_0x5604b2793660 .functor MUXZ 10, L_0x5604b2792230, v0x5604b2773f30_0, L_0x5604b2793ff0, C4<>;
S_0x5604b27737e0 .scope module, "mux_7" "mux41" 4 56, 6 121 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /INPUT 10 "c"
    .port_info 3 /INPUT 10 "d"
    .port_info 4 /INPUT 2 "s"
    .port_info 5 /OUTPUT 10 "out"
P_0x5604b27739b0 .param/l "WIDTH" 0 6 121, +C4<00000000000000000000000000001010>;
v0x5604b2773b80_0 .net "a", 9 0, L_0x5604b27938f0;  alias, 1 drivers
v0x5604b2773c80_0 .net "b", 9 0, L_0x5604b2793960;  alias, 1 drivers
v0x5604b2773d60_0 .net "c", 9 0, L_0x5604b27939d0;  alias, 1 drivers
v0x5604b2773e50_0 .net "d", 9 0, L_0x5604b2793a40;  alias, 1 drivers
v0x5604b2773f30_0 .var "out", 9 0;
v0x5604b2774040_0 .net "s", 1 0, L_0x5604b2793750;  1 drivers
E_0x5604b2773af0/0 .event edge, v0x5604b2774040_0, v0x5604b2773e50_0, v0x5604b2773d60_0, v0x5604b2773c80_0;
E_0x5604b2773af0/1 .event edge, v0x5604b2773b80_0;
E_0x5604b2773af0 .event/or E_0x5604b2773af0/0, E_0x5604b2773af0/1;
S_0x5604b2774200 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5604b27743d0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5604b27744d0_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b2774590_0 .net "d", 9 0, L_0x5604b2793660;  alias, 1 drivers
v0x5604b2774680_0 .var "q", 9 0;
v0x5604b2774780_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
S_0x5604b27748a0 .scope module, "pila1" "pila" 4 28, 6 72 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x5604b2774b40_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b2774c00_0 .net "inpush", 9 0, L_0x5604b2792230;  alias, 1 drivers
v0x5604b2774d10 .array "mem", 7 0, 9 0;
v0x5604b2774db0_0 .var "outpop", 9 0;
v0x5604b2774e70_0 .net "pop", 0 0, v0x5604b277d680_0;  alias, 1 drivers
v0x5604b2774f60_0 .net "push", 0 0, L_0x5604b27940b0;  alias, 1 drivers
v0x5604b2775020_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
v0x5604b2775110_0 .var "sp", 2 0;
E_0x5604b2774ac0/0 .event edge, v0x5604b2774e70_0, v0x5604b2774f60_0;
E_0x5604b2774ac0/1 .event posedge, v0x5604b276fde0_0;
E_0x5604b2774ac0 .event/or E_0x5604b2774ac0/0, E_0x5604b2774ac0/1;
S_0x5604b27752f0 .scope module, "reg1" "registro_mod" 4 36, 6 140 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5604b27754c0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5604b27755a0_0 .net "clk", 0 0, L_0x5604b27933c0;  alias, 1 drivers
v0x5604b2775680_0 .net "d", 7 0, L_0x5604b27928a0;  alias, 1 drivers
v0x5604b2775770_0 .var "q", 7 0;
v0x5604b2775840_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
E_0x5604b2771100/0 .event negedge, v0x5604b27755a0_0;
E_0x5604b2771100/1 .event posedge, v0x5604b276fde0_0;
E_0x5604b2771100 .event/or E_0x5604b2771100/0, E_0x5604b2771100/1;
S_0x5604b2775990 .scope module, "reg2" "registro_mod" 4 38, 6 140 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5604b2775b60 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5604b2775cb0_0 .net "clk", 0 0, L_0x5604b2793430;  alias, 1 drivers
v0x5604b2775d90_0 .net "d", 7 0, L_0x5604b27928a0;  alias, 1 drivers
v0x5604b2775ea0_0 .var "q", 7 0;
v0x5604b2775f60_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
E_0x5604b2775c30/0 .event negedge, v0x5604b2775cb0_0;
E_0x5604b2775c30/1 .event posedge, v0x5604b276fde0_0;
E_0x5604b2775c30 .event/or E_0x5604b2775c30/0, E_0x5604b2775c30/1;
S_0x5604b27760b0 .scope module, "reg3" "registro_mod" 4 40, 6 140 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5604b2776230 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5604b27763f0_0 .net "clk", 0 0, L_0x5604b2793530;  alias, 1 drivers
v0x5604b27764d0_0 .net "d", 7 0, L_0x5604b27928a0;  alias, 1 drivers
v0x5604b2776590_0 .var "q", 7 0;
v0x5604b2776680_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
E_0x5604b2776370/0 .event negedge, v0x5604b27763f0_0;
E_0x5604b2776370/1 .event posedge, v0x5604b276fde0_0;
E_0x5604b2776370 .event/or E_0x5604b2776370/0, E_0x5604b2776370/1;
S_0x5604b27767d0 .scope module, "reg4" "registro_mod" 4 42, 6 140 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
P_0x5604b27769a0 .param/l "WIDTH" 0 6 140, +C4<00000000000000000000000000001000>;
v0x5604b2776b60_0 .net "clk", 0 0, L_0x5604b27935a0;  alias, 1 drivers
v0x5604b2776c40_0 .net "d", 7 0, L_0x5604b27928a0;  alias, 1 drivers
v0x5604b2776d00_0 .var "q", 7 0;
v0x5604b2776df0_0 .net "reset", 0 0, v0x5604b2780960_0;  alias, 1 drivers
E_0x5604b2776ae0/0 .event negedge, v0x5604b2776b60_0;
E_0x5604b2776ae0/1 .event posedge, v0x5604b276fde0_0;
E_0x5604b2776ae0 .event/or E_0x5604b2776ae0/0, E_0x5604b2776ae0/1;
S_0x5604b2776f40 .scope module, "reg_int_1" "reg_int_1" 4 58, 6 151 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5604b27938f0 .functor BUFZ 10, v0x5604b2777100_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5604b2777100_0 .var "reg_dat", 9 0;
v0x5604b2777200_0 .net "s", 9 0, L_0x5604b27938f0;  alias, 1 drivers
S_0x5604b27772e0 .scope module, "reg_int_2" "reg_int_2" 4 60, 6 161 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5604b2793960 .functor BUFZ 10, v0x5604b27774d0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5604b27774d0_0 .var "reg_dat", 9 0;
v0x5604b27775d0_0 .net "s", 9 0, L_0x5604b2793960;  alias, 1 drivers
S_0x5604b27776e0 .scope module, "reg_int_3" "reg_int_3" 4 62, 6 172 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5604b27939d0 .functor BUFZ 10, v0x5604b27778d0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5604b27778d0_0 .var "reg_dat", 9 0;
v0x5604b27779d0_0 .net "s", 9 0, L_0x5604b27939d0;  alias, 1 drivers
S_0x5604b2777ae0 .scope module, "reg_int_4" "reg_int_4" 4 64, 6 182 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "s"
L_0x5604b2793a40 .functor BUFZ 10, v0x5604b2777cd0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x5604b2777cd0_0 .var "reg_dat", 9 0;
v0x5604b2777dd0_0 .net "s", 9 0, L_0x5604b2793a40;  alias, 1 drivers
S_0x5604b2777ee0 .scope module, "regpro1" "regprog" 4 30, 6 101 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we4"
    .port_info 2 /INPUT 12 "wra"
    .port_info 3 /INPUT 8 "wd"
    .port_info 4 /OUTPUT 8 "rd"
L_0x5604b2792130 .functor BUFZ 8, L_0x5604b2792480, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5604b2778160_0 .net *"_s0", 7 0, L_0x5604b2792480;  1 drivers
v0x5604b2778240_0 .net *"_s3", 7 0, L_0x5604b2792520;  1 drivers
v0x5604b2778320_0 .net *"_s4", 9 0, L_0x5604b27925c0;  1 drivers
L_0x7fcae6ade2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604b2778410_0 .net *"_s7", 1 0, L_0x7fcae6ade2e8;  1 drivers
v0x5604b27784f0_0 .net "clk", 0 0, v0x5604b277fed0_0;  alias, 1 drivers
v0x5604b27785e0_0 .net "rd", 7 0, L_0x5604b2792130;  alias, 1 drivers
v0x5604b27786a0 .array "regb", 255 0, 7 0;
v0x5604b2778740_0 .net "wd", 7 0, L_0x5604b2791290;  alias, 1 drivers
v0x5604b2778850_0 .net "we4", 0 0, v0x5604b277dd60_0;  alias, 1 drivers
v0x5604b27789a0_0 .net "wra", 11 0, L_0x5604b2792660;  1 drivers
L_0x5604b2792480 .array/port v0x5604b27786a0, L_0x5604b27925c0;
L_0x5604b2792520 .part L_0x5604b2792660, 4, 8;
L_0x5604b27925c0 .concat [ 8 2 0 0], L_0x5604b2792520, L_0x7fcae6ade2e8;
S_0x5604b2778b20 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x5604b273ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5604b2778d10_0 .net "a", 9 0, v0x5604b2774680_0;  alias, 1 drivers
L_0x7fcae6ade2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5604b2778e40_0 .net "b", 9 0, L_0x7fcae6ade2a0;  1 drivers
v0x5604b2778f20_0 .net "y", 9 0, L_0x5604b2792090;  alias, 1 drivers
L_0x5604b2792090 .arith/sum 10, v0x5604b2774680_0, L_0x7fcae6ade2a0;
S_0x5604b277cbf0 .scope module, "uc_1" "uc" 3 11, 8 1 0, S_0x5604b27403b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "we3"
    .port_info 4 /OUTPUT 1 "wez"
    .port_info 5 /OUTPUT 1 "s_pila"
    .port_info 6 /OUTPUT 1 "push"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "we4"
    .port_info 9 /OUTPUT 1 "s_out"
    .port_info 10 /OUTPUT 1 "we5"
    .port_info 11 /OUTPUT 2 "s_port"
    .port_info 12 /OUTPUT 2 "s_inm"
    .port_info 13 /OUTPUT 3 "op_alu"
    .port_info 14 /INPUT 1 "ie1"
    .port_info 15 /INPUT 1 "ie2"
    .port_info 16 /INPUT 1 "ie3"
    .port_info 17 /INPUT 1 "ie4"
v0x5604b277d0a0_0 .net "ie1", 0 0, v0x5604b27802c0_0;  alias, 1 drivers
v0x5604b277d1b0_0 .net "ie2", 0 0, v0x5604b2780360_0;  alias, 1 drivers
v0x5604b277d2c0_0 .net "ie3", 0 0, v0x5604b2780400_0;  alias, 1 drivers
v0x5604b277d3b0_0 .net "ie4", 0 0, v0x5604b27804a0_0;  alias, 1 drivers
v0x5604b277d4a0_0 .var "op_alu", 2 0;
v0x5604b277d5e0_0 .net "opcode", 15 0, L_0x5604b2794250;  alias, 1 drivers
v0x5604b277d680_0 .var "pop", 0 0;
v0x5604b277d770_0 .var "push", 0 0;
v0x5604b277d810_0 .var "s_inc", 0 0;
v0x5604b277d8b0_0 .var "s_inm", 1 0;
v0x5604b277d9a0_0 .var "s_out", 0 0;
v0x5604b277da90_0 .var "s_pila", 0 0;
v0x5604b277db80_0 .var "s_port", 1 0;
v0x5604b277dc70_0 .var "we3", 0 0;
v0x5604b277dd60_0 .var "we4", 0 0;
v0x5604b277de50_0 .var "we5", 0 0;
v0x5604b277def0_0 .var "wez", 0 0;
v0x5604b277dfe0_0 .net "z", 0 0, v0x5604b276fd40_0;  alias, 1 drivers
E_0x5604b277d040 .event edge, v0x5604b277a870_0;
    .scope S_0x5604b2774200;
T_0 ;
    %wait E_0x5604b27555e0;
    %load/vec4 v0x5604b2774780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5604b2774680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5604b2774590_0;
    %assign/vec4 v0x5604b2774680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5604b276ff50;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5604b2770600 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5604b276bdb0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5604b276d2d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5604b276bdb0;
T_3 ;
    %wait E_0x5604b26f8210;
    %load/vec4 v0x5604b276d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5604b276d450_0;
    %load/vec4 v0x5604b276d370_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604b276d2d0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5604b2770ee0;
T_4 ;
    %wait E_0x5604b27711e0;
    %load/vec4 v0x5604b2771720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5604b2771270_0;
    %assign/vec4 v0x5604b2771610_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5604b2771380_0;
    %assign/vec4 v0x5604b2771610_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5604b2771440_0;
    %assign/vec4 v0x5604b2771610_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5604b2771530_0;
    %assign/vec4 v0x5604b2771610_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5604b273e590;
T_5 ;
    %wait E_0x5604b26f7da0;
    %load/vec4 v0x5604b27487f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5604b272c6e0_0;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5604b272c6e0_0;
    %inv;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5604b272c6e0_0;
    %load/vec4 v0x5604b272c7b0_0;
    %add;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5604b272c6e0_0;
    %load/vec4 v0x5604b272c7b0_0;
    %sub;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5604b272c6e0_0;
    %load/vec4 v0x5604b272c7b0_0;
    %and;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5604b272c6e0_0;
    %load/vec4 v0x5604b272c7b0_0;
    %or;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x5604b272c6e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x5604b272c7b0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5604b26c6fb0_0, 0, 8;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5604b276f870;
T_6 ;
    %wait E_0x5604b27555e0;
    %load/vec4 v0x5604b276fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5604b276fd40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5604b276fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5604b276fc70_0;
    %assign/vec4 v0x5604b276fd40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5604b27748a0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b2775110_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x5604b27748a0;
T_8 ;
    %wait E_0x5604b2774ac0;
    %load/vec4 v0x5604b2775020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b2775110_0, 0, 3;
T_8.0 ;
    %load/vec4 v0x5604b2774f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5604b2774c00_0;
    %load/vec4 v0x5604b2775110_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5604b2774d10, 4, 0;
    %load/vec4 v0x5604b2775110_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5604b2775110_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5604b2774db0_0, 0, 10;
T_8.2 ;
    %load/vec4 v0x5604b2774e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5604b2775110_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5604b2775110_0, 0, 3;
    %load/vec4 v0x5604b2775110_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5604b2774d10, 4;
    %store/vec4 v0x5604b2774db0_0, 0, 10;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5604b2777ee0;
T_9 ;
    %vpi_call 6 111 "$readmemb", "regdata.dat", v0x5604b27786a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5604b2777ee0;
T_10 ;
    %wait E_0x5604b26f8210;
    %load/vec4 v0x5604b2778850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5604b2778740_0;
    %load/vec4 v0x5604b27789a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604b27786a0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5604b2771fe0;
T_11 ;
    %wait E_0x5604b27722f0;
    %load/vec4 v0x5604b2772840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5604b2772380_0;
    %assign/vec4 v0x5604b2772730_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5604b2772480_0;
    %assign/vec4 v0x5604b2772730_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5604b2772560_0;
    %assign/vec4 v0x5604b2772730_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x5604b2772650_0;
    %assign/vec4 v0x5604b2772730_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5604b27752f0;
T_12 ;
    %wait E_0x5604b2771100;
    %load/vec4 v0x5604b2775840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5604b2775770_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5604b2775680_0;
    %assign/vec4 v0x5604b2775770_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5604b2775990;
T_13 ;
    %wait E_0x5604b2775c30;
    %load/vec4 v0x5604b2775f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5604b2775ea0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5604b2775d90_0;
    %assign/vec4 v0x5604b2775ea0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5604b27760b0;
T_14 ;
    %wait E_0x5604b2776370;
    %load/vec4 v0x5604b2776680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5604b2776590_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5604b27764d0_0;
    %assign/vec4 v0x5604b2776590_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5604b27767d0;
T_15 ;
    %wait E_0x5604b2776ae0;
    %load/vec4 v0x5604b2776df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5604b2776d00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5604b2776c40_0;
    %assign/vec4 v0x5604b2776d00_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5604b27737e0;
T_16 ;
    %wait E_0x5604b2773af0;
    %load/vec4 v0x5604b2774040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x5604b2773b80_0;
    %assign/vec4 v0x5604b2773f30_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x5604b2773c80_0;
    %assign/vec4 v0x5604b2773f30_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x5604b2773d60_0;
    %assign/vec4 v0x5604b2773f30_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x5604b2773e50_0;
    %assign/vec4 v0x5604b2773f30_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5604b2776f40;
T_17 ;
    %pushi/vec4 1019, 0, 10;
    %store/vec4 v0x5604b2777100_0, 0, 10;
    %end;
    .thread T_17;
    .scope S_0x5604b27772e0;
T_18 ;
    %pushi/vec4 1022, 0, 10;
    %store/vec4 v0x5604b27774d0_0, 0, 10;
    %end;
    .thread T_18;
    .scope S_0x5604b27776e0;
T_19 ;
    %pushi/vec4 1021, 0, 10;
    %store/vec4 v0x5604b27778d0_0, 0, 10;
    %end;
    .thread T_19;
    .scope S_0x5604b2777ae0;
T_20 ;
    %pushi/vec4 1020, 0, 10;
    %store/vec4 v0x5604b2777cd0_0, 0, 10;
    %end;
    .thread T_20;
    .scope S_0x5604b276ed30;
T_21 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5604b276f340_0, 0, 28;
    %end;
    .thread T_21;
    .scope S_0x5604b276ed30;
T_22 ;
    %wait E_0x5604b27553b0;
    %load/vec4 v0x5604b276f080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %jmp T_22.6;
T_22.0 ;
    %pushi/vec4 50000, 0, 28;
    %store/vec4 v0x5604b276f3e0_0, 0, 28;
    %jmp T_22.6;
T_22.1 ;
    %pushi/vec4 500000, 0, 28;
    %store/vec4 v0x5604b276f3e0_0, 0, 28;
    %jmp T_22.6;
T_22.2 ;
    %pushi/vec4 5000000, 0, 28;
    %store/vec4 v0x5604b276f3e0_0, 0, 28;
    %jmp T_22.6;
T_22.3 ;
    %pushi/vec4 50000000, 0, 28;
    %store/vec4 v0x5604b276f3e0_0, 0, 28;
    %jmp T_22.6;
T_22.4 ;
    %jmp T_22.6;
T_22.6 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5604b276ed30;
T_23 ;
    %wait E_0x5604b26f8210;
    %load/vec4 v0x5604b276f340_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5604b276f340_0, 0;
    %load/vec4 v0x5604b276f340_0;
    %pad/u 32;
    %load/vec4 v0x5604b276f3e0_0;
    %pad/u 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x5604b276f340_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5604b276f690_0;
    %cmp/e;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b276f270_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b276f270_0, 0, 1;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b276f270_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5604b273ed50;
T_24 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b2779630_0, 0, 3;
    %end;
    .thread T_24;
    .scope S_0x5604b273ed50;
T_25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5604b277bf10_0, 0, 4;
    %end;
    .thread T_25;
    .scope S_0x5604b277cbf0;
T_26 ;
    %wait E_0x5604b277d040;
    %load/vec4 v0x5604b277d5e0_0;
    %parti/s 6, 10, 5;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_26.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_26.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_26.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_26.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_26.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_26.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_26.6, 4;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/z;
    %jmp/1 T_26.7, 4;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/z;
    %jmp/1 T_26.8, 4;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/z;
    %jmp/1 T_26.9, 4;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/z;
    %jmp/1 T_26.10, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_26.11, 4;
    %jmp T_26.13;
T_26.0 ;
    %load/vec4 v0x5604b277d5e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %jmp T_26.13;
T_26.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %jmp T_26.13;
T_26.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %jmp T_26.13;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %load/vec4 v0x5604b277dfe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %jmp T_26.15;
T_26.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
T_26.15 ;
    %jmp T_26.13;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %load/vec4 v0x5604b277dfe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %jmp T_26.17;
T_26.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
T_26.17 ;
    %jmp T_26.13;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %load/vec4 v0x5604b277d5e0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277def0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277d9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277d810_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5604b277d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5604b277d4a0_0, 0, 3;
    %jmp T_26.13;
T_26.13 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5604b2746280;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b277fed0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b277fed0_0, 0, 1;
    %delay 2000, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5604b2746280;
T_28 ;
    %vpi_call 2 28 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604b2780960_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b2780960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b27802c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b2780360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b2780400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604b27804a0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5604b2746280;
T_29 ;
    %delay 200004000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
