ALIGN,FUNC_0
AMDGPU_FW_LOAD_PSP,VAR_0
AMDGPU_UCODE_ID_VCN,VAR_1
AMDGPU_UCODE_ID_VCN1,VAR_2
DRM_INFO,FUNC_1
PAGE_SIZE,VAR_3
SOC15_REG_OFFSET,FUNC_2
UVD,VAR_4
VCN25_MAX_HW_INSTANCES_ARCTURUS,VAR_5
VCN_2_0__SRCID__JPEG_DECODE,VAR_6
VCN_2_0__SRCID__UVD_ENC_GENERAL_PURPOSE,VAR_7
VCN_2_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT,VAR_8
amdgpu_ih_clientid_vcns,VAR_9
amdgpu_irq_add_id,FUNC_3
amdgpu_ring_init,FUNC_4
amdgpu_vcn_resume,FUNC_5
amdgpu_vcn_sw_init,FUNC_6
le32_to_cpu,FUNC_7
mmUVD_CONTEXT_ID_INTERNAL_OFFSET,VAR_10
mmUVD_GPCOM_VCPU_CMD,VAR_11
mmUVD_GPCOM_VCPU_CMD_INTERNAL_OFFSET,VAR_12
mmUVD_GPCOM_VCPU_DATA0,VAR_13
mmUVD_GPCOM_VCPU_DATA0_INTERNAL_OFFSET,VAR_14
mmUVD_GPCOM_VCPU_DATA1,VAR_15
mmUVD_GPCOM_VCPU_DATA1_INTERNAL_OFFSET,VAR_16
mmUVD_GP_SCRATCH8_INTERNAL_OFFSET,VAR_17
mmUVD_JPEG_PITCH,VAR_18
mmUVD_JPEG_PITCH_INTERNAL_OFFSET,VAR_19
mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET,VAR_20
mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET,VAR_21
mmUVD_LMI_RBC_IB_VMID_INTERNAL_OFFSET,VAR_22
mmUVD_NO_OP,VAR_23
mmUVD_NO_OP_INTERNAL_OFFSET,VAR_24
mmUVD_RBC_IB_SIZE_INTERNAL_OFFSET,VAR_25
mmUVD_SCRATCH9,VAR_26
mmUVD_SCRATCH9_INTERNAL_OFFSET,VAR_27
sprintf,FUNC_8
vcn_v2_5_sw_init,FUNC_9
handle,VAR_28
ring,VAR_29
i,VAR_30
j,VAR_31
r,VAR_32
adev,VAR_33
hdr,VAR_34
