// Seed: 1484842862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    output tri0 id_3,
    output wor id_4,
    input wand id_5,
    input uwire id_6,
    output supply1 id_7,
    input uwire id_8,
    input supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    input wand id_12,
    input wand id_13,
    input tri0 id_14,
    output tri0 id_15
    , id_19,
    output supply1 id_16,
    output tri0 id_17
);
  always @(posedge 1) begin : LABEL_0$display
    ;
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
endmodule
