// Copyright (c) 2026 Huawei Technologies Co., Ltd.
// This program is free software, you can redistribute it and/or modify it under the terms and conditions of
// CANN Open Software License Agreement Version 2.0 (the "License").
// Please refer to the License for details. You may not use this file except in compliance with the License.
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
// INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
// See LICENSE in the root of the software repository for the full text of the License.

//===- InsertSyncDebug.cpp - Debug printing for PTO InsertSync ------------===//
//===----------------------------------------------------------------------===//

#include "mlir/IR/AsmState.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/FormatVariadic.h"
#include "PTO/Transforms/InsertSync/InsertSyncDebug.h"

#include "PTO/Transforms/InsertSync/InsertSyncDebug.h"

using namespace mlir;
using namespace mlir::pto;

namespace {

constexpr unsigned kDebugDumpIndentSpaces = 2;

llvm::cl::opt<unsigned> insertSyncDebugLevelOpt(
    "pto-insert-sync-debug",
    llvm::cl::desc("Debug verbosity for PTOInsertSync: "
                   "0=off, 1=phase, 2=syncir, 3=trace"),
    llvm::cl::init(0));

} // namespace

static unsigned getInsertSyncDebugLevel() { return insertSyncDebugLevelOpt; }

bool mlir::pto::isInsertSyncDebugEnabled(InsertSyncDebugLevel minLevel) {
  return getInsertSyncDebugLevel() >= static_cast<unsigned>(minLevel);
}

static llvm::StringRef getPipelineName(PipelineType pipe) {
  switch (pipe) {
  case PipelineType::PIPE_S:
    return "PIPE_S";
  case PipelineType::PIPE_V:
    return "PIPE_V";
  case PipelineType::PIPE_M:
    return "PIPE_M";
  case PipelineType::PIPE_MTE1:
    return "PIPE_MTE1";
  case PipelineType::PIPE_MTE2:
    return "PIPE_MTE2";
  case PipelineType::PIPE_MTE3:
    return "PIPE_MTE3";
  case PipelineType::PIPE_ALL:
    return "PIPE_ALL";
  case PipelineType::PIPE_MTE4:
    return "PIPE_MTE4";
  case PipelineType::PIPE_MTE5:
    return "PIPE_MTE5";
  case PipelineType::PIPE_V2:
    return "PIPE_V2";
  case PipelineType::PIPE_FIX:
    return "PIPE_FIX";
  case PipelineType::VIRTUAL_PIPE_MTE2_L1A:
    return "VIRTUAL_PIPE_MTE2_L1A";
  case PipelineType::VIRTUAL_PIPE_MTE2_L1B:
    return "VIRTUAL_PIPE_MTE2_L1B";
  case PipelineType::PIPE_NUM:
    return "PIPE_NUM";
  case PipelineType::PIPE_UNASSIGNED:
    return "PIPE_UNASSIGNED";
  }
  return "PIPE_UNKNOWN";
}

static llvm::StringRef getBranchKindName(KindOfBranch kind) {
  switch (kind) {
  case KindOfBranch::IF_BEGIN:
    return "IF_BEGIN";
  case KindOfBranch::ELSE_BEGIN:
    return "ELSE_BEGIN";
  case KindOfBranch::IF_END:
    return "IF_END";
  }
  return "BRANCH_UNKNOWN";
}

static llvm::StringRef getLoopKindName(KindOfLoop kind) {
  switch (kind) {
  case KindOfLoop::LOOP_BEGIN:
    return "LOOP_BEGIN";
  case KindOfLoop::LOOP_END:
    return "LOOP_END";
  }
  return "LOOP_UNKNOWN";
}

static llvm::StringRef getMemScopeName(pto::AddressSpace scope) {
  switch (scope) {
  case pto::AddressSpace::Zero:
    return "Zero";
  case pto::AddressSpace::GM:
    return "GM";
  case pto::AddressSpace::VEC:
    return "VEC";
  case pto::AddressSpace::MAT:
    return "MAT";
  case pto::AddressSpace::ACC:
    return "ACC";
  case pto::AddressSpace::LEFT:
    return "LEFT";
  case pto::AddressSpace::RIGHT:
    return "RIGHT";
  case pto::AddressSpace::BIAS:
    return "BIAS";
  case pto::AddressSpace::SCALING:
    return "SCALING";
  }
  return "SCOPE_UNKNOWN";
}

static void dumpEventIds(llvm::raw_ostream &os,
                         const SmallVector<int> &eventIds) {
  os << "[";
  for (size_t i = 0; i < eventIds.size(); ++i) {
    os << eventIds[i];
    if (i + 1 != eventIds.size()) {
      os << ",";
    }
  }
  os << "]";
}

static void dumpSyncOp(llvm::raw_ostream &os, const SyncOperation *op,
                       bool showUselessSync) {
  if (!op) {
    return;
  }
  if (op->uselessSync && !showUselessSync) {
    return;
  }

  os << SyncOperation::TypeName(op->GetType());
  os << " <" << getPipelineName(op->GetSrcPipe()) << " -> "
     << getPipelineName(op->GetDstPipe()) << ">";
  os << " idx=" << op->GetSyncIndex();

  if (op->GetForEndIndex().has_value()) {
    os << " forEnd=" << op->GetForEndIndex().value();
  }

  if (op->eventIdNum != 1) {
    os << " eventIdNum=" << op->eventIdNum;
  }

  if (op->isCompensation) {
    os << " compensation";
  }
  if (op->uselessSync) {
    os << " useless";
  }

  if (!op->eventIds.empty()) {
    os << " eventIds=";
    dumpEventIds(os, op->eventIds);
  }
}

static void dumpMemInfo(llvm::raw_ostream &os, const BaseMemInfo *info,
                        mlir::AsmState *state) {
  if (!info) {
    os << "<null>";
    return;
  }
  if (state && info->rootBuffer) {
    info->rootBuffer.printAsOperand(os, *state);
  } else {
    os << "<null-root>";
  }
  os << "(" << getMemScopeName(info->scope) << ") base=";
  if (state && info->baseBuffer) {
    info->baseBuffer.printAsOperand(os, *state);
  } else {
    os << "<null-base>";
  }
  os << " size=" << info->allocateSize
     << " physical=" << info->hasKnownPhysicalAddresses
     << " unknown-range=" << info->aliasesUnknownRange << " addresses=[";
  for (size_t index = 0; index < info->baseAddresses.size(); ++index) {
    if (index != 0) {
      os << ",";
    }
    os << info->baseAddresses[index];
  }
  os << "]";
}

static void dumpMemInfoList(llvm::raw_ostream &os, llvm::StringRef tag,
                            const SmallVector<const BaseMemInfo *> &list,
                            mlir::AsmState *state) {
  os << tag << "=[";
  for (size_t i = 0; i < list.size(); ++i) {
    dumpMemInfo(os, list[i], state);
    if (i + 1 != list.size()) {
      os << ", ";
    }
  }
  os << "]";
}

static void decreaseIndentForClose(InstanceElement *e, int &indent) {
  if (auto *loop = dyn_cast<LoopInstanceElement>(e)) {
    if (loop->getLoopKind() == KindOfLoop::LOOP_END) {
      indent = std::max(0, indent - 1);
    }
  }
  if (auto *branch = dyn_cast<BranchInstanceElement>(e)) {
    if (branch->getBranchKind() == KindOfBranch::IF_END ||
        branch->getBranchKind() == KindOfBranch::ELSE_BEGIN) {
      indent = std::max(0, indent - 1);
    }
  }
}

static void dumpSyncElement(llvm::raw_ostream &os, InstanceElement *e,
                            unsigned baseIndent, bool showMemInfo,
                            mlir::AsmState *state) {
  os.indent(baseIndent);
  os << llvm::formatv("[{0,4}] ", e->GetIndex());

  switch (e->GetKind()) {
  case InstanceElement::KindTy::COMPOUND: {
    auto *comp = cast<CompoundInstanceElement>(e);
    os << "COMPOUND " << comp->opName.getStringRef() << " ["
       << getPipelineName(comp->kPipeValue) << "]";
    os << "\n";
    if (showMemInfo) {
      os.indent(baseIndent + kDebugDumpIndentSpaces);
      dumpMemInfoList(os, "def", comp->defVec, state);
      os << "\n";
      os.indent(baseIndent + kDebugDumpIndentSpaces);
      dumpMemInfoList(os, "use", comp->useVec, state);
      os << "\n";
    }
    break;
  }
  case InstanceElement::KindTy::LOOP: {
    auto *loop = cast<LoopInstanceElement>(e);
    os << "LOOP " << getLoopKindName(loop->getLoopKind())
       << " (begin=" << loop->beginId << ", end=" << loop->endId << ")\n";
    break;
  }
  case InstanceElement::KindTy::BRANCH: {
    auto *branch = cast<BranchInstanceElement>(e);
    os << "BRANCH " << getBranchKindName(branch->getBranchKind())
       << " (begin=" << branch->beginId << ", branch=" << branch->branchId
       << ", end=" << branch->endId << ")\n";
    break;
  }
  case InstanceElement::KindTy::PLACE_HOLDER: {
    auto *ph = cast<PlaceHolderInstanceElement>(e);
    os << "PLACE_HOLDER (parentScopeId=" << ph->parentScopeId;
    if (ph->isVirtualElse) {
      os << ", virtualElse";
    }
    os << ")\n";
    break;
  }
  }
}

static void dumpSyncOps(llvm::raw_ostream &os, llvm::StringRef prefix,
                        const SyncOps &ops, unsigned baseIndent,
                        const InsertSyncDumpOptions &options) {
  for (const auto *op : ops) {
    if (!op) {
      continue;
    }
    if (op->uselessSync && !options.showUselessSync) {
      continue;
    }
    os.indent(baseIndent + kDebugDumpIndentSpaces);
    os << prefix << ": ";
    dumpSyncOp(os, op, options.showUselessSync);
    os << "\n";
  }
}

static void increaseIndentForOpen(InstanceElement *e, int &indent) {
  if (auto *loop = dyn_cast<LoopInstanceElement>(e)) {
    if (loop->getLoopKind() == KindOfLoop::LOOP_BEGIN) {
      indent += 1;
    }
  }
  if (auto *branch = dyn_cast<BranchInstanceElement>(e)) {
    if (branch->getBranchKind() == KindOfBranch::IF_BEGIN ||
        branch->getBranchKind() == KindOfBranch::ELSE_BEGIN) {
      indent += 1;
    }
  }
}

static void dumpSyncIR(llvm::raw_ostream &os, const SyncIRs &syncIR,
                       Operation *opForPrinting, InsertSyncDumpOptions options,
                       bool showMemInfo) {
  std::optional<mlir::AsmState> state;
  if (showMemInfo && opForPrinting) {
    state.emplace(opForPrinting);
  }

  int indent = 0;
  for (const auto &e : syncIR) {
    if (!e) {
      continue;
    }

    decreaseIndentForClose(e.get(), indent);

    unsigned baseIndent = static_cast<unsigned>(std::max(0, indent) * 2);
    dumpSyncElement(os, e.get(), baseIndent, showMemInfo,
                    state ? &*state : nullptr);

    dumpSyncOps(os, "PRE ", e->pipeBefore, baseIndent, options);
    dumpSyncOps(os, "POST", e->pipeAfter, baseIndent, options);

    increaseIndentForOpen(e.get(), indent);
  }
}


static void countSyncOperationStats(const SyncOperations &syncOperations,
                                    unsigned &activeOps, unsigned &setCnt,
                                    unsigned &waitCnt, unsigned &barrierCnt,
                                    unsigned &blockSetCnt, unsigned &blockWaitCnt,
                                    unsigned &blockAllCnt) {
  for (const auto &group : syncOperations) {
    for (const auto &op : group) {
      if (!op || op->uselessSync) {
        continue;
      }
      activeOps++;
      switch (op->GetType()) {
      case SyncOperation::TYPE::SET_EVENT:
        setCnt++;
        break;
      case SyncOperation::TYPE::WAIT_EVENT:
        waitCnt++;
        break;
      case SyncOperation::TYPE::PIPE_BARRIER:
      case SyncOperation::TYPE::PIPE_BARRIER_CUBE:
      case SyncOperation::TYPE::PIPE_BARRIER_VECTOR:
        barrierCnt++;
        break;
      case SyncOperation::TYPE::SYNC_BLOCK_SET:
        blockSetCnt++;
        break;
      case SyncOperation::TYPE::SYNC_BLOCK_WAIT:
        blockWaitCnt++;
        break;
      case SyncOperation::TYPE::SYNC_BLOCK_ALL:
        blockAllCnt++;
        break;
      }
    }
  }
}

void mlir::pto::dumpInsertSyncPhase(llvm::StringRef phase, const SyncIRs &syncIR,
                                   const SyncOperations &syncOperations,
                                   Operation *opForPrinting,
                                   llvm::raw_ostream &os) {
  const unsigned level = getInsertSyncDebugLevel();
  if (level < static_cast<unsigned>(InsertSyncDebugLevel::Phase)) {
    return;
  }
  unsigned activeOps = 0;
  unsigned setCnt = 0, waitCnt = 0, barrierCnt = 0;
  unsigned blockSetCnt = 0, blockWaitCnt = 0, blockAllCnt = 0;
  countSyncOperationStats(syncOperations, activeOps, setCnt, waitCnt,
                          barrierCnt, blockSetCnt, blockWaitCnt, blockAllCnt);
  os << "\n// === [PTOInsertSync Debug] " << phase << " === //\n";
  os << llvm::formatv("// nodes={0}, syncGroups={1}, activeOps={2} "
                      "(set={3}, wait={4}, barrier={5}, blockSet={6}, "
                      "blockWait={7}, blockAll={8})\n",
                      syncIR.size(), syncOperations.size(), activeOps, setCnt,
                      waitCnt, barrierCnt, blockSetCnt, blockWaitCnt,
                      blockAllCnt);
  if (level < static_cast<unsigned>(InsertSyncDebugLevel::SyncIR)) {
    os << "// ========================================= //\n";
    return;
  }
  InsertSyncDumpOptions options;
  const bool showMemInfo =
      level >= static_cast<unsigned>(InsertSyncDebugLevel::Trace);
  options.showMemInfo = showMemInfo;
  options.showUselessSync = showMemInfo;
  dumpSyncIR(os, syncIR, opForPrinting, options, showMemInfo);
  os << "// ========================================= //\n";
}

