# Benchmark "one_slot_break_dvr" written by ABC on Sun Jul 13 20:25:40 2025
.model one_slot_break_dvr
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs_valid

.latch       n102 dataReg[0]  0
.latch       n107 dataReg[1]  0
.latch       n112 dataReg[2]  0
.latch       n117 dataReg[3]  0
.latch       n122 dataReg[4]  0
.latch       n127 dataReg[5]  0
.latch       n132 dataReg[6]  0
.latch       n137 dataReg[7]  0
.latch       n142 dataReg[8]  0
.latch       n147 dataReg[9]  0
.latch       n152 dataReg[10]  0
.latch       n157 dataReg[11]  0
.latch       n162 dataReg[12]  0
.latch       n167 dataReg[13]  0
.latch       n172 dataReg[14]  0
.latch       n177 dataReg[15]  0
.latch       n182 dataReg[16]  0
.latch       n187 dataReg[17]  0
.latch       n192 dataReg[18]  0
.latch       n197 dataReg[19]  0
.latch       n202 dataReg[20]  0
.latch       n207 dataReg[21]  0
.latch       n212 control.outputValid  0
.latch       n217 control.inputReady  1

.names ins_valid control.inputReady new_n123
11 1
.names dataReg[0] new_n123 new_n124
10 1
.names ins[0] new_n123 new_n125
11 1
.names new_n124 new_n125 new_n126
00 1
.names rst new_n126 n102
00 1
.names dataReg[1] new_n123 new_n128
10 1
.names ins[1] new_n123 new_n129
11 1
.names new_n128 new_n129 new_n130
00 1
.names rst new_n130 n107
00 1
.names dataReg[2] new_n123 new_n132_1
10 1
.names ins[2] new_n123 new_n133
11 1
.names new_n132_1 new_n133 new_n134
00 1
.names rst new_n134 n112
00 1
.names dataReg[3] new_n123 new_n136
10 1
.names ins[3] new_n123 new_n137_1
11 1
.names new_n136 new_n137_1 new_n138
00 1
.names rst new_n138 n117
00 1
.names dataReg[4] new_n123 new_n140
10 1
.names ins[4] new_n123 new_n141
11 1
.names new_n140 new_n141 new_n142_1
00 1
.names rst new_n142_1 n122
00 1
.names dataReg[5] new_n123 new_n144
10 1
.names ins[5] new_n123 new_n145
11 1
.names new_n144 new_n145 new_n146
00 1
.names rst new_n146 n127
00 1
.names dataReg[6] new_n123 new_n148
10 1
.names ins[6] new_n123 new_n149
11 1
.names new_n148 new_n149 new_n150
00 1
.names rst new_n150 n132
00 1
.names dataReg[7] new_n123 new_n152_1
10 1
.names ins[7] new_n123 new_n153
11 1
.names new_n152_1 new_n153 new_n154
00 1
.names rst new_n154 n137
00 1
.names dataReg[8] new_n123 new_n156
10 1
.names ins[8] new_n123 new_n157_1
11 1
.names new_n156 new_n157_1 new_n158
00 1
.names rst new_n158 n142
00 1
.names dataReg[9] new_n123 new_n160
10 1
.names ins[9] new_n123 new_n161
11 1
.names new_n160 new_n161 new_n162_1
00 1
.names rst new_n162_1 n147
00 1
.names dataReg[10] new_n123 new_n164
10 1
.names ins[10] new_n123 new_n165
11 1
.names new_n164 new_n165 new_n166
00 1
.names rst new_n166 n152
00 1
.names dataReg[11] new_n123 new_n168
10 1
.names ins[11] new_n123 new_n169
11 1
.names new_n168 new_n169 new_n170
00 1
.names rst new_n170 n157
00 1
.names dataReg[12] new_n123 new_n172_1
10 1
.names ins[12] new_n123 new_n173
11 1
.names new_n172_1 new_n173 new_n174
00 1
.names rst new_n174 n162
00 1
.names dataReg[13] new_n123 new_n176
10 1
.names ins[13] new_n123 new_n177_1
11 1
.names new_n176 new_n177_1 new_n178
00 1
.names rst new_n178 n167
00 1
.names dataReg[14] new_n123 new_n180
10 1
.names ins[14] new_n123 new_n181
11 1
.names new_n180 new_n181 new_n182_1
00 1
.names rst new_n182_1 n172
00 1
.names dataReg[15] new_n123 new_n184
10 1
.names ins[15] new_n123 new_n185
11 1
.names new_n184 new_n185 new_n186
00 1
.names rst new_n186 n177
00 1
.names dataReg[16] new_n123 new_n188
10 1
.names ins[16] new_n123 new_n189
11 1
.names new_n188 new_n189 new_n190
00 1
.names rst new_n190 n182
00 1
.names dataReg[17] new_n123 new_n192_1
10 1
.names ins[17] new_n123 new_n193
11 1
.names new_n192_1 new_n193 new_n194
00 1
.names rst new_n194 n187
00 1
.names dataReg[18] new_n123 new_n196
10 1
.names ins[18] new_n123 new_n197_1
11 1
.names new_n196 new_n197_1 new_n198
00 1
.names rst new_n198 n192
00 1
.names dataReg[19] new_n123 new_n200
10 1
.names ins[19] new_n123 new_n201
11 1
.names new_n200 new_n201 new_n202_1
00 1
.names rst new_n202_1 n197
00 1
.names dataReg[20] new_n123 new_n204
10 1
.names ins[20] new_n123 new_n205
11 1
.names new_n204 new_n205 new_n206
00 1
.names rst new_n206 n202
00 1
.names dataReg[21] new_n123 new_n208
10 1
.names ins[21] new_n123 new_n209
11 1
.names new_n208 new_n209 new_n210
00 1
.names rst new_n210 n207
00 1
.names outs_ready control.outputValid new_n212_1
01 1
.names new_n123 new_n212_1 new_n213
00 1
.names rst new_n213 n212
00 1
.names n212 n217
0 1
.names control.inputReady ins_ready
1 1
.names dataReg[0] outs[0]
1 1
.names dataReg[1] outs[1]
1 1
.names dataReg[2] outs[2]
1 1
.names dataReg[3] outs[3]
1 1
.names dataReg[4] outs[4]
1 1
.names dataReg[5] outs[5]
1 1
.names dataReg[6] outs[6]
1 1
.names dataReg[7] outs[7]
1 1
.names dataReg[8] outs[8]
1 1
.names dataReg[9] outs[9]
1 1
.names dataReg[10] outs[10]
1 1
.names dataReg[11] outs[11]
1 1
.names dataReg[12] outs[12]
1 1
.names dataReg[13] outs[13]
1 1
.names dataReg[14] outs[14]
1 1
.names dataReg[15] outs[15]
1 1
.names dataReg[16] outs[16]
1 1
.names dataReg[17] outs[17]
1 1
.names dataReg[18] outs[18]
1 1
.names dataReg[19] outs[19]
1 1
.names dataReg[20] outs[20]
1 1
.names dataReg[21] outs[21]
1 1
.names control.outputValid outs_valid
1 1
.end
