/*!
* Copyright (c) 2014, Freescale Semiconductor, Inc.
* All rights reserved.
*
* \file SX123xReg32MHz.h
*
* Redistribution and use in source and binary forms, with or without modification,
* are permitted provided that the following conditions are met:
*
* o Redistributions of source code must retain the above copyright notice, this list
*   of conditions and the following disclaimer.
*
* o Redistributions in binary form must reproduce the above copyright notice, this
*   list of conditions and the following disclaimer in the documentation and/or
*   other materials provided with the distribution.
*
* o Neither the name of Freescale Semiconductor, Inc. nor the names of its
*   contributors may be used to endorse or promote products derived from this
*   software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/

#ifndef _SX123XREG32MHZ_H_
#define _SX123XREG32MHZ_H_
 

#define	XCVR_Reg_Fifo	       	   	0x00	/*	FIFO	read/write	access							0x00		*/
#define	XCVR_Reg_OpMode	       	    0x01	/*	Operating	modes	of	the	transceiver					0x04		*/
#define	XCVR_Reg_DataModul		    0x02	/*	Data	operation	mode	and	Modulation	settings				0x00		*/
#define	XCVR_Reg_BitrateMsb	        0x03	/*	Bit	Rate	setting,	Most	Significant	Bits				0x1A		*/
#define	XCVR_Reg_BitrateLsb	        0x04	/*	Bit	Rate	setting,	Least	Significant	Bits				0x0B		*/
#define	XCVR_Reg_FdevMsb	      	0x05	/*	Frequency	Deviation	setting,	Most	Significant	Bits				0x00		*/
#define	XCVR_Reg_FdevLsb	     	0x06	/*	Frequency	Deviation	setting,	Least	Significant	Bits				0x52		*/
#define	XCVR_Reg_FrfMsb	            0x07	/*	RF	Carrier	Frequency,	Most	Significant	Bits				0xE4		*/
#define	XCVR_Reg_FrfMid	            0x08	/*	RF	Carrier	Frequency,	Intermediate	Bits					0xC0		*/
#define	XCVR_Reg_FrfLsb	            0x09	/*	RF	Carrier	Frequency,	Least	Significant	Bits				0x00		*/
#define	XCVR_Reg_Osc1	          	0x0A	/*	RC	Oscillators	Settings							0x41		*/
#define	XCVR_Reg_AfcCtrl	     	0x0B	/*	AFC	control	in	low	modulation	index	situations			0x00		*/
#define	XCVR_Reg_LowBat	            0x0C	/*	Low	Battery	Indicator	Settings						0x02		*/
#define	XCVR_Reg_Listen1	      	0x0D	/*	Listen	Mode	settings							0x92		*/
#define	XCVR_Reg_Listen2	      	0x0E	/*	Listen	Mode	Idle	duration						0xF5		*/
#define	XCVR_Reg_Listen3	      	0x0F	/*	Listen	Mode	Rx	duration						0x20		*/
#define	XCVR_Reg_Version	      	0x10	/*	ID	relating	the	silicon	revision				0x22		*/
#define	XCVR_Reg_PaLevel	      	0x11	/*	PA	selection	and	Output	Power	control				0x9F		*/
#define	XCVR_Reg_PaRamp	            0x12	/*	Control	of	the	PA	ramp	time	in	FSK	mode	0x09		*/
#define	XCVR_Reg_Ocp	          	0x13	/*	Over	Current	Protection	control						0x1A		*/
#define	XCVR_Reg_Reserved14	        0x14	/*	-									0x40		*/
#define	XCVR_Reg_Reserved15	        0x15	/*	-									0xB0		*/
#define	XCVR_Reg_Reserved16	        0x16	/*	-									0x7B		*/
#define	XCVR_Reg_Reserved17	        0x17	/*	-									0x9B		*/
#define	XCVR_Reg_Lna	          	0x18	/*	LNA	settings								0x08	0x88	*/
#define	XCVR_Reg_RxBw	          	0x19	/*	Channel	Filter	BW	Control						0x86	0x55	*/
#define	XCVR_Reg_AfcBw	            0x1A	/*	Channel	Filter	BW	control	during	the	AFC	routine		0x8A	0x8B	*/
#define	XCVR_Reg_OokPeak	      	0x1B	/*	OOK	demodulator	selection	and	control	in	peak	mode		0x40		*/
#define	XCVR_Reg_OokAvg	            0x1C	/*	Average	threshold	control	of	the	OOK	demodulator			0x80		*/
#define	XCVR_Reg_OokFix	            0x1D	/*	Fixed	threshold	control	of	the	OOK	demodulator			0x06		*/
#define	XCVR_Reg_AfcFei	            0x1E	/*	AFC	and	FEI	control	and	status				0x10		*/
#define	XCVR_Reg_AfcMsb	            0x1F	/*	MSB	of	the	frequency	correction	of	the	AFC		0x00		*/
#define	XCVR_Reg_AfcLsb	            0x20	/*	LSB	of	the	frequency	correction	of	the	AFC		0x00		*/
#define	XCVR_Reg_FeiMsb	            0x21	/*	MSB	of	the	calculated	frequency	error				0x00		*/
#define	XCVR_Reg_FeiLsb	            0x22	/*	LSB	of	the	calculated	frequency	error				0x00		*/
#define	XCVR_Reg_RssiConfig	        0x23	/*	RSSI-related	settings								0x02		*/
#define	XCVR_Reg_RssiValue	        0x24	/*	RSSI	value	in	dBm						0xFF		*/
#define	XCVR_Reg_DioMapping1	  	0x25	/*	Mapping	of	pins	DIO0	to	DIO3				0x00		*/
#define	XCVR_Reg_DioMapping2	  	0x26	/*	Mapping	of	pins	DIO4	and	DIO5,	ClkOut	frequency		0x05	0x07	*/
#define	XCVR_Reg_IrqFlags1	        0x27	/*	Status	register:	PLL	Lock	state,	Timeout,	RSSI	>	Threshold...	0x80		*/
#define	XCVR_Reg_IrqFlags2	        0x28	/*	Status	register:	FIFO	handling	flags,	Low	Battery	detection...		0x00		*/
#define	XCVR_Reg_RssiThresh	        0x29	/*	RSSI	Threshold	control							0xFF	0xE4	*/
#define	XCVR_Reg_RxTimeout1	        0x2A	/*	Timeout duration	between	Rx	request	and	RSSI	detection		0x00		*/
#define	XCVR_Reg_RxTimeout2	        0x2B	/*	Timeout	duration	between	RSSI	detection	and	PayloadReady			0x00		*/
#define	XCVR_Reg_PreambleMsb	  	0x2C	/*	Preamble	length,	MSB							0x00		*/
#define	XCVR_Reg_PreambleLsb	  	0x2D	/*	Preamble	length,	LSB							0x03		*/
#define	XCVR_Reg_SyncConfig	        0x2E	/*	Sync	Word	Recognition	control						0x98		*/
#define	XCVR_Reg_SyncValue1	        0x2F	/*	Sync	Word	bytes,	1	through	8				0x00	0x01	*/
#define	XCVR_Reg_SyncValue2	        0x30	/*										0x00		*/
#define	XCVR_Reg_SyncValue3	        0x31	/*										0x00		*/
#define	XCVR_Reg_SyncValue4	        0x32	/*										0x00		*/
#define	XCVR_Reg_SyncValue5	        0x33	/*										0x00		*/
#define	XCVR_Reg_SyncValue6	        0x34	/*										0x00		*/
#define	XCVR_Reg_SyncValue7	        0x35	/*										0x00		*/
#define	XCVR_Reg_SyncValue8	        0x36	/*										0x00		*/
#define	XCVR_Reg_PacketConfig1	    0x37	/*	Packet	mode	settings							0x10		*/
#define	XCVR_Reg_PayloadLength	    0x38	/*	Payload	length	setting							0x40		*/
#define	XCVR_Reg_NodeAdrs	      	0x39	/*	Node	address								0x00		*/
#define	XCVR_Reg_BroadcastAdrs	    0x3A	/*	Broadcast	address								0x00		*/
#define	XCVR_Reg_AutoModes	        0x3B	/*	Auto	modes	settings							0x00		*/
#define	XCVR_Reg_FifoThresh	        0x3C	/*	Fifo	threshold,	Tx	start	condition					0x0F	0x8F	*/
#define	XCVR_Reg_PacketConfig2	    0x3D	/*	Packet	mode	settings							0x02		*/
#define	XCVR_Reg_AesKey1	      	0x3E	/*	16	bytes	of	the	cypher	key				0x00		*/
#define	XCVR_Reg_AesKey2	      	0x3F	/*										0x00		*/
#define	XCVR_Reg_AesKey3	      	0x40	/*										0x00		*/
#define	XCVR_Reg_AesKey4	      	0x41	/*										0x00		*/
#define	XCVR_Reg_AesKey5	      	0x42	/*										0x00		*/
#define	XCVR_Reg_AesKey6	      	0x43	/*										0x00		*/
#define	XCVR_Reg_AesKey7	      	0x44	/*										0x00		*/
#define	XCVR_Reg_AesKey8	      	0x45	/*										0x00		*/
#define	XCVR_Reg_AesKey9	      	0x46	/*										0x00		*/
#define	XCVR_Reg_AesKey10	      	0x47	/*										0x00		*/
#define	XCVR_Reg_AesKey11	      	0x48	/*										0x00		*/
#define	XCVR_Reg_AesKey12	      	0x49	/*										0x00		*/
#define	XCVR_Reg_AesKey13	      	0x4A	/*										0x00		*/
#define	XCVR_Reg_AesKey14	      	0x4B	/*										0x00		*/
#define	XCVR_Reg_AesKey15	      	0x4C	/*										0x00		*/
#define	XCVR_Reg_AesKey16	      	0x4D	/*										0x00		*/
#define	XCVR_Reg_Temp1	            0x4E	/*	Temperature	Sensor	control							0x01		*/
#define	XCVR_Reg_Temp2	            0x4F	/*	Temperature	readout								0x00		*/
#define	XCVR_Reg_TestLna	      	0x58	/*	Sensitivity	boost								0x1B		*/
#define XCVR_Reg_TestPLL_BW         0x5F    /*  PLL bandwith adjustment */
#define XCVR_Reg_TestDagc       	0x6F    /*  Fading margin improvement. Added for extended PHY. */
#define	XCVR_Reg_TestAfc	      	0x71	/*	AFC	offset	for	low	modulation	index	AFC			0x00		*/

/* RegDioMapping1 (0x25) */
/* |7  6|5  4|3  2|1  0| */
/* |DIO0|DIO1|DIO2|DIO3| */

/* RegDioMapping2 (0x26) */
/* |7  6|5  4|3 |2    0| */
/* |DIO4|DIO5|0 |ClkOut| */

#define ClkOutFxOsc_Div1        (0x00)
#define ClkOutFxOsc_Div2        (0x01)
#define ClkOutFxOsc_Div4        (0x02)
#define ClkOutFxOsc_Div8        (0x03)
#define ClkOutFxOsc_Div16       (0x04)
#define ClkOutFxOsc_Div32       (0x05)
#define ClkOutRC                (0x06)       
#define ClkOutOff               (0x07)

#define DIO0_RxCrkOk          (0x00 << 6)
#define DIO0_RxPayloadReady   (0x01 << 6)
#define DIO0_RxSyncAddress    (0x02 << 6)
#define DIO0_RxRssi           (0x03 << 6)

#define DIO1_RxFifoLevel      (0x00 << 4)
#define DIO1_RxFifoFull       (0x01 << 4)
#define DIO1_RxFifoNotEmpty   (0x02 << 4)
#define DIO1_RxTimeout        (0x03 << 4)

#define DIO2_RxFifoNotEmpty   (0x00 << 2)
#define DIO2_RxData           (0x01 << 2)
#define DIO2_RxLowBat         (0x02 << 2)
#define DIO2_RxAutoMode       (0x03 << 2)

#define DIO3_RxFifoFull       (0x00 << 0)
#define DIO3_RxRssi           (0x01 << 0)
#define DIO3_RxSyncAddres     (0x02 << 0)
#define DIO3_RxPllLock        (0x03 << 0)

#define DIO4_RxTimeout        (0x00 << 6)
#define DIO4_RxRssi           (0x01 << 6)
#define DIO4_RxRxReady        (0x02 << 6)
#define DIO4_RxPllLock        (0x03 << 6)

#define DIO5_RxClkOut         (0x00 << 4)
#define DIO5_RxData           (0x01 << 4)
#define DIO5_RxLowBat         (0x02 << 4)
#define DIO5_RxModeReady      (0x03 << 4)


#define DIO0_TxPacketSent     (0x00 << 6)
#define DIO0_TxTxReady        (0x01 << 6)
#define DIO0_TxLowBat         (0x02 << 6)
#define DIO0_TxPllLock        (0x03 << 6)

#define DIO1_TxFifoLevel      (0x00 << 4)
#define DIO1_TxFifoFull       (0x01 << 4)
#define DIO1_TxFifoNotEmpty   (0x02 << 4)
#define DIO1_TxTimeout        (0x03 << 4)

#define DIO2_TxFifoNotEmpty   (0x00 << 2)
#define DIO2_TxData           (0x01 << 2)
#define DIO2_TxLowBat         (0x02 << 2)
#define DIO2_TxAutoMode       (0x03 << 2)

#define DIO3_TxFifoFull       (0x00 << 0)
#define DIO3_TxTxReady        (0x01 << 0)
#define DIO3_TxLowBat         (0x02 << 0)
#define DIO3_TxPllLock        (0x03 << 0)

#define DIO4_TxModeReady      (0x00 << 6)
#define DIO4_TxTxReady        (0x01 << 6)
#define DIO4_TxLowBat         (0x02 << 6)
#define DIO4_TxPllLock        (0x03 << 6)

#define DIO5_TxClkOut         (0x00 << 4)
#define DIO5_TxData           (0x01 << 4)
#define DIO5_TxLowBat         (0x02 << 4)
#define DIO5_TxModeReady      (0x03 << 4)

/*Continuous Mode DIOx Configs*/
#define DIO0_CM_RxSyncAddress (0x00 << 6)
#define DIO0_CM_TxPllLock     (0x00 << 6)

#define DIO1_CM_RxDclk        (0x00 << 4)
#define DIO1_CM_TxDclk        (0x00 << 4)

#define DIO2_CM_RxData        (0x00 << 2)
#define DIO2_CM_TxData        (0x00 << 2)

#define DIO3_CM_RxRssi        (0x00 << 0)
#define DIO3_CM_TxTxReady     (0x00 << 0)

#define DIO4_CM_RxTimeout     (0x00 << 6)
#define DIO4_CM_TxTxReady     (0x00 << 6)

#define DIO5_CM_RxClkOut      (0x00 << 4)
#define DIO5_CM_TxClkOut      (0x00 << 4)

/* OpMode */
#define OpMode_Sequencer_Off  (0x01 << 7)
#define OpMode_Sequencer_On   (0x00 << 7)

#define OpMode_Listen_Off     (0x00 << 6)
#define OpMode_Listen_On      (0x01 << 6)
#define OpMode_Listen_Abort   (0x01 << 5)

#define OpMode_Sleep          (0x00 << 2)
#define OpMode_StandBy        (0x01 << 2)
#define OpMode_FreqSynt       (0x02 << 2)
#define OpMode_Transmitter    (0x03 << 2)
#define OpMode_Receiver       (0x04 << 2)

/* DataModul */
#define DataModul_DataMode_Packet              (0x00 << 5)
#define DataModul_DataMode_Continous           (0x02 << 5)
#define DataModul_DataMode_ContinousNoBitSync  (0x03 << 5)
#define DataModul_Modulation_Fsk               (0x00 << 3)
#define DataModul_Modulation_Ook               (0x01 << 3)
#define DataModul_ModulationShaping_NoShaping  (0x00 << 0)
#define DataModul_ModulationShaping_BT_1       (0x01 << 0)
#define DataModul_ModulationShaping_BT_05      (0x02 << 0)
#define DataModul_ModulationShaping_BT_03      (0x03 << 0)

/*@CMA Calculations*/
/******CMA comments*********
FRF calculation
* Frf = Fstep × Frf(23;0)

Frf(23;0)=Frf/Fstep
****************************
Fsteps corresponding values:
57.220458984375  // 30.0 MHz   CLKOUT
61.03515625      // 32.0 MHz   CLKOUT
****************************/
#define FrfMsb      0xD7 
#define FrfMid      0xC8 
#define FrfLsb      0x00 

/* Bitrate */
#define BitrateMsb_1200   0x68
#define BitrateLsb_1200   0x2B

#define BitrateMsb_4800   0x1A
#define BitrateLsb_4800   0x0B

#define BitrateMsb_10000  0x0C
#define BitrateLsb_10000  0x80

#define BitrateMsb_20000  0x06
#define BitrateLsb_20000  0x40

#define BitrateMsb_38400  0x03
#define BitrateLsb_38400  0x41

#define BitrateMsb_40000  0x03
#define BitrateLsb_40000  0x20

#define BitrateMsb_50000  0x02
#define BitrateLsb_50000  0x80

#define BitrateMsb_100000 0x01
#define BitrateLsb_100000 0x40

#define BitrateMsb_150000 0x00
#define BitrateLsb_150000 0xD5

#define BitrateMsb_200000 0x00
#define BitrateLsb_200000 0xA0

#define Bitrate_1200      0x682B
#define Bitrate_4800	  0x1A0B
#define Bitrate_10000     0x0C80
#define Bitrate_20000     0x0640
#define Bitrate_38400     0x0341
#define Bitrate_40000     0x0320
#define Bitrate_50000     0x0280
#define Bitrate_100000    0x0140
#define Bitrate_150000    0x00D5
#define Bitrate_200000    0x00A0

/* Fdev */
// 1.2 Kbps, modulation index 1
#define FdevMsb_600    0x00
#define FdevLsb_600    0x0A
// 1.2 Kbps, modulation index 2
#define FdevMsb_1200   0x00
#define FdevLsb_1200   0x14
// 4.8 Kbps, modulation index 1
#define FdevMsb_2400   0x00
#define FdevLsb_2400   0x27
// 10 Kbps, modulation index 0.5
#define FdevMsb_2500   0x00
#define FdevLsb_2500   0x29
// 20 Kbps, modulation index 0.5
#define FdevMsb_5000   0x00
#define FdevLsb_5000   0x52
// 40 Kbps, modulation index 0.5
#define FdevMsb_10000  0x00
#define FdevLsb_10000  0xA4
// 50 Kbps, modulation index 1
#define FdevMsb_25000  0x01
#define FdevLsb_25000  0x9A
// 100 Kbps, modulation index 0.7
#define FdevMsb_35000  0x02
#define FdevLsb_35000  0x3D
// 150 Kbps, modulation index 0.5
#define FdevMsb_37500  0x02
#define FdevLsb_37500  0x68
// 100 Kbps, modulation index 1
#define FdevMsb_50000  0x03
#define FdevLsb_50000  0x33
// 200 Kbps, modulation index 0.5
#define FdevMsb_50049  0x03
#define FdevLsb_50049  0x34
// 200 Kbps, modulation index 1
#define FdevMsb_100000 0x06
#define FdevLsb_100000 0x66

#define Fdev_600       0x000A
#define Fdev_1200      0x0014
#define Fdev_2400      0x0027
#define Fdev_2500      0x0029
#define Fdev_5000      0x0052
#define Fdev_10000     0x00A4
#define Fdev_25000     0x019A
#define Fdev_35000     0x023D
#define Fdev_37500     0x0268
#define Fdev_50000     0x0333
#define Fdev_50049     0x0334
#define Fdev_100000    0x0666

/* Channel bandwidth control */
#define DccFreq_0   (0x00 << 5)
#define DccFreq_1   (0x01 << 5)
#define DccFreq_2   (0x02 << 5)
#define DccFreq_3   (0x03 << 5)
#define DccFreq_4   (0x04 << 5)
#define DccFreq_5   (0x05 << 5)
#define DccFreq_6   (0x06 << 5)
#define DccFreq_7   (0x07 << 5)

#define RxBwMant_0  (0x00 << 3)
#define RxBwMant_1  (0x01 << 3)
#define RxBwMant_2  (0x02 << 3)

#define RxBwExp_0   (0x00 << 0)
#define RxBwExp_1   (0x01 << 0)
#define RxBwExp_2   (0x02 << 0)
#define RxBwExp_3   (0x03 << 0)
#define RxBwExp_4   (0x04 << 0)
#define RxBwExp_5   (0x05 << 0)
#define RxBwExp_6   (0x06 << 0)
#define RxBwExp_7   (0x07 << 0)


/* RxBw */
#define RxBw_2600   ( (RxBwExp_7) | (RxBwMant_2) )
#define RxBw_3100   ( (RxBwExp_7) | (RxBwMant_1) )
#define RxBw_3900   ( (RxBwExp_7) | (RxBwMant_0) )

#define RxBw_5200   ( (RxBwExp_6) | (RxBwMant_2) )
#define RxBw_6300   ( (RxBwExp_6) | (RxBwMant_1) )
#define RxBw_7800   ( (RxBwExp_6) | (RxBwMant_0) )

#define RxBw_10400  ( (RxBwExp_5) | (RxBwMant_2) )
#define RxBw_12500  ( (RxBwExp_5) | (RxBwMant_1) )
#define RxBw_15600  ( (RxBwExp_5) | (RxBwMant_0) )

#define RxBw_20800  ( (RxBwExp_4) | (RxBwMant_2) )
#define RxBw_25000  ( (RxBwExp_4) | (RxBwMant_1) )
#define RxBw_31300  ( (RxBwExp_4) | (RxBwMant_0) )

#define RxBw_41700  ( (RxBwExp_3) | (RxBwMant_2) )
#define RxBw_50000  ( (RxBwExp_3) | (RxBwMant_1) )
#define RxBw_62500  ( (RxBwExp_3) | (RxBwMant_0) )

#define RxBw_83300  ( (RxBwExp_2) | (RxBwMant_2) )
#define RxBw_100000 ( (RxBwExp_2) | (RxBwMant_1) )
#define RxBw_125000 ( (RxBwExp_2) | (RxBwMant_0) )

#define RxBw_166700 ( (RxBwExp_1) | (RxBwMant_2) )
#define RxBw_200000 ( (RxBwExp_1) | (RxBwMant_1) )
#define RxBw_250000 ( (RxBwExp_1) | (RxBwMant_0) )

#define RxBw_333300 ( (RxBwExp_0) | (RxBwMant_2) )
#define RxBw_400000 ( (RxBwExp_0) | (RxBwMant_1) )
#define RxBw_500000 ( (RxBwExp_0) | (RxBwMant_0) )


/* AfcCtrl */
#define AfcCtrl_AfcLowBeta_On   (0x01 << 5)
#define AfcCtrl_AfcLowBeta_Off  (0x00)

/* PaLevel */
#define PaLevel_Pa0_On          (0x01 << 7)
#define PaLevel_Pa0_Off         (0x00)

#define PaLevel_Pa1_On          (0x01 << 6)
#define PaLevel_Pa1_Off         (0x00)

#define PaLevel_Pa2_On          (0x01 << 5)
#define PaLevel_Pa2_Off         (0x00)

#define PaLevel_Pa1_Pa2_On      (0x60)
#define PaLevel_Pa1_Pa2_Off     (0x00)

#define PA0_On                  (0x01 << 0)
#define PA1_On                  (0x01 << 1)
#define PA2_On                  (0x01 << 2)


/* PaRamp */
#define PaRamp_3400 (0x00)
#define PaRamp_2000 (0x01)
#define PaRamp_1000 (0x02)
#define PaRamp_500  (0x03)
#define PaRamp_250  (0x04)
#define PaRamp_125  (0x05)
#define PaRamp_100  (0x06)
#define PaRamp_62   (0x07)
#define PaRamp_50   (0x08)
#define PaRamp_40   (0x09)
#define PaRamp_31   (0x0A)
#define PaRamp_25   (0x0B)
#define PaRamp_20   (0x0C)
#define PaRamp_15   (0x0D)
#define PaRamp_12   (0x0E)
#define PaRamp_10   (0x0F)

/* RegOcp */
#define Ocp_Ocp_On  (0x01 << 4)
#define Ocp_Ocp_Off (0x00)

/* RegLna */
#define Lna_LnaZin_200  (0x01 << 7)
#define Lna_LnaZin_50   (0x00)

#define Lna_LnaGain_Agc          (0x00)
#define Lna_LnaGain_MaxGain      (0x01)
#define Lna_LnaGain_MaxGain_6    (0x02)
#define Lna_LnaGain_MaxGain_12   (0x04)
#define Lna_LnaGain_MaxGain_24   (0x05)
#define Lna_LnaGain_MaxGain_36   (0x06)
#define Lna_LnaGain_MaxGain_48   (0x07)

/* RegAfcFei */
#define AfcFei_FeiDone           (0x01 << 6) //read only
#define AfcFei_FeiStart          (0x01 << 5)

#define AfcFei_AfcDone           (0x01 << 4) //read only
#define AfcFei_AfcAutoClear_Off  (0x00)
#define AfcFei_AfcAutoClear_On   (0x01 << 3)
#define AfcFei_AfcAuto_Off       (0x00)
#define AfcFei_AfcAuto_On        (0x01 << 2)
#define AfcFei_AfcClear          (0x01 << 1)
#define AfcFei_AfcStart          (0x01 << 0)


/* RegRssi */
#define Rssi_RssiDone  (0x01 << 1)  //read only
#define Rssi_RssiStart (0x01 << 0)

/* RegSyncConfig */
#define SyncConfig_Sync_On                    (0x01 << 7)
#define SyncConfig_Sync_Off                   (0x00)

#define SyncConfig_FifioFill_ifSyncAddres     (0x00)
#define SyncConfig_FifioFill_ifFifoFillisSet  (0x01 << 6)

#define SyncConfig_SyncSize_1                 (0x00 << 3)
#define SyncConfig_SyncSize_2                 (0x01 << 3)
#define SyncConfig_SyncSize_3                 (0x02 << 3)
#define SyncConfig_SyncSize_4                 (0x03 << 3)
#define SyncConfig_SyncSize_5                 (0x04 << 3)
#define SyncConfig_SyncSize_6                 (0x05 << 3)
#define SyncConfig_SyncSize_7                 (0x06 << 3)
#define SyncConfig_SyncSize_8                 (0x07 << 3)

/* RegPacketConfig1 */
#define PacketConfig1_PacketFormat_Fixed      (0x00)
#define PacketConfig1_PacketFormat_Variable   (0x01 << 7)

#define PacketConfig1_DcFree_None             (0x00 << 5)
#define PacketConfig1_DcFree_Manchester       (0x01 << 5)
#define PacketConfig1_DcFree_Whitening        (0x02 << 5)

#define PacketConfig1_Crc_On                  (0x01 << 4)
#define PacketConfig1_Crc_Off                 (0x00 << 4)

#define PacketConfig1_CrcAutoClear_On         (0x00 << 3)
#define PacketConfig1_CrcAutoClear_Off        (0x01 << 3)

#define PacketConfig1_AddresFiltering_Off     (0x00)

/* RegPacketConfig2 */
#define PacketConfig2_Aes_Off           (0x00)
#define PacketConfig2_Aes_On            (0x01 << 0)

#define PacketConfig2_AutoRxRestart_Off (0x00 << 1)
#define PacketConfig2_AutoRxRestart_On  (0x01 << 1)

#define PacketConfig2_RxRestart         (0x01 << 2)

/* Reg_IrqFlags1 */
#define IrqFlags1_ModeReady             (0x01 << 7)
#define IrqFlags1_RssiReady             (0x01 << 3)

/* Req_IrqFlags2 */
#define IrqFlags2_FifoFull              (0x01 << 7)
#define IrqFlags2_FifoNotEmpty          (0x01 << 6)
#define IrqFlags2_FifoLevel             (0x01 << 5)
#define IrqFlags2_FifoOverrun           (0x01 << 4)
#define IrqFlags2_PacketSent            (0x01 << 3)
#define IrqFlags2_PayloadReady          (0x01 << 2)
#define IrqFlags2_CrcOk                 (0x01 << 1)
#define IrqFlags2_LowBat                (0x01 << 0)

/* OOK Threshold Type */
#define OokThreshType_Fixed    		( 0 << 6 ) 
#define OokThreshType_Peak          ( 1 << 6 ) 
#define OokThreshType_Average       ( 2 << 6 )

/* OOK Peak Threshold Step */
#define OokPeakThreshStep_0_5dB     ( 0 << 3 ) 
#define OokPeakThreshStep_1_0dB  	( 1 << 3 ) 
#define OokPeakThreshStep_1_5dB  	( 2 << 3 ) 
#define OokPeakThreshStep_2_0dB  	( 3 << 3 ) 
#define OokPeakThreshStep_3_0dB  	( 4 << 3 ) 
#define OokPeakThreshStep_4_0dB  	( 5 << 3 ) 
#define OokPeakThreshStep_5_0dB  	( 6 << 3 ) 
#define OokPeakThreshStep_6_0dB  	( 7 << 3 ) 

/* OOK Peak Threshold Dec */ 
#define OokPeakThreshDec_OncePerChip    		( 0 << 0 ) 
#define OokPeakThreshDec_OnceEveryTwoChips  	( 1 << 0 ) 
#define OokPeakThreshDec_OnceEveryFourChips  	( 2 << 0 ) 
#define OokPeakThreshDec_OnceEveryEightChips  	( 3 << 0 ) 
#define OokPeakThreshDec_TwiceEachChip    		( 4 << 0 ) 
#define OokPeakThreshDec_FourEachChip    		( 5 << 0 ) 
#define OokPeakThreshDec_EightEachChip    		( 6 << 0 ) 
#define OokPeakThreshDec_SixteenEachChip    	( 7 << 0 ) 

/* OOK Avg Threshold Filt */ 
#define OokAvgThreshFilt_48    	( 0 << 6 ) 
#define OokAvgThreshFilt_191    ( 1 << 6 ) 
#define OokAvgThreshFilt_382    ( 2 << 6 ) 
#define OokAvgThreshFilt_764    ( 3 << 6 ) 
 
/* Afc Low Beta On/Off */
#define AfcLowBeta_On    	  ( 0x10 ) 
#define AfcLowBeta_Off        ( 0x30 )

/* Sensitivity Boost */
#define NormalSensitivity	( 0x1B )
#define HighSensitivity		( 0x2D )

/* Lna Gain Select */
#define G1					( 1 << 0 )
#define G2					( 2 << 0 )
#define G3					( 3 << 0 )
#define G4					( 4 << 0 )
#define G5					( 5 << 0 )
#define G6					( 6 << 0 )

/* InterPacket Rx Delay */
#define InterPacketRxDelay_0	( 0xC0 )
#define InterPacketRxDelay_1	( 0x00 )
#define InterPacketRxDelay_2	( 0x10 )
#define InterPacketRxDelay_3	( 0x20 )
#define InterPacketRxDelay_4	( 0x30 )
#define InterPacketRxDelay_5	( 0x40 )
#define InterPacketRxDelay_6	( 0x50 )
#define InterPacketRxDelay_7	( 0x60 )
#define InterPacketRxDelay_8	( 0x70 )
#define InterPacketRxDelay_9	( 0x80 )
#define InterPacketRxDelay_A	( 0x90 )
#define InterPacketRxDelay_B	( 0xA0 )

#endif /* _SX123XREG_H_ */
