{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613233399005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613233399006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 21:53:18 2021 " "Processing started: Sat Feb 13 21:53:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613233399006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233399006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_prime_check -c mux_prime_check " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_prime_check -c mux_prime_check" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233399007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613233399487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613233399488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407405 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-struct " "Found design unit 1: or_4-struct" {  } { { "or4.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/or4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407410 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or4.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/or4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_41.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_41.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_41-Struct " "Found design unit 1: mux_41-Struct" {  } { { "mux_41.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_41.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407422 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_41 " "Found entity 1: mux_41" {  } { { "mux_41.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_41.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407426 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_4-struct " "Found design unit 1: and_4-struct" {  } { { "and4.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/and4.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407433 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_4 " "Found entity 1: and_4" {  } { { "and4.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/and4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_prime_check.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_prime_check.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_prime_check-behav " "Found design unit 1: mux_prime_check-behav" {  } { { "mux_prime_check.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_prime_check.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407434 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_prime_check " "Found entity 1: mux_prime_check" {  } { { "mux_prime_check.vhdl" "" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_prime_check.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613233407434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233407434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613233407546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_prime_check mux_prime_check:add_instance " "Elaborating entity \"mux_prime_check\" for hierarchy \"mux_prime_check:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/DUT.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER mux_prime_check:add_instance\|INVERTER:u1 " "Elaborating entity \"INVERTER\" for hierarchy \"mux_prime_check:add_instance\|INVERTER:u1\"" {  } { { "mux_prime_check.vhdl" "u1" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_prime_check.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 mux_prime_check:add_instance\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"mux_prime_check:add_instance\|AND_2:a1\"" {  } { { "mux_prime_check.vhdl" "a1" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_prime_check.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_41 mux_prime_check:add_instance\|mux_41:mux " "Elaborating entity \"mux_41\" for hierarchy \"mux_prime_check:add_instance\|mux_41:mux\"" {  } { { "mux_prime_check.vhdl" "mux" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_prime_check.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4 mux_prime_check:add_instance\|mux_41:mux\|and_4:u1 " "Elaborating entity \"and_4\" for hierarchy \"mux_prime_check:add_instance\|mux_41:mux\|and_4:u1\"" {  } { { "mux_41.vhdl" "u1" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_41.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4 mux_prime_check:add_instance\|mux_41:mux\|or_4:u5 " "Elaborating entity \"or_4\" for hierarchy \"mux_prime_check:add_instance\|mux_41:mux\|or_4:u5\"" {  } { { "mux_41.vhdl" "u5" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/mux_41.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 mux_prime_check:add_instance\|mux_41:mux\|or_4:u5\|OR_2:u1 " "Elaborating entity \"OR_2\" for hierarchy \"mux_prime_check:add_instance\|mux_41:mux\|or_4:u5\|OR_2:u1\"" {  } { { "or4.vhdl" "u1" { Text "E:/EE214_Digital_Lab/L4/Part_3_mux_prime_check/or4.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613233407716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613233408065 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613233408065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613233408065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613233408065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613233408270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 13 21:53:28 2021 " "Processing ended: Sat Feb 13 21:53:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613233408270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613233408270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613233408270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613233408270 ""}
