-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     10.0a/269363 Production Release                     
-- Build Date:                  Wed Nov  9 17:38:00 PST 2016                        
                                                                                    
-- Generated by:                xph3sei702@cimeld95                                 
-- Generated date:              Wed Jan 24 16:19:56 CET 2018                        

Solution Settings: apply_conv.v12
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/testbench.cpp
    $PROJECT_HOME/image.cpp
    $PROJECT_HOME/kernel.cpp
      $PROJECT_HOME/kernel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/convolution.cpp
      $PROJECT_HOME/convolution.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/kernel.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /apply_conv/core                     196 1614493    1614492            1  0          
    Design Total:                        196 1614493    1614492            1  1          
    
  Bill Of Materials (Datapath)
    Component Name                                                   Area Score Area(DSP48E1s) Area(DSP48Es) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------------------- ---------- -------------- ------------- ---------- ---------------- ----- ---------- -----------
    [Lib: mgc_Xilinx-ARTIX-7-2_beh_psr]                                                                                                                               
    mgc_add(11,0,11,0,11)                                                11.000          0.000         0.000     11.000           10.000 1.440          3           2 
    mgc_add(14,0,13,0,14)                                                14.000          0.000         0.000     14.000           13.000 1.515          0           2 
    mgc_add(14,0,7,0,14)                                                 14.000          0.000         0.000     14.000           13.000 1.515          4           2 
    mgc_add(15,0,14,0,15)                                                15.000          0.000         0.000     15.000           14.000 1.540          4           0 
    mgc_add(2,0,1,0,3)                                                    2.000          0.000         0.000      2.000            1.000 1.215          2           2 
    mgc_add(2,0,2,0,2)                                                    2.000          0.000         0.000      2.000            1.000 1.215          6           6 
    mgc_add(2,0,2,0,3)                                                    2.000          0.000         0.000      2.000            1.000 1.215          1           1 
    mgc_add(3,0,2,1,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          1           1 
    mgc_add(3,0,3,0,3)                                                    3.000          0.000         0.000      3.000            2.000 1.240          5           0 
    mgc_add(4,0,3,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          1           1 
    mgc_add(4,0,4,0,4)                                                    4.000          0.000         0.000      4.000            3.000 1.265          1           1 
    mgc_add(5,0,5,0,5)                                                    5.000          0.000         0.000      5.000            4.000 1.290          1           1 
    mgc_add(7,0,1,1,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          1           1 
    mgc_add(7,0,4,1,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          6           6 
    mgc_add(7,0,5,0,8)                                                    7.000          0.000         0.000      7.000            6.000 1.340          0           1 
    mgc_add(7,0,6,0,7)                                                    7.000          0.000         0.000      7.000            6.000 1.340          2           2 
    mgc_add(7,0,6,1,9)                                                    7.000          0.000         0.000      7.000            6.000 1.340          0           1 
    mgc_add(8,0,1,1,9)                                                    8.000          0.000         0.000      8.000            7.000 1.365          2           2 
    mgc_add(8,0,2,1,8)                                                    8.000          0.000         0.000      8.000            7.000 1.365          3           3 
    mgc_add(8,0,7,0,8)                                                    8.000          0.000         0.000      8.000            7.000 1.365          3           4 
    mgc_add(9,0,8,0,10)                                                   9.000          0.000         0.000      9.000            8.000 1.390          1           0 
    mgc_add(9,0,8,0,9)                                                    9.000          0.000         0.000      9.000            8.000 1.390          1           1 
    mgc_add(9,0,8,1,11)                                                   9.000          0.000         0.000      9.000            8.000 1.390          1           0 
    mgc_and(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0          30 
    mgc_and(1,3)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           3 
    mgc_and(1,6)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_and(10,2)                                                        10.000          0.000         0.000     10.000            0.000 0.610          0           1 
    mgc_and(11,2)                                                        11.000          0.000         0.000     11.000            0.000 0.610          3           2 
    mgc_and(2,2)                                                          2.000          0.000         0.000      2.000            0.000 0.610         11           5 
    mgc_and(7,2)                                                          7.000          0.000         0.000      7.000            0.000 0.610          6           3 
    mgc_and(8,2)                                                          8.000          0.000         0.000      8.000            0.000 0.610          5           3 
    mgc_and(8,3)                                                          8.000          0.000         0.000      8.000            0.000 0.610          1           1 
    mgc_mul(2,0,13,0,14)                                                 18.000          2.781         0.000     18.000            0.000 3.405          1           2 
    mgc_mul(4,1,10,1,11)                                                 18.000          1.721         0.000     18.000            0.000 3.296          3           4 
    mgc_mul(7,0,7,0,14)                                                 692.000          1.238         1.000      0.000            0.000 2.838          1           2 
    mgc_mux(1,1,2)                                                        1.000          0.000         0.000      1.000            0.000 0.140          4          11 
    mgc_mux(11,1,2)                                                      11.000          0.000         0.000     11.000            0.000 0.140          3           1 
    mgc_mux(14,1,2)                                                      14.000          0.000         0.000     14.000            0.000 0.140          0           1 
    mgc_mux(2,1,2)                                                        2.000          0.000         0.000      2.000            0.000 0.140         10           4 
    mgc_mux(4,7,128)                                                    128.000          0.000         0.000    128.000            0.000 2.232          1           1 
    mgc_mux(7,1,2)                                                        7.000          0.000         0.000      7.000            0.000 0.140          5           1 
    mgc_mux(8,1,2)                                                        8.000          0.000         0.000      8.000            0.000 0.140          5           3 
    mgc_mux1hot(1,3)                                                      1.426          0.000         0.000      1.426            0.000 0.610          1           0 
    mgc_mux1hot(11,3)                                                    15.688          0.000         0.000     15.688            0.000 0.610          0           1 
    mgc_mux1hot(2,3)                                                      2.852          0.000         0.000      2.852            0.000 0.610          1           0 
    mgc_mux1hot(2,4)                                                      3.633          0.000         0.000      3.633            0.000 1.620          1           2 
    mgc_mux1hot(7,3)                                                      9.983          0.000         0.000      9.983            0.000 0.610          2           1 
    mgc_mux1hot(7,4)                                                     12.715          0.000         0.000     12.715            0.000 1.620          0           1 
    mgc_mux1hot(8,3)                                                     11.410          0.000         0.000     11.410            0.000 0.610          1           1 
    mgc_nand(1,2)                                                         1.000          0.000         0.000      1.000            0.000 0.610          0           3 
    mgc_nand(1,3)                                                         1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_nand(1,6)                                                         1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_nor(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0          14 
    mgc_nor(1,3)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           5 
    mgc_nor(1,4)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           1 
    mgc_not(1)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0          70 
    mgc_not(2)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(3)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_not(4)                                                            0.000          0.000         0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0          19 
    mgc_or(1,3)                                                           1.000          0.000         0.000      1.000            0.000 0.610          0           4 
    mgc_reg_pos(1,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0          26 
    mgc_reg_pos(1,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0          12 
    mgc_reg_pos(11,0,0,1,1,0,0)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(14,0,0,1,1,0,0)                                           0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(2,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           4 
    mgc_reg_pos(2,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           4 
    mgc_reg_pos(4,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(5,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(7,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           2 
    mgc_reg_pos(7,0,0,1,1,1,1)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           1 
    mgc_reg_pos(8,0,0,1,1,0,0)                                            0.000          0.000         0.000      0.000            0.000 0.530          0           5 
    mgc_xor(1,2)                                                          1.000          0.000         0.000      1.000            0.000 0.610          0           5 
    [Lib: mgc_ioport]                                                                                                                                                 
    mgc_io_sync(0)                                                        0.000          0.000         0.000      0.000            0.000 0.000          2           2 
    [Lib: ram_Xilinx-ARTIX-7-2_RAMSB]                                                                                                                                 
    singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)                0.000          0.000         0.000      0.000            0.000 2.130          0           1 
    singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1)          0.000          0.000         0.000      0.000            0.000 2.130          1           0 
    singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)      0.000          0.000         0.000      0.000            0.000 2.130          1           0 
    singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1)          0.000          0.000         0.000      0.000            0.000 0.100          1           0 
                                                                                                                                                                      
    TOTAL AREA (After Assignment):                                     2204.063         15.000         2.000    820.000          230.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1560.3          2352.0          2205.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1560.3 (100%)   2351.0 (100%)   2204.1 (100%) 
      MUX:               299.3  (19%)    389.0  (17%)    260.1  (12%) 
      FUNC:             1116.0  (72%)   1748.0  (74%)   1762.0  (80%) 
      LOGIC:             145.0   (9%)    214.0   (9%)    182.0   (8%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             1.0   (0%)      1.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             1.0 (100%)      1.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                          Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    CONV_K_W:acc#14.itm#1(14:1)#1                             14                            CONV_K_W:acc#14.itm#1(14:1)#1                         
    reg(PAD:for:for:if:acc.itm#1(14:1)).cse                   14                            reg(PAD:for:for:if:acc.itm#1(14:1)).cse               
    CONV_H_SLIDE:CONV_H_SLIDE:and.itm#3                       11                            CONV_H_SLIDE:CONV_H_SLIDE:and.itm#3                   
    temp#1.lpi#2                                              11                            temp#1.lpi#2                                          
    CONV_H_SLIDE:acc#11.itm#1(10:3)#1                          8                            CONV_H_SLIDE:acc#11.itm#1(10:3)#1                     
    CONV_H_SLIDE:acc#11.itm#2(10:3)#2                          8                            CONV_H_SLIDE:acc#11.itm#2(10:3)#2                     
    CONV_H_SLIDE:k(7:0).lpi#2                                  8                            CONV_H_SLIDE:k(7:0).lpi#2                             
    PAD:for:for:c(7:0).lpi#3                                   8                            PAD:for:for:c(7:0).lpi#3                              
    o_c(7:0).lpi#2                                             8                            o_c(7:0).lpi#2                                        
    CONV_V_SLIDE:j(6:0).lpi#3                                  7         Y           Y      CONV_V_SLIDE:j(6:0).lpi#3                             
    PAD:for:r(6:0).lpi#3                                       7                            PAD:for:r(6:0).lpi#3                                  
    o_r(6:0).lpi#2                                             7                            o_r(6:0).lpi#2                                        
    o_c:slc(o_c(7:0))(4-0).itm#5                               5                            o_c:slc(o_c(7:0))(4-0).itm#5                          
    o_c:slc(o_c(7:0))(4-0).itm#6                               5                            o_c:slc(o_c(7:0))(4-0).itm#6                          
    CONV_K_W:mux#3.itm#4                                       4                            CONV_K_W:mux#3.itm#4                                  
    CONV_K_W:mux#3.itm#5                                       4                            CONV_K_W:mux#3.itm#5                                  
    CONV_H_SLIDE:acc#11.itm#1(1:0)#1                           2                            CONV_H_SLIDE:acc#11.itm#1(1:0)#1                      
    CONV_H_SLIDE:acc#11.itm#2(1:0)#2                           2                            CONV_H_SLIDE:acc#11.itm#2(1:0)#2                      
    CONV_K_D:l(1:0).lpi#2                                      2         Y           Y      CONV_K_D:l(1:0).lpi#2                                 
    CONV_K_H:m(1:0).lpi#2                                      2         Y           Y      CONV_K_H:m(1:0).lpi#2                                 
    CONV_K_W:n(1:0).lpi#2                                      2         Y           Y      CONV_K_W:n(1:0).lpi#2                                 
    CONV_NB_K:i(1:0).lpi#3                                     2         Y           Y      CONV_NB_K:i(1:0).lpi#3                                
    PAD:d(1:0).lpi#2                                           2                            PAD:d(1:0).lpi#2                                      
    o_d(1:0).lpi#2                                             2                            o_d(1:0).lpi#2                                        
    CONV_H_SLIDE:acc#11.itm#1(2)#1                             1                            CONV_H_SLIDE:acc#11.itm#1(2)#1                        
    CONV_H_SLIDE:acc#11.itm#2(2)#2                             1                            CONV_H_SLIDE:acc#11.itm#2(2)#2                        
    CONV_K_W:acc#14.itm#1(0)#1                                 1                            CONV_K_W:acc#14.itm#1(0)#1                            
    CONV_K_W:slc(CONV_K_W:acc#2.psp)(0).itm#3                  1                            CONV_K_W:slc(CONV_K_W:acc#2.psp)(0).itm#3             
    CONV_NB_K:equal.tmp#6                                      1                            CONV_NB_K:equal.tmp#6                                 
    CONV_NB_K:equal.tmp#7                                      1                            CONV_NB_K:equal.tmp#7                                 
    PAD:for:for:else:if:PAD:for:for:else:if:or.itm#3           1                            PAD:for:for:else:if:PAD:for:for:else:if:or.itm#3      
    PAD:for:for:if:PAD:for:for:if:or.itm#3                     1                            PAD:for:for:if:PAD:for:for:if:or.itm#3                
    conv_in:rsc.triosy:obj.ld                                  1                            conv_in:rsc.triosy:obj.ld                             
    conv_out:rsc.triosy:obj.ld                                 1                            conv_out:rsc.triosy:obj.ld                            
    exit:CONV_H_SLIDE.sva#7                                    1         Y           Y      exit:CONV_H_SLIDE.sva#7                               
    exit:CONV_H_SLIDE.sva#8                                    1                            exit:CONV_H_SLIDE.sva#8                               
    exit:CONV_H_SLIDE.sva#9                                    1                            exit:CONV_H_SLIDE.sva#9                               
    exit:CONV_K_D.lpi#1.dfm#2.st#3                             1                            exit:CONV_K_D.lpi#1.dfm#2.st#3                        
    exit:CONV_K_D.sva#2                                        1         Y           Y      exit:CONV_K_D.sva#2                                   
    exit:CONV_NB_K.lpi#1.dfm#1.st#3                            1                            exit:CONV_NB_K.lpi#1.dfm#1.st#3                       
    exit:CONV_NB_K.lpi#1.dfm#1.st#4                            1                            exit:CONV_NB_K.lpi#1.dfm#1.st#4                       
    exit:CONV_NB_K.sva#1                                       1         Y           Y      exit:CONV_NB_K.sva#1                                  
    exit:CONV_V_SLIDE.sva#3                                    1         Y           Y      exit:CONV_V_SLIDE.sva#3                               
    exit:PAD.sva#2                                             1         Y           Y      exit:PAD.sva#2                                        
    exitL:exit:CONV_NB_K.sva                                   1         Y           Y      exitL:exit:CONV_NB_K.sva                              
    lfst:exit:CONV_H_SLIDE#1.lpi#1.dfm#4                       1                            lfst:exit:CONV_H_SLIDE#1.lpi#1.dfm#4                  
    lfst:exit:CONV_H_SLIDE#1.lpi#2                             1         Y           Y      lfst:exit:CONV_H_SLIDE#1.lpi#2                        
    lfst:exit:CONV_K_D#1.lpi#2                                 1         Y           Y      lfst:exit:CONV_K_D#1.lpi#2                            
    lfst:exit:CONV_K_H#1.lpi#2                                 1         Y           Y      lfst:exit:CONV_K_H#1.lpi#2                            
    lfst:exit:CONV_NB_K.lpi#1.dfm#3(0)                         1         Y           Y      lfst:exit:CONV_NB_K.lpi#1.dfm#3(0)                    
    lfst:exit:CONV_NB_K.lpi#1.dfm#3(1)                         1         Y           Y      lfst:exit:CONV_NB_K.lpi#1.dfm#3(1)                    
    lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(0)                      1                            lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(0)                 
    lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(1)                      1                            lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(1)                 
    lfst:exit:CONV_NB_K.lpi#1.dfm.st#2(0)#1                    1                            lfst:exit:CONV_NB_K.lpi#1.dfm.st#2(0)#1               
    lfst:exit:CONV_NB_K.lpi#1.dfm.st#2(1)#1                    1                            lfst:exit:CONV_NB_K.lpi#1.dfm.st#2(1)#1               
    lfst:exit:CONV_V_SLIDE#1.lpi#3                             1                            lfst:exit:CONV_V_SLIDE#1.lpi#3                        
    lfst:exit:PAD:for#1.lpi#2                                  1         Y           Y      lfst:exit:PAD:for#1.lpi#2                             
    main.stage_0#2                                             1                            main.stage_0#2                                        
    main.stage_0#3                                             1                            main.stage_0#3                                        
    reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)).cse          1                            reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)).cse     
    reg(PAD:for:for:if:acc.itm#1(0)).cse                       1                            reg(PAD:for:for:if:acc.itm#1(0)).cse                  
    reg(exit:CONV_K_D.lpi#1.dfm#2.st#2).cse                    1                            reg(exit:CONV_K_D.lpi#1.dfm#2.st#2).cse               
                                                                                                                                                  
    Total:                                                   183             27          27 (Total Gating Ratio: 0.15, CG Opt Gating Ratio: 0.15) 
    
  Timing Report
    Critical Path
      Max Delay:  10.236999999999998
      Slack:      29.763
      
      Path                                                               Startpoint                                              Endpoint                                  Delay   Slack   
      ------------------------------------------------------------------ ------------------------------------------------------- ----------------------------------------- ------- -------
      1                                                                  apply_conv:core/reg(lfst:exit:CONV_H_SLIDE#1)           apply_conv:core/reg(CONV_K_W:mux#3)#1     10.2370 29.7630 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(lfst:exit:CONV_H_SLIDE#1)                    mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/lfst:exit:CONV_H_SLIDE#1.lpi#2                                                                                                                     0.0000  0.5300  
        apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:and#1                  mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_H_SLIDE#1.lpi#1.dfm                                                                                                                 0.0000  1.1400  
        apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and#2                  mgc_and_1_2                                                                                       0.6100  1.7500  
        apply_conv:core/lfst:exit:CONV_K_D#1.lpi#1.dfm                                                                                                                     0.0000  1.7500  
        apply_conv:core/CONV_K_D:CONV_K_D:and#1                          mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/CONV_K_H:exs                                                                                                                                       0.0000  2.3600  
        apply_conv:core/CONV_K_H:CONV_K_H:and                            mgc_and_2_2                                                                                       0.6100  2.9700  
        apply_conv:core/CONV_K_W:n(1:0).lpi#1.dfm                                                                                                                          0.0000  2.9700  
        apply_conv:core/CONV_K_W:asn#18                                                                                                                                    0.0000  2.9700  
        apply_conv:core/CONV_K_W:acc#16                                  mgc_addc_2_0_2_0_3                                                                                1.2150  4.1850  
        apply_conv:core/CONV_K_W:acc#18                                  mgc_addc_4_0_3_0_4                                                                                1.2650  5.4500  
        apply_conv:core/CONV_K_W:acc#18.sdt                                                                                                                                0.0000  5.4500  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#18.sdt)(3)#1                                                                                                             0.0000  5.4500  
        apply_conv:core/CONV_K_W:acc#20                                  mgc_addc_2_0_1_0_3                                                                                1.2150  6.6650  
        apply_conv:core/CONV_K_W:conc                                                                                                                                      0.0000  6.6650  
        apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc     mgc_addc_7_0_6_0_7                                                                                1.3400  8.0050  
        apply_conv:core/CONV_K_W:mux#3                                   mgc_mux_4_7_128                                                                                   2.2320  10.2370 
        apply_conv:core/reg(CONV_K_W:mux#3)#1                            mgc_reg_pos_4_0_0_1_1_0_0                                                                         0.0000  10.2370 
                                                                                                                                                                                           
      2                                                                  apply_conv:core/reg(lfst:exit:CONV_V_SLIDE#1)           apply_conv:core/reg(CONV_K_W:mux#3)#1     10.2370 29.7630 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(lfst:exit:CONV_V_SLIDE#1)                    mgc_reg_pos_1_0_0_1_1_0_0                                                                         0.5300  0.5300  
        apply_conv:core/lfst:exit:CONV_V_SLIDE#1.lpi#3                                                                                                                     0.0000  0.5300  
        apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:and#1                  mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_H_SLIDE#1.lpi#1.dfm                                                                                                                 0.0000  1.1400  
        apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and#2                  mgc_and_1_2                                                                                       0.6100  1.7500  
        apply_conv:core/lfst:exit:CONV_K_D#1.lpi#1.dfm                                                                                                                     0.0000  1.7500  
        apply_conv:core/CONV_K_D:CONV_K_D:and#1                          mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/CONV_K_H:exs                                                                                                                                       0.0000  2.3600  
        apply_conv:core/CONV_K_H:CONV_K_H:and                            mgc_and_2_2                                                                                       0.6100  2.9700  
        apply_conv:core/CONV_K_W:n(1:0).lpi#1.dfm                                                                                                                          0.0000  2.9700  
        apply_conv:core/CONV_K_W:asn#18                                                                                                                                    0.0000  2.9700  
        apply_conv:core/CONV_K_W:acc#16                                  mgc_addc_2_0_2_0_3                                                                                1.2150  4.1850  
        apply_conv:core/CONV_K_W:acc#18                                  mgc_addc_4_0_3_0_4                                                                                1.2650  5.4500  
        apply_conv:core/CONV_K_W:acc#18.sdt                                                                                                                                0.0000  5.4500  
        apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#18.sdt)(3)#1                                                                                                             0.0000  5.4500  
        apply_conv:core/CONV_K_W:acc#20                                  mgc_addc_2_0_1_0_3                                                                                1.2150  6.6650  
        apply_conv:core/CONV_K_W:conc                                                                                                                                      0.0000  6.6650  
        apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc     mgc_addc_7_0_6_0_7                                                                                1.3400  8.0050  
        apply_conv:core/CONV_K_W:mux#3                                   mgc_mux_4_7_128                                                                                   2.2320  10.2370 
        apply_conv:core/reg(CONV_K_W:mux#3)#1                            mgc_reg_pos_4_0_0_1_1_0_0                                                                         0.0000  10.2370 
                                                                                                                                                                                           
      3                                                                  apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(1)) apply_conv:core/reg(exitL:exit:CONV_NB_K) 10.1100 29.8900 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(1))          mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(1)                                                                                                                 0.0000  0.5300  
        apply_conv:core/and#20                                           mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(1)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/or#3                                             mgc_or_1_2                                                                                        0.6100  6.3100  
        apply_conv:core/or.dcpl#3                                                                                                                                          0.0000  6.3100  
        apply_conv:core/PAD:mux#1                                        mgc_mux_1_1_2                                                                                     0.1400  6.4500  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  7.0600  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  7.0600  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.6700  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.6700  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.2800  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.8900  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.5000  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.5000  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  10.1100 
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  10.1100 
                                                                                                                                                                                           
      4                                                                  apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(0)) apply_conv:core/reg(exitL:exit:CONV_NB_K) 10.1100 29.8900 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(0))          mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0)                                                                                                                 0.0000  0.5300  
        apply_conv:core/and#4                                            mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(0)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/or#3                                             mgc_or_1_2                                                                                        0.6100  6.3100  
        apply_conv:core/or.dcpl#3                                                                                                                                          0.0000  6.3100  
        apply_conv:core/PAD:mux#1                                        mgc_mux_1_1_2                                                                                     0.1400  6.4500  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  7.0600  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  7.0600  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.6700  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.6700  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.2800  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.8900  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.5000  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.5000  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  10.1100 
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  10.1100 
                                                                                                                                                                                           
      5                                                                  apply_conv:core/reg(exitL:exit:CONV_NB_K)               apply_conv:core/reg(exitL:exit:CONV_NB_K) 10.1100 29.8900 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/exitL:exit:CONV_NB_K.sva                                                                                                                           0.0000  0.5300  
        apply_conv:core/CONV_NB_K:not#34                                 mgc_not_1                                                                                         0.0000  0.5300  
        apply_conv:core/and#20                                           mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(1)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/or#3                                             mgc_or_1_2                                                                                        0.6100  6.3100  
        apply_conv:core/or.dcpl#3                                                                                                                                          0.0000  6.3100  
        apply_conv:core/PAD:mux#1                                        mgc_mux_1_1_2                                                                                     0.1400  6.4500  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  7.0600  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  7.0600  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.6700  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.6700  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.2800  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.8900  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.5000  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.5000  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  10.1100 
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  10.1100 
                                                                                                                                                                                           
      6                                                                  apply_conv:core/reg(exitL:exit:CONV_NB_K)               apply_conv:core/reg(exitL:exit:CONV_NB_K) 10.1100 29.8900 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/exitL:exit:CONV_NB_K.sva                                                                                                                           0.0000  0.5300  
        apply_conv:core/CONV_NB_K:not#27                                 mgc_not_1                                                                                         0.0000  0.5300  
        apply_conv:core/and#4                                            mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(0)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/or#3                                             mgc_or_1_2                                                                                        0.6100  6.3100  
        apply_conv:core/or.dcpl#3                                                                                                                                          0.0000  6.3100  
        apply_conv:core/PAD:mux#1                                        mgc_mux_1_1_2                                                                                     0.1400  6.4500  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  7.0600  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  7.0600  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.6700  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.6700  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.2800  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.8900  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.5000  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.5000  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  10.1100 
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  10.1100 
                                                                                                                                                                                           
      7                                                                  apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(1)) apply_conv:core/reg(exitL:exit:CONV_NB_K) 9.9700  30.0300 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(1))          mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(1)                                                                                                                 0.0000  0.5300  
        apply_conv:core/and#20                                           mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(1)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor                         mgc_nor_1_2                                                                                       0.6100  6.3100  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor.cse                                                                                                                       0.0000  6.3100  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  6.9200  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  6.9200  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.5300  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.5300  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.1400  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.7500  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.3600  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.3600  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  9.9700  
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  9.9700  
                                                                                                                                                                                           
      8                                                                  apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(0)) apply_conv:core/reg(exitL:exit:CONV_NB_K) 9.9700  30.0300 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(0))          mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0)                                                                                                                 0.0000  0.5300  
        apply_conv:core/and#4                                            mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(0)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor                         mgc_nor_1_2                                                                                       0.6100  6.3100  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor.cse                                                                                                                       0.0000  6.3100  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  6.9200  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  6.9200  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.5300  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.5300  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.1400  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.7500  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.3600  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.3600  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  9.9700  
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  9.9700  
                                                                                                                                                                                           
      9                                                                  apply_conv:core/reg(exitL:exit:CONV_NB_K)               apply_conv:core/reg(exitL:exit:CONV_NB_K) 9.9700  30.0300 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/exitL:exit:CONV_NB_K.sva                                                                                                                           0.0000  0.5300  
        apply_conv:core/CONV_NB_K:not#34                                 mgc_not_1                                                                                         0.0000  0.5300  
        apply_conv:core/and#20                                           mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(1)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor                         mgc_nor_1_2                                                                                       0.6100  6.3100  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor.cse                                                                                                                       0.0000  6.3100  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  6.9200  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  6.9200  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.5300  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.5300  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.1400  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.7500  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.3600  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.3600  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  9.9700  
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  9.9700  
                                                                                                                                                                                           
      10                                                                 apply_conv:core/reg(exitL:exit:CONV_NB_K)               apply_conv:core/reg(exitL:exit:CONV_NB_K) 9.9700  30.0300 
                                                                                                                                                                                           
        Instance                                                         Component                                                                                         Delta   Delay   
        --------                                                         ---------                                                                                         -----   -----   
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.5300  0.5300  
        apply_conv:core/exitL:exit:CONV_NB_K.sva                                                                                                                           0.0000  0.5300  
        apply_conv:core/CONV_NB_K:not#27                                 mgc_not_1                                                                                         0.0000  0.5300  
        apply_conv:core/and#4                                            mgc_and_1_2                                                                                       0.6100  1.1400  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm(0)                                                                                                                   0.0000  1.1400  
        apply_conv:core/PAD:PAD:PAD:or                                   mgc_or_1_2                                                                                        0.6100  1.7500  
        apply_conv:core/PAD:unequal.tmp                                                                                                                                    0.0000  1.7500  
        apply_conv:core/PAD:PAD:and#1                                    mgc_and_1_2                                                                                       0.6100  2.3600  
        apply_conv:core/PAD:for:exs                                                                                                                                        0.0000  2.3600  
        apply_conv:core/PAD:for:PAD:for:and                              mgc_and_8_2                                                                                       0.6100  2.9700  
        apply_conv:core/PAD:for:for:c(7:0).lpi#1.dfm                                                                                                                       0.0000  2.9700  
        apply_conv:core/PAD:for:for:acc#2                                mgc_addc_8_0_2_1_8                                                                                1.3650  4.3350  
        apply_conv:core/PAD:for:for:c(7:0).sva#1                                                                                                                           0.0000  4.3350  
        apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)                                                                                                   0.0000  4.3350  
        apply_conv:core/PAD:for:for:acc                                  mgc_addc_8_0_7_0_8                                                                                1.3650  5.7000  
        apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7)                                                                                                                0.0000  5.7000  
        apply_conv:core/PAD:for:for:acc.itm(7)                                                                                                                             0.0000  5.7000  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor                         mgc_nor_1_2                                                                                       0.6100  6.3100  
        apply_conv:core/asn(PAD:d(1:0).lpi#1:nor.cse                                                                                                                       0.0000  6.3100  
        apply_conv:core/PAD:for:PAD:for:and#1                            mgc_and_1_2                                                                                       0.6100  6.9200  
        apply_conv:core/exit:PAD.lpi#1.dfm#2                                                                                                                               0.0000  6.9200  
        apply_conv:core/CONV_NB_K:and#6                                  mgc_and_1_2                                                                                       0.6100  7.5300  
        apply_conv:core/CONV_NB_K:and#6.ssc                                                                                                                                0.0000  7.5300  
        apply_conv:core/CONV_NB_K:nor#1                                  mgc_nor_1_2                                                                                       0.6100  8.1400  
        apply_conv:core/CONV_NB_K:and#11                                 mgc_and_1_2                                                                                       0.6100  8.7500  
        apply_conv:core/CONV_NB_K:CONV_NB_K:or                           mgc_or_1_2                                                                                        0.6100  9.3600  
        apply_conv:core/lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0                                                                                                           0.0000  9.3600  
        apply_conv:core/CONV_NB_K:CONV_NB_K:nor                          mgc_nor_1_2                                                                                       0.6100  9.9700  
        apply_conv:core/reg(exitL:exit:CONV_NB_K)                        mgc_reg_pos_1_0_0_1_1_1_1                                                                         0.0000  9.9700  
                                                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 40.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                        Port                                                     Slack (Delay) Messages                
      --------------------------------------------------------------- ----------------------------------------------------- -------- ------- -----------------------
      apply_conv:core/reg(conv_out:rsc.triosy:obj.ld)                 and#52                                                 -1.7500  1.7500 (clock period exceeded) 
      apply_conv:core/reg(conv_in:rsc.triosy:obj.ld)                  and#60                                                 -5.4050  5.4050 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#11.itm#2(10:3))#1          CONV_H_SLIDE:acc#11.itm#1(10:3)#1                      -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#11.itm#2(2))#1             CONV_H_SLIDE:acc#11.itm#1(2)#1                         -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#11.itm#2(1:0))#1           CONV_H_SLIDE:acc#11.itm#1(1:0)#1                       -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(o_c:slc(o_c(7:0))(4-0))#1                   o_c:slc(o_c(7:0))(4-0).itm#5                           -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_NB_K.lpi#1.dfm#1.st#2)            exit:CONV_NB_K.lpi#1.dfm#1.st#3                        -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_K_D.lpi#1.dfm#2.st#2)             exit:CONV_K_D.lpi#1.dfm#2.st#3                         -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:CONV_H_SLIDE:and)              CONV_H_SLIDE:CONV_H_SLIDE:and                          -6.4859  6.4859 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#3)                             CONV_K_W:mux#3.itm#4                                   -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm.st#2(1))      lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(1)                  -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm.st#2(0))      lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(0)                  -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:acc.itm#1(14:1))             PAD:for:for:if:acc                                     -8.2281  8.2281 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:acc.itm#1(0))                PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(0)       -6.7131  6.7131 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0))   PAD:for:for:c:slc(PAD:for:for:c(7:0).lpi#1.dfm)(0)     -2.9700  2.9700 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:else:if:PAD:for:for:else:if:or) PAD:for:for:else:if:PAD:for:for:else:if:or             -4.9700  4.9700 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:if:PAD:for:for:if:or)           PAD:for:for:if:PAD:for:for:if:or                       -4.3350  4.3350 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#14.itm#1(14:1))                CONV_K_W:acc#22                                        -9.5681  9.5681 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:acc#14.itm#1(0))                   CONV_K_W:slc(CONV_K_W:acc#15.sdt)(0)#1                 -8.0531  8.0531 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:slc(CONV_K_W:acc#2.psp)(0))        CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(0)                -4.3350  4.3350 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(1))      lfst:exit:CONV_NB_K.lpi#1.dfm(1)                      -10.1100 10.1100 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm.st#1(0))      lfst:exit:CONV_NB_K.lpi#1.dfm(0)                      -10.1100 10.1100 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:for:c(7:0))                         CONV_NB_K:CONV_NB_K:CONV_NB_K:CONV_NB_K:mux            -6.4500  6.4500 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:PAD:for#1)                        not#7                                                  -6.3100  6.3100 (clock period exceeded) 
      apply_conv:core/reg(PAD:for:r(6:0))                             CONV_NB_K:CONV_NB_K:CONV_NB_K:mux1h                    -8.1400  8.1400 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_NB_K)                             CONV_NB_K:not#36                                       -2.3550  2.3550 (clock period exceeded) 
      apply_conv:core/reg(CONV_NB_K:i(1:0))                           CONV_NB_K:CONV_NB_K:mux#31                             -8.1250  8.1250 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_V_SLIDE)                          CONV_V_SLIDE:acc.itm(4)                                -6.4900  6.4900 (clock period exceeded) 
      apply_conv:core/reg(CONV_V_SLIDE:j(6:0))                        CONV_NB_K:mux1h#12                                     -8.8550  8.8550 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_H_SLIDE)                          CONV_H_SLIDE:acc.itm(3)                                -8.3200  8.3200 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_K_D)                              CONV_K_D:not#2                                         -3.5750  3.5750 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:n(1:0))                            mux#16                                                 -6.1550  6.1550 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_K_H#1)                       not#8                                                  -5.4050  5.4050 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_H:m(1:0))                            mux1h#1                                                -8.3850  8.3850 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_K_D#1)                       not#9                                                  -6.1550  6.1550 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_D:l(1:0))                            mux1h                                                  -8.9950  8.9950 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_H_SLIDE#1)                   not#70                                                 -6.7650  6.7650 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_V_SLIDE#1)                   CONV_NB_K:CONV_NB_K:mux                                -7.8100  7.8100 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:k(7:0))                        CONV_H_SLIDE:k:CONV_H_SLIDE:k:mux1h                    -7.2350  7.2350 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(1))         lfst:exit:CONV_NB_K.lpi#1.dfm#3(1):mx0w0               -9.9550  9.9550 (clock period exceeded) 
      apply_conv:core/reg(exitL:exit:CONV_NB_K)                       CONV_NB_K:CONV_NB_K:nor                               -10.1100 10.1100 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_NB_K.lpi#1.dfm#3(0))         lfst:exit:CONV_NB_K.lpi#1.dfm#3(0):mx0w0              -10.1100 10.1100 (clock period exceeded) 
      apply_conv:core/reg(PAD:d(1:0))                                 CONV_NB_K:mux#10                                       -6.4500  6.4500 (clock period exceeded) 
      apply_conv:core/reg(main.stage_0#2)                             slc(fsm_output)(1)#1                                    0.0000  0.0000                         
      apply_conv:core/reg(main.stage_0#3)                             main.stage_0#2                                         -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(temp#1)                                     temp#1.lpi#1:mx0                                       -6.4859  6.4859 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_H_SLIDE)#1                        exit:CONV_H_SLIDE.sva#8                                -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(CONV_NB_K:equal)                            CONV_NB_K:equal.tmp#6                                  -0.5300  0.5300 (clock period exceeded) 
      apply_conv:core/reg(lfst:exit:CONV_H_SLIDE#1.lpi#1.dfm#2)       lfst:exit:CONV_H_SLIDE#1.lpi#1.dfm                    -10.2370 10.2370 (clock period exceeded) 
      apply_conv:core/reg(exit:PAD)                                   PAD:not                                                -2.9650  2.9650 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_NB_K.lpi#1.dfm#1.st#1)            exit:CONV_NB_K.lpi#1.dfm#1                             -9.9550  9.9550 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_K_D.lpi#1.dfm#2.st#1)             exit:CONV_K_D.lpi#1.dfm#2                              -9.9550  9.9550 (clock period exceeded) 
      apply_conv:core/reg(o_c:slc(o_c(7:0))(4-0))#2                   o_c:slc(o_c(7:0).lpi#1.dfm)(4-0)                       -1.1400  1.1400 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#11.itm#1(10:3))            CONV_H_SLIDE:acc#15                                    -5.8009  5.8009 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#11.itm#1(1:0))             CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#12.sdt(6:0))(1-0)#1  -2.4800  2.4800 (clock period exceeded) 
      apply_conv:core/reg(CONV_H_SLIDE:acc#11.itm#1(2))               CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(0)#1         -3.8200  3.8200 (clock period exceeded) 
      apply_conv:core/reg(CONV_K_W:mux#3)#1                           CONV_K_W:mux#3                                        -10.2370 10.2370 (clock period exceeded) 
      apply_conv:core/reg(exit:CONV_H_SLIDE)#2                        CONV_H_SLIDE:acc.itm(3)                                -8.3200  8.3200 (clock period exceeded) 
      apply_conv:core/reg(CONV_NB_K:equal)#1                          CONV_NB_K:equal.tmp                                    -5.4100  5.4100 (clock period exceeded) 
      apply_conv:core/reg(o_d(1:0))                                   CONV_NB_K:mux#11                                       -6.7650  6.7650 (clock period exceeded) 
      apply_conv:core/reg(o_c(7:0))                                   CONV_NB_K:mux#12                                       -8.1250  8.1250 (clock period exceeded) 
      apply_conv:core/reg(o_r(6:0))                                   mux#14                                                 -8.1250  8.1250 (clock period exceeded) 
      apply_conv                                                      conv_in:rsc.addr                                       40.0000  0.0000                         
      apply_conv                                                      conv_in:rsc.re                                         40.0000  0.0000                         
      apply_conv                                                      conv_in:rsc.triosy.lz                                  39.4700  0.5300                         
      apply_conv                                                      conv_out:rsc.data_in                                   40.0000  0.0000                         
      apply_conv                                                      conv_out:rsc.addr                                      40.0000  0.0000                         
      apply_conv                                                      conv_out:rsc.we                                        40.0000  0.0000                         
      apply_conv                                                      conv_out:rsc.triosy.lz                                 39.4700  0.5300                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
                                
    -                   0     1 
    add                         
    -                   9     4 
    -                   8    15 
    -                   7     2 
    -                   5     1 
    -                   4     2 
    -                   3     4 
    -                   2     6 
    -                  14     4 
    -                  11     2 
    and                         
    -                   8     4 
    -                   7     3 
    -                   2     5 
    -                  11     2 
    -                  10     1 
    -                   1    34 
    mul                         
    -                  14     4 
    -                  11     4 
    mux                         
    -                   8     3 
    -                   7     1 
    -                   4     1 
    -                   2     4 
    -                  14     1 
    -                  11     1 
    -                   1    11 
    mux1h                       
    -                   8     1 
    -                   7     2 
    -                   2     2 
    -                  11     1 
    nand                        
    -                   1     5 
    nor                         
    -                   1    20 
    not                         
    -                   4     1 
    -                   3     1 
    -                   2     1 
    -                   1    70 
    or                          
    -                   1    23 
    read_sync                   
    -                   0     2 
    reg                         
    -                   8     5 
    -                   7     3 
    -                   5     2 
    -                   4     2 
    -                   2     8 
    -                  14     2 
    -                  11     2 
    -                   1    38 
    xor                         
    -                   1     5 
    
  End of Report
