;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* A0 */
A0__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
A0__0__MASK EQU 0x08
A0__0__PC EQU CYREG_PRT12_PC3
A0__0__PORT EQU 12
A0__0__SHIFT EQU 3
A0__AG EQU CYREG_PRT12_AG
A0__BIE EQU CYREG_PRT12_BIE
A0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
A0__BYP EQU CYREG_PRT12_BYP
A0__DM0 EQU CYREG_PRT12_DM0
A0__DM1 EQU CYREG_PRT12_DM1
A0__DM2 EQU CYREG_PRT12_DM2
A0__DR EQU CYREG_PRT12_DR
A0__INP_DIS EQU CYREG_PRT12_INP_DIS
A0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
A0__MASK EQU 0x08
A0__PORT EQU 12
A0__PRT EQU CYREG_PRT12_PRT
A0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
A0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
A0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
A0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
A0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
A0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
A0__PS EQU CYREG_PRT12_PS
A0__SHIFT EQU 3
A0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
A0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
A0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
A0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
A0__SLW EQU CYREG_PRT12_SLW

/* A1 */
A1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
A1__0__MASK EQU 0x10
A1__0__PC EQU CYREG_PRT1_PC4
A1__0__PORT EQU 1
A1__0__SHIFT EQU 4
A1__AG EQU CYREG_PRT1_AG
A1__AMUX EQU CYREG_PRT1_AMUX
A1__BIE EQU CYREG_PRT1_BIE
A1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
A1__BYP EQU CYREG_PRT1_BYP
A1__CTL EQU CYREG_PRT1_CTL
A1__DM0 EQU CYREG_PRT1_DM0
A1__DM1 EQU CYREG_PRT1_DM1
A1__DM2 EQU CYREG_PRT1_DM2
A1__DR EQU CYREG_PRT1_DR
A1__INP_DIS EQU CYREG_PRT1_INP_DIS
A1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
A1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
A1__LCD_EN EQU CYREG_PRT1_LCD_EN
A1__MASK EQU 0x10
A1__PORT EQU 1
A1__PRT EQU CYREG_PRT1_PRT
A1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
A1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
A1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
A1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
A1__PS EQU CYREG_PRT1_PS
A1__SHIFT EQU 4
A1__SLW EQU CYREG_PRT1_SLW

/* A2 */
A2__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
A2__0__MASK EQU 0x10
A2__0__PC EQU CYREG_PRT3_PC4
A2__0__PORT EQU 3
A2__0__SHIFT EQU 4
A2__AG EQU CYREG_PRT3_AG
A2__AMUX EQU CYREG_PRT3_AMUX
A2__BIE EQU CYREG_PRT3_BIE
A2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
A2__BYP EQU CYREG_PRT3_BYP
A2__CTL EQU CYREG_PRT3_CTL
A2__DM0 EQU CYREG_PRT3_DM0
A2__DM1 EQU CYREG_PRT3_DM1
A2__DM2 EQU CYREG_PRT3_DM2
A2__DR EQU CYREG_PRT3_DR
A2__INP_DIS EQU CYREG_PRT3_INP_DIS
A2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
A2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
A2__LCD_EN EQU CYREG_PRT3_LCD_EN
A2__MASK EQU 0x10
A2__PORT EQU 3
A2__PRT EQU CYREG_PRT3_PRT
A2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
A2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
A2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
A2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
A2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
A2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
A2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
A2__PS EQU CYREG_PRT3_PS
A2__SHIFT EQU 4
A2__SLW EQU CYREG_PRT3_SLW

/* A3 */
A3__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
A3__0__MASK EQU 0x10
A3__0__PC EQU CYREG_IO_PC_PRT15_PC4
A3__0__PORT EQU 15
A3__0__SHIFT EQU 4
A3__AG EQU CYREG_PRT15_AG
A3__AMUX EQU CYREG_PRT15_AMUX
A3__BIE EQU CYREG_PRT15_BIE
A3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A3__BYP EQU CYREG_PRT15_BYP
A3__CTL EQU CYREG_PRT15_CTL
A3__DM0 EQU CYREG_PRT15_DM0
A3__DM1 EQU CYREG_PRT15_DM1
A3__DM2 EQU CYREG_PRT15_DM2
A3__DR EQU CYREG_PRT15_DR
A3__INP_DIS EQU CYREG_PRT15_INP_DIS
A3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
A3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A3__LCD_EN EQU CYREG_PRT15_LCD_EN
A3__MASK EQU 0x10
A3__PORT EQU 15
A3__PRT EQU CYREG_PRT15_PRT
A3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A3__PS EQU CYREG_PRT15_PS
A3__SHIFT EQU 4
A3__SLW EQU CYREG_PRT15_SLW

/* A4 */
A4__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
A4__0__MASK EQU 0x04
A4__0__PC EQU CYREG_IO_PC_PRT15_PC2
A4__0__PORT EQU 15
A4__0__SHIFT EQU 2
A4__AG EQU CYREG_PRT15_AG
A4__AMUX EQU CYREG_PRT15_AMUX
A4__BIE EQU CYREG_PRT15_BIE
A4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A4__BYP EQU CYREG_PRT15_BYP
A4__CTL EQU CYREG_PRT15_CTL
A4__DM0 EQU CYREG_PRT15_DM0
A4__DM1 EQU CYREG_PRT15_DM1
A4__DM2 EQU CYREG_PRT15_DM2
A4__DR EQU CYREG_PRT15_DR
A4__INP_DIS EQU CYREG_PRT15_INP_DIS
A4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
A4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A4__LCD_EN EQU CYREG_PRT15_LCD_EN
A4__MASK EQU 0x04
A4__PORT EQU 15
A4__PRT EQU CYREG_PRT15_PRT
A4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A4__PS EQU CYREG_PRT15_PS
A4__SHIFT EQU 2
A4__SLW EQU CYREG_PRT15_SLW

/* A5 */
A5__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
A5__0__MASK EQU 0x04
A5__0__PC EQU CYREG_PRT5_PC2
A5__0__PORT EQU 5
A5__0__SHIFT EQU 2
A5__AG EQU CYREG_PRT5_AG
A5__AMUX EQU CYREG_PRT5_AMUX
A5__BIE EQU CYREG_PRT5_BIE
A5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
A5__BYP EQU CYREG_PRT5_BYP
A5__CTL EQU CYREG_PRT5_CTL
A5__DM0 EQU CYREG_PRT5_DM0
A5__DM1 EQU CYREG_PRT5_DM1
A5__DM2 EQU CYREG_PRT5_DM2
A5__DR EQU CYREG_PRT5_DR
A5__INP_DIS EQU CYREG_PRT5_INP_DIS
A5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
A5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
A5__LCD_EN EQU CYREG_PRT5_LCD_EN
A5__MASK EQU 0x04
A5__PORT EQU 5
A5__PRT EQU CYREG_PRT5_PRT
A5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
A5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
A5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
A5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
A5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
A5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
A5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
A5__PS EQU CYREG_PRT5_PS
A5__SHIFT EQU 2
A5__SLW EQU CYREG_PRT5_SLW

/* A6 */
A6__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
A6__0__MASK EQU 0x04
A6__0__PC EQU CYREG_PRT1_PC2
A6__0__PORT EQU 1
A6__0__SHIFT EQU 2
A6__AG EQU CYREG_PRT1_AG
A6__AMUX EQU CYREG_PRT1_AMUX
A6__BIE EQU CYREG_PRT1_BIE
A6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
A6__BYP EQU CYREG_PRT1_BYP
A6__CTL EQU CYREG_PRT1_CTL
A6__DM0 EQU CYREG_PRT1_DM0
A6__DM1 EQU CYREG_PRT1_DM1
A6__DM2 EQU CYREG_PRT1_DM2
A6__DR EQU CYREG_PRT1_DR
A6__INP_DIS EQU CYREG_PRT1_INP_DIS
A6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
A6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
A6__LCD_EN EQU CYREG_PRT1_LCD_EN
A6__MASK EQU 0x04
A6__PORT EQU 1
A6__PRT EQU CYREG_PRT1_PRT
A6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
A6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
A6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
A6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
A6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
A6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
A6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
A6__PS EQU CYREG_PRT1_PS
A6__SHIFT EQU 2
A6__SLW EQU CYREG_PRT1_SLW

/* A7 */
A7__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
A7__0__MASK EQU 0x02
A7__0__PC EQU CYREG_PRT0_PC1
A7__0__PORT EQU 0
A7__0__SHIFT EQU 1
A7__AG EQU CYREG_PRT0_AG
A7__AMUX EQU CYREG_PRT0_AMUX
A7__BIE EQU CYREG_PRT0_BIE
A7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A7__BYP EQU CYREG_PRT0_BYP
A7__CTL EQU CYREG_PRT0_CTL
A7__DM0 EQU CYREG_PRT0_DM0
A7__DM1 EQU CYREG_PRT0_DM1
A7__DM2 EQU CYREG_PRT0_DM2
A7__DR EQU CYREG_PRT0_DR
A7__INP_DIS EQU CYREG_PRT0_INP_DIS
A7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A7__LCD_EN EQU CYREG_PRT0_LCD_EN
A7__MASK EQU 0x02
A7__PORT EQU 0
A7__PRT EQU CYREG_PRT0_PRT
A7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A7__PS EQU CYREG_PRT0_PS
A7__SHIFT EQU 1
A7__SLW EQU CYREG_PRT0_SLW

/* A8 */
A8__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
A8__0__MASK EQU 0x40
A8__0__PC EQU CYREG_PRT0_PC6
A8__0__PORT EQU 0
A8__0__SHIFT EQU 6
A8__AG EQU CYREG_PRT0_AG
A8__AMUX EQU CYREG_PRT0_AMUX
A8__BIE EQU CYREG_PRT0_BIE
A8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A8__BYP EQU CYREG_PRT0_BYP
A8__CTL EQU CYREG_PRT0_CTL
A8__DM0 EQU CYREG_PRT0_DM0
A8__DM1 EQU CYREG_PRT0_DM1
A8__DM2 EQU CYREG_PRT0_DM2
A8__DR EQU CYREG_PRT0_DR
A8__INP_DIS EQU CYREG_PRT0_INP_DIS
A8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A8__LCD_EN EQU CYREG_PRT0_LCD_EN
A8__MASK EQU 0x40
A8__PORT EQU 0
A8__PRT EQU CYREG_PRT0_PRT
A8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A8__PS EQU CYREG_PRT0_PS
A8__SHIFT EQU 6
A8__SLW EQU CYREG_PRT0_SLW

/* A9 */
A9__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
A9__0__MASK EQU 0x02
A9__0__PC EQU CYREG_IO_PC_PRT15_PC1
A9__0__PORT EQU 15
A9__0__SHIFT EQU 1
A9__AG EQU CYREG_PRT15_AG
A9__AMUX EQU CYREG_PRT15_AMUX
A9__BIE EQU CYREG_PRT15_BIE
A9__BIT_MASK EQU CYREG_PRT15_BIT_MASK
A9__BYP EQU CYREG_PRT15_BYP
A9__CTL EQU CYREG_PRT15_CTL
A9__DM0 EQU CYREG_PRT15_DM0
A9__DM1 EQU CYREG_PRT15_DM1
A9__DM2 EQU CYREG_PRT15_DM2
A9__DR EQU CYREG_PRT15_DR
A9__INP_DIS EQU CYREG_PRT15_INP_DIS
A9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
A9__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
A9__LCD_EN EQU CYREG_PRT15_LCD_EN
A9__MASK EQU 0x02
A9__PORT EQU 15
A9__PRT EQU CYREG_PRT15_PRT
A9__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
A9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
A9__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
A9__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
A9__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
A9__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
A9__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
A9__PS EQU CYREG_PRT15_PS
A9__SHIFT EQU 1
A9__SLW EQU CYREG_PRT15_SLW

/* D0 */
D0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
D0__0__MASK EQU 0x01
D0__0__PC EQU CYREG_PRT2_PC0
D0__0__PORT EQU 2
D0__0__SHIFT EQU 0
D0__AG EQU CYREG_PRT2_AG
D0__AMUX EQU CYREG_PRT2_AMUX
D0__BIE EQU CYREG_PRT2_BIE
D0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D0__BYP EQU CYREG_PRT2_BYP
D0__CTL EQU CYREG_PRT2_CTL
D0__DM0 EQU CYREG_PRT2_DM0
D0__DM1 EQU CYREG_PRT2_DM1
D0__DM2 EQU CYREG_PRT2_DM2
D0__DR EQU CYREG_PRT2_DR
D0__INP_DIS EQU CYREG_PRT2_INP_DIS
D0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D0__LCD_EN EQU CYREG_PRT2_LCD_EN
D0__MASK EQU 0x01
D0__PORT EQU 2
D0__PRT EQU CYREG_PRT2_PRT
D0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D0__PS EQU CYREG_PRT2_PS
D0__SHIFT EQU 0
D0__SLW EQU CYREG_PRT2_SLW

/* D1 */
D1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
D1__0__MASK EQU 0x04
D1__0__PC EQU CYREG_PRT0_PC2
D1__0__PORT EQU 0
D1__0__SHIFT EQU 2
D1__AG EQU CYREG_PRT0_AG
D1__AMUX EQU CYREG_PRT0_AMUX
D1__BIE EQU CYREG_PRT0_BIE
D1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D1__BYP EQU CYREG_PRT0_BYP
D1__CTL EQU CYREG_PRT0_CTL
D1__DM0 EQU CYREG_PRT0_DM0
D1__DM1 EQU CYREG_PRT0_DM1
D1__DM2 EQU CYREG_PRT0_DM2
D1__DR EQU CYREG_PRT0_DR
D1__INP_DIS EQU CYREG_PRT0_INP_DIS
D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D1__LCD_EN EQU CYREG_PRT0_LCD_EN
D1__MASK EQU 0x04
D1__PORT EQU 0
D1__PRT EQU CYREG_PRT0_PRT
D1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D1__PS EQU CYREG_PRT0_PS
D1__SHIFT EQU 2
D1__SLW EQU CYREG_PRT0_SLW

/* D2 */
D2__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
D2__0__MASK EQU 0x80
D2__0__PC EQU CYREG_PRT0_PC7
D2__0__PORT EQU 0
D2__0__SHIFT EQU 7
D2__AG EQU CYREG_PRT0_AG
D2__AMUX EQU CYREG_PRT0_AMUX
D2__BIE EQU CYREG_PRT0_BIE
D2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D2__BYP EQU CYREG_PRT0_BYP
D2__CTL EQU CYREG_PRT0_CTL
D2__DM0 EQU CYREG_PRT0_DM0
D2__DM1 EQU CYREG_PRT0_DM1
D2__DM2 EQU CYREG_PRT0_DM2
D2__DR EQU CYREG_PRT0_DR
D2__INP_DIS EQU CYREG_PRT0_INP_DIS
D2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D2__LCD_EN EQU CYREG_PRT0_LCD_EN
D2__MASK EQU 0x80
D2__PORT EQU 0
D2__PRT EQU CYREG_PRT0_PRT
D2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D2__PS EQU CYREG_PRT0_PS
D2__SHIFT EQU 7
D2__SLW EQU CYREG_PRT0_SLW

/* D3 */
D3__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
D3__0__MASK EQU 0x04
D3__0__PC EQU CYREG_PRT12_PC2
D3__0__PORT EQU 12
D3__0__SHIFT EQU 2
D3__AG EQU CYREG_PRT12_AG
D3__BIE EQU CYREG_PRT12_BIE
D3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D3__BYP EQU CYREG_PRT12_BYP
D3__DM0 EQU CYREG_PRT12_DM0
D3__DM1 EQU CYREG_PRT12_DM1
D3__DM2 EQU CYREG_PRT12_DM2
D3__DR EQU CYREG_PRT12_DR
D3__INP_DIS EQU CYREG_PRT12_INP_DIS
D3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D3__MASK EQU 0x04
D3__PORT EQU 12
D3__PRT EQU CYREG_PRT12_PRT
D3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D3__PS EQU CYREG_PRT12_PS
D3__SHIFT EQU 2
D3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D3__SLW EQU CYREG_PRT12_SLW

/* D4 */
D4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
D4__0__MASK EQU 0x08
D4__0__PC EQU CYREG_PRT0_PC3
D4__0__PORT EQU 0
D4__0__SHIFT EQU 3
D4__AG EQU CYREG_PRT0_AG
D4__AMUX EQU CYREG_PRT0_AMUX
D4__BIE EQU CYREG_PRT0_BIE
D4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D4__BYP EQU CYREG_PRT0_BYP
D4__CTL EQU CYREG_PRT0_CTL
D4__DM0 EQU CYREG_PRT0_DM0
D4__DM1 EQU CYREG_PRT0_DM1
D4__DM2 EQU CYREG_PRT0_DM2
D4__DR EQU CYREG_PRT0_DR
D4__INP_DIS EQU CYREG_PRT0_INP_DIS
D4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D4__LCD_EN EQU CYREG_PRT0_LCD_EN
D4__MASK EQU 0x08
D4__PORT EQU 0
D4__PRT EQU CYREG_PRT0_PRT
D4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D4__PS EQU CYREG_PRT0_PS
D4__SHIFT EQU 3
D4__SLW EQU CYREG_PRT0_SLW

/* D5 */
D5__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
D5__0__MASK EQU 0x02
D5__0__PC EQU CYREG_PRT5_PC1
D5__0__PORT EQU 5
D5__0__SHIFT EQU 1
D5__AG EQU CYREG_PRT5_AG
D5__AMUX EQU CYREG_PRT5_AMUX
D5__BIE EQU CYREG_PRT5_BIE
D5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D5__BYP EQU CYREG_PRT5_BYP
D5__CTL EQU CYREG_PRT5_CTL
D5__DM0 EQU CYREG_PRT5_DM0
D5__DM1 EQU CYREG_PRT5_DM1
D5__DM2 EQU CYREG_PRT5_DM2
D5__DR EQU CYREG_PRT5_DR
D5__INP_DIS EQU CYREG_PRT5_INP_DIS
D5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
D5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D5__LCD_EN EQU CYREG_PRT5_LCD_EN
D5__MASK EQU 0x02
D5__PORT EQU 5
D5__PRT EQU CYREG_PRT5_PRT
D5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D5__PS EQU CYREG_PRT5_PS
D5__SHIFT EQU 1
D5__SLW EQU CYREG_PRT5_SLW

/* D6 */
D6__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
D6__0__MASK EQU 0x80
D6__0__PC EQU CYREG_PRT12_PC7
D6__0__PORT EQU 12
D6__0__SHIFT EQU 7
D6__AG EQU CYREG_PRT12_AG
D6__BIE EQU CYREG_PRT12_BIE
D6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D6__BYP EQU CYREG_PRT12_BYP
D6__DM0 EQU CYREG_PRT12_DM0
D6__DM1 EQU CYREG_PRT12_DM1
D6__DM2 EQU CYREG_PRT12_DM2
D6__DR EQU CYREG_PRT12_DR
D6__INP_DIS EQU CYREG_PRT12_INP_DIS
D6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D6__MASK EQU 0x80
D6__PORT EQU 12
D6__PRT EQU CYREG_PRT12_PRT
D6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D6__PS EQU CYREG_PRT12_PS
D6__SHIFT EQU 7
D6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D6__SLW EQU CYREG_PRT12_SLW

/* D7 */
D7__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
D7__0__MASK EQU 0x20
D7__0__PC EQU CYREG_IO_PC_PRT15_PC5
D7__0__PORT EQU 15
D7__0__SHIFT EQU 5
D7__AG EQU CYREG_PRT15_AG
D7__AMUX EQU CYREG_PRT15_AMUX
D7__BIE EQU CYREG_PRT15_BIE
D7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
D7__BYP EQU CYREG_PRT15_BYP
D7__CTL EQU CYREG_PRT15_CTL
D7__DM0 EQU CYREG_PRT15_DM0
D7__DM1 EQU CYREG_PRT15_DM1
D7__DM2 EQU CYREG_PRT15_DM2
D7__DR EQU CYREG_PRT15_DR
D7__INP_DIS EQU CYREG_PRT15_INP_DIS
D7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
D7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
D7__LCD_EN EQU CYREG_PRT15_LCD_EN
D7__MASK EQU 0x20
D7__PORT EQU 15
D7__PRT EQU CYREG_PRT15_PRT
D7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
D7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
D7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
D7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
D7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
D7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
D7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
D7__PS EQU CYREG_PRT15_PS
D7__SHIFT EQU 5
D7__SLW EQU CYREG_PRT15_SLW

/* A10 */
A10__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
A10__0__MASK EQU 0x40
A10__0__PC EQU CYREG_PRT1_PC6
A10__0__PORT EQU 1
A10__0__SHIFT EQU 6
A10__AG EQU CYREG_PRT1_AG
A10__AMUX EQU CYREG_PRT1_AMUX
A10__BIE EQU CYREG_PRT1_BIE
A10__BIT_MASK EQU CYREG_PRT1_BIT_MASK
A10__BYP EQU CYREG_PRT1_BYP
A10__CTL EQU CYREG_PRT1_CTL
A10__DM0 EQU CYREG_PRT1_DM0
A10__DM1 EQU CYREG_PRT1_DM1
A10__DM2 EQU CYREG_PRT1_DM2
A10__DR EQU CYREG_PRT1_DR
A10__INP_DIS EQU CYREG_PRT1_INP_DIS
A10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
A10__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
A10__LCD_EN EQU CYREG_PRT1_LCD_EN
A10__MASK EQU 0x40
A10__PORT EQU 1
A10__PRT EQU CYREG_PRT1_PRT
A10__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
A10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
A10__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
A10__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
A10__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
A10__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
A10__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
A10__PS EQU CYREG_PRT1_PS
A10__SHIFT EQU 6
A10__SLW EQU CYREG_PRT1_SLW

/* A11 */
A11__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
A11__0__MASK EQU 0x20
A11__0__PC EQU CYREG_PRT2_PC5
A11__0__PORT EQU 2
A11__0__SHIFT EQU 5
A11__AG EQU CYREG_PRT2_AG
A11__AMUX EQU CYREG_PRT2_AMUX
A11__BIE EQU CYREG_PRT2_BIE
A11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
A11__BYP EQU CYREG_PRT2_BYP
A11__CTL EQU CYREG_PRT2_CTL
A11__DM0 EQU CYREG_PRT2_DM0
A11__DM1 EQU CYREG_PRT2_DM1
A11__DM2 EQU CYREG_PRT2_DM2
A11__DR EQU CYREG_PRT2_DR
A11__INP_DIS EQU CYREG_PRT2_INP_DIS
A11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
A11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
A11__LCD_EN EQU CYREG_PRT2_LCD_EN
A11__MASK EQU 0x20
A11__PORT EQU 2
A11__PRT EQU CYREG_PRT2_PRT
A11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
A11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
A11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
A11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
A11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
A11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
A11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
A11__PS EQU CYREG_PRT2_PS
A11__SHIFT EQU 5
A11__SLW EQU CYREG_PRT2_SLW

/* A12 */
A12__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
A12__0__MASK EQU 0x01
A12__0__PC EQU CYREG_PRT0_PC0
A12__0__PORT EQU 0
A12__0__SHIFT EQU 0
A12__AG EQU CYREG_PRT0_AG
A12__AMUX EQU CYREG_PRT0_AMUX
A12__BIE EQU CYREG_PRT0_BIE
A12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A12__BYP EQU CYREG_PRT0_BYP
A12__CTL EQU CYREG_PRT0_CTL
A12__DM0 EQU CYREG_PRT0_DM0
A12__DM1 EQU CYREG_PRT0_DM1
A12__DM2 EQU CYREG_PRT0_DM2
A12__DR EQU CYREG_PRT0_DR
A12__INP_DIS EQU CYREG_PRT0_INP_DIS
A12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A12__LCD_EN EQU CYREG_PRT0_LCD_EN
A12__MASK EQU 0x01
A12__PORT EQU 0
A12__PRT EQU CYREG_PRT0_PRT
A12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A12__PS EQU CYREG_PRT0_PS
A12__SHIFT EQU 0
A12__SLW EQU CYREG_PRT0_SLW

/* A13 */
A13__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
A13__0__MASK EQU 0x80
A13__0__PC EQU CYREG_PRT3_PC7
A13__0__PORT EQU 3
A13__0__SHIFT EQU 7
A13__AG EQU CYREG_PRT3_AG
A13__AMUX EQU CYREG_PRT3_AMUX
A13__BIE EQU CYREG_PRT3_BIE
A13__BIT_MASK EQU CYREG_PRT3_BIT_MASK
A13__BYP EQU CYREG_PRT3_BYP
A13__CTL EQU CYREG_PRT3_CTL
A13__DM0 EQU CYREG_PRT3_DM0
A13__DM1 EQU CYREG_PRT3_DM1
A13__DM2 EQU CYREG_PRT3_DM2
A13__DR EQU CYREG_PRT3_DR
A13__INP_DIS EQU CYREG_PRT3_INP_DIS
A13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
A13__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
A13__LCD_EN EQU CYREG_PRT3_LCD_EN
A13__MASK EQU 0x80
A13__PORT EQU 3
A13__PRT EQU CYREG_PRT3_PRT
A13__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
A13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
A13__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
A13__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
A13__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
A13__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
A13__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
A13__PS EQU CYREG_PRT3_PS
A13__SHIFT EQU 7
A13__SLW EQU CYREG_PRT3_SLW

/* A14 */
A14__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
A14__0__MASK EQU 0x08
A14__0__PC EQU CYREG_PRT3_PC3
A14__0__PORT EQU 3
A14__0__SHIFT EQU 3
A14__AG EQU CYREG_PRT3_AG
A14__AMUX EQU CYREG_PRT3_AMUX
A14__BIE EQU CYREG_PRT3_BIE
A14__BIT_MASK EQU CYREG_PRT3_BIT_MASK
A14__BYP EQU CYREG_PRT3_BYP
A14__CTL EQU CYREG_PRT3_CTL
A14__DM0 EQU CYREG_PRT3_DM0
A14__DM1 EQU CYREG_PRT3_DM1
A14__DM2 EQU CYREG_PRT3_DM2
A14__DR EQU CYREG_PRT3_DR
A14__INP_DIS EQU CYREG_PRT3_INP_DIS
A14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
A14__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
A14__LCD_EN EQU CYREG_PRT3_LCD_EN
A14__MASK EQU 0x08
A14__PORT EQU 3
A14__PRT EQU CYREG_PRT3_PRT
A14__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
A14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
A14__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
A14__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
A14__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
A14__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
A14__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
A14__PS EQU CYREG_PRT3_PS
A14__SHIFT EQU 3
A14__SLW EQU CYREG_PRT3_SLW

/* A15 */
A15__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
A15__0__MASK EQU 0x40
A15__0__PC EQU CYREG_PRT5_PC6
A15__0__PORT EQU 5
A15__0__SHIFT EQU 6
A15__AG EQU CYREG_PRT5_AG
A15__AMUX EQU CYREG_PRT5_AMUX
A15__BIE EQU CYREG_PRT5_BIE
A15__BIT_MASK EQU CYREG_PRT5_BIT_MASK
A15__BYP EQU CYREG_PRT5_BYP
A15__CTL EQU CYREG_PRT5_CTL
A15__DM0 EQU CYREG_PRT5_DM0
A15__DM1 EQU CYREG_PRT5_DM1
A15__DM2 EQU CYREG_PRT5_DM2
A15__DR EQU CYREG_PRT5_DR
A15__INP_DIS EQU CYREG_PRT5_INP_DIS
A15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
A15__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
A15__LCD_EN EQU CYREG_PRT5_LCD_EN
A15__MASK EQU 0x40
A15__PORT EQU 5
A15__PRT EQU CYREG_PRT5_PRT
A15__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
A15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
A15__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
A15__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
A15__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
A15__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
A15__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
A15__PS EQU CYREG_PRT5_PS
A15__SHIFT EQU 6
A15__SLW EQU CYREG_PRT5_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
LED__0__MASK EQU 0x08
LED__0__PC EQU CYREG_IO_PC_PRT15_PC3
LED__0__PORT EQU 15
LED__0__SHIFT EQU 3
LED__AG EQU CYREG_PRT15_AG
LED__AMUX EQU CYREG_PRT15_AMUX
LED__BIE EQU CYREG_PRT15_BIE
LED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED__BYP EQU CYREG_PRT15_BYP
LED__CTL EQU CYREG_PRT15_CTL
LED__DM0 EQU CYREG_PRT15_DM0
LED__DM1 EQU CYREG_PRT15_DM1
LED__DM2 EQU CYREG_PRT15_DM2
LED__DR EQU CYREG_PRT15_DR
LED__INP_DIS EQU CYREG_PRT15_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT15_LCD_EN
LED__MASK EQU 0x08
LED__PORT EQU 15
LED__PRT EQU CYREG_PRT15_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED__PS EQU CYREG_PRT15_PS
LED__SHIFT EQU 3
LED__SLW EQU CYREG_PRT15_SLW

/* M1_n */
M1_n__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
M1_n__0__MASK EQU 0x80
M1_n__0__PC EQU CYREG_PRT4_PC7
M1_n__0__PORT EQU 4
M1_n__0__SHIFT EQU 7
M1_n__AG EQU CYREG_PRT4_AG
M1_n__AMUX EQU CYREG_PRT4_AMUX
M1_n__BIE EQU CYREG_PRT4_BIE
M1_n__BIT_MASK EQU CYREG_PRT4_BIT_MASK
M1_n__BYP EQU CYREG_PRT4_BYP
M1_n__CTL EQU CYREG_PRT4_CTL
M1_n__DM0 EQU CYREG_PRT4_DM0
M1_n__DM1 EQU CYREG_PRT4_DM1
M1_n__DM2 EQU CYREG_PRT4_DM2
M1_n__DR EQU CYREG_PRT4_DR
M1_n__INP_DIS EQU CYREG_PRT4_INP_DIS
M1_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
M1_n__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
M1_n__LCD_EN EQU CYREG_PRT4_LCD_EN
M1_n__MASK EQU 0x80
M1_n__PORT EQU 4
M1_n__PRT EQU CYREG_PRT4_PRT
M1_n__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
M1_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
M1_n__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
M1_n__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
M1_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
M1_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
M1_n__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
M1_n__PS EQU CYREG_PRT4_PS
M1_n__SHIFT EQU 7
M1_n__SLW EQU CYREG_PRT4_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_IO_PC_PRT15_PC0
Rx_1__0__PORT EQU 15
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT15_AG
Rx_1__AMUX EQU CYREG_PRT15_AMUX
Rx_1__BIE EQU CYREG_PRT15_BIE
Rx_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_1__BYP EQU CYREG_PRT15_BYP
Rx_1__CTL EQU CYREG_PRT15_CTL
Rx_1__DM0 EQU CYREG_PRT15_DM0
Rx_1__DM1 EQU CYREG_PRT15_DM1
Rx_1__DM2 EQU CYREG_PRT15_DM2
Rx_1__DR EQU CYREG_PRT15_DR
Rx_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 15
Rx_1__PRT EQU CYREG_PRT15_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_1__PS EQU CYREG_PRT15_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT4_PC5
Tx_1__0__PORT EQU 4
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT4_AG
Tx_1__AMUX EQU CYREG_PRT4_AMUX
Tx_1__BIE EQU CYREG_PRT4_BIE
Tx_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_1__BYP EQU CYREG_PRT4_BYP
Tx_1__CTL EQU CYREG_PRT4_CTL
Tx_1__DM0 EQU CYREG_PRT4_DM0
Tx_1__DM1 EQU CYREG_PRT4_DM1
Tx_1__DM2 EQU CYREG_PRT4_DM2
Tx_1__DR EQU CYREG_PRT4_DR
Tx_1__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 4
Tx_1__PRT EQU CYREG_PRT4_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_1__PS EQU CYREG_PRT4_PS
Tx_1__SHIFT EQU 5
Tx_1__SLW EQU CYREG_PRT4_SLW

/* CTS_1 */
CTS_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
CTS_1__0__MASK EQU 0x02
CTS_1__0__PC EQU CYREG_PRT4_PC1
CTS_1__0__PORT EQU 4
CTS_1__0__SHIFT EQU 1
CTS_1__AG EQU CYREG_PRT4_AG
CTS_1__AMUX EQU CYREG_PRT4_AMUX
CTS_1__BIE EQU CYREG_PRT4_BIE
CTS_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CTS_1__BYP EQU CYREG_PRT4_BYP
CTS_1__CTL EQU CYREG_PRT4_CTL
CTS_1__DM0 EQU CYREG_PRT4_DM0
CTS_1__DM1 EQU CYREG_PRT4_DM1
CTS_1__DM2 EQU CYREG_PRT4_DM2
CTS_1__DR EQU CYREG_PRT4_DR
CTS_1__INP_DIS EQU CYREG_PRT4_INP_DIS
CTS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CTS_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CTS_1__LCD_EN EQU CYREG_PRT4_LCD_EN
CTS_1__MASK EQU 0x02
CTS_1__PORT EQU 4
CTS_1__PRT EQU CYREG_PRT4_PRT
CTS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CTS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CTS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CTS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CTS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CTS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CTS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CTS_1__PS EQU CYREG_PRT4_PS
CTS_1__SHIFT EQU 1
CTS_1__SLW EQU CYREG_PRT4_SLW

/* IRQ_n */
IRQ_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
IRQ_n__0__MASK EQU 0x08
IRQ_n__0__PC EQU CYREG_PRT2_PC3
IRQ_n__0__PORT EQU 2
IRQ_n__0__SHIFT EQU 3
IRQ_n__AG EQU CYREG_PRT2_AG
IRQ_n__AMUX EQU CYREG_PRT2_AMUX
IRQ_n__BIE EQU CYREG_PRT2_BIE
IRQ_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IRQ_n__BYP EQU CYREG_PRT2_BYP
IRQ_n__CTL EQU CYREG_PRT2_CTL
IRQ_n__DM0 EQU CYREG_PRT2_DM0
IRQ_n__DM1 EQU CYREG_PRT2_DM1
IRQ_n__DM2 EQU CYREG_PRT2_DM2
IRQ_n__DR EQU CYREG_PRT2_DR
IRQ_n__INP_DIS EQU CYREG_PRT2_INP_DIS
IRQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IRQ_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IRQ_n__LCD_EN EQU CYREG_PRT2_LCD_EN
IRQ_n__MASK EQU 0x08
IRQ_n__PORT EQU 2
IRQ_n__PRT EQU CYREG_PRT2_PRT
IRQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IRQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IRQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IRQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IRQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IRQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IRQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IRQ_n__PS EQU CYREG_PRT2_PS
IRQ_n__SHIFT EQU 3
IRQ_n__SLW EQU CYREG_PRT2_SLW

/* NMI_n */
NMI_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
NMI_n__0__MASK EQU 0x10
NMI_n__0__PC EQU CYREG_PRT12_PC4
NMI_n__0__PORT EQU 12
NMI_n__0__SHIFT EQU 4
NMI_n__AG EQU CYREG_PRT12_AG
NMI_n__BIE EQU CYREG_PRT12_BIE
NMI_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
NMI_n__BYP EQU CYREG_PRT12_BYP
NMI_n__DM0 EQU CYREG_PRT12_DM0
NMI_n__DM1 EQU CYREG_PRT12_DM1
NMI_n__DM2 EQU CYREG_PRT12_DM2
NMI_n__DR EQU CYREG_PRT12_DR
NMI_n__INP_DIS EQU CYREG_PRT12_INP_DIS
NMI_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
NMI_n__MASK EQU 0x10
NMI_n__PORT EQU 12
NMI_n__PRT EQU CYREG_PRT12_PRT
NMI_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
NMI_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
NMI_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
NMI_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
NMI_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
NMI_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
NMI_n__PS EQU CYREG_PRT12_PS
NMI_n__SHIFT EQU 4
NMI_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
NMI_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
NMI_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
NMI_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
NMI_n__SLW EQU CYREG_PRT12_SLW

/* RTS_1 */
RTS_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
RTS_1__0__MASK EQU 0x40
RTS_1__0__PC EQU CYREG_PRT4_PC6
RTS_1__0__PORT EQU 4
RTS_1__0__SHIFT EQU 6
RTS_1__AG EQU CYREG_PRT4_AG
RTS_1__AMUX EQU CYREG_PRT4_AMUX
RTS_1__BIE EQU CYREG_PRT4_BIE
RTS_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RTS_1__BYP EQU CYREG_PRT4_BYP
RTS_1__CTL EQU CYREG_PRT4_CTL
RTS_1__DM0 EQU CYREG_PRT4_DM0
RTS_1__DM1 EQU CYREG_PRT4_DM1
RTS_1__DM2 EQU CYREG_PRT4_DM2
RTS_1__DR EQU CYREG_PRT4_DR
RTS_1__INP_DIS EQU CYREG_PRT4_INP_DIS
RTS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RTS_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RTS_1__LCD_EN EQU CYREG_PRT4_LCD_EN
RTS_1__MASK EQU 0x40
RTS_1__PORT EQU 4
RTS_1__PRT EQU CYREG_PRT4_PRT
RTS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RTS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RTS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RTS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RTS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RTS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RTS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RTS_1__PS EQU CYREG_PRT4_PS
RTS_1__SHIFT EQU 6
RTS_1__SLW EQU CYREG_PRT4_SLW

/* HALT_n */
HALT_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
HALT_n__0__MASK EQU 0x20
HALT_n__0__PC EQU CYREG_PRT12_PC5
HALT_n__0__PORT EQU 12
HALT_n__0__SHIFT EQU 5
HALT_n__AG EQU CYREG_PRT12_AG
HALT_n__BIE EQU CYREG_PRT12_BIE
HALT_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
HALT_n__BYP EQU CYREG_PRT12_BYP
HALT_n__DM0 EQU CYREG_PRT12_DM0
HALT_n__DM1 EQU CYREG_PRT12_DM1
HALT_n__DM2 EQU CYREG_PRT12_DM2
HALT_n__DR EQU CYREG_PRT12_DR
HALT_n__INP_DIS EQU CYREG_PRT12_INP_DIS
HALT_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
HALT_n__MASK EQU 0x20
HALT_n__PORT EQU 12
HALT_n__PRT EQU CYREG_PRT12_PRT
HALT_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
HALT_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
HALT_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
HALT_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
HALT_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
HALT_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
HALT_n__PS EQU CYREG_PRT12_PS
HALT_n__SHIFT EQU 5
HALT_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
HALT_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
HALT_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
HALT_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
HALT_n__SLW EQU CYREG_PRT12_SLW

/* IORQ_n */
IORQ_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
IORQ_n__0__MASK EQU 0x02
IORQ_n__0__PC EQU CYREG_PRT12_PC1
IORQ_n__0__PORT EQU 12
IORQ_n__0__SHIFT EQU 1
IORQ_n__AG EQU CYREG_PRT12_AG
IORQ_n__BIE EQU CYREG_PRT12_BIE
IORQ_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IORQ_n__BYP EQU CYREG_PRT12_BYP
IORQ_n__DM0 EQU CYREG_PRT12_DM0
IORQ_n__DM1 EQU CYREG_PRT12_DM1
IORQ_n__DM2 EQU CYREG_PRT12_DM2
IORQ_n__DR EQU CYREG_PRT12_DR
IORQ_n__INP_DIS EQU CYREG_PRT12_INP_DIS
IORQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IORQ_n__MASK EQU 0x02
IORQ_n__PORT EQU 12
IORQ_n__PRT EQU CYREG_PRT12_PRT
IORQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IORQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IORQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IORQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IORQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IORQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IORQ_n__PS EQU CYREG_PRT12_PS
IORQ_n__SHIFT EQU 1
IORQ_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IORQ_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IORQ_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IORQ_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IORQ_n__SLW EQU CYREG_PRT12_SLW

/* MREQ_n */
MREQ_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MREQ_n__0__MASK EQU 0x20
MREQ_n__0__PC EQU CYREG_PRT0_PC5
MREQ_n__0__PORT EQU 0
MREQ_n__0__SHIFT EQU 5
MREQ_n__AG EQU CYREG_PRT0_AG
MREQ_n__AMUX EQU CYREG_PRT0_AMUX
MREQ_n__BIE EQU CYREG_PRT0_BIE
MREQ_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MREQ_n__BYP EQU CYREG_PRT0_BYP
MREQ_n__CTL EQU CYREG_PRT0_CTL
MREQ_n__DM0 EQU CYREG_PRT0_DM0
MREQ_n__DM1 EQU CYREG_PRT0_DM1
MREQ_n__DM2 EQU CYREG_PRT0_DM2
MREQ_n__DR EQU CYREG_PRT0_DR
MREQ_n__INP_DIS EQU CYREG_PRT0_INP_DIS
MREQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MREQ_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MREQ_n__LCD_EN EQU CYREG_PRT0_LCD_EN
MREQ_n__MASK EQU 0x20
MREQ_n__PORT EQU 0
MREQ_n__PRT EQU CYREG_PRT0_PRT
MREQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MREQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MREQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MREQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MREQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MREQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MREQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MREQ_n__PS EQU CYREG_PRT0_PS
MREQ_n__SHIFT EQU 5
MREQ_n__SLW EQU CYREG_PRT0_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* WAIT_n */
WAIT_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
WAIT_n__0__MASK EQU 0x04
WAIT_n__0__PC EQU CYREG_PRT2_PC2
WAIT_n__0__PORT EQU 2
WAIT_n__0__SHIFT EQU 2
WAIT_n__AG EQU CYREG_PRT2_AG
WAIT_n__AMUX EQU CYREG_PRT2_AMUX
WAIT_n__BIE EQU CYREG_PRT2_BIE
WAIT_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
WAIT_n__BYP EQU CYREG_PRT2_BYP
WAIT_n__CTL EQU CYREG_PRT2_CTL
WAIT_n__DM0 EQU CYREG_PRT2_DM0
WAIT_n__DM1 EQU CYREG_PRT2_DM1
WAIT_n__DM2 EQU CYREG_PRT2_DM2
WAIT_n__DR EQU CYREG_PRT2_DR
WAIT_n__INP_DIS EQU CYREG_PRT2_INP_DIS
WAIT_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
WAIT_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
WAIT_n__LCD_EN EQU CYREG_PRT2_LCD_EN
WAIT_n__MASK EQU 0x04
WAIT_n__PORT EQU 2
WAIT_n__PRT EQU CYREG_PRT2_PRT
WAIT_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
WAIT_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
WAIT_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
WAIT_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
WAIT_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
WAIT_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
WAIT_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
WAIT_n__PS EQU CYREG_PRT2_PS
WAIT_n__SHIFT EQU 2
WAIT_n__SLW EQU CYREG_PRT2_SLW

/* BUSRQ_n */
BUSRQ_n__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
BUSRQ_n__0__MASK EQU 0x10
BUSRQ_n__0__PC EQU CYREG_PRT2_PC4
BUSRQ_n__0__PORT EQU 2
BUSRQ_n__0__SHIFT EQU 4
BUSRQ_n__AG EQU CYREG_PRT2_AG
BUSRQ_n__AMUX EQU CYREG_PRT2_AMUX
BUSRQ_n__BIE EQU CYREG_PRT2_BIE
BUSRQ_n__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BUSRQ_n__BYP EQU CYREG_PRT2_BYP
BUSRQ_n__CTL EQU CYREG_PRT2_CTL
BUSRQ_n__DM0 EQU CYREG_PRT2_DM0
BUSRQ_n__DM1 EQU CYREG_PRT2_DM1
BUSRQ_n__DM2 EQU CYREG_PRT2_DM2
BUSRQ_n__DR EQU CYREG_PRT2_DR
BUSRQ_n__INP_DIS EQU CYREG_PRT2_INP_DIS
BUSRQ_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BUSRQ_n__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BUSRQ_n__LCD_EN EQU CYREG_PRT2_LCD_EN
BUSRQ_n__MASK EQU 0x10
BUSRQ_n__PORT EQU 2
BUSRQ_n__PRT EQU CYREG_PRT2_PRT
BUSRQ_n__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BUSRQ_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BUSRQ_n__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BUSRQ_n__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BUSRQ_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BUSRQ_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BUSRQ_n__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BUSRQ_n__PS EQU CYREG_PRT2_PS
BUSRQ_n__SHIFT EQU 4
BUSRQ_n__SLW EQU CYREG_PRT2_SLW

/* CPURD_n */
CPURD_n__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
CPURD_n__0__MASK EQU 0x01
CPURD_n__0__PC EQU CYREG_PRT4_PC0
CPURD_n__0__PORT EQU 4
CPURD_n__0__SHIFT EQU 0
CPURD_n__AG EQU CYREG_PRT4_AG
CPURD_n__AMUX EQU CYREG_PRT4_AMUX
CPURD_n__BIE EQU CYREG_PRT4_BIE
CPURD_n__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CPURD_n__BYP EQU CYREG_PRT4_BYP
CPURD_n__CTL EQU CYREG_PRT4_CTL
CPURD_n__DM0 EQU CYREG_PRT4_DM0
CPURD_n__DM1 EQU CYREG_PRT4_DM1
CPURD_n__DM2 EQU CYREG_PRT4_DM2
CPURD_n__DR EQU CYREG_PRT4_DR
CPURD_n__INP_DIS EQU CYREG_PRT4_INP_DIS
CPURD_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CPURD_n__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CPURD_n__LCD_EN EQU CYREG_PRT4_LCD_EN
CPURD_n__MASK EQU 0x01
CPURD_n__PORT EQU 4
CPURD_n__PRT EQU CYREG_PRT4_PRT
CPURD_n__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CPURD_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CPURD_n__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CPURD_n__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CPURD_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CPURD_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CPURD_n__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CPURD_n__PS EQU CYREG_PRT4_PS
CPURD_n__SHIFT EQU 0
CPURD_n__SLW EQU CYREG_PRT4_SLW

/* CPUWR_n */
CPUWR_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
CPUWR_n__0__MASK EQU 0x01
CPUWR_n__0__PC EQU CYREG_PRT3_PC0
CPUWR_n__0__PORT EQU 3
CPUWR_n__0__SHIFT EQU 0
CPUWR_n__AG EQU CYREG_PRT3_AG
CPUWR_n__AMUX EQU CYREG_PRT3_AMUX
CPUWR_n__BIE EQU CYREG_PRT3_BIE
CPUWR_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
CPUWR_n__BYP EQU CYREG_PRT3_BYP
CPUWR_n__CTL EQU CYREG_PRT3_CTL
CPUWR_n__DM0 EQU CYREG_PRT3_DM0
CPUWR_n__DM1 EQU CYREG_PRT3_DM1
CPUWR_n__DM2 EQU CYREG_PRT3_DM2
CPUWR_n__DR EQU CYREG_PRT3_DR
CPUWR_n__INP_DIS EQU CYREG_PRT3_INP_DIS
CPUWR_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
CPUWR_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
CPUWR_n__LCD_EN EQU CYREG_PRT3_LCD_EN
CPUWR_n__MASK EQU 0x01
CPUWR_n__PORT EQU 3
CPUWR_n__PRT EQU CYREG_PRT3_PRT
CPUWR_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
CPUWR_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
CPUWR_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
CPUWR_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
CPUWR_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
CPUWR_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
CPUWR_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
CPUWR_n__PS EQU CYREG_PRT3_PS
CPUWR_n__SHIFT EQU 0
CPUWR_n__SLW EQU CYREG_PRT3_SLW

/* CPU_CLK */
CPU_CLK__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
CPU_CLK__0__MASK EQU 0x20
CPU_CLK__0__PC EQU CYREG_PRT6_PC5
CPU_CLK__0__PORT EQU 6
CPU_CLK__0__SHIFT EQU 5
CPU_CLK__AG EQU CYREG_PRT6_AG
CPU_CLK__AMUX EQU CYREG_PRT6_AMUX
CPU_CLK__BIE EQU CYREG_PRT6_BIE
CPU_CLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CPU_CLK__BYP EQU CYREG_PRT6_BYP
CPU_CLK__CTL EQU CYREG_PRT6_CTL
CPU_CLK__DM0 EQU CYREG_PRT6_DM0
CPU_CLK__DM1 EQU CYREG_PRT6_DM1
CPU_CLK__DM2 EQU CYREG_PRT6_DM2
CPU_CLK__DR EQU CYREG_PRT6_DR
CPU_CLK__INP_DIS EQU CYREG_PRT6_INP_DIS
CPU_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CPU_CLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CPU_CLK__LCD_EN EQU CYREG_PRT6_LCD_EN
CPU_CLK__MASK EQU 0x20
CPU_CLK__PORT EQU 6
CPU_CLK__PRT EQU CYREG_PRT6_PRT
CPU_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CPU_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CPU_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CPU_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CPU_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CPU_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CPU_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CPU_CLK__PS EQU CYREG_PRT6_PS
CPU_CLK__SHIFT EQU 5
CPU_CLK__SLW EQU CYREG_PRT6_SLW

/* MEMRD_n */
MEMRD_n__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
MEMRD_n__0__MASK EQU 0x04
MEMRD_n__0__PC EQU CYREG_PRT3_PC2
MEMRD_n__0__PORT EQU 3
MEMRD_n__0__SHIFT EQU 2
MEMRD_n__AG EQU CYREG_PRT3_AG
MEMRD_n__AMUX EQU CYREG_PRT3_AMUX
MEMRD_n__BIE EQU CYREG_PRT3_BIE
MEMRD_n__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MEMRD_n__BYP EQU CYREG_PRT3_BYP
MEMRD_n__CTL EQU CYREG_PRT3_CTL
MEMRD_n__DM0 EQU CYREG_PRT3_DM0
MEMRD_n__DM1 EQU CYREG_PRT3_DM1
MEMRD_n__DM2 EQU CYREG_PRT3_DM2
MEMRD_n__DR EQU CYREG_PRT3_DR
MEMRD_n__INP_DIS EQU CYREG_PRT3_INP_DIS
MEMRD_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MEMRD_n__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MEMRD_n__LCD_EN EQU CYREG_PRT3_LCD_EN
MEMRD_n__MASK EQU 0x04
MEMRD_n__PORT EQU 3
MEMRD_n__PRT EQU CYREG_PRT3_PRT
MEMRD_n__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MEMRD_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MEMRD_n__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MEMRD_n__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MEMRD_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MEMRD_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MEMRD_n__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MEMRD_n__PS EQU CYREG_PRT3_PS
MEMRD_n__SHIFT EQU 2
MEMRD_n__SLW EQU CYREG_PRT3_SLW

/* MEMWR_n */
MEMWR_n__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
MEMWR_n__0__MASK EQU 0x10
MEMWR_n__0__PC EQU CYREG_PRT0_PC4
MEMWR_n__0__PORT EQU 0
MEMWR_n__0__SHIFT EQU 4
MEMWR_n__AG EQU CYREG_PRT0_AG
MEMWR_n__AMUX EQU CYREG_PRT0_AMUX
MEMWR_n__BIE EQU CYREG_PRT0_BIE
MEMWR_n__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MEMWR_n__BYP EQU CYREG_PRT0_BYP
MEMWR_n__CTL EQU CYREG_PRT0_CTL
MEMWR_n__DM0 EQU CYREG_PRT0_DM0
MEMWR_n__DM1 EQU CYREG_PRT0_DM1
MEMWR_n__DM2 EQU CYREG_PRT0_DM2
MEMWR_n__DR EQU CYREG_PRT0_DR
MEMWR_n__INP_DIS EQU CYREG_PRT0_INP_DIS
MEMWR_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MEMWR_n__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MEMWR_n__LCD_EN EQU CYREG_PRT0_LCD_EN
MEMWR_n__MASK EQU 0x10
MEMWR_n__PORT EQU 0
MEMWR_n__PRT EQU CYREG_PRT0_PRT
MEMWR_n__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MEMWR_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MEMWR_n__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MEMWR_n__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MEMWR_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MEMWR_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MEMWR_n__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MEMWR_n__PS EQU CYREG_PRT0_PS
MEMWR_n__SHIFT EQU 4
MEMWR_n__SLW EQU CYREG_PRT0_SLW

/* SRAMA13 */
SRAMA13__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
SRAMA13__0__MASK EQU 0x40
SRAMA13__0__PC EQU CYREG_PRT12_PC6
SRAMA13__0__PORT EQU 12
SRAMA13__0__SHIFT EQU 6
SRAMA13__AG EQU CYREG_PRT12_AG
SRAMA13__BIE EQU CYREG_PRT12_BIE
SRAMA13__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SRAMA13__BYP EQU CYREG_PRT12_BYP
SRAMA13__DM0 EQU CYREG_PRT12_DM0
SRAMA13__DM1 EQU CYREG_PRT12_DM1
SRAMA13__DM2 EQU CYREG_PRT12_DM2
SRAMA13__DR EQU CYREG_PRT12_DR
SRAMA13__INP_DIS EQU CYREG_PRT12_INP_DIS
SRAMA13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SRAMA13__MASK EQU 0x40
SRAMA13__PORT EQU 12
SRAMA13__PRT EQU CYREG_PRT12_PRT
SRAMA13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SRAMA13__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SRAMA13__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SRAMA13__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SRAMA13__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SRAMA13__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SRAMA13__PS EQU CYREG_PRT12_PS
SRAMA13__SHIFT EQU 6
SRAMA13__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SRAMA13__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SRAMA13__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SRAMA13__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SRAMA13__SLW EQU CYREG_PRT12_SLW

/* SRAMA14 */
SRAMA14__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
SRAMA14__0__MASK EQU 0x10
SRAMA14__0__PC EQU CYREG_PRT4_PC4
SRAMA14__0__PORT EQU 4
SRAMA14__0__SHIFT EQU 4
SRAMA14__AG EQU CYREG_PRT4_AG
SRAMA14__AMUX EQU CYREG_PRT4_AMUX
SRAMA14__BIE EQU CYREG_PRT4_BIE
SRAMA14__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SRAMA14__BYP EQU CYREG_PRT4_BYP
SRAMA14__CTL EQU CYREG_PRT4_CTL
SRAMA14__DM0 EQU CYREG_PRT4_DM0
SRAMA14__DM1 EQU CYREG_PRT4_DM1
SRAMA14__DM2 EQU CYREG_PRT4_DM2
SRAMA14__DR EQU CYREG_PRT4_DR
SRAMA14__INP_DIS EQU CYREG_PRT4_INP_DIS
SRAMA14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SRAMA14__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SRAMA14__LCD_EN EQU CYREG_PRT4_LCD_EN
SRAMA14__MASK EQU 0x10
SRAMA14__PORT EQU 4
SRAMA14__PRT EQU CYREG_PRT4_PRT
SRAMA14__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SRAMA14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SRAMA14__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SRAMA14__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SRAMA14__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SRAMA14__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SRAMA14__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SRAMA14__PS EQU CYREG_PRT4_PS
SRAMA14__SHIFT EQU 4
SRAMA14__SLW EQU CYREG_PRT4_SLW

/* SRAMA15 */
SRAMA15__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
SRAMA15__0__MASK EQU 0x20
SRAMA15__0__PC EQU CYREG_PRT3_PC5
SRAMA15__0__PORT EQU 3
SRAMA15__0__SHIFT EQU 5
SRAMA15__AG EQU CYREG_PRT3_AG
SRAMA15__AMUX EQU CYREG_PRT3_AMUX
SRAMA15__BIE EQU CYREG_PRT3_BIE
SRAMA15__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SRAMA15__BYP EQU CYREG_PRT3_BYP
SRAMA15__CTL EQU CYREG_PRT3_CTL
SRAMA15__DM0 EQU CYREG_PRT3_DM0
SRAMA15__DM1 EQU CYREG_PRT3_DM1
SRAMA15__DM2 EQU CYREG_PRT3_DM2
SRAMA15__DR EQU CYREG_PRT3_DR
SRAMA15__INP_DIS EQU CYREG_PRT3_INP_DIS
SRAMA15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SRAMA15__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SRAMA15__LCD_EN EQU CYREG_PRT3_LCD_EN
SRAMA15__MASK EQU 0x20
SRAMA15__PORT EQU 3
SRAMA15__PRT EQU CYREG_PRT3_PRT
SRAMA15__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SRAMA15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SRAMA15__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SRAMA15__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SRAMA15__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SRAMA15__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SRAMA15__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SRAMA15__PS EQU CYREG_PRT3_PS
SRAMA15__SHIFT EQU 5
SRAMA15__SLW EQU CYREG_PRT3_SLW

/* SRAMA16 */
SRAMA16__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SRAMA16__0__MASK EQU 0x02
SRAMA16__0__PC EQU CYREG_PRT2_PC1
SRAMA16__0__PORT EQU 2
SRAMA16__0__SHIFT EQU 1
SRAMA16__AG EQU CYREG_PRT2_AG
SRAMA16__AMUX EQU CYREG_PRT2_AMUX
SRAMA16__BIE EQU CYREG_PRT2_BIE
SRAMA16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRAMA16__BYP EQU CYREG_PRT2_BYP
SRAMA16__CTL EQU CYREG_PRT2_CTL
SRAMA16__DM0 EQU CYREG_PRT2_DM0
SRAMA16__DM1 EQU CYREG_PRT2_DM1
SRAMA16__DM2 EQU CYREG_PRT2_DM2
SRAMA16__DR EQU CYREG_PRT2_DR
SRAMA16__INP_DIS EQU CYREG_PRT2_INP_DIS
SRAMA16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRAMA16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRAMA16__LCD_EN EQU CYREG_PRT2_LCD_EN
SRAMA16__MASK EQU 0x02
SRAMA16__PORT EQU 2
SRAMA16__PRT EQU CYREG_PRT2_PRT
SRAMA16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRAMA16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRAMA16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRAMA16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRAMA16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRAMA16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRAMA16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRAMA16__PS EQU CYREG_PRT2_PS
SRAMA16__SHIFT EQU 1
SRAMA16__SLW EQU CYREG_PRT2_SLW

/* SRAMA17 */
SRAMA17__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
SRAMA17__0__MASK EQU 0x80
SRAMA17__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
SRAMA17__0__PORT EQU 15
SRAMA17__0__SHIFT EQU 7
SRAMA17__AG EQU CYREG_PRT15_AG
SRAMA17__AMUX EQU CYREG_PRT15_AMUX
SRAMA17__BIE EQU CYREG_PRT15_BIE
SRAMA17__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SRAMA17__BYP EQU CYREG_PRT15_BYP
SRAMA17__CTL EQU CYREG_PRT15_CTL
SRAMA17__DM0 EQU CYREG_PRT15_DM0
SRAMA17__DM1 EQU CYREG_PRT15_DM1
SRAMA17__DM2 EQU CYREG_PRT15_DM2
SRAMA17__DR EQU CYREG_PRT15_DR
SRAMA17__INP_DIS EQU CYREG_PRT15_INP_DIS
SRAMA17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SRAMA17__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SRAMA17__LCD_EN EQU CYREG_PRT15_LCD_EN
SRAMA17__MASK EQU 0x80
SRAMA17__PORT EQU 15
SRAMA17__PRT EQU CYREG_PRT15_PRT
SRAMA17__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SRAMA17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SRAMA17__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SRAMA17__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SRAMA17__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SRAMA17__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SRAMA17__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SRAMA17__PS EQU CYREG_PRT15_PS
SRAMA17__SHIFT EQU 7
SRAMA17__SLW EQU CYREG_PRT15_SLW

/* SRAMA18 */
SRAMA18__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SRAMA18__0__MASK EQU 0x20
SRAMA18__0__PC EQU CYREG_PRT1_PC5
SRAMA18__0__PORT EQU 1
SRAMA18__0__SHIFT EQU 5
SRAMA18__AG EQU CYREG_PRT1_AG
SRAMA18__AMUX EQU CYREG_PRT1_AMUX
SRAMA18__BIE EQU CYREG_PRT1_BIE
SRAMA18__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SRAMA18__BYP EQU CYREG_PRT1_BYP
SRAMA18__CTL EQU CYREG_PRT1_CTL
SRAMA18__DM0 EQU CYREG_PRT1_DM0
SRAMA18__DM1 EQU CYREG_PRT1_DM1
SRAMA18__DM2 EQU CYREG_PRT1_DM2
SRAMA18__DR EQU CYREG_PRT1_DR
SRAMA18__INP_DIS EQU CYREG_PRT1_INP_DIS
SRAMA18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SRAMA18__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SRAMA18__LCD_EN EQU CYREG_PRT1_LCD_EN
SRAMA18__MASK EQU 0x20
SRAMA18__PORT EQU 1
SRAMA18__PRT EQU CYREG_PRT1_PRT
SRAMA18__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SRAMA18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SRAMA18__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SRAMA18__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SRAMA18__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SRAMA18__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SRAMA18__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SRAMA18__PS EQU CYREG_PRT1_PS
SRAMA18__SHIFT EQU 5
SRAMA18__SLW EQU CYREG_PRT1_SLW

/* CPURST_n */
CPURST_n__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
CPURST_n__0__MASK EQU 0x01
CPURST_n__0__PC EQU CYREG_PRT12_PC0
CPURST_n__0__PORT EQU 12
CPURST_n__0__SHIFT EQU 0
CPURST_n__AG EQU CYREG_PRT12_AG
CPURST_n__BIE EQU CYREG_PRT12_BIE
CPURST_n__BIT_MASK EQU CYREG_PRT12_BIT_MASK
CPURST_n__BYP EQU CYREG_PRT12_BYP
CPURST_n__DM0 EQU CYREG_PRT12_DM0
CPURST_n__DM1 EQU CYREG_PRT12_DM1
CPURST_n__DM2 EQU CYREG_PRT12_DM2
CPURST_n__DR EQU CYREG_PRT12_DR
CPURST_n__INP_DIS EQU CYREG_PRT12_INP_DIS
CPURST_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
CPURST_n__MASK EQU 0x01
CPURST_n__PORT EQU 12
CPURST_n__PRT EQU CYREG_PRT12_PRT
CPURST_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
CPURST_n__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
CPURST_n__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
CPURST_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
CPURST_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
CPURST_n__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
CPURST_n__PS EQU CYREG_PRT12_PS
CPURST_n__SHIFT EQU 0
CPURST_n__SIO_CFG EQU CYREG_PRT12_SIO_CFG
CPURST_n__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
CPURST_n__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
CPURST_n__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
CPURST_n__SLW EQU CYREG_PRT12_SLW

/* DMA_A0_7 */
DMA_A0_7_Sync_ctrl_reg__0__MASK EQU 0x01
DMA_A0_7_Sync_ctrl_reg__0__POS EQU 0
DMA_A0_7_Sync_ctrl_reg__1__MASK EQU 0x02
DMA_A0_7_Sync_ctrl_reg__1__POS EQU 1
DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DMA_A0_7_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
DMA_A0_7_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
DMA_A0_7_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DMA_A0_7_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DMA_A0_7_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
DMA_A0_7_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
DMA_A0_7_Sync_ctrl_reg__2__MASK EQU 0x04
DMA_A0_7_Sync_ctrl_reg__2__POS EQU 2
DMA_A0_7_Sync_ctrl_reg__3__MASK EQU 0x08
DMA_A0_7_Sync_ctrl_reg__3__POS EQU 3
DMA_A0_7_Sync_ctrl_reg__4__MASK EQU 0x10
DMA_A0_7_Sync_ctrl_reg__4__POS EQU 4
DMA_A0_7_Sync_ctrl_reg__5__MASK EQU 0x20
DMA_A0_7_Sync_ctrl_reg__5__POS EQU 5
DMA_A0_7_Sync_ctrl_reg__6__MASK EQU 0x40
DMA_A0_7_Sync_ctrl_reg__6__POS EQU 6
DMA_A0_7_Sync_ctrl_reg__7__MASK EQU 0x80
DMA_A0_7_Sync_ctrl_reg__7__POS EQU 7
DMA_A0_7_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
DMA_A0_7_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
DMA_A0_7_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DMA_A0_7_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
DMA_A0_7_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
DMA_A0_7_Sync_ctrl_reg__MASK EQU 0xFF
DMA_A0_7_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DMA_A0_7_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
DMA_A0_7_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* MAIN_CLK */
MAIN_CLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
MAIN_CLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
MAIN_CLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
MAIN_CLK__CFG2_SRC_SEL_MASK EQU 0x07
MAIN_CLK__INDEX EQU 0x01
MAIN_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MAIN_CLK__PM_ACT_MSK EQU 0x02
MAIN_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MAIN_CLK__PM_STBY_MSK EQU 0x02
MAIN_CLK_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
MAIN_CLK_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
MAIN_CLK_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
MAIN_CLK_1__CFG2_SRC_SEL_MASK EQU 0x07
MAIN_CLK_1__INDEX EQU 0x00
MAIN_CLK_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
MAIN_CLK_1__PM_ACT_MSK EQU 0x01
MAIN_CLK_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
MAIN_CLK_1__PM_STBY_MSK EQU 0x01

/* MEM_CTRL */
MEM_CTRL_Sync_ctrl_reg__0__MASK EQU 0x01
MEM_CTRL_Sync_ctrl_reg__0__POS EQU 0
MEM_CTRL_Sync_ctrl_reg__1__MASK EQU 0x02
MEM_CTRL_Sync_ctrl_reg__1__POS EQU 1
MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
MEM_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
MEM_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
MEM_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
MEM_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
MEM_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
MEM_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
MEM_CTRL_Sync_ctrl_reg__2__MASK EQU 0x04
MEM_CTRL_Sync_ctrl_reg__2__POS EQU 2
MEM_CTRL_Sync_ctrl_reg__3__MASK EQU 0x08
MEM_CTRL_Sync_ctrl_reg__3__POS EQU 3
MEM_CTRL_Sync_ctrl_reg__4__MASK EQU 0x10
MEM_CTRL_Sync_ctrl_reg__4__POS EQU 4
MEM_CTRL_Sync_ctrl_reg__5__MASK EQU 0x20
MEM_CTRL_Sync_ctrl_reg__5__POS EQU 5
MEM_CTRL_Sync_ctrl_reg__6__MASK EQU 0x40
MEM_CTRL_Sync_ctrl_reg__6__POS EQU 6
MEM_CTRL_Sync_ctrl_reg__7__MASK EQU 0x80
MEM_CTRL_Sync_ctrl_reg__7__POS EQU 7
MEM_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
MEM_CTRL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
MEM_CTRL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
MEM_CTRL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
MEM_CTRL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
MEM_CTRL_Sync_ctrl_reg__MASK EQU 0xFF
MEM_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MEM_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MEM_CTRL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* BANK_ADDR */
BANK_ADDR_Sync_ctrl_reg__0__MASK EQU 0x01
BANK_ADDR_Sync_ctrl_reg__0__POS EQU 0
BANK_ADDR_Sync_ctrl_reg__1__MASK EQU 0x02
BANK_ADDR_Sync_ctrl_reg__1__POS EQU 1
BANK_ADDR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
BANK_ADDR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
BANK_ADDR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
BANK_ADDR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
BANK_ADDR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
BANK_ADDR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
BANK_ADDR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
BANK_ADDR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
BANK_ADDR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
BANK_ADDR_Sync_ctrl_reg__2__MASK EQU 0x04
BANK_ADDR_Sync_ctrl_reg__2__POS EQU 2
BANK_ADDR_Sync_ctrl_reg__3__MASK EQU 0x08
BANK_ADDR_Sync_ctrl_reg__3__POS EQU 3
BANK_ADDR_Sync_ctrl_reg__4__MASK EQU 0x10
BANK_ADDR_Sync_ctrl_reg__4__POS EQU 4
BANK_ADDR_Sync_ctrl_reg__5__MASK EQU 0x20
BANK_ADDR_Sync_ctrl_reg__5__POS EQU 5
BANK_ADDR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
BANK_ADDR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
BANK_ADDR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
BANK_ADDR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
BANK_ADDR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
BANK_ADDR_Sync_ctrl_reg__MASK EQU 0x3F
BANK_ADDR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
BANK_ADDR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
BANK_ADDR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* DMA_A8_15 */
DMA_A8_15_Sync_ctrl_reg__0__MASK EQU 0x01
DMA_A8_15_Sync_ctrl_reg__0__POS EQU 0
DMA_A8_15_Sync_ctrl_reg__1__MASK EQU 0x02
DMA_A8_15_Sync_ctrl_reg__1__POS EQU 1
DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
DMA_A8_15_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
DMA_A8_15_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
DMA_A8_15_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
DMA_A8_15_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
DMA_A8_15_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
DMA_A8_15_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
DMA_A8_15_Sync_ctrl_reg__2__MASK EQU 0x04
DMA_A8_15_Sync_ctrl_reg__2__POS EQU 2
DMA_A8_15_Sync_ctrl_reg__3__MASK EQU 0x08
DMA_A8_15_Sync_ctrl_reg__3__POS EQU 3
DMA_A8_15_Sync_ctrl_reg__4__MASK EQU 0x10
DMA_A8_15_Sync_ctrl_reg__4__POS EQU 4
DMA_A8_15_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
DMA_A8_15_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
DMA_A8_15_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
DMA_A8_15_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
DMA_A8_15_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
DMA_A8_15_Sync_ctrl_reg__MASK EQU 0x1F
DMA_A8_15_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DMA_A8_15_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
DMA_A8_15_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* SRAMCS1_n */
SRAMCS1_n__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
SRAMCS1_n__0__MASK EQU 0x08
SRAMCS1_n__0__PC EQU CYREG_PRT5_PC3
SRAMCS1_n__0__PORT EQU 5
SRAMCS1_n__0__SHIFT EQU 3
SRAMCS1_n__AG EQU CYREG_PRT5_AG
SRAMCS1_n__AMUX EQU CYREG_PRT5_AMUX
SRAMCS1_n__BIE EQU CYREG_PRT5_BIE
SRAMCS1_n__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SRAMCS1_n__BYP EQU CYREG_PRT5_BYP
SRAMCS1_n__CTL EQU CYREG_PRT5_CTL
SRAMCS1_n__DM0 EQU CYREG_PRT5_DM0
SRAMCS1_n__DM1 EQU CYREG_PRT5_DM1
SRAMCS1_n__DM2 EQU CYREG_PRT5_DM2
SRAMCS1_n__DR EQU CYREG_PRT5_DR
SRAMCS1_n__INP_DIS EQU CYREG_PRT5_INP_DIS
SRAMCS1_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SRAMCS1_n__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SRAMCS1_n__LCD_EN EQU CYREG_PRT5_LCD_EN
SRAMCS1_n__MASK EQU 0x08
SRAMCS1_n__PORT EQU 5
SRAMCS1_n__PRT EQU CYREG_PRT5_PRT
SRAMCS1_n__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SRAMCS1_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SRAMCS1_n__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SRAMCS1_n__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SRAMCS1_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SRAMCS1_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SRAMCS1_n__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SRAMCS1_n__PS EQU CYREG_PRT5_PS
SRAMCS1_n__SHIFT EQU 3
SRAMCS1_n__SLW EQU CYREG_PRT5_SLW

/* CLK_4p9152 */
CLK_4p9152__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
CLK_4p9152__0__MASK EQU 0x04
CLK_4p9152__0__PC EQU CYREG_PRT4_PC2
CLK_4p9152__0__PORT EQU 4
CLK_4p9152__0__SHIFT EQU 2
CLK_4p9152__AG EQU CYREG_PRT4_AG
CLK_4p9152__AMUX EQU CYREG_PRT4_AMUX
CLK_4p9152__BIE EQU CYREG_PRT4_BIE
CLK_4p9152__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CLK_4p9152__BYP EQU CYREG_PRT4_BYP
CLK_4p9152__CTL EQU CYREG_PRT4_CTL
CLK_4p9152__DM0 EQU CYREG_PRT4_DM0
CLK_4p9152__DM1 EQU CYREG_PRT4_DM1
CLK_4p9152__DM2 EQU CYREG_PRT4_DM2
CLK_4p9152__DR EQU CYREG_PRT4_DR
CLK_4p9152__INP_DIS EQU CYREG_PRT4_INP_DIS
CLK_4p9152__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CLK_4p9152__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CLK_4p9152__LCD_EN EQU CYREG_PRT4_LCD_EN
CLK_4p9152__MASK EQU 0x04
CLK_4p9152__PORT EQU 4
CLK_4p9152__PRT EQU CYREG_PRT4_PRT
CLK_4p9152__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CLK_4p9152__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CLK_4p9152__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CLK_4p9152__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CLK_4p9152__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CLK_4p9152__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CLK_4p9152__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CLK_4p9152__PS EQU CYREG_PRT4_PS
CLK_4p9152__SHIFT EQU 2
CLK_4p9152__SLW EQU CYREG_PRT4_SLW

/* Status_Reg_2 */
Status_Reg_2_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__0__POS EQU 0
Status_Reg_2_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_2_sts_sts_reg__1__POS EQU 1
Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Status_Reg_2_sts_sts_reg__MASK EQU 0x03
Status_Reg_2_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Status_Reg_2_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Status_Reg_2_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* UART_Data_P2Z */
UART_Data_P2Z_Sync_ctrl_reg__0__MASK EQU 0x01
UART_Data_P2Z_Sync_ctrl_reg__0__POS EQU 0
UART_Data_P2Z_Sync_ctrl_reg__1__MASK EQU 0x02
UART_Data_P2Z_Sync_ctrl_reg__1__POS EQU 1
UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_Data_P2Z_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_Data_P2Z_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_Data_P2Z_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_Data_P2Z_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_Data_P2Z_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_Data_P2Z_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_Data_P2Z_Sync_ctrl_reg__2__MASK EQU 0x04
UART_Data_P2Z_Sync_ctrl_reg__2__POS EQU 2
UART_Data_P2Z_Sync_ctrl_reg__3__MASK EQU 0x08
UART_Data_P2Z_Sync_ctrl_reg__3__POS EQU 3
UART_Data_P2Z_Sync_ctrl_reg__4__MASK EQU 0x10
UART_Data_P2Z_Sync_ctrl_reg__4__POS EQU 4
UART_Data_P2Z_Sync_ctrl_reg__5__MASK EQU 0x20
UART_Data_P2Z_Sync_ctrl_reg__5__POS EQU 5
UART_Data_P2Z_Sync_ctrl_reg__6__MASK EQU 0x40
UART_Data_P2Z_Sync_ctrl_reg__6__POS EQU 6
UART_Data_P2Z_Sync_ctrl_reg__7__MASK EQU 0x80
UART_Data_P2Z_Sync_ctrl_reg__7__POS EQU 7
UART_Data_P2Z_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_Data_P2Z_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_Data_P2Z_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_Data_P2Z_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_Data_P2Z_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_Data_P2Z_Sync_ctrl_reg__MASK EQU 0xFF
UART_Data_P2Z_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_Data_P2Z_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_Data_P2Z_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* UART_Data_Z2P */
UART_Data_Z2P_sts_sts_reg__0__MASK EQU 0x01
UART_Data_Z2P_sts_sts_reg__0__POS EQU 0
UART_Data_Z2P_sts_sts_reg__1__MASK EQU 0x02
UART_Data_Z2P_sts_sts_reg__1__POS EQU 1
UART_Data_Z2P_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_Data_Z2P_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_Data_Z2P_sts_sts_reg__2__MASK EQU 0x04
UART_Data_Z2P_sts_sts_reg__2__POS EQU 2
UART_Data_Z2P_sts_sts_reg__3__MASK EQU 0x08
UART_Data_Z2P_sts_sts_reg__3__POS EQU 3
UART_Data_Z2P_sts_sts_reg__4__MASK EQU 0x10
UART_Data_Z2P_sts_sts_reg__4__POS EQU 4
UART_Data_Z2P_sts_sts_reg__5__MASK EQU 0x20
UART_Data_Z2P_sts_sts_reg__5__POS EQU 5
UART_Data_Z2P_sts_sts_reg__6__MASK EQU 0x40
UART_Data_Z2P_sts_sts_reg__6__POS EQU 6
UART_Data_Z2P_sts_sts_reg__7__MASK EQU 0x80
UART_Data_Z2P_sts_sts_reg__7__POS EQU 7
UART_Data_Z2P_sts_sts_reg__MASK EQU 0xFF
UART_Data_Z2P_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_Data_Z2P_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_Data_Z2P_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_Data_Z2P_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_Data_Z2P_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_Data_Z2P_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_Data_Z2P_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Z80_IO_Address */
Z80_IO_Address_sts_sts_reg__0__MASK EQU 0x01
Z80_IO_Address_sts_sts_reg__0__POS EQU 0
Z80_IO_Address_sts_sts_reg__1__MASK EQU 0x02
Z80_IO_Address_sts_sts_reg__1__POS EQU 1
Z80_IO_Address_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Z80_IO_Address_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Z80_IO_Address_sts_sts_reg__2__MASK EQU 0x04
Z80_IO_Address_sts_sts_reg__2__POS EQU 2
Z80_IO_Address_sts_sts_reg__3__MASK EQU 0x08
Z80_IO_Address_sts_sts_reg__3__POS EQU 3
Z80_IO_Address_sts_sts_reg__4__MASK EQU 0x10
Z80_IO_Address_sts_sts_reg__4__POS EQU 4
Z80_IO_Address_sts_sts_reg__5__MASK EQU 0x20
Z80_IO_Address_sts_sts_reg__5__POS EQU 5
Z80_IO_Address_sts_sts_reg__6__MASK EQU 0x40
Z80_IO_Address_sts_sts_reg__6__POS EQU 6
Z80_IO_Address_sts_sts_reg__7__MASK EQU 0x80
Z80_IO_Address_sts_sts_reg__7__POS EQU 7
Z80_IO_Address_sts_sts_reg__MASK EQU 0xFF
Z80_IO_Address_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
Z80_IO_Address_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Z80_IO_Address_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Z80_IO_Address_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Z80_IO_Address_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Z80_IO_Address_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Z80_IO_Address_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
