BORGER, E., AND HUGGINS, J. K. 1998. Abstract State Machines 1988-1998: Commented ASM Bibliography. Bull. EATCS 64 (Feb.), 105-127.
Egon BÃ¶rger , S. Mazzanti, A Practical Method for Rigorously Controllable Hardware Design, Proceedings of the 10th International Conference of Z Users on The Z Formal Specification Notation, p.151-187, April 03-04, 1997
Stephen B. Furber, VLSI RISC Architecture and Organization, Marcel Dekker, Inc., New York, NY, 1989
GUREVICH, Y. 1988. Logic and the challenge of computer science. In Current Trends in Theoretical Computer Science, E. B~rger, ed. Computer Science Press, 1-57.
GUREVICH, Y. 1993. Evolving algebras: An attempt to discover semantics. In Current Trends in Theoretical Computer Science, G. Rozenberg and A. Salomaa, eds. World Scientific, 266 -292.
Yuri Gurevich, Evolving algebras 1993: Lipari guide, Specification and validation methods, Oxford University Press, Inc., New York, NY, 1995
GUREVICH, Y. 1995b. Platonism, constructivism, and computer proofs vs. proofs by hand. Bull. EATCS 47 (Oct.), 145-166.
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Jozef Hooman, Using PVS for an Assertional Verification of the RPC-Memory Specification Problem, Formal Systems Specification, The RPC-Memory Specification Case Study (the book grow out of a Dagstuhl Seminar, September 1994), p.275-304, January 1996
HUGGINS, J. K., ED. 1998. Abstract State Machine Home Page. EECS Department, Univ. Michigan, Ann Arbor, Mich., http://www.eecs.umich.edu/gasm/.
HUGGINS, g. K., AND VAN CAMPENHOUT, D. 1997. Specification and verification of pipelining in the ARM2 RISC microprocessor. In Digest of the IEEE International High Level Design Validation and Test Workshop. IEEE Computer Science Press, Los Alamitos, CA, 186-193.
HUGGINS, g. K., AND VAN CAMPENHOUT, D. 1998. Specification and verification of pipelining in the ARM2 RISC microprocessor. Tech. Rep. CSE-TR-371-98. EECS Dept. Univ. Michigan, Ann Arbor, MI.
Robert B. Jones , David L. Dill , Jerry R. Burch, Efficient validity checking for processor verification, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.2-6, November 05-09, 1995, San Jose, California, USA
Jeremy Levitt , Kunle Olukotun, A scalable formal verification methodology for pipelined microprocessors, Proceedings of the 33rd annual Design Automation Conference, p.558-563, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240624]
MCFARLAND, M. C. 1993. Formal verification of sequential hardware, a tutorial. IEEE Trans. Computer-Aided Design 12, (May), 633-654.
SCHELLHORN, G., AND AHRENDT, W. 1997. Reasoning about abstract state machines: The WAM case study. J. Univ. Comput. Sci. 3, 4, 377-413.
CORPORATE VLSI Technology, Inc., RISC: Acorn RISC machine family data manual, Prentice-Hall, Inc., Upper Saddle River, NJ, 1990
WINTER, K. 1997. Model checking for abstract state machines. J. Univ. Comput. Sci. 3, 5, 689-701.
ZIMMERMAN, W., AND GAUL, T. 1997. On the construction of correct compiler back-ends: An ASM approach. J. Univ. Comput. Sci. 3, 5, 504-567.
