{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682613624901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2022  Intel Corporation. All rights reserved. " "Copyright (C) 2022  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 11:40:24 2023 " "Processing started: Thu Apr 27 11:40:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682613624902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682613624902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682613624902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682613624920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682613625381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682613625381 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1682613625410 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1682613625410 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682613627722 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682613628086 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682613628129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.584 " "Worst-case setup slack is 1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.584               0.000 iCLK  " "    1.584               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613628567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 iCLK  " "    0.332               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613628667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682613628677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682613628685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 iCLK  " "    9.628               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613628712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613628712 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613629381 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 37 " "Number of Synchronizer Chains Found: 37" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613629381 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613629381 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613629381 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.455 ns " "Worst Case Available Settling Time: 19.455 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613629381 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613629381 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613629381 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.584 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613629461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.584  " "Path #1: Setup slack is 1.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\] " "From Node    : ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\] " "To Node      : EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125  R        clock network delay " "     3.125      3.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.232     uTco  ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\] " "     3.357      0.232     uTco  ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      0.000 FF  CELL  ID_EX\|x7\|s_Q\[9\]\|q " "     3.357      0.000 FF  CELL  ID_EX\|x7\|s_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.714      1.357 FF    IC  ALU0\|Mux0~0\|datac " "     4.714      1.357 FF    IC  ALU0\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.995      0.281 FF  CELL  ALU0\|Mux0~0\|combout " "     4.995      0.281 FF  CELL  ALU0\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.253      0.258 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|datad " "     5.253      0.258 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.378      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|combout " "     5.378      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.661      0.283 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|datab " "     5.661      0.283 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.086      0.425 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|combout " "     6.086      0.425 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.507      0.421 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|datac " "     6.507      0.421 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.788      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|combout " "     6.788      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.045      0.257 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|datac " "     7.045      0.257 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.326      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|combout " "     7.326      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.582      0.256 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|datac " "     7.582      0.256 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.863      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|combout " "     7.863      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.113      0.250 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|datad " "     8.113      0.250 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.238      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|combout " "     8.238      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.537      0.299 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|dataa " "     8.537      0.299 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.961      0.424 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|combout " "     8.961      0.424 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.218      0.257 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|datac " "     9.218      0.257 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|combout " "     9.499      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.748      0.249 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|datad " "     9.748      0.249 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.873      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|combout " "     9.873      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.171      0.298 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|dataa " "    10.171      0.298 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.595      0.424 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|combout " "    10.595      0.424 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.832      0.237 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|datad " "    10.832      0.237 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.957      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|combout " "    10.957      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.217      0.260 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|datac " "    11.217      0.260 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.498      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|combout " "    11.498      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.746      0.248 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|datad " "    11.746      0.248 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.871      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|combout " "    11.871      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.124      0.253 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|datad " "    12.124      0.253 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.249      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|combout " "    12.249      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.986      0.737 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|datac " "    12.986      0.737 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.267      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|combout " "    13.267      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.515      0.248 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|datad " "    13.515      0.248 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.640      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|combout " "    13.640      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.889      0.249 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|datad " "    13.889      0.249 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.014      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|combout " "    14.014      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.266      0.252 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|datad " "    14.266      0.252 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|combout " "    14.391      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.649      0.258 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|datac " "    14.649      0.258 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.930      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|combout " "    14.930      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.185      0.255 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|datac " "    15.185      0.255 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.466      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|combout " "    15.466      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.718      0.252 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|datad " "    15.718      0.252 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.843      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|combout " "    15.843      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.095      0.252 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|datad " "    16.095      0.252 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|combout " "    16.220      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.470      0.250 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|datad " "    16.470      0.250 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.595      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|combout " "    16.595      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.835      0.240 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|datad " "    16.835      0.240 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.960      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|combout " "    16.960      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.199      0.239 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|datad " "    17.199      0.239 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.324      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|combout " "    17.324      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.561      0.237 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|datad " "    17.561      0.237 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.686      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|combout " "    17.686      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.112      0.426 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|datad " "    18.112      0.426 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.237      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|combout " "    18.237      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.477      0.240 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|datad " "    18.477      0.240 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.602      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|combout " "    18.602      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.842      0.240 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|datad " "    18.842      0.240 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.967      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|combout " "    18.967      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.204      0.237 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|datad " "    19.204      0.237 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.329      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|combout " "    19.329      0.125 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.597      0.268 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|datac " "    19.597      0.268 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.878      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|combout " "    19.878      0.281 FF  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.106      0.228 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|datad " "    20.106      0.228 FF    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.256      0.150 FR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|combout " "    20.256      0.150 FR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.157      0.901 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]~10\|datad " "    21.157      0.901 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.312      0.155 RR  CELL  EX_MEM\|x1_5\|s_Q\[0\]~10\|combout " "    21.312      0.155 RR  CELL  EX_MEM\|x1_5\|s_Q\[0\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.312      0.000 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]\|d " "    21.312      0.000 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.399      0.087 RR  CELL  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\] " "    21.399      0.087 RR  CELL  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.953      2.953  R        clock network delay " "    22.953      2.953  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.985      0.032           clock pessimism removed " "    22.985      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.965     -0.020           clock uncertainty " "    22.965     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.983      0.018     uTsu  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\] " "    22.983      0.018     uTsu  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.399 " "Data Arrival Time  :    21.399" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.983 " "Data Required Time :    22.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.584  " "Slack              :     1.584 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629461 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613629461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613629526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.332  " "Path #1: Hold slack is 0.332 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\] " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      2.927  R        clock network delay " "     2.927      2.927  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.232     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\] " "     3.159      0.232     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.159      0.000 RR  CELL  EX_MEM\|x1_3\|s_Q\[31\]\|q " "     3.159      0.000 RR  CELL  EX_MEM\|x1_3\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.858      0.699 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[8\] " "     3.858      0.699 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.930      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.930      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.408      3.408  R        clock network delay " "     3.408      3.408  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376     -0.032           clock pessimism removed " "     3.376     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000           clock uncertainty " "     3.376      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.598      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.930 " "Data Arrival Time  :     3.930" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.598 " "Data Required Time :     3.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.332  " "Slack              :     0.332 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613629526 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613629526 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682613629527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682613629571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682613631133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.221 " "Worst-case setup slack is 3.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.221               0.000 iCLK  " "    3.221               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613632240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 iCLK  " "    0.343               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613632329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682613632336 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682613632343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613632364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613632364 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613633045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 37 " "Number of Synchronizer Chains Found: 37" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613633045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613633045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613633045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.826 ns " "Worst Case Available Settling Time: 20.826 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613633045 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613633045 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613633045 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.221 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.221" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613633124 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.221  " "Path #1: Setup slack is 3.221 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\] " "From Node    : ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\] " "To Node      : EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.840      2.840  R        clock network delay " "     2.840      2.840  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053      0.213     uTco  ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\] " "     3.053      0.213     uTco  ID_EX_reg:ID_EX\|dffg_N:x7\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053      0.000 RR  CELL  ID_EX\|x7\|s_Q\[9\]\|q " "     3.053      0.000 RR  CELL  ID_EX\|x7\|s_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.283      1.230 RR    IC  ALU0\|Mux0~0\|datac " "     4.283      1.230 RR    IC  ALU0\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.548      0.265 RR  CELL  ALU0\|Mux0~0\|combout " "     4.548      0.265 RR  CELL  ALU0\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.755      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|datad " "     4.755      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.899      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|combout " "     4.899      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:0:full_adderlist\|and_1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.127      0.228 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|datab " "     5.127      0.228 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.491      0.364 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|combout " "     5.491      0.364 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:1:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.878      0.387 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|datac " "     5.878      0.387 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.143      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|combout " "     6.143      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:2:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.350      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|datac " "     6.350      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.615      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|combout " "     6.615      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:3:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.822      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|datac " "     6.822      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.087      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|combout " "     7.087      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:4:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.297      0.210 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|datad " "     7.297      0.210 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.441      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|combout " "     7.441      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:5:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.681      0.240 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|dataa " "     7.681      0.240 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.048      0.367 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|combout " "     8.048      0.367 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:6:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.255      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|datac " "     8.255      0.207 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.520      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|combout " "     8.520      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:7:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.729      0.209 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|datad " "     8.729      0.209 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.873      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|combout " "     8.873      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:8:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.113      0.240 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|dataa " "     9.113      0.240 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.480      0.367 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|combout " "     9.480      0.367 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:9:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.674      0.194 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|datad " "     9.674      0.194 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.818      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|combout " "     9.818      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:10:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.028      0.210 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|datac " "    10.028      0.210 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.293      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|combout " "    10.293      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:11:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501      0.208 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|datad " "    10.501      0.208 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.645      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|combout " "    10.645      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:12:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.857      0.212 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|datad " "    10.857      0.212 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.001      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|combout " "    11.001      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:13:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.689      0.688 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|datac " "    11.689      0.688 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.954      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|combout " "    11.954      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:14:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.162      0.208 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|datad " "    12.162      0.208 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.306      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|combout " "    12.306      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:15:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.515      0.209 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|datad " "    12.515      0.209 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.659      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|combout " "    12.659      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:16:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.870      0.211 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|datad " "    12.870      0.211 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.014      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|combout " "    13.014      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:17:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.222      0.208 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|datac " "    13.222      0.208 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.487      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|combout " "    13.487      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:18:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.693      0.206 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|datac " "    13.693      0.206 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.958      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|combout " "    13.958      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:19:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.169      0.211 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|datad " "    14.169      0.211 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.313      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|combout " "    14.313      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:20:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.524      0.211 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|datad " "    14.524      0.211 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.668      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|combout " "    14.668      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:21:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.878      0.210 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|datad " "    14.878      0.210 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.022      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|combout " "    15.022      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:22:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.217      0.195 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|datad " "    15.217      0.195 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.361      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|combout " "    15.361      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:23:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.556      0.195 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|datad " "    15.556      0.195 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.700      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|combout " "    15.700      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:24:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.894      0.194 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|datad " "    15.894      0.194 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.038      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|combout " "    16.038      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:25:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.438      0.400 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|datad " "    16.438      0.400 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.582      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|combout " "    16.582      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:26:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.778      0.196 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|datad " "    16.778      0.196 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.922      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|combout " "    16.922      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:27:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.118      0.196 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|datad " "    17.118      0.196 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.262      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|combout " "    17.262      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:28:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.456      0.194 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|datad " "    17.456      0.194 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.600      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|combout " "    17.600      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:29:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.813      0.213 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|datac " "    17.813      0.213 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.078      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|combout " "    18.078      0.265 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:30:full_adderlist\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.267      0.189 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|datad " "    18.267      0.189 RR    IC  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.411      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|combout " "    18.411      0.144 RR  CELL  ALU0\|ADDER_SUBTRACTOR\|\\G_full_adder:31:full_adderlist\|xor_2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.263      0.852 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]~10\|datad " "    19.263      0.852 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.407      0.144 RR  CELL  EX_MEM\|x1_5\|s_Q\[0\]~10\|combout " "    19.407      0.144 RR  CELL  EX_MEM\|x1_5\|s_Q\[0\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.407      0.000 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]\|d " "    19.407      0.000 RR    IC  EX_MEM\|x1_5\|s_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.487      0.080 RR  CELL  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\] " "    19.487      0.080 RR  CELL  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.681      2.681  R        clock network delay " "    22.681      2.681  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.709      0.028           clock pessimism removed " "    22.709      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.689     -0.020           clock uncertainty " "    22.689     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.708      0.019     uTsu  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\] " "    22.708      0.019     uTsu  EX_MEM_reg:EX_MEM\|dffg_N:x1_5\|s_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.487 " "Data Arrival Time  :    19.487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.708 " "Data Required Time :    22.708" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.221  " "Slack              :     3.221 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633124 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613633124 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613633190 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.343  " "Path #1: Hold slack is 0.343 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\] " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.654      2.654  R        clock network delay " "     2.654      2.654  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.867      0.213     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\] " "     2.867      0.213     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.867      0.000 FF  CELL  EX_MEM\|x1_3\|s_Q\[31\]\|q " "     2.867      0.000 FF  CELL  EX_MEM\|x1_3\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.519      0.652 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[8\] " "     3.519      0.652 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.598      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054     -0.028           clock pessimism removed " "     3.054     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000           clock uncertainty " "     3.054      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.598 " "Data Arrival Time  :     3.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.255 " "Data Required Time :     3.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.343  " "Slack              :     0.343 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613633190 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613633190 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682613633191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.487 " "Worst-case setup slack is 10.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.487               0.000 iCLK  " "   10.487               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613633789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 iCLK  " "    0.137               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613633879 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682613633889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682613633898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682613633924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682613633924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613634610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 37 " "Number of Synchronizer Chains Found: 37" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613634610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613634610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613634610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.282 ns " "Worst Case Available Settling Time: 29.282 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613634610 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682613634610 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613634610 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.487 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.487" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613634742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.487  " "Path #1: Setup slack is 10.487 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : dffg_N:PC_Register\|s_Q\[3\] " "From Node    : dffg_N:PC_Register\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : dffg_N:PC_Register\|s_Q\[3\] " "To Node      : dffg_N:PC_Register\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638      1.638  R        clock network delay " "     1.638      1.638  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.743      0.105     uTco  dffg_N:PC_Register\|s_Q\[3\] " "     1.743      0.105     uTco  dffg_N:PC_Register\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.743      0.000 FF  CELL  PC_Register\|s_Q\[3\]\|q " "     1.743      0.000 FF  CELL  PC_Register\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.935      0.192 FF    IC  s_IMemAddr\[3\]~1\|datab " "     1.935      0.192 FF    IC  s_IMemAddr\[3\]~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.192 FF  CELL  s_IMemAddr\[3\]~1\|combout " "     2.127      0.192 FF  CELL  s_IMemAddr\[3\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.335      1.208 FF    IC  IMem\|ram~37830\|dataa " "     3.335      1.208 FF    IC  IMem\|ram~37830\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.204 FF  CELL  IMem\|ram~37830\|combout " "     3.539      0.204 FF  CELL  IMem\|ram~37830\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.092      0.553 FF    IC  IMem\|ram~37831\|dataa " "     4.092      0.553 FF    IC  IMem\|ram~37831\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.296      0.204 FF  CELL  IMem\|ram~37831\|combout " "     4.296      0.204 FF  CELL  IMem\|ram~37831\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.847      0.551 FF    IC  IMem\|ram~37834\|datad " "     4.847      0.551 FF    IC  IMem\|ram~37834\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.910      0.063 FF  CELL  IMem\|ram~37834\|combout " "     4.910      0.063 FF  CELL  IMem\|ram~37834\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.044      0.134 FF    IC  IMem\|ram~37837\|datab " "     5.044      0.134 FF    IC  IMem\|ram~37837\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.251      0.207 FF  CELL  IMem\|ram~37837\|combout " "     5.251      0.207 FF  CELL  IMem\|ram~37837\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.892      0.641 FF    IC  IMem\|ram~37838\|datab " "     5.892      0.641 FF    IC  IMem\|ram~37838\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.085      0.193 FF  CELL  IMem\|ram~37838\|combout " "     6.085      0.193 FF  CELL  IMem\|ram~37838\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.313      1.228 FF    IC  IMem\|ram~37881\|datac " "     7.313      1.228 FF    IC  IMem\|ram~37881\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      0.133 FF  CELL  IMem\|ram~37881\|combout " "     7.446      0.133 FF  CELL  IMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.579      0.133 FF    IC  IMem\|ram~37924\|dataa " "     7.579      0.133 FF    IC  IMem\|ram~37924\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.772      0.193 FF  CELL  IMem\|ram~37924\|combout " "     7.772      0.193 FF  CELL  IMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.879      0.107 FF    IC  IMem\|ram~38095\|datad " "     7.879      0.107 FF    IC  IMem\|ram~38095\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.942      0.063 FF  CELL  IMem\|ram~38095\|combout " "     7.942      0.063 FF  CELL  IMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.079      0.137 FF    IC  IMem\|ram~38266\|dataa " "     8.079      0.137 FF    IC  IMem\|ram~38266\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.283      0.204 FF  CELL  IMem\|ram~38266\|combout " "     8.283      0.204 FF  CELL  IMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.629      0.346 FF    IC  HARZARD_DETECTOR\|Equal4~0\|dataa " "     8.629      0.346 FF    IC  HARZARD_DETECTOR\|Equal4~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.827      0.198 FR  CELL  HARZARD_DETECTOR\|Equal4~0\|combout " "     8.827      0.198 FR  CELL  HARZARD_DETECTOR\|Equal4~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.928      0.101 RR    IC  HARZARD_DETECTOR\|o_stall~13\|datac " "     8.928      0.101 RR    IC  HARZARD_DETECTOR\|o_stall~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.053      0.125 RF  CELL  HARZARD_DETECTOR\|o_stall~13\|combout " "     9.053      0.125 RF  CELL  HARZARD_DETECTOR\|o_stall~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.190      0.137 FF    IC  HARZARD_DETECTOR\|o_stall~16\|dataa " "     9.190      0.137 FF    IC  HARZARD_DETECTOR\|o_stall~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.394      0.204 FF  CELL  HARZARD_DETECTOR\|o_stall~16\|combout " "     9.394      0.204 FF  CELL  HARZARD_DETECTOR\|o_stall~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.508      0.114 FF    IC  PC_Register\|s_Q\[24\]~1\|datad " "     9.508      0.114 FF    IC  PC_Register\|s_Q\[24\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.571      0.063 FF  CELL  PC_Register\|s_Q\[24\]~1\|combout " "     9.571      0.063 FF  CELL  PC_Register\|s_Q\[24\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.684      0.113 FF    IC  PC_Register\|s_Q\[24\]~2\|datac " "     9.684      0.113 FF    IC  PC_Register\|s_Q\[24\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      0.133 FF  CELL  PC_Register\|s_Q\[24\]~2\|combout " "     9.817      0.133 FF  CELL  PC_Register\|s_Q\[24\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.811      0.994 FF    IC  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~0\|datad " "    10.811      0.994 FF    IC  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.874      0.063 FF  CELL  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~0\|combout " "    10.874      0.063 FF  CELL  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.984      0.110 FF    IC  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~1\|datad " "    10.984      0.110 FF    IC  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.047      0.063 FF  CELL  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~1\|combout " "    11.047      0.063 FF  CELL  MUX_Jump\|\\G_NBit_MUX:3:MUXI\|g_stage4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.047      0.000 FF    IC  PC_Register\|s_Q\[3\]\|d " "    11.047      0.000 FF    IC  PC_Register\|s_Q\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.097      0.050 FF  CELL  dffg_N:PC_Register\|s_Q\[3\] " "    11.097      0.050 FF  CELL  dffg_N:PC_Register\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.577      1.577  R        clock network delay " "    21.577      1.577  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.597      0.020           clock pessimism removed " "    21.597      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.577     -0.020           clock uncertainty " "    21.577     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.584      0.007     uTsu  dffg_N:PC_Register\|s_Q\[3\] " "    21.584      0.007     uTsu  dffg_N:PC_Register\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.097 " "Data Arrival Time  :    11.097" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.584 " "Data Required Time :    21.584" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.487  " "Slack              :    10.487 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613634743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634808 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613634808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.137  " "Path #1: Hold slack is 0.137 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\] " "From Node    : EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.544      1.544  R        clock network delay " "     1.544      1.544  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      0.105     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\] " "     1.649      0.105     uTco  EX_MEM_reg:EX_MEM\|dffg_N:x1_3\|s_Q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      0.000 RR  CELL  EX_MEM\|x1_3\|s_Q\[31\]\|q " "     1.649      0.000 RR  CELL  EX_MEM\|x1_3\|s_Q\[31\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.975      0.326 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[8\] " "     1.975      0.326 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.011      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     2.011      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.790      1.790  R        clock network delay " "     1.790      1.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.770     -0.020           clock pessimism removed " "     1.770     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.770      0.000           clock uncertainty " "     1.770      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     1.874      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.011 " "Data Arrival Time  :     2.011" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.874 " "Data Required Time :     1.874" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.137  " "Slack              :     0.137 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682613634809 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682613634809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682613636155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682613637216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1284 " "Peak virtual memory: 1284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682613637402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 11:40:37 2023 " "Processing ended: Thu Apr 27 11:40:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682613637402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682613637402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682613637402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682613637402 ""}
