{"version":"1.1.0","info":[["/home/hggmarks/projects/mips-cpu/created/controlUnit.v",[[[[[["control_unit",[[0,0],[14,2]],[[0,7],[0,19]],[],["module"]],[35,0]],[[["clk",[[1,4],[1,18]],[[1,15],[1,18]],["control_unit"],["port","wire"]],["rst",[[1,20],[1,23]],[[1,20],[1,23]],["control_unit"],["port","clk"]],["overflow",[[1,25],[1,33]],[[1,25],[1,33]],["control_unit"],["port","rst"]],["opcode",[[1,35],[1,47]],[[1,41],[1,47]],["control_unit"],["port","overflow"]],["funct",[[1,49],[1,54]],[[1,49],[1,54]],["control_unit"],["port","opcode"]],["PCWrite",[[2,4],[2,22]],[[2,15],[2,22]],["control_unit"],["port","reg"]],["memRW",[[3,4],[3,20]],[[3,15],[3,20]],["control_unit"],["port","reg"]],["IRWrite",[[4,4],[4,22]],[[4,15],[4,22]],["control_unit"],["port","reg"]],["RegWrite",[[5,4],[5,23]],[[5,15],[5,23]],["control_unit"],["port","reg"]],["aluOP",[[6,4],[6,26]],[[6,21],[6,26]],["control_unit"],["port","reg"]],["muxIord",[[7,4],[7,28]],[[7,21],[7,28]],["control_unit"],["port","reg"]],["muxAluSrcA",[[8,4],[8,31]],[[8,21],[8,31]],["control_unit"],["port","reg"]],["muxAluSrcB",[[9,4],[9,31]],[[9,21],[9,31]],["control_unit"],["port","reg"]],["muxRegDst",[[10,4],[10,30]],[[10,21],[10,30]],["control_unit"],["port","reg"]],["muxMemToReg",[[11,4],[11,32]],[[11,21],[11,32]],["control_unit"],["port","reg"]],["muxPCSource",[[12,4],[12,32]],[[12,21],[12,32]],["control_unit"],["port","reg"]],["rstOut",[[13,4],[13,22]],[[13,15],[13,21]],["control_unit"],["port","reg"]],["COUNTER",[[17,0],[17,17]],[[17,10],[17,17]],["control_unit"],["variable","reg"]],["STATE",[[18,0],[18,15]],[[18,10],[18,15]],["control_unit"],["variable","reg"]],["ST_COMMON",[[20,0],[20,27]],[[20,10],[20,19]],["control_unit"],["parameter"]],["ST_ADD",[[21,0],[21,24]],[[21,10],[21,16]],["control_unit"],["parameter"]]]]]]],null,0]]]}