
export class Common {
	static async getDeviceStatus(bus) {}

	static async getInterruptStatusSticky(bus) {}
	static async getInterruptStatusMask(bus) {}
	static async getOutputEnableControl(bus) {}

	static async getPinEnabledControl(bus) {}

	static async getPLLInputSource(bus) {}

	static async getClockControl0(bus) {}
	static async getClockControl1(bus) {}
	static async getClockControl2(bus) {}
	static async getClockControl3(bus) {}
	static async getClockControl4(bus) {}
	static async getClockControl5(bus) {}
	static async getClockControl6(bus) {}
	static async getClockControl7(bus) {}

	static async getClockDisableState3_0(bus) {}
	static async getClockDisableState7_4(bus) {}

	static async getMultiSynthParameters0(bus) {}
	static async getMultiSynthParameters1(bus) {}
	static async getMultiSynthParameters2(bus) {}
	static async getMultiSynthParameters3(bus) {}
	static async getMultiSynthParameters4(bus) {}
	static async getMultiSynthParameters5(bus) {}
	static async getMultiSynthParameters6(bus) {}
	static async getMultiSynthParameters7(bus) {}

	static async getClockOutputDivider6_7(bus) {}

	static async getClockInitialPhaseOffset0(bus) {}
	static async getClockInitialPhaseOffset1(bus) {}
	static async getClockInitialPhaseOffset2(bus) {}
	static async getClockInitialPhaseOffset3(bus) {}
	static async getClockInitialPhaseOffset4(bus) {}
	static async getClockInitialPhaseOffset5(bus) {}

	static async getPLLReset(bus) {}
	static async getCrystalInternalLoadCapacitance(bus) {}


	//
	//
	//


	static async setInterruptStatusSticky(bus, param) {}
	static async setInterruptStatusMask(bus, param) {}
	static async setOutputEnableControl(bus, param) {}

	static async setPinEnabledControl(bus, param) {}

	static async setPLLInputSource(bus, param) {}

	static async setClockControl0(bus, param) {}
	static async setClockControl1(bus, param) {}
	static async setClockControl2(bus, param) {}
	static async setClockControl3(bus, param) {}
	static async setClockControl4(bus, param) {}
	static async setClockControl5(bus, param) {}
	static async setClockControl6(bus, param) {}
	static async setClockControl7(bus, param) {}

	static async setClockDisableState3_0(bus, param) {}
	static async setClockDisableState7_4(bus, param) {}

	static async setMultiSynthParameters0(bus, param) {}
	static async setMultiSynthParameters1(bus, param) {}
	static async setMultiSynthParameters2(bus, param) {}
	static async setMultiSynthParameters3(bus, param) {}
	static async setMultiSynthParameters4(bus, param) {}
	static async setMultiSynthParameters5(bus, param) {}
	static async setMultiSynthParameters6(bus, param) {}
	static async setMultiSynthParameters7(bus, param) {}

	static async setClockOutputDivider6_7(bus, param) {}

	static async setClockInitialPhaseOffset0(bus, param) {}
	static async setClockInitialPhaseOffset1(bus, param) {}
	static async setClockInitialPhaseOffset2(bus, param) {}
	static async setClockInitialPhaseOffset3(bus, param) {}
	static async setClockInitialPhaseOffset4(bus, param) {}
	static async setClockInitialPhaseOffset5(bus, param) {}

	static async setPLLReset(bus, param) {}
	static async setCrystalInternalLoadCapacitance(bus, param) {}
}