INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT'
INFO: [VRFC 10-3107] analyzing entity 'Reset_Delay'
INFO: [VRFC 10-3107] analyzing entity 'SPI_master'
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle'
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle_0'
INFO: [VRFC 10-3107] analyzing entity 'btn_debounce_toggle_1'
INFO: [VRFC 10-3107] analyzing entity 'clk_enabler'
INFO: [VRFC 10-3107] analyzing entity 'processing_system7_v5_5_processing_system7'
INFO: [VRFC 10-3107] analyzing entity 'univ_bin_counter'
INFO: [VRFC 10-3107] analyzing entity 'TTL_SPI_user_logic'
INFO: [VRFC 10-3107] analyzing entity 'TTL_Serial_user_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_processing_system7_0_0'
INFO: [VRFC 10-3107] analyzing entity 'lab5'
INFO: [VRFC 10-3107] analyzing entity 'design_1_lab5_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
