
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.043727                       # Number of seconds simulated
sim_ticks                                1043727176385                       # Number of ticks simulated
final_tick                               1376758837026                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165549                       # Simulator instruction rate (inst/s)
host_op_rate                                   165549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57595931                       # Simulator tick rate (ticks/s)
host_mem_usage                                2354696                       # Number of bytes of host memory used
host_seconds                                 18121.54                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1304861312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1304883264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    535735296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       535735296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     20388458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20388801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8370864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8370864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        21032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1250193864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1250214897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        21032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       513290550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            513290550                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       513290550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        21032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1250193864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1763505446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    20388801                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    8370864                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  20388801                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  8370864                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1304883264                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               535735296                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1304883264                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            535735296                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1274490                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1274526                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1274426                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1273794                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1274003                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1274072                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1274864                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1273793                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1274453                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1274050                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1274360                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1274496                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1274348                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1274625                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1274011                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1274490                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              525662                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              524108                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              522692                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              520195                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              523287                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              523886                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              522699                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              522461                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              526355                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              524702                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             523056                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             520369                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             523110                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             523649                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             522311                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             522322                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1043727089139                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              20388801                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              8370864                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 6280386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6363064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4831625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2913710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  241401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  353498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  363831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  363939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  363949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 363951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 363950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 122550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15171805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.311910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.784873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.130319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65     11599459     76.45%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129      1221850      8.05%     84.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       957650      6.31%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       591281      3.90%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321       229839      1.51%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385       107465      0.71%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        75518      0.50%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        56005      0.37%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        59295      0.39%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        53919      0.36%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        34798      0.23%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        38314      0.25%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        23968      0.16%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        11606      0.08%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        12832      0.08%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025        10203      0.07%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         5727      0.04%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         5886      0.04%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         5497      0.04%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4020      0.03%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         3951      0.03%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         3778      0.02%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         6155      0.04%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         2933      0.02%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         3554      0.02%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         2709      0.02%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         1905      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         1829      0.01%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1453      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1313      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         1270      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         1092      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          997      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1132      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241          953      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          762      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369          774      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          686      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          661      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          575      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          559      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          479      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          510      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          525      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          506      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          511      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          470      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          474      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          547      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          684      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          769      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          692      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          613      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          278      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          291      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          289      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          264      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          287      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          277      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          242      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          175      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          208      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          179      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          212      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          205      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          225      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          181      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          160      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          136      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          156      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          143      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          244      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          171      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          159      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          143      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          208      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          279      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          200      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          135      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          114      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          127      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          118      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           92      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           97      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           90      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           93      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          103      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          120      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           90      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          100      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          124      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          109      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          124      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          112      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           94      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           97      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           87      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           87      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           71      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           86      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           73      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           64      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           71      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           78      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          154      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          310      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          377      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          666      0.00%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          339      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041           42      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           32      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169           37      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233           51      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297           36      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           34      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           34      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           34      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           42      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           31      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           35      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           39      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           44      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           36      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          140      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           32      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           18      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           73      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193        10348      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15171805                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 532037583230                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            1214436889480                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               101944005000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              580455301250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     26094.60                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28469.32                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                59563.92                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1250.21                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       513.29                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1250.21                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               513.29                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        13.78                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.19                       # Average write queue length over time
system.mem_ctrls.readRowHits                  9106848                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4480998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.53                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36291.35                       # Average gap between requests
system.membus.throughput                   1763505385                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            11314300                       # Transaction distribution
system.membus.trans_dist::ReadResp           11314300                       # Transaction distribution
system.membus.trans_dist::Writeback           8370864                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9074501                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9074500                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49148465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49148465                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1840618496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1840618496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1840618496                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         31876950141                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63412167253                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        50019757                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     36399479                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        91899                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     37503074                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        30967593                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.573479                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5445741                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            707372713                       # DTB read hits
system.switch_cpus.dtb.read_misses             360788                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        707733501                       # DTB read accesses
system.switch_cpus.dtb.write_hits           169518064                       # DTB write hits
system.switch_cpus.dtb.write_misses            348992                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       169867056                       # DTB write accesses
system.switch_cpus.dtb.data_hits            876890777                       # DTB hits
system.switch_cpus.dtb.data_misses             709780                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        877600557                       # DTB accesses
system.switch_cpus.itb.fetch_hits           320036294                       # ITB hits
system.switch_cpus.itb.fetch_misses                82                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       320036376                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.switch_cpus.numCycles               3134334250                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    683314145                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3339259130                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            50019757                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     36413334                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             463654744                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       141799228                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1357622715                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1385                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         320036294                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      15575023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2587186344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.290691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.875146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2123531600     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12184631      0.47%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         20583520      0.80%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9165893      0.35%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         15310521      0.59%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         10610985      0.41%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6324178      0.24%     84.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9632425      0.37%     85.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        379842591     14.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2587186344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.015959                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.065381                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        714775909                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1328319883                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         454488398                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       7009128                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       82593025                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      8170401                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           139                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3322092181                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           554                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       82593025                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        792293963                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       771219872                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    198491721                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         384054391                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     358533371                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3112078829                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6744440                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      151939712                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     193603404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2856597528                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4709202509                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1234917165                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   3474285344                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1784004520                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1072592960                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     10398677                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         795150864                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    745264677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    171134076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6005377                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1606120                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2471695784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           99                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2300743418                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     29775218                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    471668758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    504880798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2587186344                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.889284                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.362525                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1498681927     57.93%     57.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    487053497     18.83%     76.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    281039932     10.86%     87.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    150632505      5.82%     93.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     81412628      3.15%     96.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     62964504      2.43%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     19661533      0.76%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4648232      0.18%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1091586      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2587186344                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          250741      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           8271      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           372      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp          1326      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             2      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult    968823320     49.25%     49.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv     985312523     50.08%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9870031      0.50%     99.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3018111      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      5197188      0.23%      0.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     605103076     26.30%     26.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2859942      0.12%     26.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     26.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    339547028     14.76%     41.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      7838320      0.34%     41.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     13873761      0.60%     42.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    240102678     10.44%     52.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv    192419574      8.36%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    723892448     31.46%     92.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    169909403      7.38%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2300743418                       # Type of FU issued
system.switch_cpus.iq.rate                   0.734045                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          1967284697                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.855065                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4358838936                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1019557045                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    848158115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4826894157                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1923812857                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1255522981                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      881175062                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3381655865                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     21414667                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    220044144                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        87023                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5262                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2657260                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    177753792                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       82593025                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       232976796                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      21330426                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2483457097                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts    241028668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     745264677                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    171134076                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           64                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       13847639                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        507933                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         5262                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        68735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        23452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        92187                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2278300771                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     707733501                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22442645                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11761214                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            877600557                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48075274                       # Number of branches executed
system.switch_cpus.iew.exec_stores          169867056                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.726885                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2104436992                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2103681096                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1168372056                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1318444177                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.671173                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.886175                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    469935105                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        91763                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2504593319                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.803216                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.993277                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1946230910     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    186450113      7.44%     85.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    107752710      4.30%     89.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50631913      2.02%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     34219006      1.37%     92.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22683634      0.91%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18242234      0.73%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8931939      0.36%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    129450860      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2504593319                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2011729323                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2011729323                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              693697321                       # Number of memory references committed
system.switch_cpus.commit.loads             525220511                       # Number of loads committed
system.switch_cpus.commit.membars                  22                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47766020                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1241535560                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1225659475                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      5444556                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     129450860                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4854420191                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5045922291                       # The number of ROB writes
system.switch_cpus.timesIdled                 4678936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               547147906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.567167                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.567167                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.638094                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.638094                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1679448585                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       744928290                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1635340724                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1138875520                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        49121610                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2598638                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1074                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1074                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008194                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008194                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2376667652                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  746772546                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         10914503.724092                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         5429760.000952                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          16344263.725044                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                1056                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                1056                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 2250632.246212                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 707170.971591                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.760913                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.239087                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5640.651555                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1      1134144                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2      1134144                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1    137277888                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2    137277888                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  19574693                       # number of replacements
system.l2.tags.tagsinuse                 128404.889054                       # Cycle average of tags in use
system.l2.tags.total_refs                    14161628                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19704604                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.718696                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    57551.737337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     2.479241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 70774.803187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         75.869289                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.439085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.539969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979652                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      7165613                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7165613                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         15245645                       # number of Writeback hits
system.l2.Writeback_hits::total              15245645                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      6933732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6933732                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      14099345                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14099345                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     14099345                       # number of overall hits
system.l2.overall_hits::total                14099345                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          343                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     11313957                       # number of ReadReq misses
system.l2.ReadReq_misses::total              11314300                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      9074501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9074501                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          343                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     20388458                       # number of demand (read+write) misses
system.l2.demand_misses::total               20388801                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          343                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     20388458                       # number of overall misses
system.l2.overall_misses::total              20388801                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     26402220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1000609435801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1000635838021                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 830170878186                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  830170878186                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     26402220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1830780313987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1830806716207                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     26402220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1830780313987                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1830806716207                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     18479570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            18479913                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     15245645                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          15245645                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     16008233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16008233                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     34487803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34488146                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     34487803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34488146                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.612241                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.612249                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.566865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566865                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.591179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.591183                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.591179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.591183                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 76974.402332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88440.272117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88439.924522                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91483.915004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91483.915004                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 76974.402332                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89794.937606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89794.721926                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 76974.402332                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89794.937606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89794.721926                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8370864                       # number of writebacks
system.l2.writebacks::total                   8370864                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          343                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     11313957                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         11314300                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      9074501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        9074501                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     20388458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20388801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     20388458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20388801                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     23773554                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 914545723967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 914569497521                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 762255002580                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 762255002580                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     23773554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1676800726547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1676824500101                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     23773554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1676800726547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1676824500101                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.612241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.612249                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.566865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.566865                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.591179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.591183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.591179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.591183                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69310.653061                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80833.409917                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 80833.060598                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83999.660431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83999.660431                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69310.653061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 82242.645645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82242.428091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69310.653061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 82242.645645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82242.428091                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  3049611653                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           18479913                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          18479913                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         15245645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16008233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16008232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     84221250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              84221936                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        21952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3182940608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3182962560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3182962560                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        26714951973                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            398952                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38904092035                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         4134410921                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 19503011.674026                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  19503011.674026                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1187.331187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1320129694                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          926406.802807                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   105.331187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst         1082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.025716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.264160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.289876                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    320035746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       320035746                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    320035746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        320035746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    320035746                       # number of overall hits
system.cpu.icache.overall_hits::total       320035746                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          547                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           547                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          547                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            547                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          547                       # number of overall misses
system.cpu.icache.overall_misses::total           547                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     46246755                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46246755                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     46246755                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46246755                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     46246755                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46246755                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    320036293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    320036293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    320036293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    320036293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    320036293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    320036293                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 84546.170018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84546.170018                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 84546.170018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84546.170018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 84546.170018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84546.170018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          204                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          204                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          204                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          204                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          204                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          343                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          343                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     26747874                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26747874                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     26747874                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26747874                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     26747874                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26747874                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77982.139942                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77982.139942                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 77982.139942                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77982.139942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 77982.139942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77982.139942                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1257                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           37                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.306885                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009033                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         2124395738                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1005572150                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 25495235.678236                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 10179175.995286                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  35674411.673523                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1         1860                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2         1860                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1142148.246237                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 540630.188172                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.678728                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.321272                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     255.385583                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        68820                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        68820                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       818028                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1      1451172                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2      2269200                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      5280540                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      5280540                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   439.800000                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          32235625                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3122.124923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           848303278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          32238464                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.313390                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3118.006549                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     4.118374                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.761232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001005                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.762238                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    489607593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       489607593                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    140962415                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140962415                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    630570008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        630570008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    630570008                       # number of overall hits
system.cpu.dcache.overall_hits::total       630570008                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     23130982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      23130982                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     27514373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     27514373                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     50645355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       50645355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     50645355                       # number of overall misses
system.cpu.dcache.overall_misses::total      50645355                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1288194026926                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1288194026926                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1585925157208                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1585925157208                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       158474                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158474                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2874119184134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2874119184134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2874119184134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2874119184134                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    512738575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    512738575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    681215363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    681215363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    681215363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    681215363                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.045113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.163313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.163313                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.074346                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074346                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.074346                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074346                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 55691.281370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55691.281370                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 57639.879971                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57639.879971                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        79237                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79237                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 56749.906959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56749.906959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 56749.906959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56749.906959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    794851504                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11520229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.996155                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     15245645                       # number of writebacks
system.cpu.dcache.writebacks::total          15245645                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4651410                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4651410                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     11506144                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11506144                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     16157554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     16157554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     16157554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     16157554                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     18479572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     18479572                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     16008229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16008229                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     34487801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     34487801                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     34487801                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     34487801                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1040978799346                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1040978799346                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 868066018529                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 868066018529                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       154546                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       154546                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1909044817875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1909044817875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1909044817875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1909044817875                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.036041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.095017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.095017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.050627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.050627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050627                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 56331.326253                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56331.326253                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 54226.236927                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54226.236927                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        77273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77273                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 55354.205328                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55354.205328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 55354.205328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55354.205328                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
