#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000000884b60 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v00000000001861c0_0 .var "clk", 0 0;
v0000000000186260_0 .var "in", 4 0;
v0000000000186300_0 .net "out", 3 0, L_0000000000186440;  1 drivers
v00000000001863a0_0 .var "reset", 0 0;
S_00000000008846c0 .scope module, "shRe" "shift_register" 2 9, 3 1 0, S_0000000000884b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "in";
    .port_info 3 /OUTPUT 4 "out";
P_0000000000188c60 .param/l "SIZE" 0 3 6, +C4<00000000000000000000000000001000>;
v0000000000884850_0 .net "clk", 0 0, v00000000001861c0_0;  1 drivers
v000000000018e370_0 .var/i "i", 31 0;
v000000000018a480_0 .net "in", 4 0, v0000000000186260_0;  1 drivers
v000000000018be60_0 .net "out", 3 0, L_0000000000186440;  alias, 1 drivers
v000000000018bf00_0 .net "reset", 0 0, v00000000001863a0_0;  1 drivers
v0000000000186120_0 .var "ser", 7 0;
E_00000000001882a0 .event posedge, v0000000000884850_0;
L_0000000000186440 .part v0000000000186120_0, 4, 4;
    .scope S_00000000008846c0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000186120_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000000008846c0;
T_1 ;
    %wait E_00000000001882a0;
    %load/vec4 v000000000018bf00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000186120_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000018e370_0, 0, 32;
T_1.2 ;
    %load/vec4 v000000000018e370_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000000000186120_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000186120_0, 4, 7;
    %load/vec4 v000000000018a480_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v000000000018e370_0;
    %sub;
    %part/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000186120_0, 4, 1;
    %load/vec4 v000000000018e370_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000018e370_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000884b60;
T_2 ;
    %vpi_call 2 13 "$monitor", "in: %b, clock: %b, reset: %b, out: %b --- at time %t", v0000000000186260_0, v00000000001861c0_0, v00000000001863a0_0, v0000000000186300_0, $time {0 0 0};
    %vpi_call 2 14 "$dumpfile", "shift_register.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000884b60 {0 0 0};
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000000000186260_0, 0, 5;
    %delay 1, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000884b60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000001861c0_0, 0, 1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v00000000001861c0_0;
    %inv;
    %store/vec4 v00000000001861c0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shift_register_tb.v";
    "./../shift_register.v";
