$date
	Tue Jun 27 23:57:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PIPO_DUT $end
$scope module pipo_dut $end
$var wire 1 ! clk $end
$var wire 4 " din [3:0] $end
$var reg 4 # data [3:0] $end
$var reg 4 $ dout [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
b0 #
b1101 "
0!
$end
#3
b10 "
#5
b10 #
b0 $
1!
#6
b1101 "
#9
b10 "
#10
0!
#12
b1101 "
#15
b10 $
b10 "
1!
#18
b1101 "
#20
0!
#21
b10 "
#24
b1101 "
#25
b1101 #
1!
#27
b10 "
#30
b1101 "
0!
#33
b10 "
#35
b10 #
b1101 $
1!
#36
b1101 "
#39
b10 "
#40
0!
#42
b1101 "
#45
b10 $
b10 "
1!
#48
b1101 "
#50
0!
#51
b10 "
#54
b1101 "
#55
b1101 #
1!
#57
b10 "
#60
b1101 "
0!
#63
b10 "
#65
b10 #
b1101 $
1!
#66
b1101 "
#69
b10 "
#70
0!
#72
b1101 "
#75
b10 $
b10 "
1!
#78
b1101 "
#80
0!
#81
b10 "
#84
b1101 "
#85
b1101 #
1!
#87
b10 "
#90
b1101 "
0!
#93
b10 "
#95
b10 #
b1101 $
1!
#96
b1101 "
#99
b10 "
#100
0!
