// Seed: 2634838874
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
  always_ff begin : LABEL_0
    if (-1)
      #1
      assert (id_2);
      else begin : LABEL_1
        if (1) begin : LABEL_2
          id_2 <= 1;
        end
      end
  end
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd68,
    parameter id_4 = 32'd67
) (
    input uwire _id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    input uwire _id_4,
    input supply0 id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    output supply1 id_11
);
  logic [1  <  -1 : id_4] id_13;
  ;
  module_0 modCall_1 (id_13);
  assign modCall_1.id_2 = 0;
  wire  id_14 [id_0  <  1 : -1 'd0];
  logic id_15;
  ;
  assign id_11 = 1'b0;
  parameter id_16 = 1;
  wire id_17;
endmodule
