-- VHDL Entity Cordic_test.cordicPipelined_tester.interface
--
-- Created:
--          by - silvan.zahno.UNKNOWN (WE6996)
--          at - 07:36:10 11.11.2019
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY cordicPipelined_tester IS
    GENERIC( 
        phaseBitNb  : positive := 16;
        signalBitNb : positive := 16
    );
    PORT( 
        cosine : IN     signed (signalBitNb-1 DOWNTO 0);
        sine   : IN     signed (signalBitNb-1 DOWNTO 0);
        clock  : OUT    std_ulogic;
        phase  : OUT    unsigned (phaseBitNb-1 DOWNTO 0);
        reset  : OUT    std_ulogic
    );

-- Declarations

END cordicPipelined_tester ;

