START:Strategy:2:MapLogicOpt
REMOTE_PID:9660
RUNNING:9660:9696:MapLogicOpt:map:System.ngd: -ol high -xe n -logic_opt on -t 2 -w  -p xc6slx16-csg324-3 -o System_map.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun2:bslSystem.pcf
STATUS:MapLogicOpt:map:Score:None:lut:None:slice_reg:452 (2%):slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:55.52 secs 
STATUS:MapLogicOpt:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:55.52 secs 
STATUS:MapLogicOpt:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:55.52 secs 
STATUS:MapLogicOpt:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:0:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:55.52 secs 
STATUS:MapLogicOpt:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:0:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:55.52 secs 
STATUS:MapLogicOpt:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:0:dsp48:0 (0%):mult18x18:None:Power:None:wnsInfo:None:Time:55.52 secs 
DONE:map:0
RUNNING:9660:10064:MapLogicOpt:par:System_map.ncd: -ol high -xe n  -w System.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun2:bslSystem.pcf
STATUS:MapLogicOpt:par:Score:None:lut:None:slice_reg:None:slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:N/A:Time:70.55 secs 
DONE:par:0
RUNNING:9660:10224:MapLogicOpt:trce:C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run2\System.ncd:C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun2:bslSystem.pcf -xml C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun2:bslSystem.twx -v 3 -s 3 -n 3 -fastpaths   -ucf System_Connection.ucf -o C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun2:bslSystem.twr
DONE:trce:0
START:Strategy:6:MapLogOptRegDup
REMOTE_PID:9832
RUNNING:9832:9496:MapLogOptRegDup:map:System.ngd: -ol high -xe n -logic_opt on -register_duplication on -t 2 -w  -p xc6slx16-csg324-3 -o System_map.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun6:bslSystem.pcf
STATUS:MapLogOptRegDup:map:Score:None:lut:None:slice_reg:452 (2%):slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:25.30 secs 
STATUS:MapLogOptRegDup:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:25.30 secs 
STATUS:MapLogOptRegDup:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:25.30 secs 
STATUS:MapLogOptRegDup:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:0:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:25.30 secs 
STATUS:MapLogOptRegDup:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:0:dsp48:None:mult18x18:None:Power:None:wnsInfo:None:Time:25.30 secs 
STATUS:MapLogOptRegDup:map:Score:None:lut:945 (10%):slice_reg:452 (2%):slice:343 (15%):bram:0:dsp48:0 (0%):mult18x18:None:Power:None:wnsInfo:None:Time:25.30 secs 
DONE:map:0
RUNNING:9832:8756:MapLogOptRegDup:par:System_map.ncd: -ol high -xe n  -w System.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun6:bslSystem.pcf
STATUS:MapLogOptRegDup:par:Score:None:lut:None:slice_reg:None:slice:None:bram:None:dsp48:None:mult18x18:None:Power:None:wnsInfo:N/A:Time:45.30 secs 
DONE:par:0
RUNNING:9832:9708:MapLogOptRegDup:trce:C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run6\System.ncd:C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun6:bslSystem.pcf -xml C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun6:bslSystem.twx -v 3 -s 3 -n 3 -fastpaths   -ucf System_Connection.ucf -o C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun6:bslSystem.twr
DONE:trce:0
