#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jun 18 09:52:19 2021
# Process ID: 100729
# Current directory: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1
# Command line: vivado -log mtf7_core_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mtf7_core_top.tcl -notrace
# Log file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top.vdi
# Journal file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source mtf7_core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/user_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top mtf7_core_top -part xc7vx690tffg1927-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm.dcp' for cell 'usrclk_mmcm_'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo.dcp' for cell 'ctoc/ctoc_ififo_'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in.dcp' for cell 'ctoc/ctoc_mmcm_in_'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm.dcp' for cell 'ctoc/ctoc_mmcm_out'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64.dcp' for cell 'imem/im64_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut.dcp' for cell 'my_test_algo/my_11_2_lut'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut.dcp' for cell 'my_test_algo/my_11_9_lut'
INFO: [Project 1-454] Reading design checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'my_test_algo/my_bram_label'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2271.281 ; gain = 0.000 ; free physical = 33349 ; free virtual = 82515
INFO: [Netlist 29-17] Analyzing 5257 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_board.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_board.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_board.xdc] for cell 'usrclk_mmcm_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_board.xdc] for cell 'usrclk_mmcm_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm.xdc] for cell 'usrclk_mmcm_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm.xdc] for cell 'usrclk_mmcm_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_board.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_board.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
INFO: [Timing 38-2] Deriving generated clocks [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3355.758 ; gain = 874.547 ; free physical = 32303 ; free virtual = 81495
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
WARNING: [Constraints 18-619] A clock with name 'pcie_clk' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'clk40_in_p' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:5]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo_clocks.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo_clocks.xdc] for cell 'ctoc/ctoc_ififo_/U0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_late.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in_late.xdc] for cell 'ctoc/ctoc_mmcm_in_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_late.xdc] for cell 'usrclk_mmcm_/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm_late.xdc] for cell 'usrclk_mmcm_/inst'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_late.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm_late.xdc] for cell 'ctoc/ctoc_mmcm_out/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3367.664 ; gain = 0.000 ; free physical = 32466 ; free virtual = 81659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 3367.664 ; gain = 1134.188 ; free physical = 32466 ; free virtual = 81659
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3439.703 ; gain = 64.039 ; free physical = 32420 ; free virtual = 81613

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18cbfdea6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3439.703 ; gain = 0.000 ; free physical = 32233 ; free virtual = 81426

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 166e65dd2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32767 ; free virtual = 81958
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15a333ea5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32757 ; free virtual = 81949
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 157537db1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32775 ; free virtual = 81967
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Sweep, 583 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 157537db1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32768 ; free virtual = 81959
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 157537db1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32786 ; free virtual = 81977
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 157537db1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32759 ; free virtual = 81951
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                             30  |
|  Constant propagation         |               0  |               0  |                                             29  |
|  Sweep                        |               0  |              20  |                                            583  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3567.621 ; gain = 0.000 ; free physical = 32779 ; free virtual = 81971
Ending Logic Optimization Task | Checksum: 21723f801

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3567.621 ; gain = 0.004 ; free physical = 32779 ; free virtual = 81971

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for usr_access
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 12 Total Ports: 190
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1be4415e9

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32646 ; free virtual = 81842
Ending Power Optimization Task | Checksum: 1be4415e9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 4091.598 ; gain = 523.977 ; free physical = 32697 ; free virtual = 81893

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1276caf0e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32706 ; free virtual = 81901
Ending Final Cleanup Task | Checksum: 1276caf0e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32708 ; free virtual = 81903

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32708 ; free virtual = 81903
Ending Netlist Obfuscation Task | Checksum: 1276caf0e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32708 ; free virtual = 81903
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:38 . Memory (MB): peak = 4091.598 ; gain = 723.934 ; free physical = 32708 ; free virtual = 81903
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32476 ; free virtual = 81676
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4091.598 ; gain = 0.000 ; free physical = 32585 ; free virtual = 81792
INFO: [runtcl-4] Executing : report_drc -file mtf7_core_top_drc_opted.rpt -pb mtf7_core_top_drc_opted.pb -rpx mtf7_core_top_drc_opted.rpx
Command: report_drc -file mtf7_core_top_drc_opted.rpt -pb mtf7_core_top_drc_opted.pb -rpx mtf7_core_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4098.707 ; gain = 7.109 ; free physical = 32516 ; free virtual = 81727
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32434 ; free virtual = 81645
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11f1cf662

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32434 ; free virtual = 81645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32434 ; free virtual = 81645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf8ae9f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32487 ; free virtual = 81701

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14a4d44ce

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32530 ; free virtual = 81744

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14a4d44ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32547 ; free virtual = 81762
Phase 1 Placer Initialization | Checksum: 14a4d44ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32548 ; free virtual = 81762

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f70ff55

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32535 ; free virtual = 81750

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1755 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 872 nets or cells. Created 0 new cell, deleted 872 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32002 ; free virtual = 81221

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            872  |                   872  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            872  |                   872  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1f32b7d93

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 31988 ; free virtual = 81207
Phase 2.2 Global Placement Core | Checksum: 1d9d8411d

Time (s): cpu = 00:01:31 ; elapsed = 00:00:36 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 31963 ; free virtual = 81182
Phase 2 Global Placement | Checksum: 1d9d8411d

Time (s): cpu = 00:01:31 ; elapsed = 00:00:36 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 31977 ; free virtual = 81196

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fbb36a06

Time (s): cpu = 00:01:37 ; elapsed = 00:00:38 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 31907 ; free virtual = 81127

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1565ac6c3

Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32228 ; free virtual = 81445

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ba18cd3f

Time (s): cpu = 00:01:52 ; elapsed = 00:00:44 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32235 ; free virtual = 81453

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a931bf1e

Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32227 ; free virtual = 81445

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: ef54d8b9

Time (s): cpu = 00:02:04 ; elapsed = 00:00:47 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32129 ; free virtual = 81347

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bc57c9af

Time (s): cpu = 00:02:10 ; elapsed = 00:00:52 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32114 ; free virtual = 81333

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cbaa510b

Time (s): cpu = 00:02:11 ; elapsed = 00:00:53 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32116 ; free virtual = 81334

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1beb1472c

Time (s): cpu = 00:02:11 ; elapsed = 00:00:53 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32116 ; free virtual = 81334

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a16c1828

Time (s): cpu = 00:02:26 ; elapsed = 00:00:57 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32109 ; free virtual = 81328
Phase 3 Detail Placement | Checksum: 1a16c1828

Time (s): cpu = 00:02:27 ; elapsed = 00:00:57 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32109 ; free virtual = 81328

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21d845f1f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.038 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e3652053

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32046 ; free virtual = 81264
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12dad172b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32045 ; free virtual = 81263
Phase 4.1.1.1 BUFG Insertion | Checksum: 21d845f1f

Time (s): cpu = 00:02:52 ; elapsed = 00:01:05 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32045 ; free virtual = 81263
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.328. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19f51d368

Time (s): cpu = 00:02:59 ; elapsed = 00:01:10 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32046 ; free virtual = 81264
Phase 4.1 Post Commit Optimization | Checksum: 19f51d368

Time (s): cpu = 00:02:59 ; elapsed = 00:01:10 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32046 ; free virtual = 81264

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f51d368

Time (s): cpu = 00:03:00 ; elapsed = 00:01:11 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32062 ; free virtual = 81281

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19f51d368

Time (s): cpu = 00:03:00 ; elapsed = 00:01:11 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32062 ; free virtual = 81281

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32063 ; free virtual = 81282
Phase 4.4 Final Placement Cleanup | Checksum: 128472330

Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32063 ; free virtual = 81282
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128472330

Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32064 ; free virtual = 81282
Ending Placer Task | Checksum: 6d26d3a3

Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32060 ; free virtual = 81278
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:08 ; elapsed = 00:01:18 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32192 ; free virtual = 81410
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32060 ; free virtual = 81364
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 31991 ; free virtual = 81224
INFO: [runtcl-4] Executing : report_io -file mtf7_core_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 31941 ; free virtual = 81176
INFO: [runtcl-4] Executing : report_utilization -file mtf7_core_top_utilization_placed.rpt -pb mtf7_core_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4098.707 ; gain = 0.000 ; free physical = 32290 ; free virtual = 81526
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1431cd4 ConstDB: 0 ShapeSum: 6be3b6cf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 160f1bf83

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 4234.578 ; gain = 135.871 ; free physical = 32415 ; free virtual = 81651
Post Restoration Checksum: NetGraph: a3c24414 NumContArr: bd2f7b6f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 160f1bf83

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 4258.668 ; gain = 159.961 ; free physical = 32383 ; free virtual = 81619

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 160f1bf83

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 4325.012 ; gain = 226.305 ; free physical = 32312 ; free virtual = 81549

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 160f1bf83

Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 4325.016 ; gain = 226.309 ; free physical = 32312 ; free virtual = 81549
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ea7b461a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:42 . Memory (MB): peak = 4433.594 ; gain = 334.887 ; free physical = 32267 ; free virtual = 81504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.425  | TNS=0.000  | WHS=-0.516 | THS=-71.245|

Phase 2 Router Initialization | Checksum: 1b0255d25

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 4433.594 ; gain = 334.887 ; free physical = 32257 ; free virtual = 81494

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 50695
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 50694
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14115cfa1

Time (s): cpu = 00:01:48 ; elapsed = 00:00:50 . Memory (MB): peak = 4436.844 ; gain = 338.137 ; free physical = 32230 ; free virtual = 81467

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1629
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.034  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15ee271c7

Time (s): cpu = 00:02:33 ; elapsed = 00:01:09 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32224 ; free virtual = 81461

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.118  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fb8e9cca

Time (s): cpu = 00:02:42 ; elapsed = 00:01:15 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32225 ; free virtual = 81463
Phase 4 Rip-up And Reroute | Checksum: 1fb8e9cca

Time (s): cpu = 00:02:42 ; elapsed = 00:01:15 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32225 ; free virtual = 81463

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1fb8e9cca

Time (s): cpu = 00:02:42 ; elapsed = 00:01:15 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32225 ; free virtual = 81463

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fb8e9cca

Time (s): cpu = 00:02:42 ; elapsed = 00:01:15 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32225 ; free virtual = 81463
Phase 5 Delay and Skew Optimization | Checksum: 1fb8e9cca

Time (s): cpu = 00:02:42 ; elapsed = 00:01:15 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32225 ; free virtual = 81463

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b4ae78cc

Time (s): cpu = 00:02:47 ; elapsed = 00:01:17 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32225 ; free virtual = 81463
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.120  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b4ae78cc

Time (s): cpu = 00:02:47 ; elapsed = 00:01:17 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32232 ; free virtual = 81469
Phase 6 Post Hold Fix | Checksum: 1b4ae78cc

Time (s): cpu = 00:02:47 ; elapsed = 00:01:17 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32232 ; free virtual = 81469

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.58729 %
  Global Horizontal Routing Utilization  = 2.88193 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1de4481b4

Time (s): cpu = 00:02:48 ; elapsed = 00:01:18 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32228 ; free virtual = 81465

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1de4481b4

Time (s): cpu = 00:02:49 ; elapsed = 00:01:18 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32226 ; free virtual = 81463

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d8510a67

Time (s): cpu = 00:02:51 ; elapsed = 00:01:20 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32220 ; free virtual = 81457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.120  | TNS=0.000  | WHS=0.069  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d8510a67

Time (s): cpu = 00:02:51 ; elapsed = 00:01:20 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32228 ; free virtual = 81465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:51 ; elapsed = 00:01:20 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32363 ; free virtual = 81601

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 4440.398 ; gain = 341.691 ; free physical = 32363 ; free virtual = 81601
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4448.402 ; gain = 0.004 ; free physical = 32234 ; free virtual = 81576
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4448.402 ; gain = 8.004 ; free physical = 32335 ; free virtual = 81593
INFO: [runtcl-4] Executing : report_drc -file mtf7_core_top_drc_routed.rpt -pb mtf7_core_top_drc_routed.pb -rpx mtf7_core_top_drc_routed.rpx
Command: report_drc -file mtf7_core_top_drc_routed.rpt -pb mtf7_core_top_drc_routed.pb -rpx mtf7_core_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4528.445 ; gain = 80.043 ; free physical = 32318 ; free virtual = 81580
INFO: [runtcl-4] Executing : report_methodology -file mtf7_core_top_methodology_drc_routed.rpt -pb mtf7_core_top_methodology_drc_routed.pb -rpx mtf7_core_top_methodology_drc_routed.rpx
Command: report_methodology -file mtf7_core_top_methodology_drc_routed.rpt -pb mtf7_core_top_methodology_drc_routed.pb -rpx mtf7_core_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/impl_1/mtf7_core_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4528.445 ; gain = 0.000 ; free physical = 32298 ; free virtual = 81560
INFO: [runtcl-4] Executing : report_power -file mtf7_core_top_power_routed.rpt -pb mtf7_core_top_power_summary_routed.pb -rpx mtf7_core_top_power_routed.rpx
Command: report_power -file mtf7_core_top_power_routed.rpt -pb mtf7_core_top_power_summary_routed.pb -rpx mtf7_core_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for usr_access
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4528.445 ; gain = 0.000 ; free physical = 32250 ; free virtual = 81524
INFO: [runtcl-4] Executing : report_route_status -file mtf7_core_top_route_status.rpt -pb mtf7_core_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mtf7_core_top_timing_summary_routed.rpt -pb mtf7_core_top_timing_summary_routed.pb -rpx mtf7_core_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mtf7_core_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mtf7_core_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mtf7_core_top_bus_skew_routed.rpt -pb mtf7_core_top_bus_skew_routed.pb -rpx mtf7_core_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jun 18 09:57:52 2021...
