<?xml version="1.0" encoding="UTF-8"?>
<!--Created by Kactus 2 document generator 11:03:01 pe marras 11 2011-->
<spirit:component kts_firmtype="HW" kts_producthier="IP" kts_reuselevel="Block">
	<spirit:vendor>TUT</spirit:vendor>
	<spirit:library>ip.hwp.misc</spirit:library>
	<spirit:name>altera_de2_pll_25</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>clk_in</spirit:name>
			<spirit:displayName>clk_in</spirit:displayName>
			<spirit:description>Input clock (50 MHz, DE2 PIN_N2)</spirit:description>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.busdef" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.absDef" spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>inclk0</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>clk_out</spirit:name>
			<spirit:displayName>clk_out</spirit:displayName>
			<spirit:description>Output clock: input clock divided by 2.</spirit:description>
			<spirit:busType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.busdef" spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="TUT" spirit:library="ip.hwp.interface" spirit:name="clock.absDef" spirit:version="1.0"/>
			<spirit:master/>
			<spirit:connectionRequired>false</spirit:connectionRequired>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>c0</spirit:name>
						<spirit:vector>
							<spirit:left>0</spirit:left>
							<spirit:right>0</spirit:right>
						</spirit:vector>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:bitsInLau>8</spirit:bitsInLau>
			<spirit:endianness>little</spirit:endianness>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:ports>
			<spirit:port>
				<spirit:name>c0</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>out</spirit:direction>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>inclk0</spirit:name>
				<spirit:wire spirit:allLogicalDirectionsAllowed="false">
					<spirit:direction>in</spirit:direction>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>HDLsources</spirit:name>
			<spirit:displayName>HDL sources</spirit:displayName>
			<spirit:description>HDL sources.</spirit:description>
			<spirit:file>
				<spirit:name>../vhd/ALTPLL_for_DE2_50to25.vhd</spirit:name>
				<spirit:fileType>vhdlSource</spirit:fileType>
				<spirit:isIncludeFile spirit:externalDeclarations="false">false</spirit:isIncludeFile>
				<spirit:buildCommand>
					<spirit:replaceDefaultFlags>false</spirit:replaceDefaultFlags>
				</spirit:buildCommand>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>25 MHz Altera ALTPLL instantiation for Cyclone II FPGA's with input clk of 50 MHz (mul = 1, div = 2)</spirit:description>
</spirit:component>
