$date
	Tue Jun 27 21:55:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SIPO_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # si $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # si $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#5
b1000 !
b1000 $
1"
#10
0"
0#
#15
b100 !
b100 $
1"
#20
0"
#25
b10 !
b10 $
1"
#30
0"
1#
#35
b1001 !
b1001 $
1"
#40
0"
#45
b1100 !
b1100 $
1"
#50
0"
#55
b1110 !
b1110 $
1"
#60
0"
#65
b1111 !
b1111 $
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
