{
  "eccn": "3A001.a.7.b",
  "normalized": "3A001.A.7.B",
  "history": [
    {
      "version": "2017-01-15",
      "fetchedAt": "2025-10-02T20:33:28.357Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-01-15/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "‘Field programmable logic devices’ having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-07-07",
      "fetchedAt": "2025-10-02T20:33:28.904Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-07-07/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "‘Field programmable logic devices’ having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-08-15",
      "fetchedAt": "2025-10-02T20:33:29.324Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-08-15/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2017-12-27",
      "fetchedAt": "2025-10-02T20:33:29.759Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2017-12-27/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-01-08",
      "fetchedAt": "2025-10-02T20:33:30.194Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-01-08/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-04-02",
      "fetchedAt": "2025-10-02T20:33:30.716Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-04-02/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-04-05",
      "fetchedAt": "2025-10-02T20:33:31.145Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-04-05/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-08-30",
      "fetchedAt": "2025-10-02T20:33:31.567Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-08-30/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-10-24",
      "fetchedAt": "2025-10-02T20:33:31.990Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-10-24/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P><I> - Simple Programmable Logic Devices (SPLDs)</I></P>\n<P><I> - Complex Programmable Logic Devices (CPLDs)</I></P>\n<P><I> - Field Programmable Gate Arrays (FPGAs)</I></P>\n<P><I> - Field Programmable Logic Arrays (FPLAs)</I></P>\n<P><I> - Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs) - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-11-02",
      "fetchedAt": "2025-10-02T20:33:32.381Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-11-02/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1><I> - Complex Programmable Logic Devices (CPLDs)</I>\n</FP-1>\n<FP-1><I> - Field Programmable Gate Arrays (FPGAs)</I>\n</FP-1>\n<FP-1><I> - Field Programmable Logic Arrays (FPLAs)</I>\n</FP-1>\n<FP-1><I> - Field Programmable Interconnects (FPICs)</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I>\n</HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2018-12-20",
      "fetchedAt": "2025-10-02T20:33:32.762Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2018-12-20/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "3A001.a",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1><I> - Complex Programmable Logic Devices (CPLDs)</I>\n</FP-1>\n<FP-1><I> - Field Programmable Gate Arrays (FPGAs)</I>\n</FP-1>\n<FP-1><I> - Field Programmable Logic Arrays (FPLAs)</I>\n</FP-1>\n<FP-1><I> - Field Programmable Interconnects (FPICs)</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2019-05-23",
      "fetchedAt": "2025-10-02T20:33:33.148Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2019-05-23/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-01-06",
      "fetchedAt": "2025-10-02T20:33:33.561Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-01-06/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-03-09",
      "fetchedAt": "2025-10-02T20:33:33.960Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-03-09/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "“Film type integrated circuits”, including silicon-on-sapphire integrated circuits;",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-06-17",
      "fetchedAt": "2025-10-02T20:33:34.354Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-06-17/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P>- <I>Complex Programmable Logic Devices (CPLDs)</I></P>\n<P>- <I>Field Programmable Gate Arrays (FPGAs)</I></P>\n<P>- <I>Field Programmable Logic Arrays (FPLAs)</I></P>\n<P>- <I>Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-06-29",
      "fetchedAt": "2025-10-02T20:33:34.750Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-06-29/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items”, “Equipment”, “Accessories”, “Attachments”, “Parts”, “Components” and “Systems”",
        "3A001 Electronic Items as Follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P>- <I>Complex Programmable Logic Devices (CPLDs)</I></P>\n<P>- <I>Field Programmable Gate Arrays (FPGAs)</I></P>\n<P>- <I>Field Programmable Logic Arrays (FPLAs)</I></P>\n<P>- <I>Field Programmable Interconnects (FPICs)</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Complex Programmable Logic Devices (CPLDs) - Field Programmable Gate Arrays (FPGAs) - Field Programmable Logic Arrays (FPLAs) - Field Programmable Interconnects (FPICs)",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-09-11",
      "fetchedAt": "2025-10-02T20:33:35.161Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-09-11/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs); - Complex Programmable Logic Devices (CPLDs); - Field Programmable Gate Arrays (FPGAs); - Field Programmable Logic Arrays (FPLAs); - Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P>- <I>Simple Programmable Logic Devices (SPLDs);</I></P>\n<P>- <I>Complex Programmable Logic Devices (CPLDs);</I></P>\n<P>- <I>Field Programmable Gate Arrays (FPGAs);</I></P>\n<P>- <I>Field Programmable Logic Arrays (FPLAs);</I></P>\n<P>- <I>Field Programmable Interconnects (FPICs).</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs); - Complex Programmable Logic Devices (CPLDs); - Field Programmable Gate Arrays (FPGAs); - Field Programmable Logic Arrays (FPLAs); - Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-10-05",
      "fetchedAt": "2025-10-02T20:33:35.641Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-10-05/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs); - Complex Programmable Logic Devices (CPLDs); - Field Programmable Gate Arrays (FPGAs); - Field Programmable Logic Arrays (FPLAs); - Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P>- <I>Simple Programmable Logic Devices (SPLDs);</I></P>\n<P>- <I>Complex Programmable Logic Devices (CPLDs);</I></P>\n<P>- <I>Field Programmable Gate Arrays (FPGAs);</I></P>\n<P>- <I>Field Programmable Logic Arrays (FPLAs);</I></P>\n<P>- <I>Field Programmable Interconnects (FPICs).</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs); - Complex Programmable Logic Devices (CPLDs); - Field Programmable Gate Arrays (FPGAs); - Field Programmable Logic Arrays (FPLAs); - Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-10-06",
      "fetchedAt": "2025-10-02T20:33:36.026Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-10-06/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic Items as Follows (See List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs); - Complex Programmable Logic Devices (CPLDs); - Field Programmable Gate Arrays (FPGAs); - Field Programmable Logic Arrays (FPLAs); - Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<P>- <I>Simple Programmable Logic Devices (SPLDs);</I></P>\n<P>- <I>Complex Programmable Logic Devices (CPLDs);</I></P>\n<P>- <I>Field Programmable Gate Arrays (FPGAs);</I></P>\n<P>- <I>Field Programmable Logic Arrays (FPLAs);</I></P>\n<P>- <I>Field Programmable Interconnects (FPICs).</I></P></NOTE>",
            "text": "Note: 3A001.a.7 includes: - Simple Programmable Logic Devices (SPLDs); - Complex Programmable Logic Devices (CPLDs); - Field Programmable Gate Arrays (FPGAs); - Field Programmable Logic Arrays (FPLAs); - Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "P",
            "html": "<P><I>N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I>\n</HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2020-12-04",
      "fetchedAt": "2025-10-02T20:33:36.431Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2020-12-04/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-06",
      "fetchedAt": "2025-10-02T20:33:36.829Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-06/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-07",
      "fetchedAt": "2025-10-02T20:33:37.217Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-07/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-01-14",
      "fetchedAt": "2025-10-02T20:33:37.609Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-01-14/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-03-29",
      "fetchedAt": "2025-10-02T20:33:37.994Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-03-29/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-09-20",
      "fetchedAt": "2025-10-02T20:33:38.383Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-09-20/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-10-05",
      "fetchedAt": "2025-10-02T20:33:38.778Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-10-05/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2021-12-06",
      "fetchedAt": "2025-10-02T20:33:39.172Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2021-12-06/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-01-06",
      "fetchedAt": "2025-10-02T20:33:39.613Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-01-06/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-01-19",
      "fetchedAt": "2025-10-02T20:33:40.017Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-01-19/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-02-03",
      "fetchedAt": "2025-10-02T20:33:40.404Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-02-03/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-05-26",
      "fetchedAt": "2025-10-02T20:33:40.828Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-05-26/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-08-15",
      "fetchedAt": "2025-10-02T20:33:41.210Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-08-15/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2022-10-07",
      "fetchedAt": "2025-10-02T20:33:41.595Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2022-10-07/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-01-17",
      "fetchedAt": "2025-10-02T20:33:41.990Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-01-17/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-02-24",
      "fetchedAt": "2025-10-02T20:33:42.390Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-02-24/title-15?format=xml",
      "heading": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
      "title": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774 - The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3 - Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "“Field programmable logic devices” having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-08-18",
      "fetchedAt": "2025-10-02T20:33:42.783Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-08-18/title-15?format=xml",
      "heading": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
      "title": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "“Field programmable logic devices” having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. “Aggregate one-way peak serial transceiver data rate” is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An “aggregate one-way peak serial transceiver data rate” of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. “Aggregate one-way peak serial transceiver data rate” is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. “Aggregate one-way peak serial transceiver data rate” is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-10-18",
      "fetchedAt": "2025-10-02T20:33:43.173Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-10-18/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-11-17",
      "fetchedAt": "2025-10-02T20:33:43.584Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-11-17/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2023-12-08",
      "fetchedAt": "2025-10-02T20:33:43.980Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2023-12-08/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-03-08",
      "fetchedAt": "2025-10-02T20:33:44.401Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-03-08/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-03-13",
      "fetchedAt": "2025-10-02T20:33:44.826Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-03-13/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-04-04",
      "fetchedAt": "2025-10-02T20:33:45.229Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-04-04/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-04-19",
      "fetchedAt": "2025-10-02T20:33:45.630Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-04-19/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-05-30",
      "fetchedAt": "2025-10-02T20:33:46.051Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-05-30/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-06-12",
      "fetchedAt": "2025-10-02T20:33:46.460Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-06-12/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "Category 3—Electronics",
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1.</I> <I>Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2.</I> <I>'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-09-06",
      "fetchedAt": "2025-10-02T20:33:46.879Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-09-06/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-10-23",
      "fetchedAt": "2025-10-02T20:33:47.324Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-10-23/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-02",
      "fetchedAt": "2025-10-02T20:33:47.757Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-02/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-23",
      "fetchedAt": "2025-10-02T20:33:48.203Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-23/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-26",
      "fetchedAt": "2025-10-02T20:33:48.642Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-26/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2024-12-27",
      "fetchedAt": "2025-10-02T20:33:49.100Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2024-12-27/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-01-13",
      "fetchedAt": "2025-10-02T20:33:49.554Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-01-13/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-01-16",
      "fetchedAt": "2025-10-02T20:33:49.999Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-01-16/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-02-11",
      "fetchedAt": "2025-10-02T20:33:50.452Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-02-11/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I></P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I></P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I></P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-09-28",
      "fetchedAt": "2025-10-02T20:33:50.918Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-09-28/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I>\n</P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I>\n</P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I>\n</P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    },
    {
      "version": "2025-09-29",
      "fetchedAt": "2025-10-02T20:33:51.399Z",
      "sourceUrl": "https://www.ecfr.gov/api/versioner/v1/full/2025-09-29/title-15?format=xml",
      "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "title": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
      "category": "3",
      "group": "3A",
      "supplement": {
        "number": "1",
        "heading": "Supplement No. 1 to Part 774—The Commerce Control List"
      },
      "breadcrumbs": [
        "A. “End Items,” “Equipment,” “Accessories,” “Attachments,” “Parts,” “Components,” and “Systems”",
        "3A001 Electronic items as follows (see List of Items Controlled).",
        "General purpose integrated circuits, as follows:",
        "'Field programmable logic devices' having any of the following:"
      ],
      "ancestors": [
        "3A001",
        "3A001.a",
        "3A001.a.7"
      ],
      "text": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;\nNote: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).\nN.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.\nTechnical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
      "structure": {
        "identifier": "3A001.a.7.b",
        "heading": "An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "label": "3A001.a.7.b – An 'aggregate one-way peak serial transceiver data rate' of 500 Gb/s or greater;",
        "content": [
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Note:</I></HED>\n<P><I>3A001.a.7 includes:</I>\n</P>\n<FP-1>—<I>Complex Programmable Logic Devices (CPLDs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Gate Arrays (FPGAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Logic Arrays (FPLAs);</I>\n</FP-1>\n<FP-1>—<I>Field Programmable Interconnects (FPICs).</I></FP-1></NOTE>",
            "text": "Note: 3A001.a.7 includes: —Complex Programmable Logic Devices (CPLDs); —Field Programmable Gate Arrays (FPGAs); —Field Programmable Logic Arrays (FPLAs); —Field Programmable Interconnects (FPICs).",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>N.B.:</I></HED>\n<P><I>For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.</I></P></NOTE>",
            "text": "N.B.: For integrated circuits having field programmable logic devices that are combined with an analog-to-digital converter, see 3A001.a.14.",
            "id": null
          },
          {
            "type": "html",
            "tag": "NOTE",
            "html": "<NOTE>\n<HED><I>Technical Notes:</I></HED>\n<P><I>For the purposes of 3A001.a.7:</I>\n</P>\n<P><I>1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die.</I>\n</P>\n<P><I>2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.</I></P></NOTE>",
            "text": "Technical Notes: For the purposes of 3A001.a.7: 1. Maximum number of digital input/outputs in 3A001.a.7.a is also referred to as maximum user input/outputs or maximum available input/outputs, whether the integrated circuit is packaged or bare die. 2. 'Aggregate one-way peak serial transceiver data rate' is the product of the peak serial one-way transceiver data rate times the number of transceivers on the FPGA.",
            "id": null
          }
        ],
        "isEccn": true,
        "boundToParent": false,
        "requireAllChildren": false
      }
    }
  ]
}