Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/HO_win7/Documents/FPGA/aluDesign/tb_ALU_1bit_isim_beh.exe -prj C:/Users/HO_win7/Documents/FPGA/aluDesign/tb_ALU_1bit_beh.prj work.tb_ALU_1bit work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/HO_win7/Documents/FPGA/aluDesign/ALU_1bit.v" into library work
Analyzing Verilog file "C:/Users/HO_win7/Documents/FPGA/aluDesign/tb_ALU_1bit.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/HO_win7/Documents/FPGA/aluDesign/tb_ALU_1bit.v" Line 42: Size mismatch in connection of port <op>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module ALU_1bit
Compiling module tb_ALU_1bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/HO_win7/Documents/FPGA/aluDesign/tb_ALU_1bit_isim_beh.exe
Fuse Memory Usage: 28628 KB
Fuse CPU Usage: 437 ms
