#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed May 23 17:06:00 2018
# Process ID: 15613
# Current directory: /csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1
# Command line: vivado -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper.vdi
# Journal file: /csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0.dcp' for cell 'design_2_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.dcp' for cell 'design_2_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/design_2_myip_0_0.dcp' for cell 'design_2_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.dcp' for cell 'design_2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.dcp' for cell 'design_2_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp' for cell 'design_2_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1.dcp' for cell 'design_2_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_2_i/myip_0/s00_axi_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/.Xil/Vivado-15613-310-2-21/dcp_5/design_2_myip_0_0.edf:104491]
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.xdc] for cell 'design_2_i/processing_system7_0/inst'
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.926 ; gain = 460.523 ; free physical = 1535 ; free virtual = 12891
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_2_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_con/u_clk/inst'
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0_board.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.xdc] for cell 'design_2_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_processing_system7_0_0/design_2_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_axi_bram_ctrl_0_0/design_2_axi_bram_ctrl_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_blk_mem_gen_0_0/design_2_blk_mem_gen_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_myip_0_0/design_2_myip_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_rst_ps7_0_50M_0/design_2_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_1/design_2_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_2_wrapper'...
CRITICAL WARNING: [Memdata 28-165] The reference name: design_2_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.926 ; gain = 822.148 ; free physical = 1544 ; free virtual = 12890
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1886.957 ; gain = 64.031 ; free physical = 1526 ; free virtual = 12873
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 16c89a472

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f6c81ad4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1886.957 ; gain = 0.000 ; free physical = 1524 ; free virtual = 12871

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-10] Eliminated 132 cells.
Phase 2 Constant propagation | Checksum: 220ab0695

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1886.957 ; gain = 0.000 ; free physical = 1524 ; free virtual = 12871

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 805 unconnected nets.
INFO: [Opt 31-11] Eliminated 526 unconnected cells.
Phase 3 Sweep | Checksum: d590e46d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1886.957 ; gain = 0.000 ; free physical = 1524 ; free virtual = 12871

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1aa7abf64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.957 ; gain = 0.000 ; free physical = 1524 ; free virtual = 12871

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1886.957 ; gain = 0.000 ; free physical = 1524 ; free virtual = 12871
Ending Logic Optimization Task | Checksum: 1aa7abf64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.957 ; gain = 0.000 ; free physical = 1524 ; free virtual = 12871

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1317b47bd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1396 ; free virtual = 12748
Ending Power Optimization Task | Checksum: 1317b47bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2178.168 ; gain = 291.211 ; free physical = 1396 ; free virtual = 12748
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1394 ; free virtual = 12749
INFO: [Common 17-1381] The checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1387 ; free virtual = 12744
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1386 ; free virtual = 12744

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ca52bcb7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1384 ; free virtual = 12743

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: a11570f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1381 ; free virtual = 12743

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: a11570f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1381 ; free virtual = 12743
Phase 1 Placer Initialization | Checksum: a11570f1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1381 ; free virtual = 12743

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 196ab6d4b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1373 ; free virtual = 12736

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196ab6d4b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1372 ; free virtual = 12736

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b08ba0a6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1372 ; free virtual = 12736

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d724a19b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1372 ; free virtual = 12736

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12be5df4a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1372 ; free virtual = 12736

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 180f05598

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1372 ; free virtual = 12736

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 179252202

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1369 ; free virtual = 12734

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1601db945

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1369 ; free virtual = 12734

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1601db945

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1369 ; free virtual = 12734
Phase 3 Detail Placement | Checksum: 1601db945

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1369 ; free virtual = 12734

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.805. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d9119ee3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734
Phase 4.1 Post Commit Optimization | Checksum: 1d9119ee3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d9119ee3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d9119ee3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22042f3d1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22042f3d1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734
Ending Placer Task | Checksum: 1b7729bf5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12734
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1362 ; free virtual = 12735
INFO: [Common 17-1381] The checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1361 ; free virtual = 12729
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1362 ; free virtual = 12730
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1360 ; free virtual = 12728
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e22a66b4 ConstDB: 0 ShapeSum: d5483541 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1089b0798

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1297 ; free virtual = 12666

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1089b0798

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1295 ; free virtual = 12666

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1089b0798

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1289 ; free virtual = 12661

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1089b0798

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1289 ; free virtual = 12661
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1449648b5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1279 ; free virtual = 12651
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.924  | TNS=0.000  | WHS=-0.281 | THS=-62.348|

Phase 2 Router Initialization | Checksum: 1ba669d76

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1278 ; free virtual = 12651

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 138b9d8e8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1264 ; free virtual = 12637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 211457924

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c1402732

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 166964673

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.061  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1750fa68c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635
Phase 4 Rip-up And Reroute | Checksum: 1750fa68c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1750fa68c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1750fa68c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635
Phase 5 Delay and Skew Optimization | Checksum: 1750fa68c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19ccdf872

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.061  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d1ab8325

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635
Phase 6 Post Hold Fix | Checksum: 1d1ab8325

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1263 ; free virtual = 12635

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.70291 %
  Global Horizontal Routing Utilization  = 0.867985 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 143fce17f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12635

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 143fce17f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12635

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fbc6d485

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12634

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.061  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fbc6d485

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12634
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12634

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1262 ; free virtual = 12634
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2178.168 ; gain = 0.000 ; free physical = 1253 ; free virtual = 12634
INFO: [Common 17-1381] The checkpoint '/csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /csehome/dohbaek/HSD_2018_T1/hardware/hardware.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May 23 17:07:00 2018...
