<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />
<import file="nv_vga.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">
	<array name="PRMIO" offset="0x00601000" stride="0x1000" length="1" variants="NV50-">
		<!-- as opposed to earlier cards, NV50+ keep all the legacy regs in one place. -->
		<use-group name="nv_vga_vio"/>
		<use-group name="nv_vga_cio"/>
		<use-group name="nv_vga_dio"/>
	</array>
	<array name="PDISPLAY" offset="0x00610000" stride="0x10000" length="1" variants="NV50-">
		
		<reg32 offset="0x0010" name="OBJECTS"/>

		<reg32 offset="0x0020" name="INTR_0"/>
		<reg32 offset="0x0024" name="INTR_1">
			<bitfield pos="2" name="VBLANK_CRTC_0"/>
			<bitfield pos="3" name="VBLANK_CRTC_1"/>
			<bitfield pos="4" name="CLK_UNK4"/>
			<bitfield pos="5" name="CLK_UNK5"/>
			<bitfield pos="6" name="CLK_UNK6"/>
		</reg32>
		<reg32 offset="0x0028" name="INTR_EN_0"/>
		<reg32 offset="0x002c" name="INTR_EN_1">
			<bitfield pos="2" name="VBLANK_CRTC_0"/>
			<bitfield pos="3" name="VBLANK_CRTC_1"/>
			<bitfield pos="4" name="CLK_UNK4"/>
			<bitfield pos="5" name="CLK_UNK5"/>
			<bitfield pos="6" name="CLK_UNK6"/>
		</reg32>

		<reg32 name="UNK30_CTRL" offset="0x30">
			<doc>
			Please remember that it's essential to always ack a request for clock change, even when no clock change is needed.
			Otherwise you get a nice lockup.
			</doc>
			<bitfield name="UPDATE_VCLK0" pos="9"/>
			<bitfield name="UPDATE_VCLK1" pos="10"/>
			<bitfield name="PENDING" pos="31"/>
		</reg32>

		<reg32 name="UNK50_CTRL" offset="0x50">
			<doc>
			One of the many ways to see if a crtc is active, maybe this still holds it's value during modesetting. I'm unsure.
			</doc>
			<bitfield name="CRTC0_ACTIVE" pos="1"/>
			<bitfield name="CRTC0_ACTIVE_MASK" high="1" low="0"/>
			<bitfield name="CRTC1_ACTIVE" pos="9"/>
			<bitfield name="CRTC1_ACTIVE_MASK" high="9" low="8"/>
		</reg32>

		<reg32 offset="0x0080" name="TRAPPED_ADDR"/>
		<reg32 offset="0x0084" name="TRAPPED_DATA"/>

		<array offset="0x0200" name="CHANNEL" stride="0x10" length="5">
			<reg32 offset="0x0" name="STAT">
				<bitfield pos="4" name="DMA_ENABLED"/>
			</reg32>
			<reg32 offset="0x4" name="DMA_CB">
				<bitfield pos="0" name="VALID"/>
				<bitfield pos="1" name="LOCATION">
					<value value="0" name="VRAM"/>
					<value value="1" name="SYSRAM"/>
				</bitfield>
			</reg32>
			<reg32 offset="0x8" name="UNK2"/>
			<reg32 offset="0xc" name="UNK3"/>
		</array>

		<array name="CURSOR" offset="0x0250" stride="0x10" length="4">
			<reg32 name="CURSOR_CTRL2" offset="0x0">
				<bitfield name="ON" pos="0"/>
				<bitfield name="STATUS_UNK17" pos="17"/>
				<bitfield name="STATUS_ACTIVE" pos="16"/>
			</reg32>
		</array>

		<array offset="0x300" name="CTRL" stride="0x8" length="5">
			<reg32 name="STATE" offset="0x0">
				<bitfield name="ENABLE" pos="0"/>
				<bitfield name="METHOD" high="11" low="2" shr="2"/>
				<bitfield name="UNK16" pos="16"/>
				<bitfield name="PENDING" pos="31"/>
			</reg32>

			<reg32 name="VAL" offset="0x4"/>
		</array>

		<reg32 name="UNK_380" offset="0x380"/>
		<reg32 name="RAM_AMOUNT" offset="0x384">
			<doc>
			Amount in bytes - 1. Clamped to the maximum size of a bar, eg 256 MiB.
			</doc>
		</reg32>
		<reg32 name="UNK_388" offset="0x388"/>
		<reg32 name="UNK_38C" offset="0x38C"/>

		<stripe name="CRTC_VAL" offset="0xA00" stride="0x540" length="2">
			<doc>
			The starting point is an educated guess, but nevertheless reasonable.
			These values are only for reading purposes, setting them is another matter.
			They do map to display commands, but not 1:1.
			These registers seem duplicated at offset + 4. Maybe something to do with dac sharing?
			</doc>

			<stripe offset="0x0" stride="0x4" length="2">
				<reg32 name="UNK_900" offset="0x18"/>
				<reg32 name="CLUT_MODE" offset="0x24"/>
				<reg32 name="INTERLACE" offset="0x48"/>
				<reg32 name="SCALE_CTRL" offset="0x50"/>
				<reg32 name="CURSOR_CTRL" offset="0x58"/>
				<reg32 name="UNK_904" offset="0x78"/>
				<reg32 name="UNK0B8" offset="0xb8"/>
				<reg32 name="DEPTH" offset="0xC8"/>
				<reg32 name="CLOCK" offset="0xD0"/>
				<reg32 name="COLOR_CTRL" offset="0xE0"/>
				<reg32 name="SYNC_START_TO_BLANK_END" offset="0xE8"/>
				<reg32 name="MODE_UNK1" offset="0xF0"/>
				<reg32 name="DISPLAY_TOTAL" offset="0xF8"/>
				<reg32 name="SYNC_DURATION" offset="0x100"/>
				<reg32 name="MODE_UNK2" offset="0x108"/>
				<reg32 name="UNK_828" offset="0x110"/>
				<reg32 name="FB_SIZE" offset="0x118"/>
				<reg32 name="FB_PITCH" offset="0x120">
					<doc>
					This linear fb bit is a guess, not a 100% sure.
					</doc>
					<bitfield name="LINEAR_FB" pos="20"/>
				</reg32>
				<reg32 name="FB_POS" offset="0x128"/>
				<reg32 name="SCALE_CENTER_OFFSET" offset="0x138"/>
				<reg32 name="REAL_RES" offset="0x140"/>
				<reg32 name="SCALE_RES1" offset="0x148"/>
				<reg32 name="SCALE_RES2" offset="0x150"/>
			</stripe>
		</stripe>

		<!-- This is purely for consistent appearance, there are no real groups. -->
		<stripe offset="0xB58" stride="0x8" length="3">
			<stripe offset="0x0" stride="0x4" length="2">
				<reg32 name="DAC_VAL_MODE_CTRL" offset="0x0"/>
			</stripe>
		</stripe>

		<stripe offset="0xB70" stride="0x8" length="3">
			<stripe offset="0x0" stride="0x4" length="2">
				<reg32 name="SOR_VAL_MODE_CTRL" offset="0x0" variants="NV50:NV92"/>
			</stripe>
		</stripe>

		<stripe offset="0x794" stride="0x8" length="3">
			<stripe offset="0x0" stride="0x4" length="2">
				<reg32 name="SOR_VAL_MODE_CTRL" offset="0x0" variants="NV92-"/>
			</stripe>
		</stripe>

		<stripe offset="0xBDC" stride="0x8" length="3">
			<stripe offset="0x0" stride="0x4" length="2">
				<reg32 name="DAC_VAL_MODE_CTRL2" offset="0x0" variants="NV50:NV92"/>
			</stripe>
		</stripe>

		<stripe offset="0xB80" stride="0x8" length="3">
			<stripe offset="0x0" stride="0x4" length="2">
				<reg32 name="DAC_VAL_MODE_CTRL2" offset="0x0" variants="NV92-"/>
			</stripe>
		</stripe>

		<stripe name="CRTC_CLK" offset="0x4000" stride="0x800" length="2">
			<reg32 name="CLK_CTRL1" offset="0x100">
				<bitfield name="CONNECTED" high="10" low="9"/>
			</reg32>
			<reg32 name="VPLL_A" offset="0x104"/>
			<reg32 name="VPLL_B" offset="0x108"/>
			<reg32 name="CLK_CTRL2" offset="0x200"/>
		</stripe>

		<stripe name="DAC_CLK" offset="0x4000" stride="0x800" length="3">
			<reg32 name="CLK_CTRL2" offset="0x280"/>
		</stripe>

		<stripe name="SOR_CLK" offset="0x4000" stride="0x800" length="3">
			<reg32 name="CLK_CTRL2" offset="0x300"/>
		</stripe>

		<array offset="0x9000" name="VGA" stride="0x1000" length="1">
			<reg8 offset="0x000" name="MISC"/>
			<reg8 offset="0x004" name="INP0"/>
			<reg8 offset="0x008" name="INP1"/>
			<reg8 offset="0x00c" name="FC"/>
			<reg8 offset="0x010" name="VSE2"/>
			<array offset="0x100" name="SR" stride="1" length="8"/>
			<reg8 offset="0x108" name="SRX"/>
			<array offset="0x200" name="GX" stride="1" length="0x10"/>
			<reg8 offset="0x210" name="GRX"/>
			<array offset="0x300" name="AR" stride="1" length="0x20"/>
			<reg8 offset="0x320" name="ARX"/>
			<reg8 offset="0x321" name="AR_STATE">
				<bitfield pos="7" name="FLIPFLOP">
					<value value="0" name="ARX"/>
					<value value="1" name="AR"/>
				</bitfield>
			</reg8>
			<array offset="0x400" name="CR" stride="1" length="0x100"/>
			<reg8 offset="0x500" name="CRX"/>
			<group name="nv50_pdisplay_vga_pal_color">
				<reg8 offset="0" name="B"/>
				<reg8 offset="1" name="G"/>
				<reg8 offset="2" name="R"/>
			</group>
			<array offset="0x800" name="PAL" stride="4" length="0x100">
				<use-group name="nv50_pdisplay_vga_pal_color"/>
			</array>
			<reg8 offset="0xc00" name="PAL_STATE">
				<bitfield high="1" low="0" name="COL">
					<value value="1" name="R"/>
					<value value="2" name="G"/>
					<value value="3" name="B"/>
				</bitfield>
				<bitfield pos="2" name="MODE">
					<value value="0" name="WRITE"/>
					<value value="1" name="READ"/>
				</bitfield>
			</reg8>
			<reg8 offset="0xc02" name="PAL_MASK"/>
			<reg8 offset="0xc03" name="PAL_IDX"/>
			<array offset="0xc04" name="PAL_WR_SHADOW" stride="4" length="1">
				<use-group name="nv50_pdisplay_vga_pal_color"/>
			</array>
			<reg32 offset="0xf00" name="RAM_WINDOW">
				<bitfield high="31" low="10" shr="18" name="BASE"/>
				<bitfield pos="3" name="ENABLE"/>
				<bitfield high="1" low="0" name="TARGET">
					<value value="1" name="VRAM"/>
					<value value="2" name="SYSRAM"/>
					<value value="3" name="SYSRAM_NO_SNOOP"/> <!-- guess -->
				</bitfield>
			</reg32>
			<reg32 offset="0xf04" name="ROM_WINDOW">
				<bitfield high="31" low="8" shr="16" name="BASE"/>
				<bitfield pos="3" name="ENABLE"/>
				<bitfield high="1" low="0" name="TARGET">
					<value value="1" name="VRAM"/>
					<value value="2" name="SYSRAM"/>
					<value value="3" name="SYSRAM_NO_SNOOP"/> <!-- guess -->
				</bitfield>
			</reg32>
			<reg32 offset="0xffc" name="DEAD_CAFE"/>
		</array>

		<array name="DAC_REGS" offset="0xA000" stride="0x800" length="3">
			<reg32 name="DPMS_CTRL" offset="0x4">
				<bitfield name="HSYNC_OFF" pos="0"/>
				<bitfield name="VSYNC_OFF" pos="2"/>
				<bitfield name="BLANKED" pos="4"/>
				<bitfield name="OFF" pos="6"/>
				<bitfield name="PENDING" pos="31"/>
			</reg32>
			<reg32 name="LOAD_CTRL" offset="0xC">
				<bitfield name="ACTIVE" pos="20"/>
				<bitfield name="PRESENT" high="29" low="27"/>
				<bitfield name="DONE" pos="31">
					<doc>
					You have to wait for this before proceeding.
					Load detect is very fast though, so i'm not entirely sure.
					</doc>
				</bitfield>
			</reg32>
			<reg32 name="CLK_CTRL1" offset="0x10">
				<bitfield name="CONNECTED" high="10" low="9"/>
			</reg32>
		</array>

		<array name="SOR_REGS" offset="0xC000" stride="0x800" length="3">
			<reg32 name="DPMS_CTRL" offset="0x4">
				<bitfield name="ON" pos="0"/>
				<bitfield name="PENDING" pos="31"/>
			</reg32>
			<reg32 name="CLK_CTRL1" offset="0x8">
				<bitfield name="CONNECTED" high="10" low="9"/>
			</reg32>
			<reg32 name="UNK_00C" offset="0xC"/>
			<reg32 name="UNK_010" offset="0x10"/>
			<reg32 name="UNK_014" offset="0x14"/>
			<reg32 name="UNK_018" offset="0x18"/>
			<reg32 name="DPMS_STATE" offset="0x30">
				<doc>
				These values only relate to the SOR's and are not meant for writing.
				</doc>
				<bitfield name="ACTIVE" high="17" low="16"/>
				<bitfield name="BLANKED" pos="19"/>
				<bitfield name="WAIT" pos="28"/>
			</reg32>
			<reg32 name="BACKLIGHT" offset="0x84">
				<bitfield high="11" low="0" name="LEVEL"/> <!-- XXX: known to be larger on later cards -->
				<bitfield pos="31" name="ENABLE"/>
			</reg32>
			<array offset="0x100" name="DP" stride="0x80" length="2">
				<reg32 offset="0x0c" name="CTRL">
					<bitfield pos="14" name="ENHANCED_FRAME_ENABLED"/>
					<bitfield high="20" low="16" name="LANE_MASK"/> <!-- XXX: not 19? -->
					<bitfield high="27" low="24" name="TRAINING_PATTERN">
						<value value="0" name="DISABLED"/>
						<value value="1" name="1"/>
						<value value="2" name="2"/>
					</bitfield>
				</reg32>
				<reg32 offset="0x18" name="UNK18"/>
				<reg32 offset="0x20" name="UNK20"/>
				<reg32 offset="0x28" name="UNK28"/>
				<reg32 offset="0x30" name="UNK30"/>
			</array>
		</array>

	</array>

	<array name="DISPLAY_USER" offset="00640000" stride="0x1000" length="5" variants="NV50-">
		<reg32 name="PUT" offset="0x0"/>
		<reg32 name="GET" offset="0x4"/>
	</array>

	<array name="CURSOR_USER" offset="0x645000" stride="0x1000" length="4" variants="NV50-">
		<reg32 name="POS_CTRL" offset="0x80"/>
		<reg32 name="POS" offset="0x84">
			<doc>
			You must write 0 to POS_CTRL, otherwise position is not processed.
			</doc>
			<bitfield low="0" high="15" name="X" type="int"/>
			<bitfield low="16" high="31" name="Y" type="int"/>
		</reg32>
	</array>
</domain>

</database>
