// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/15/2023 23:04:10"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	Inst,
	clk,
	reset,
	isZero,
	WD);
input 	[31:0] Inst;
input 	clk;
input 	reset;
output 	isZero;
output 	[31:0] WD;

// Design Ports Information
// isZero	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[0]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[1]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[2]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[3]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[4]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[5]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[7]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[8]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[9]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[10]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[11]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[12]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[13]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[14]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[15]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[16]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[17]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[18]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[19]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[20]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[21]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[22]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[23]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[24]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[25]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[27]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[28]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[29]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[30]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// WD[31]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Inst[0]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[26]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[27]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[28]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[29]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[30]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[31]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[1]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[3]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[4]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[5]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[6]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[8]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[9]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[10]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[11]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[12]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[13]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[14]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[15]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[16]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[17]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[18]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[19]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[20]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[21]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[22]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[23]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[24]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Inst[25]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a6 ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a20 ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a18 ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a1 ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a20 ;
wire \Dtph|ALU|Add2~4_combout ;
wire \Dtph|ALU|Add2~12_combout ;
wire \Dtph|ALU|Add2~22_combout ;
wire \Dtph|ALU|Add1~28_combout ;
wire \Ctrl|ALUop~4_combout ;
wire \Dtph|RegisterFile|register_file~12_combout ;
wire \Dtph|Mux2|output_data[8]~8_combout ;
wire \Dtph|Mux2|output_data[10]~10_combout ;
wire \Dtph|Mux3|output_data[12]~24_combout ;
wire \Dtph|Mux3|output_data[16]~36_combout ;
wire \Dtph|Mux3|output_data[18]~42_combout ;
wire \Dtph|RegisterFile|register_file~48_combout ;
wire \Dtph|Mux3|output_data[20]~48_combout ;
wire \Dtph|Mux2|output_data[21]~21_combout ;
wire \Dtph|Mux2|output_data[25]~25_combout ;
wire \Dtph|Mux3|output_data[28]~72_combout ;
wire \Dtph|Mux3|output_data[30]~78_combout ;
wire \Dtph|Mux2|output_data[31]~31_combout ;
wire \Dtph|Mux3|output_data[31]~81_combout ;
wire \Dtph|DataMemory|always0~1_combout ;
wire \Dtph|DataMemory|always0~2_combout ;
wire \Ctrl|WideOr1~0_combout ;
wire \Ctrl|RegWrite~2_combout ;
wire \Ctrl|MemToReg~0_combout ;
wire \Ctrl|MemToReg~1_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \Ctrl|WideOr0~0_combout ;
wire \reset~combout ;
wire \Dtph|DataMemory|always0~0_combout ;
wire \Dtph|Mux1|output_data[3]~3_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder_combout ;
wire \Dtph|RegisterFile|register_file~1_combout ;
wire \Dtph|Mux1|output_data[4]~4_combout ;
wire \Dtph|RegisterFile|register_file~2_combout ;
wire \Dtph|Mux1|output_data[0]~0_combout ;
wire \Dtph|Mux1|output_data[1]~1_combout ;
wire \Dtph|Mux1|output_data[2]~2_combout ;
wire \Dtph|Mux2|output_data[0]~0_combout ;
wire \Dtph|RegisterFile|register_file~6_combout ;
wire \Dtph|RegisterFile|register_file~7_combout ;
wire \Dtph|RegisterFile|register_file~5_combout ;
wire \Dtph|RegisterFile|register_file~8_combout ;
wire \Ctrl|ALUop~6_combout ;
wire \Dtph|RegisterFile|register_file~10_combout ;
wire \Dtph|RegisterFile|register_file~0_combout ;
wire \Dtph|RegisterFile|register_file~19_combout ;
wire \Dtph|RegisterFile|register_file~16_combout ;
wire \Dtph|RegisterFile|register_file~61_combout ;
wire \Dtph|RegisterFile|register_file~13_combout ;
wire \Dtph|RegisterFile|register_file~63_combout ;
wire \Dtph|RegisterFile|register_file~64_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder_combout ;
wire \Dtph|RegisterFile|register_file~68_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a28 ;
wire \Dtph|RegisterFile|register_file~76_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a29 ;
wire \Dtph|RegisterFile|register_file~77_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a30 ;
wire \Dtph|RegisterFile|register_file~78_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a31 ;
wire \Dtph|RegisterFile|register_file~79_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a31 ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a31 ;
wire \Dtph|RegisterFile|register_file~59_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a30 ;
wire \Dtph|RegisterFile|register_file~58_combout ;
wire \Dtph|Mux2|output_data[29]~29_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a28 ;
wire \Dtph|RegisterFile|register_file~56_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a27 ;
wire \Dtph|RegisterFile|register_file~55_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a26 ;
wire \Dtph|RegisterFile|register_file~54_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a25 ;
wire \Dtph|RegisterFile|register_file~53_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a24 ;
wire \Dtph|RegisterFile|register_file~52_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a23 ;
wire \Dtph|RegisterFile|register_file~51_combout ;
wire \Dtph|Mux2|output_data[22]~22_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a21 ;
wire \Dtph|RegisterFile|register_file~49_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a19 ;
wire \Dtph|RegisterFile|register_file~47_combout ;
wire \Dtph|Mux2|output_data[18]~18_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a17 ;
wire \Dtph|RegisterFile|register_file~45_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a16 ;
wire \Dtph|RegisterFile|register_file~44_combout ;
wire \Dtph|Mux2|output_data[15]~15_combout ;
wire \Dtph|Mux2|output_data[14]~14_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a12 ;
wire \Dtph|RegisterFile|register_file~37_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a11 ;
wire \Dtph|RegisterFile|register_file~35_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a10 ;
wire \Dtph|RegisterFile|register_file~33_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a9 ;
wire \Dtph|RegisterFile|register_file~31_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a8 ;
wire \Dtph|RegisterFile|register_file~29_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a7 ;
wire \Dtph|RegisterFile|register_file~27_combout ;
wire \Dtph|Mux2|output_data[6]~6_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a3 ;
wire \Dtph|RegisterFile|register_file~18_combout ;
wire \Dtph|Mux2|output_data[2]~2_combout ;
wire \Dtph|ALU|Add2~1 ;
wire \Dtph|ALU|Add2~3 ;
wire \Dtph|ALU|Add2~5 ;
wire \Dtph|ALU|Add2~7 ;
wire \Dtph|ALU|Add2~9 ;
wire \Dtph|ALU|Add2~11 ;
wire \Dtph|ALU|Add2~13 ;
wire \Dtph|ALU|Add2~15 ;
wire \Dtph|ALU|Add2~17 ;
wire \Dtph|ALU|Add2~19 ;
wire \Dtph|ALU|Add2~21 ;
wire \Dtph|ALU|Add2~23 ;
wire \Dtph|ALU|Add2~25 ;
wire \Dtph|ALU|Add2~27 ;
wire \Dtph|ALU|Add2~29 ;
wire \Dtph|ALU|Add2~31 ;
wire \Dtph|ALU|Add2~33 ;
wire \Dtph|ALU|Add2~35 ;
wire \Dtph|ALU|Add2~37 ;
wire \Dtph|ALU|Add2~39 ;
wire \Dtph|ALU|Add2~41 ;
wire \Dtph|ALU|Add2~43 ;
wire \Dtph|ALU|Add2~45 ;
wire \Dtph|ALU|Add2~47 ;
wire \Dtph|ALU|Add2~49 ;
wire \Dtph|ALU|Add2~51 ;
wire \Dtph|ALU|Add2~53 ;
wire \Dtph|ALU|Add2~55 ;
wire \Dtph|ALU|Add2~57 ;
wire \Dtph|ALU|Add2~59 ;
wire \Dtph|ALU|Add2~61 ;
wire \Dtph|ALU|Add2~62_combout ;
wire \Dtph|Mux2|output_data[30]~30_combout ;
wire \Dtph|Mux2|output_data[28]~28_combout ;
wire \Dtph|Mux2|output_data[27]~27_combout ;
wire \Dtph|Mux2|output_data[26]~26_combout ;
wire \Dtph|Mux2|output_data[23]~23_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a22 ;
wire \Dtph|RegisterFile|register_file~50_combout ;
wire \Dtph|Mux2|output_data[19]~19_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a16 ;
wire \Dtph|Mux2|output_data[16]~16_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a15 ;
wire \Dtph|RegisterFile|register_file~43_combout ;
wire \Dtph|Mux2|output_data[13]~13_combout ;
wire \Dtph|Mux2|output_data[12]~12_combout ;
wire \Dtph|Mux2|output_data[11]~11_combout ;
wire \Dtph|Mux2|output_data[7]~7_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a6 ;
wire \Dtph|RegisterFile|register_file~25_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a5 ;
wire \Dtph|RegisterFile|register_file~23_combout ;
wire \Dtph|ALU|Add1~1 ;
wire \Dtph|ALU|Add1~3 ;
wire \Dtph|ALU|Add1~5 ;
wire \Dtph|ALU|Add1~7 ;
wire \Dtph|ALU|Add1~9 ;
wire \Dtph|ALU|Add1~11 ;
wire \Dtph|ALU|Add1~13 ;
wire \Dtph|ALU|Add1~15 ;
wire \Dtph|ALU|Add1~17 ;
wire \Dtph|ALU|Add1~19 ;
wire \Dtph|ALU|Add1~21 ;
wire \Dtph|ALU|Add1~23 ;
wire \Dtph|ALU|Add1~25 ;
wire \Dtph|ALU|Add1~27 ;
wire \Dtph|ALU|Add1~29 ;
wire \Dtph|ALU|Add1~31 ;
wire \Dtph|ALU|Add1~33 ;
wire \Dtph|ALU|Add1~35 ;
wire \Dtph|ALU|Add1~37 ;
wire \Dtph|ALU|Add1~39 ;
wire \Dtph|ALU|Add1~41 ;
wire \Dtph|ALU|Add1~43 ;
wire \Dtph|ALU|Add1~45 ;
wire \Dtph|ALU|Add1~47 ;
wire \Dtph|ALU|Add1~49 ;
wire \Dtph|ALU|Add1~51 ;
wire \Dtph|ALU|Add1~53 ;
wire \Dtph|ALU|Add1~55 ;
wire \Dtph|ALU|Add1~57 ;
wire \Dtph|ALU|Add1~59 ;
wire \Dtph|ALU|Add1~61 ;
wire \Dtph|ALU|Add1~62_combout ;
wire \Dtph|Mux3|output_data[31]~82_combout ;
wire \Dtph|Mux3|output_data[31]~83_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a27 ;
wire \Dtph|RegisterFile|register_file~75_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a30 ;
wire \Dtph|ALU|Add1~60_combout ;
wire \Dtph|ALU|Add2~60_combout ;
wire \Dtph|Mux3|output_data[30]~79_combout ;
wire \Dtph|Mux3|output_data[30]~80_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a26 ;
wire \Dtph|RegisterFile|register_file~74_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a29 ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a29 ;
wire \Dtph|RegisterFile|register_file~57_combout ;
wire \Dtph|Mux3|output_data[29]~75_combout ;
wire \Dtph|ALU|Add1~58_combout ;
wire \Dtph|ALU|Add2~58_combout ;
wire \Dtph|Mux3|output_data[29]~76_combout ;
wire \Dtph|Mux3|output_data[29]~77_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a25 ;
wire \Dtph|RegisterFile|register_file~73_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a28 ;
wire \Dtph|ALU|Add2~56_combout ;
wire \Dtph|ALU|Add1~56_combout ;
wire \Dtph|Mux3|output_data[28]~73_combout ;
wire \Dtph|Mux3|output_data[28]~74_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a24 ;
wire \Dtph|RegisterFile|register_file~72_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a27 ;
wire \Dtph|ALU|Add2~54_combout ;
wire \Dtph|ALU|Add1~54_combout ;
wire \Dtph|Mux3|output_data[27]~69_combout ;
wire \Dtph|Mux3|output_data[27]~70_combout ;
wire \Dtph|Mux3|output_data[27]~71_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a23 ;
wire \Dtph|RegisterFile|register_file~71_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a26 ;
wire \Ctrl|ALUop~5_combout ;
wire \Ctrl|ALUop~7_combout ;
wire \Dtph|Mux3|output_data[26]~66_combout ;
wire \Dtph|ALU|Add1~52_combout ;
wire \Dtph|ALU|Add2~52_combout ;
wire \Dtph|Mux3|output_data[26]~67_combout ;
wire \Dtph|Mux3|output_data[26]~68_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a22 ;
wire \Dtph|RegisterFile|register_file~70_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a25 ;
wire \Dtph|ALU|Add2~50_combout ;
wire \Dtph|ALU|Add1~50_combout ;
wire \Dtph|Mux3|output_data[25]~63_combout ;
wire \Dtph|Mux3|output_data[25]~64_combout ;
wire \Dtph|Mux3|output_data[25]~65_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a21 ;
wire \Dtph|RegisterFile|register_file~69_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a24 ;
wire \Dtph|Mux2|output_data[24]~24_combout ;
wire \Dtph|Mux3|output_data[24]~60_combout ;
wire \Dtph|ALU|Add1~48_combout ;
wire \Dtph|ALU|Add2~48_combout ;
wire \Dtph|Mux3|output_data[24]~61_combout ;
wire \Dtph|Mux3|output_data[24]~62_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a19 ;
wire \Dtph|RegisterFile|register_file~67_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a23 ;
wire \Dtph|ALU|Add1~46_combout ;
wire \Dtph|ALU|Add2~46_combout ;
wire \Dtph|Mux3|output_data[23]~57_combout ;
wire \Dtph|Mux3|output_data[23]~58_combout ;
wire \Dtph|Mux3|output_data[23]~59_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a18 ;
wire \Dtph|RegisterFile|register_file~66_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a22 ;
wire \Dtph|Mux3|output_data[22]~54_combout ;
wire \Dtph|ALU|Add2~44_combout ;
wire \Dtph|ALU|Add1~44_combout ;
wire \Dtph|Mux3|output_data[22]~55_combout ;
wire \Dtph|Mux3|output_data[22]~56_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a17 ;
wire \Dtph|RegisterFile|register_file~65_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a21 ;
wire \Dtph|ALU|Add1~42_combout ;
wire \Dtph|ALU|Add2~42_combout ;
wire \Dtph|Mux3|output_data[21]~51_combout ;
wire \Dtph|Mux3|output_data[21]~52_combout ;
wire \Dtph|Mux3|output_data[21]~53_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a20 ;
wire \Dtph|Mux2|output_data[20]~20_combout ;
wire \Dtph|ALU|Add1~40_combout ;
wire \Dtph|ALU|Add2~40_combout ;
wire \Dtph|Mux3|output_data[20]~49_combout ;
wire \Dtph|Mux3|output_data[20]~50_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a15 ;
wire \Dtph|RegisterFile|register_file~42_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a19 ;
wire \Dtph|ALU|Add2~38_combout ;
wire \Dtph|ALU|Add1~38_combout ;
wire \Dtph|Mux3|output_data[19]~45_combout ;
wire \Dtph|Mux3|output_data[19]~46_combout ;
wire \Dtph|Mux3|output_data[19]~47_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a18 ;
wire \Dtph|RegisterFile|register_file~46_combout ;
wire \Dtph|ALU|Add1~36_combout ;
wire \Dtph|ALU|Add2~36_combout ;
wire \Dtph|Mux3|output_data[18]~43_combout ;
wire \Dtph|Mux3|output_data[18]~44_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a14 ;
wire \Dtph|RegisterFile|register_file~40_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a17 ;
wire \Dtph|Mux2|output_data[17]~17_combout ;
wire \Dtph|ALU|Add1~34_combout ;
wire \Dtph|ALU|Add2~34_combout ;
wire \Dtph|Mux3|output_data[17]~39_combout ;
wire \Dtph|Mux3|output_data[17]~40_combout ;
wire \Dtph|Mux3|output_data[17]~41_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a13 ;
wire \Dtph|RegisterFile|register_file~38_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a16 ;
wire \Dtph|ALU|Add2~32_combout ;
wire \Dtph|ALU|Add1~32_combout ;
wire \Dtph|Mux3|output_data[16]~37_combout ;
wire \Dtph|Mux3|output_data[16]~38_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a12 ;
wire \Dtph|RegisterFile|register_file~36_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a15 ;
wire \Dtph|ALU|Add2~30_combout ;
wire \Dtph|ALU|Add1~30_combout ;
wire \Dtph|Mux3|output_data[15]~33_combout ;
wire \Dtph|Mux3|output_data[15]~34_combout ;
wire \Dtph|Mux3|output_data[15]~35_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a11 ;
wire \Dtph|RegisterFile|register_file~34_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a14 ;
wire \Dtph|ALU|Add2~28_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a14 ;
wire \Dtph|RegisterFile|register_file~41_combout ;
wire \Dtph|Mux3|output_data[14]~30_combout ;
wire \Dtph|Mux3|output_data[14]~31_combout ;
wire \Dtph|Mux3|output_data[14]~32_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a13 ;
wire \Dtph|RegisterFile|register_file~39_combout ;
wire \Dtph|ALU|Add1~26_combout ;
wire \Dtph|ALU|Add2~26_combout ;
wire \Dtph|Mux3|output_data[13]~27_combout ;
wire \Dtph|Mux3|output_data[13]~28_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a13 ;
wire \Dtph|Mux3|output_data[13]~29_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a10 ;
wire \Dtph|RegisterFile|register_file~32_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a12 ;
wire \Dtph|ALU|Add2~24_combout ;
wire \Dtph|ALU|Add1~24_combout ;
wire \Dtph|Mux3|output_data[12]~25_combout ;
wire \Dtph|Mux3|output_data[12]~26_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a9 ;
wire \Dtph|RegisterFile|register_file~30_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a11 ;
wire \Dtph|ALU|Add1~22_combout ;
wire \Dtph|Mux3|output_data[11]~21_combout ;
wire \Dtph|Mux3|output_data[11]~22_combout ;
wire \Dtph|Mux3|output_data[11]~23_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a8 ;
wire \Dtph|RegisterFile|register_file~28_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a10 ;
wire \Dtph|ALU|Add2~20_combout ;
wire \Dtph|Mux3|output_data[10]~18_combout ;
wire \Dtph|ALU|Add1~20_combout ;
wire \Dtph|Mux3|output_data[10]~19_combout ;
wire \Dtph|Mux3|output_data[10]~20_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a7 ;
wire \Dtph|RegisterFile|register_file~26_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a9 ;
wire \Dtph|Mux2|output_data[9]~9_combout ;
wire \Dtph|ALU|Add1~18_combout ;
wire \Dtph|ALU|Add2~18_combout ;
wire \Dtph|Mux3|output_data[9]~15_combout ;
wire \Dtph|Mux3|output_data[9]~16_combout ;
wire \Dtph|Mux3|output_data[9]~17_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a2 ;
wire \Dtph|RegisterFile|register_file~14_combout ;
wire \Dtph|RegisterFile|register_file~62_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a8 ;
wire \Dtph|Mux3|output_data[8]~12_combout ;
wire \Dtph|ALU|Add1~16_combout ;
wire \Dtph|ALU|Add2~16_combout ;
wire \Dtph|Mux3|output_data[8]~13_combout ;
wire \Dtph|Mux3|output_data[8]~14_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a5 ;
wire \Dtph|RegisterFile|register_file~22_combout ;
wire \Dtph|Mux2|output_data[5]~5_combout ;
wire \Dtph|ALU|Add2~10_combout ;
wire \Dtph|ALU|Add1~10_combout ;
wire \Dtph|ALU|Mux28~0_combout ;
wire \Dtph|ALU|Mux28~1_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a7 ;
wire \Dtph|ALU|Add1~14_combout ;
wire \Dtph|ALU|Add2~14_combout ;
wire \Dtph|Mux3|output_data[7]~9_combout ;
wire \Dtph|Mux3|output_data[7]~10_combout ;
wire \Dtph|Mux3|output_data[7]~11_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a6 ;
wire \Dtph|RegisterFile|register_file~24_combout ;
wire \Dtph|Mux3|output_data[6]~6_combout ;
wire \Dtph|ALU|Add1~12_combout ;
wire \Dtph|Mux3|output_data[6]~7_combout ;
wire \Dtph|Mux3|output_data[6]~8_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a3 ;
wire \Dtph|RegisterFile|register_file~17_combout ;
wire \Dtph|Mux2|output_data[3]~3_combout ;
wire \Dtph|ALU|Add1~6_combout ;
wire \Dtph|ALU|Add2~6_combout ;
wire \Dtph|ALU|Mux30~0_combout ;
wire \Dtph|ALU|Mux30~1_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a5 ;
wire \Dtph|Mux3|output_data[5]~5_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a4 ;
wire \Dtph|RegisterFile|register_file~20_combout ;
wire \Dtph|Mux2|output_data[4]~4_combout ;
wire \Dtph|ALU|Add2~8_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a4 ;
wire \Dtph|RegisterFile|register_file~21_combout ;
wire \Dtph|ALU|Mux29~0_combout ;
wire \Dtph|ALU|Mux29~1_combout ;
wire \Dtph|ALU|Add1~8_combout ;
wire \Dtph|ALU|Mux29~2_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a4 ;
wire \Dtph|Mux3|output_data[4]~4_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a2 ;
wire \Dtph|RegisterFile|register_file~15_combout ;
wire \Dtph|ALU|Mux31~0_combout ;
wire \Dtph|ALU|Add1~4_combout ;
wire \Dtph|ALU|Mux31~1_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a3 ;
wire \Dtph|Mux3|output_data[3]~3_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a1 ;
wire \Dtph|RegisterFile|register_file~11_combout ;
wire \Dtph|Mux2|output_data[1]~1_combout ;
wire \Dtph|ALU|Add2~2_combout ;
wire \Dtph|ALU|Add1~2_combout ;
wire \Dtph|ALU|Mux32~0_combout ;
wire \Dtph|ALU|Mux32~1_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a2 ;
wire \Dtph|Mux3|output_data[2]~2_combout ;
wire \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Dtph|RegisterFile|register_file~9_combout ;
wire \Dtph|ALU|Mux33~0_combout ;
wire \Dtph|ALU|Add1~0_combout ;
wire \Dtph|ALU|Add2~0_combout ;
wire \Dtph|ALU|Mux33~1_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a1 ;
wire \Dtph|Mux3|output_data[1]~1_combout ;
wire \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \Dtph|RegisterFile|register_file~4_combout ;
wire \Dtph|RegisterFile|register_file~3_combout ;
wire \Dtph|RegisterFile|register_file~60_combout ;
wire \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Dtph|Mux3|output_data[0]~0_combout ;
wire [31:0] \Inst~combout ;
wire [0:42] \Dtph|RegisterFile|register_file_rtl_1_bypass ;
wire [0:42] \Dtph|RegisterFile|register_file_rtl_0_bypass ;

wire [31:0] \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a1  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a2  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a3  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a4  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a5  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a6  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a7  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a8  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a9  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a10  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a11  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a12  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a13  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a14  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a15  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a16  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a17  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a18  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a19  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a20  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a21  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a22  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a23  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a24  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a25  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a26  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a27  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a28  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a29  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a30  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a31  = \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0~portbdataout  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a1  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a2  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a3  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a4  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a5  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a6  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a7  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a8  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a9  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a10  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a11  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a12  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a13  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a14  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a15  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a16  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a17  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a18  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a19  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a20  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a21  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a22  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a23  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a24  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a25  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a26  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a27  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a28  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a29  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a30  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a31  = \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a1  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a2  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a3  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a4  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a5  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a6  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a7  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a8  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a9  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a10  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a11  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a12  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a13  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a14  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a15  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a16  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a17  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a18  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a19  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a20  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a21  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a22  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a23  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a24  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a25  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a26  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a27  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a28  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a29  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a30  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a31  = \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: M4K_X52_Y24
cycloneii_ram_block \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Dtph|DataMemory|always0~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dtph|RegisterFile|register_file~79_combout ,\Dtph|RegisterFile|register_file~78_combout ,\Dtph|RegisterFile|register_file~77_combout ,\Dtph|RegisterFile|register_file~76_combout ,\Dtph|RegisterFile|register_file~75_combout ,
\Dtph|RegisterFile|register_file~74_combout ,\Dtph|RegisterFile|register_file~73_combout ,\Dtph|RegisterFile|register_file~72_combout ,\Dtph|RegisterFile|register_file~71_combout ,\Dtph|RegisterFile|register_file~70_combout ,
\Dtph|RegisterFile|register_file~69_combout ,\Dtph|RegisterFile|register_file~68_combout ,\Dtph|RegisterFile|register_file~67_combout ,\Dtph|RegisterFile|register_file~66_combout ,\Dtph|RegisterFile|register_file~65_combout ,
\Dtph|RegisterFile|register_file~64_combout ,\Dtph|RegisterFile|register_file~42_combout ,\Dtph|RegisterFile|register_file~40_combout ,\Dtph|RegisterFile|register_file~38_combout ,\Dtph|RegisterFile|register_file~36_combout ,
\Dtph|RegisterFile|register_file~34_combout ,\Dtph|RegisterFile|register_file~32_combout ,\Dtph|RegisterFile|register_file~30_combout ,\Dtph|RegisterFile|register_file~28_combout ,\Dtph|RegisterFile|register_file~26_combout ,
\Dtph|RegisterFile|register_file~24_combout ,\Dtph|RegisterFile|register_file~22_combout ,\Dtph|RegisterFile|register_file~20_combout ,\Dtph|RegisterFile|register_file~63_combout ,\Dtph|RegisterFile|register_file~62_combout ,
\Dtph|RegisterFile|register_file~61_combout ,\Dtph|RegisterFile|register_file~60_combout }),
	.portaaddr({\Dtph|ALU|Mux28~1_combout ,\Dtph|ALU|Mux29~2_combout ,\Dtph|ALU|Mux30~1_combout ,\Dtph|ALU|Mux31~1_combout ,\Dtph|ALU|Mux32~1_combout ,\Dtph|ALU|Mux33~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\Dtph|ALU|Mux28~1_combout ,\Dtph|ALU|Mux29~2_combout ,\Dtph|ALU|Mux30~1_combout ,\Dtph|ALU|Mux31~1_combout ,\Dtph|ALU|Mux32~1_combout ,\Dtph|ALU|Mux33~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab4.ram0_sram_3a446f.hdl.mif";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:Dtph|sram:DataMemory|altsyncram:sram_rtl_0|altsyncram_3hk1:auto_generated|ALTSYNCRAM";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 33;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 33;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000900000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Ctrl|RegWrite~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dtph|Mux3|output_data[31]~83_combout ,\Dtph|Mux3|output_data[30]~80_combout ,\Dtph|Mux3|output_data[29]~77_combout ,\Dtph|Mux3|output_data[28]~74_combout ,\Dtph|Mux3|output_data[27]~71_combout ,\Dtph|Mux3|output_data[26]~68_combout ,
\Dtph|Mux3|output_data[25]~65_combout ,\Dtph|Mux3|output_data[24]~62_combout ,\Dtph|Mux3|output_data[23]~59_combout ,\Dtph|Mux3|output_data[22]~56_combout ,\Dtph|Mux3|output_data[21]~53_combout ,\Dtph|Mux3|output_data[20]~50_combout ,
\Dtph|Mux3|output_data[19]~47_combout ,\Dtph|Mux3|output_data[18]~44_combout ,\Dtph|Mux3|output_data[17]~41_combout ,\Dtph|Mux3|output_data[16]~38_combout ,\Dtph|Mux3|output_data[15]~35_combout ,\Dtph|Mux3|output_data[14]~32_combout ,
\Dtph|Mux3|output_data[13]~29_combout ,\Dtph|Mux3|output_data[12]~26_combout ,\Dtph|Mux3|output_data[11]~23_combout ,\Dtph|Mux3|output_data[10]~20_combout ,\Dtph|Mux3|output_data[9]~17_combout ,\Dtph|Mux3|output_data[8]~14_combout ,
\Dtph|Mux3|output_data[7]~11_combout ,\Dtph|Mux3|output_data[6]~8_combout ,\Dtph|Mux3|output_data[5]~5_combout ,\Dtph|Mux3|output_data[4]~4_combout ,\Dtph|Mux3|output_data[3]~3_combout ,\Dtph|Mux3|output_data[2]~2_combout ,\Dtph|Mux3|output_data[1]~1_combout ,
\Dtph|Mux3|output_data[0]~0_combout }),
	.portaaddr({\Dtph|Mux1|output_data[4]~4_combout ,\Dtph|Mux1|output_data[3]~3_combout ,\Dtph|Mux1|output_data[2]~2_combout ,\Dtph|Mux1|output_data[1]~1_combout ,\Dtph|Mux1|output_data[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\Inst~combout [25],\Inst~combout [24],\Inst~combout [23],\Inst~combout [22],\Inst~combout [21]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab4.ram0_RegFile_be88a862.hdl.mif";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:Dtph|RegFile:RegisterFile|altsyncram:register_file_rtl_0|altsyncram_ifg1:auto_generated|ALTSYNCRAM";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000040000000800000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneii_lcell_comb \Dtph|ALU|Add2~4 (
// Equation(s):
// \Dtph|ALU|Add2~4_combout  = ((\Dtph|RegisterFile|register_file~15_combout  $ (\Dtph|Mux2|output_data[2]~2_combout  $ (\Dtph|ALU|Add2~3 )))) # (GND)
// \Dtph|ALU|Add2~5  = CARRY((\Dtph|RegisterFile|register_file~15_combout  & ((!\Dtph|ALU|Add2~3 ) # (!\Dtph|Mux2|output_data[2]~2_combout ))) # (!\Dtph|RegisterFile|register_file~15_combout  & (!\Dtph|Mux2|output_data[2]~2_combout  & !\Dtph|ALU|Add2~3 )))

	.dataa(\Dtph|RegisterFile|register_file~15_combout ),
	.datab(\Dtph|Mux2|output_data[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~3 ),
	.combout(\Dtph|ALU|Add2~4_combout ),
	.cout(\Dtph|ALU|Add2~5 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~4 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \Dtph|ALU|Add2~12 (
// Equation(s):
// \Dtph|ALU|Add2~12_combout  = ((\Dtph|RegisterFile|register_file~25_combout  $ (\Dtph|Mux2|output_data[6]~6_combout  $ (\Dtph|ALU|Add2~11 )))) # (GND)
// \Dtph|ALU|Add2~13  = CARRY((\Dtph|RegisterFile|register_file~25_combout  & ((!\Dtph|ALU|Add2~11 ) # (!\Dtph|Mux2|output_data[6]~6_combout ))) # (!\Dtph|RegisterFile|register_file~25_combout  & (!\Dtph|Mux2|output_data[6]~6_combout  & !\Dtph|ALU|Add2~11 
// )))

	.dataa(\Dtph|RegisterFile|register_file~25_combout ),
	.datab(\Dtph|Mux2|output_data[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~11 ),
	.combout(\Dtph|ALU|Add2~12_combout ),
	.cout(\Dtph|ALU|Add2~13 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~12 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \Dtph|ALU|Add2~22 (
// Equation(s):
// \Dtph|ALU|Add2~22_combout  = (\Dtph|Mux2|output_data[11]~11_combout  & ((\Dtph|RegisterFile|register_file~35_combout  & (!\Dtph|ALU|Add2~21 )) # (!\Dtph|RegisterFile|register_file~35_combout  & ((\Dtph|ALU|Add2~21 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[11]~11_combout  & ((\Dtph|RegisterFile|register_file~35_combout  & (\Dtph|ALU|Add2~21  & VCC)) # (!\Dtph|RegisterFile|register_file~35_combout  & (!\Dtph|ALU|Add2~21 ))))
// \Dtph|ALU|Add2~23  = CARRY((\Dtph|Mux2|output_data[11]~11_combout  & ((!\Dtph|ALU|Add2~21 ) # (!\Dtph|RegisterFile|register_file~35_combout ))) # (!\Dtph|Mux2|output_data[11]~11_combout  & (!\Dtph|RegisterFile|register_file~35_combout  & 
// !\Dtph|ALU|Add2~21 )))

	.dataa(\Dtph|Mux2|output_data[11]~11_combout ),
	.datab(\Dtph|RegisterFile|register_file~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~21 ),
	.combout(\Dtph|ALU|Add2~22_combout ),
	.cout(\Dtph|ALU|Add2~23 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~22 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneii_lcell_comb \Dtph|ALU|Add1~28 (
// Equation(s):
// \Dtph|ALU|Add1~28_combout  = ((\Dtph|RegisterFile|register_file~41_combout  $ (\Dtph|Mux2|output_data[14]~14_combout  $ (!\Dtph|ALU|Add1~27 )))) # (GND)
// \Dtph|ALU|Add1~29  = CARRY((\Dtph|RegisterFile|register_file~41_combout  & ((\Dtph|Mux2|output_data[14]~14_combout ) # (!\Dtph|ALU|Add1~27 ))) # (!\Dtph|RegisterFile|register_file~41_combout  & (\Dtph|Mux2|output_data[14]~14_combout  & !\Dtph|ALU|Add1~27 
// )))

	.dataa(\Dtph|RegisterFile|register_file~41_combout ),
	.datab(\Dtph|Mux2|output_data[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~27 ),
	.combout(\Dtph|ALU|Add1~28_combout ),
	.cout(\Dtph|ALU|Add1~29 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~28 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X56_Y27_N11
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_1_bypass[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_1_bypass [2]));

// Location: LCFF_X55_Y25_N13
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Ctrl|RegWrite~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [0]));

// Location: LCFF_X55_Y25_N9
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [8]));

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \Ctrl|ALUop~4 (
// Equation(s):
// \Ctrl|ALUop~4_combout  = (\Inst~combout [28] & (!\Inst~combout [29] & (\Inst~combout [27] $ (\Inst~combout [26]))))

	.dataa(\Inst~combout [27]),
	.datab(\Inst~combout [26]),
	.datac(\Inst~combout [28]),
	.datad(\Inst~combout [29]),
	.cin(gnd),
	.combout(\Ctrl|ALUop~4_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|ALUop~4 .lut_mask = 16'h0060;
defparam \Ctrl|ALUop~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~12 (
// Equation(s):
// \Dtph|RegisterFile|register_file~12_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [12])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [12]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~12 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N10
cycloneii_lcell_comb \Dtph|Mux2|output_data[8]~8 (
// Equation(s):
// \Dtph|Mux2|output_data[8]~8_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [8])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~28_combout )))

	.dataa(\Inst~combout [8]),
	.datab(vcc),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~28_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[8]~8 .lut_mask = 16'hAFA0;
defparam \Dtph|Mux2|output_data[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \Dtph|Mux2|output_data[10]~10 (
// Equation(s):
// \Dtph|Mux2|output_data[10]~10_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [10])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~32_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Inst~combout [10]),
	.datad(\Dtph|RegisterFile|register_file~32_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[10]~10 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux2|output_data[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
cycloneii_lcell_comb \Dtph|Mux3|output_data[12]~24 (
// Equation(s):
// \Dtph|Mux3|output_data[12]~24_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|RegisterFile|register_file~36_combout ) # (\Dtph|RegisterFile|register_file~37_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|RegisterFile|register_file~36_combout  & \Dtph|RegisterFile|register_file~37_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~36_combout ),
	.datad(\Dtph|RegisterFile|register_file~37_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[12]~24 .lut_mask = 16'hEAA2;
defparam \Dtph|Mux3|output_data[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N10
cycloneii_lcell_comb \Dtph|Mux3|output_data[16]~36 (
// Equation(s):
// \Dtph|Mux3|output_data[16]~36_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|RegisterFile|register_file~44_combout ) # (\Dtph|Mux2|output_data[16]~16_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|RegisterFile|register_file~44_combout  & \Dtph|Mux2|output_data[16]~16_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~44_combout ),
	.datad(\Dtph|Mux2|output_data[16]~16_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[16]~36 .lut_mask = 16'hEAA2;
defparam \Dtph|Mux3|output_data[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneii_lcell_comb \Dtph|Mux3|output_data[18]~42 (
// Equation(s):
// \Dtph|Mux3|output_data[18]~42_combout  = (\Ctrl|ALUop~7_combout  & ((\Dtph|RegisterFile|register_file~46_combout ) # ((\Dtph|Mux2|output_data[18]~18_combout ) # (!\Ctrl|ALUop~6_combout )))) # (!\Ctrl|ALUop~7_combout  & 
// (\Dtph|RegisterFile|register_file~46_combout  & (\Dtph|Mux2|output_data[18]~18_combout  & \Ctrl|ALUop~6_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Dtph|RegisterFile|register_file~46_combout ),
	.datac(\Dtph|Mux2|output_data[18]~18_combout ),
	.datad(\Ctrl|ALUop~6_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[18]~42 .lut_mask = 16'hE8AA;
defparam \Dtph|Mux3|output_data[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~48 (
// Equation(s):
// \Dtph|RegisterFile|register_file~48_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [31])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [31]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~48_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~48 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
cycloneii_lcell_comb \Dtph|Mux3|output_data[20]~48 (
// Equation(s):
// \Dtph|Mux3|output_data[20]~48_combout  = (\Dtph|RegisterFile|register_file~48_combout  & ((\Ctrl|ALUop~7_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[20]~20_combout )))) # (!\Dtph|RegisterFile|register_file~48_combout  & 
// (\Ctrl|ALUop~7_combout  & ((\Dtph|Mux2|output_data[20]~20_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~48_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|Mux2|output_data[20]~20_combout ),
	.datad(\Ctrl|ALUop~7_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[20]~48 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N20
cycloneii_lcell_comb \Dtph|Mux2|output_data[21]~21 (
// Equation(s):
// \Dtph|Mux2|output_data[21]~21_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [32])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a21 )))))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [32]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[21]~21 .lut_mask = 16'h5140;
defparam \Dtph|Mux2|output_data[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N6
cycloneii_lcell_comb \Dtph|Mux2|output_data[25]~25 (
// Equation(s):
// \Dtph|Mux2|output_data[25]~25_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [36])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a25 )))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [36]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[25]~25 .lut_mask = 16'h0D08;
defparam \Dtph|Mux2|output_data[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneii_lcell_comb \Dtph|Mux3|output_data[28]~72 (
// Equation(s):
// \Dtph|Mux3|output_data[28]~72_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|Mux2|output_data[28]~28_combout ) # (\Dtph|RegisterFile|register_file~56_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|Mux2|output_data[28]~28_combout  & \Dtph|RegisterFile|register_file~56_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|Mux2|output_data[28]~28_combout ),
	.datad(\Dtph|RegisterFile|register_file~56_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[28]~72 .lut_mask = 16'hEAA2;
defparam \Dtph|Mux3|output_data[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneii_lcell_comb \Dtph|Mux3|output_data[30]~78 (
// Equation(s):
// \Dtph|Mux3|output_data[30]~78_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|RegisterFile|register_file~58_combout ) # (\Dtph|Mux2|output_data[30]~30_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|RegisterFile|register_file~58_combout  & \Dtph|Mux2|output_data[30]~30_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~58_combout ),
	.datad(\Dtph|Mux2|output_data[30]~30_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[30]~78 .lut_mask = 16'hEAA2;
defparam \Dtph|Mux3|output_data[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \Dtph|Mux2|output_data[31]~31 (
// Equation(s):
// \Dtph|Mux2|output_data[31]~31_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [42])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a31 )))))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [42]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[31]~31 .lut_mask = 16'h4540;
defparam \Dtph|Mux2|output_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[31]~81 (
// Equation(s):
// \Dtph|Mux3|output_data[31]~81_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|RegisterFile|register_file~59_combout ) # (\Dtph|Mux2|output_data[31]~31_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|RegisterFile|register_file~59_combout  & \Dtph|Mux2|output_data[31]~31_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~59_combout ),
	.datad(\Dtph|Mux2|output_data[31]~31_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[31]~81 .lut_mask = 16'hEAA2;
defparam \Dtph|Mux3|output_data[31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \Dtph|DataMemory|always0~1 (
// Equation(s):
// \Dtph|DataMemory|always0~1_combout  = (!\reset~combout  & (!\Inst~combout [26] & (!\Inst~combout [30] & !\Inst~combout [31])))

	.dataa(\reset~combout ),
	.datab(\Inst~combout [26]),
	.datac(\Inst~combout [30]),
	.datad(\Inst~combout [31]),
	.cin(gnd),
	.combout(\Dtph|DataMemory|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|DataMemory|always0~1 .lut_mask = 16'h0001;
defparam \Dtph|DataMemory|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \Dtph|DataMemory|always0~2 (
// Equation(s):
// \Dtph|DataMemory|always0~2_combout  = (!\Inst~combout [27] & (\Inst~combout [28] & (\Dtph|DataMemory|always0~1_combout  & !\Inst~combout [29])))

	.dataa(\Inst~combout [27]),
	.datab(\Inst~combout [28]),
	.datac(\Dtph|DataMemory|always0~1_combout ),
	.datad(\Inst~combout [29]),
	.cin(gnd),
	.combout(\Dtph|DataMemory|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|DataMemory|always0~2 .lut_mask = 16'h0040;
defparam \Dtph|DataMemory|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \Ctrl|WideOr1~0 (
// Equation(s):
// \Ctrl|WideOr1~0_combout  = (!\Inst~combout [29] & ((\Inst~combout [27] & ((!\Inst~combout [28]) # (!\Inst~combout [26]))) # (!\Inst~combout [27] & (\Inst~combout [26]))))

	.dataa(\Inst~combout [27]),
	.datab(\Inst~combout [26]),
	.datac(\Inst~combout [28]),
	.datad(\Inst~combout [29]),
	.cin(gnd),
	.combout(\Ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|WideOr1~0 .lut_mask = 16'h006E;
defparam \Ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N12
cycloneii_lcell_comb \Ctrl|RegWrite~2 (
// Equation(s):
// \Ctrl|RegWrite~2_combout  = (!\reset~combout  & (\Ctrl|WideOr1~0_combout  & (!\Inst~combout [30] & !\Inst~combout [31])))

	.dataa(\reset~combout ),
	.datab(\Ctrl|WideOr1~0_combout ),
	.datac(\Inst~combout [30]),
	.datad(\Inst~combout [31]),
	.cin(gnd),
	.combout(\Ctrl|RegWrite~2_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|RegWrite~2 .lut_mask = 16'h0004;
defparam \Ctrl|RegWrite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[27]));
// synopsys translate_off
defparam \Inst[27]~I .input_async_reset = "none";
defparam \Inst[27]~I .input_power_up = "low";
defparam \Inst[27]~I .input_register_mode = "none";
defparam \Inst[27]~I .input_sync_reset = "none";
defparam \Inst[27]~I .oe_async_reset = "none";
defparam \Inst[27]~I .oe_power_up = "low";
defparam \Inst[27]~I .oe_register_mode = "none";
defparam \Inst[27]~I .oe_sync_reset = "none";
defparam \Inst[27]~I .operation_mode = "input";
defparam \Inst[27]~I .output_async_reset = "none";
defparam \Inst[27]~I .output_power_up = "low";
defparam \Inst[27]~I .output_register_mode = "none";
defparam \Inst[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[1]));
// synopsys translate_off
defparam \Inst[1]~I .input_async_reset = "none";
defparam \Inst[1]~I .input_power_up = "low";
defparam \Inst[1]~I .input_register_mode = "none";
defparam \Inst[1]~I .input_sync_reset = "none";
defparam \Inst[1]~I .oe_async_reset = "none";
defparam \Inst[1]~I .oe_power_up = "low";
defparam \Inst[1]~I .oe_register_mode = "none";
defparam \Inst[1]~I .oe_sync_reset = "none";
defparam \Inst[1]~I .operation_mode = "input";
defparam \Inst[1]~I .output_async_reset = "none";
defparam \Inst[1]~I .output_power_up = "low";
defparam \Inst[1]~I .output_register_mode = "none";
defparam \Inst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[2]));
// synopsys translate_off
defparam \Inst[2]~I .input_async_reset = "none";
defparam \Inst[2]~I .input_power_up = "low";
defparam \Inst[2]~I .input_register_mode = "none";
defparam \Inst[2]~I .input_sync_reset = "none";
defparam \Inst[2]~I .oe_async_reset = "none";
defparam \Inst[2]~I .oe_power_up = "low";
defparam \Inst[2]~I .oe_register_mode = "none";
defparam \Inst[2]~I .oe_sync_reset = "none";
defparam \Inst[2]~I .operation_mode = "input";
defparam \Inst[2]~I .output_async_reset = "none";
defparam \Inst[2]~I .output_power_up = "low";
defparam \Inst[2]~I .output_register_mode = "none";
defparam \Inst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[3]));
// synopsys translate_off
defparam \Inst[3]~I .input_async_reset = "none";
defparam \Inst[3]~I .input_power_up = "low";
defparam \Inst[3]~I .input_register_mode = "none";
defparam \Inst[3]~I .input_sync_reset = "none";
defparam \Inst[3]~I .oe_async_reset = "none";
defparam \Inst[3]~I .oe_power_up = "low";
defparam \Inst[3]~I .oe_register_mode = "none";
defparam \Inst[3]~I .oe_sync_reset = "none";
defparam \Inst[3]~I .operation_mode = "input";
defparam \Inst[3]~I .output_async_reset = "none";
defparam \Inst[3]~I .output_power_up = "low";
defparam \Inst[3]~I .output_register_mode = "none";
defparam \Inst[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[5]));
// synopsys translate_off
defparam \Inst[5]~I .input_async_reset = "none";
defparam \Inst[5]~I .input_power_up = "low";
defparam \Inst[5]~I .input_register_mode = "none";
defparam \Inst[5]~I .input_sync_reset = "none";
defparam \Inst[5]~I .oe_async_reset = "none";
defparam \Inst[5]~I .oe_power_up = "low";
defparam \Inst[5]~I .oe_register_mode = "none";
defparam \Inst[5]~I .oe_sync_reset = "none";
defparam \Inst[5]~I .operation_mode = "input";
defparam \Inst[5]~I .output_async_reset = "none";
defparam \Inst[5]~I .output_power_up = "low";
defparam \Inst[5]~I .output_register_mode = "none";
defparam \Inst[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[8]));
// synopsys translate_off
defparam \Inst[8]~I .input_async_reset = "none";
defparam \Inst[8]~I .input_power_up = "low";
defparam \Inst[8]~I .input_register_mode = "none";
defparam \Inst[8]~I .input_sync_reset = "none";
defparam \Inst[8]~I .oe_async_reset = "none";
defparam \Inst[8]~I .oe_power_up = "low";
defparam \Inst[8]~I .oe_register_mode = "none";
defparam \Inst[8]~I .oe_sync_reset = "none";
defparam \Inst[8]~I .operation_mode = "input";
defparam \Inst[8]~I .output_async_reset = "none";
defparam \Inst[8]~I .output_power_up = "low";
defparam \Inst[8]~I .output_register_mode = "none";
defparam \Inst[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[10]));
// synopsys translate_off
defparam \Inst[10]~I .input_async_reset = "none";
defparam \Inst[10]~I .input_power_up = "low";
defparam \Inst[10]~I .input_register_mode = "none";
defparam \Inst[10]~I .input_sync_reset = "none";
defparam \Inst[10]~I .oe_async_reset = "none";
defparam \Inst[10]~I .oe_power_up = "low";
defparam \Inst[10]~I .oe_register_mode = "none";
defparam \Inst[10]~I .oe_sync_reset = "none";
defparam \Inst[10]~I .operation_mode = "input";
defparam \Inst[10]~I .output_async_reset = "none";
defparam \Inst[10]~I .output_power_up = "low";
defparam \Inst[10]~I .output_register_mode = "none";
defparam \Inst[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[13]));
// synopsys translate_off
defparam \Inst[13]~I .input_async_reset = "none";
defparam \Inst[13]~I .input_power_up = "low";
defparam \Inst[13]~I .input_register_mode = "none";
defparam \Inst[13]~I .input_sync_reset = "none";
defparam \Inst[13]~I .oe_async_reset = "none";
defparam \Inst[13]~I .oe_power_up = "low";
defparam \Inst[13]~I .oe_register_mode = "none";
defparam \Inst[13]~I .oe_sync_reset = "none";
defparam \Inst[13]~I .operation_mode = "input";
defparam \Inst[13]~I .output_async_reset = "none";
defparam \Inst[13]~I .output_power_up = "low";
defparam \Inst[13]~I .output_register_mode = "none";
defparam \Inst[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[30]));
// synopsys translate_off
defparam \Inst[30]~I .input_async_reset = "none";
defparam \Inst[30]~I .input_power_up = "low";
defparam \Inst[30]~I .input_register_mode = "none";
defparam \Inst[30]~I .input_sync_reset = "none";
defparam \Inst[30]~I .oe_async_reset = "none";
defparam \Inst[30]~I .oe_power_up = "low";
defparam \Inst[30]~I .oe_register_mode = "none";
defparam \Inst[30]~I .oe_sync_reset = "none";
defparam \Inst[30]~I .operation_mode = "input";
defparam \Inst[30]~I .output_async_reset = "none";
defparam \Inst[30]~I .output_power_up = "low";
defparam \Inst[30]~I .output_register_mode = "none";
defparam \Inst[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[26]));
// synopsys translate_off
defparam \Inst[26]~I .input_async_reset = "none";
defparam \Inst[26]~I .input_power_up = "low";
defparam \Inst[26]~I .input_register_mode = "none";
defparam \Inst[26]~I .input_sync_reset = "none";
defparam \Inst[26]~I .oe_async_reset = "none";
defparam \Inst[26]~I .oe_power_up = "low";
defparam \Inst[26]~I .oe_register_mode = "none";
defparam \Inst[26]~I .oe_sync_reset = "none";
defparam \Inst[26]~I .operation_mode = "input";
defparam \Inst[26]~I .output_async_reset = "none";
defparam \Inst[26]~I .output_power_up = "low";
defparam \Inst[26]~I .output_register_mode = "none";
defparam \Inst[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[28]));
// synopsys translate_off
defparam \Inst[28]~I .input_async_reset = "none";
defparam \Inst[28]~I .input_power_up = "low";
defparam \Inst[28]~I .input_register_mode = "none";
defparam \Inst[28]~I .input_sync_reset = "none";
defparam \Inst[28]~I .oe_async_reset = "none";
defparam \Inst[28]~I .oe_power_up = "low";
defparam \Inst[28]~I .oe_register_mode = "none";
defparam \Inst[28]~I .oe_sync_reset = "none";
defparam \Inst[28]~I .operation_mode = "input";
defparam \Inst[28]~I .output_async_reset = "none";
defparam \Inst[28]~I .output_power_up = "low";
defparam \Inst[28]~I .output_register_mode = "none";
defparam \Inst[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[29]));
// synopsys translate_off
defparam \Inst[29]~I .input_async_reset = "none";
defparam \Inst[29]~I .input_power_up = "low";
defparam \Inst[29]~I .input_register_mode = "none";
defparam \Inst[29]~I .input_sync_reset = "none";
defparam \Inst[29]~I .oe_async_reset = "none";
defparam \Inst[29]~I .oe_power_up = "low";
defparam \Inst[29]~I .oe_register_mode = "none";
defparam \Inst[29]~I .oe_sync_reset = "none";
defparam \Inst[29]~I .operation_mode = "input";
defparam \Inst[29]~I .output_async_reset = "none";
defparam \Inst[29]~I .output_power_up = "low";
defparam \Inst[29]~I .output_register_mode = "none";
defparam \Inst[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \Ctrl|MemToReg~0 (
// Equation(s):
// \Ctrl|MemToReg~0_combout  = (!\Inst~combout [26] & (!\Inst~combout [29] & (\Inst~combout [27] $ (\Inst~combout [28]))))

	.dataa(\Inst~combout [27]),
	.datab(\Inst~combout [26]),
	.datac(\Inst~combout [28]),
	.datad(\Inst~combout [29]),
	.cin(gnd),
	.combout(\Ctrl|MemToReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|MemToReg~0 .lut_mask = 16'h0012;
defparam \Ctrl|MemToReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[31]));
// synopsys translate_off
defparam \Inst[31]~I .input_async_reset = "none";
defparam \Inst[31]~I .input_power_up = "low";
defparam \Inst[31]~I .input_register_mode = "none";
defparam \Inst[31]~I .input_sync_reset = "none";
defparam \Inst[31]~I .oe_async_reset = "none";
defparam \Inst[31]~I .oe_power_up = "low";
defparam \Inst[31]~I .oe_register_mode = "none";
defparam \Inst[31]~I .oe_sync_reset = "none";
defparam \Inst[31]~I .operation_mode = "input";
defparam \Inst[31]~I .output_async_reset = "none";
defparam \Inst[31]~I .output_power_up = "low";
defparam \Inst[31]~I .output_register_mode = "none";
defparam \Inst[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneii_lcell_comb \Ctrl|MemToReg~1 (
// Equation(s):
// \Ctrl|MemToReg~1_combout  = (!\reset~combout  & (!\Inst~combout [30] & (\Ctrl|MemToReg~0_combout  & !\Inst~combout [31])))

	.dataa(\reset~combout ),
	.datab(\Inst~combout [30]),
	.datac(\Ctrl|MemToReg~0_combout ),
	.datad(\Inst~combout [31]),
	.cin(gnd),
	.combout(\Ctrl|MemToReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|MemToReg~1 .lut_mask = 16'h0010;
defparam \Ctrl|MemToReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \Ctrl|WideOr0~0 (
// Equation(s):
// \Ctrl|WideOr0~0_combout  = (!\Inst~combout [29] & (\Inst~combout [26] $ (((\Inst~combout [27] & \Inst~combout [28])))))

	.dataa(\Inst~combout [27]),
	.datab(\Inst~combout [26]),
	.datac(\Inst~combout [28]),
	.datad(\Inst~combout [29]),
	.cin(gnd),
	.combout(\Ctrl|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|WideOr0~0 .lut_mask = 16'h006C;
defparam \Ctrl|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[19]));
// synopsys translate_off
defparam \Inst[19]~I .input_async_reset = "none";
defparam \Inst[19]~I .input_power_up = "low";
defparam \Inst[19]~I .input_register_mode = "none";
defparam \Inst[19]~I .input_sync_reset = "none";
defparam \Inst[19]~I .oe_async_reset = "none";
defparam \Inst[19]~I .oe_power_up = "low";
defparam \Inst[19]~I .oe_register_mode = "none";
defparam \Inst[19]~I .oe_sync_reset = "none";
defparam \Inst[19]~I .operation_mode = "input";
defparam \Inst[19]~I .output_async_reset = "none";
defparam \Inst[19]~I .output_power_up = "low";
defparam \Inst[19]~I .output_register_mode = "none";
defparam \Inst[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N24
cycloneii_lcell_comb \Dtph|DataMemory|always0~0 (
// Equation(s):
// \Dtph|DataMemory|always0~0_combout  = (!\Inst~combout [30] & (!\reset~combout  & !\Inst~combout [31]))

	.dataa(\Inst~combout [30]),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\Inst~combout [31]),
	.cin(gnd),
	.combout(\Dtph|DataMemory|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|DataMemory|always0~0 .lut_mask = 16'h0011;
defparam \Dtph|DataMemory|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N22
cycloneii_lcell_comb \Dtph|Mux1|output_data[3]~3 (
// Equation(s):
// \Dtph|Mux1|output_data[3]~3_combout  = (\Ctrl|WideOr0~0_combout  & ((\Dtph|DataMemory|always0~0_combout  & (\Inst~combout [14])) # (!\Dtph|DataMemory|always0~0_combout  & ((\Inst~combout [19]))))) # (!\Ctrl|WideOr0~0_combout  & (((\Inst~combout [19]))))

	.dataa(\Inst~combout [14]),
	.datab(\Ctrl|WideOr0~0_combout ),
	.datac(\Inst~combout [19]),
	.datad(\Dtph|DataMemory|always0~0_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux1|output_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux1|output_data[3]~3 .lut_mask = 16'hB8F0;
defparam \Dtph|Mux1|output_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N18
cycloneii_lcell_comb \Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder (
// Equation(s):
// \Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder_combout  = \Dtph|Mux1|output_data[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|Mux1|output_data[3]~3_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y25_N19
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|RegisterFile|register_file_rtl_0_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [7]));

// Location: LCFF_X56_Y27_N9
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_1_bypass[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_1_bypass [8]));

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[18]));
// synopsys translate_off
defparam \Inst[18]~I .input_async_reset = "none";
defparam \Inst[18]~I .input_power_up = "low";
defparam \Inst[18]~I .input_register_mode = "none";
defparam \Inst[18]~I .input_sync_reset = "none";
defparam \Inst[18]~I .oe_async_reset = "none";
defparam \Inst[18]~I .oe_power_up = "low";
defparam \Inst[18]~I .oe_register_mode = "none";
defparam \Inst[18]~I .oe_sync_reset = "none";
defparam \Inst[18]~I .operation_mode = "input";
defparam \Inst[18]~I .output_async_reset = "none";
defparam \Inst[18]~I .output_power_up = "low";
defparam \Inst[18]~I .output_register_mode = "none";
defparam \Inst[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y27_N27
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_1_bypass[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_1_bypass [6]));

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~1 (
// Equation(s):
// \Dtph|RegisterFile|register_file~1_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [5] & (\Dtph|RegisterFile|register_file_rtl_1_bypass [6] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [7] $ (!\Dtph|RegisterFile|register_file_rtl_1_bypass 
// [8])))) # (!\Dtph|RegisterFile|register_file_rtl_0_bypass [5] & (!\Dtph|RegisterFile|register_file_rtl_1_bypass [6] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [7] $ (!\Dtph|RegisterFile|register_file_rtl_1_bypass [8]))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [5]),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [7]),
	.datac(\Dtph|RegisterFile|register_file_rtl_1_bypass [8]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1_bypass [6]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~1 .lut_mask = 16'h8241;
defparam \Dtph|RegisterFile|register_file~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[20]));
// synopsys translate_off
defparam \Inst[20]~I .input_async_reset = "none";
defparam \Inst[20]~I .input_power_up = "low";
defparam \Inst[20]~I .input_register_mode = "none";
defparam \Inst[20]~I .input_sync_reset = "none";
defparam \Inst[20]~I .oe_async_reset = "none";
defparam \Inst[20]~I .oe_power_up = "low";
defparam \Inst[20]~I .oe_register_mode = "none";
defparam \Inst[20]~I .oe_sync_reset = "none";
defparam \Inst[20]~I .operation_mode = "input";
defparam \Inst[20]~I .output_async_reset = "none";
defparam \Inst[20]~I .output_power_up = "low";
defparam \Inst[20]~I .output_register_mode = "none";
defparam \Inst[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X56_Y27_N1
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_1_bypass[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_1_bypass [10]));

// Location: LCCOMB_X55_Y25_N30
cycloneii_lcell_comb \Dtph|Mux1|output_data[4]~4 (
// Equation(s):
// \Dtph|Mux1|output_data[4]~4_combout  = (\Ctrl|WideOr0~0_combout  & ((\Dtph|DataMemory|always0~0_combout  & (\Inst~combout [15])) # (!\Dtph|DataMemory|always0~0_combout  & ((\Inst~combout [20]))))) # (!\Ctrl|WideOr0~0_combout  & (((\Inst~combout [20]))))

	.dataa(\Inst~combout [15]),
	.datab(\Ctrl|WideOr0~0_combout ),
	.datac(\Inst~combout [20]),
	.datad(\Dtph|DataMemory|always0~0_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux1|output_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux1|output_data[4]~4 .lut_mask = 16'hB8F0;
defparam \Dtph|Mux1|output_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y25_N31
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux1|output_data[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [9]));

// Location: LCCOMB_X56_Y27_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~2 (
// Equation(s):
// \Dtph|RegisterFile|register_file~2_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [0] & (\Dtph|RegisterFile|register_file_rtl_1_bypass [10] $ (!\Dtph|RegisterFile|register_file_rtl_0_bypass [9])))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [0]),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_1_bypass [10]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~2 .lut_mask = 16'hA00A;
defparam \Dtph|RegisterFile|register_file~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[11]));
// synopsys translate_off
defparam \Inst[11]~I .input_async_reset = "none";
defparam \Inst[11]~I .input_power_up = "low";
defparam \Inst[11]~I .input_register_mode = "none";
defparam \Inst[11]~I .input_sync_reset = "none";
defparam \Inst[11]~I .oe_async_reset = "none";
defparam \Inst[11]~I .oe_power_up = "low";
defparam \Inst[11]~I .oe_register_mode = "none";
defparam \Inst[11]~I .oe_sync_reset = "none";
defparam \Inst[11]~I .operation_mode = "input";
defparam \Inst[11]~I .output_async_reset = "none";
defparam \Inst[11]~I .output_power_up = "low";
defparam \Inst[11]~I .output_register_mode = "none";
defparam \Inst[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N20
cycloneii_lcell_comb \Dtph|Mux1|output_data[0]~0 (
// Equation(s):
// \Dtph|Mux1|output_data[0]~0_combout  = (\Dtph|DataMemory|always0~0_combout  & ((\Ctrl|WideOr0~0_combout  & ((\Inst~combout [11]))) # (!\Ctrl|WideOr0~0_combout  & (\Inst~combout [16])))) # (!\Dtph|DataMemory|always0~0_combout  & (\Inst~combout [16]))

	.dataa(\Inst~combout [16]),
	.datab(\Dtph|DataMemory|always0~0_combout ),
	.datac(\Inst~combout [11]),
	.datad(\Ctrl|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux1|output_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux1|output_data[0]~0 .lut_mask = 16'hE2AA;
defparam \Dtph|Mux1|output_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[17]));
// synopsys translate_off
defparam \Inst[17]~I .input_async_reset = "none";
defparam \Inst[17]~I .input_power_up = "low";
defparam \Inst[17]~I .input_register_mode = "none";
defparam \Inst[17]~I .input_sync_reset = "none";
defparam \Inst[17]~I .oe_async_reset = "none";
defparam \Inst[17]~I .oe_power_up = "low";
defparam \Inst[17]~I .oe_register_mode = "none";
defparam \Inst[17]~I .oe_sync_reset = "none";
defparam \Inst[17]~I .operation_mode = "input";
defparam \Inst[17]~I .output_async_reset = "none";
defparam \Inst[17]~I .output_power_up = "low";
defparam \Inst[17]~I .output_register_mode = "none";
defparam \Inst[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N10
cycloneii_lcell_comb \Dtph|Mux1|output_data[1]~1 (
// Equation(s):
// \Dtph|Mux1|output_data[1]~1_combout  = (\Ctrl|WideOr0~0_combout  & ((\Dtph|DataMemory|always0~0_combout  & (\Inst~combout [12])) # (!\Dtph|DataMemory|always0~0_combout  & ((\Inst~combout [17]))))) # (!\Ctrl|WideOr0~0_combout  & (((\Inst~combout [17]))))

	.dataa(\Inst~combout [12]),
	.datab(\Ctrl|WideOr0~0_combout ),
	.datac(\Inst~combout [17]),
	.datad(\Dtph|DataMemory|always0~0_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux1|output_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux1|output_data[1]~1 .lut_mask = 16'hB8F0;
defparam \Dtph|Mux1|output_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N16
cycloneii_lcell_comb \Dtph|Mux1|output_data[2]~2 (
// Equation(s):
// \Dtph|Mux1|output_data[2]~2_combout  = (\Ctrl|WideOr0~0_combout  & ((\Dtph|DataMemory|always0~0_combout  & (\Inst~combout [13])) # (!\Dtph|DataMemory|always0~0_combout  & ((\Inst~combout [18]))))) # (!\Ctrl|WideOr0~0_combout  & (((\Inst~combout [18]))))

	.dataa(\Inst~combout [13]),
	.datab(\Ctrl|WideOr0~0_combout ),
	.datac(\Inst~combout [18]),
	.datad(\Dtph|DataMemory|always0~0_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux1|output_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux1|output_data[2]~2 .lut_mask = 16'hB8F0;
defparam \Dtph|Mux1|output_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[16]));
// synopsys translate_off
defparam \Inst[16]~I .input_async_reset = "none";
defparam \Inst[16]~I .input_power_up = "low";
defparam \Inst[16]~I .input_register_mode = "none";
defparam \Inst[16]~I .input_sync_reset = "none";
defparam \Inst[16]~I .oe_async_reset = "none";
defparam \Inst[16]~I .oe_power_up = "low";
defparam \Inst[16]~I .oe_register_mode = "none";
defparam \Inst[16]~I .oe_sync_reset = "none";
defparam \Inst[16]~I .operation_mode = "input";
defparam \Inst[16]~I .output_async_reset = "none";
defparam \Inst[16]~I .output_power_up = "low";
defparam \Inst[16]~I .output_register_mode = "none";
defparam \Inst[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[0]));
// synopsys translate_off
defparam \Inst[0]~I .input_async_reset = "none";
defparam \Inst[0]~I .input_power_up = "low";
defparam \Inst[0]~I .input_register_mode = "none";
defparam \Inst[0]~I .input_sync_reset = "none";
defparam \Inst[0]~I .oe_async_reset = "none";
defparam \Inst[0]~I .oe_power_up = "low";
defparam \Inst[0]~I .oe_register_mode = "none";
defparam \Inst[0]~I .oe_sync_reset = "none";
defparam \Inst[0]~I .operation_mode = "input";
defparam \Inst[0]~I .output_async_reset = "none";
defparam \Inst[0]~I .output_power_up = "low";
defparam \Inst[0]~I .output_register_mode = "none";
defparam \Inst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneii_lcell_comb \Dtph|Mux2|output_data[0]~0 (
// Equation(s):
// \Dtph|Mux2|output_data[0]~0_combout  = (\Ctrl|MemToReg~1_combout  & (((\Inst~combout [0])))) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~3_combout ) # ((\Dtph|RegisterFile|register_file~4_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~3_combout ),
	.datab(\Inst~combout [0]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~4_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[0]~0 .lut_mask = 16'hCFCA;
defparam \Dtph|Mux2|output_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N25
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [11]));

// Location: LCFF_X55_Y25_N29
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux1|output_data[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [5]));

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[23]));
// synopsys translate_off
defparam \Inst[23]~I .input_async_reset = "none";
defparam \Inst[23]~I .input_power_up = "low";
defparam \Inst[23]~I .input_register_mode = "none";
defparam \Inst[23]~I .input_sync_reset = "none";
defparam \Inst[23]~I .oe_async_reset = "none";
defparam \Inst[23]~I .oe_power_up = "low";
defparam \Inst[23]~I .oe_register_mode = "none";
defparam \Inst[23]~I .oe_sync_reset = "none";
defparam \Inst[23]~I .operation_mode = "input";
defparam \Inst[23]~I .output_async_reset = "none";
defparam \Inst[23]~I .output_power_up = "low";
defparam \Inst[23]~I .output_register_mode = "none";
defparam \Inst[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X55_Y25_N27
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [6]));

// Location: LCCOMB_X55_Y25_N26
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~6 (
// Equation(s):
// \Dtph|RegisterFile|register_file~6_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [8] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [7] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [5] $ (!\Dtph|RegisterFile|register_file_rtl_0_bypass 
// [6])))) # (!\Dtph|RegisterFile|register_file_rtl_0_bypass [8] & (!\Dtph|RegisterFile|register_file_rtl_0_bypass [7] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [5] $ (!\Dtph|RegisterFile|register_file_rtl_0_bypass [6]))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [8]),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [5]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [6]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~6 .lut_mask = 16'h8241;
defparam \Dtph|RegisterFile|register_file~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[25]));
// synopsys translate_off
defparam \Inst[25]~I .input_async_reset = "none";
defparam \Inst[25]~I .input_power_up = "low";
defparam \Inst[25]~I .input_register_mode = "none";
defparam \Inst[25]~I .input_sync_reset = "none";
defparam \Inst[25]~I .oe_async_reset = "none";
defparam \Inst[25]~I .oe_power_up = "low";
defparam \Inst[25]~I .oe_register_mode = "none";
defparam \Inst[25]~I .oe_sync_reset = "none";
defparam \Inst[25]~I .operation_mode = "input";
defparam \Inst[25]~I .output_async_reset = "none";
defparam \Inst[25]~I .output_power_up = "low";
defparam \Inst[25]~I .output_register_mode = "none";
defparam \Inst[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X55_Y25_N5
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [10]));

// Location: LCCOMB_X55_Y25_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~7 (
// Equation(s):
// \Dtph|RegisterFile|register_file~7_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [0] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [10] $ (!\Dtph|RegisterFile|register_file_rtl_0_bypass [9])))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [0]),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [10]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~7 .lut_mask = 16'hA00A;
defparam \Dtph|RegisterFile|register_file~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[21]));
// synopsys translate_off
defparam \Inst[21]~I .input_async_reset = "none";
defparam \Inst[21]~I .input_power_up = "low";
defparam \Inst[21]~I .input_register_mode = "none";
defparam \Inst[21]~I .input_sync_reset = "none";
defparam \Inst[21]~I .oe_async_reset = "none";
defparam \Inst[21]~I .oe_power_up = "low";
defparam \Inst[21]~I .oe_register_mode = "none";
defparam \Inst[21]~I .oe_sync_reset = "none";
defparam \Inst[21]~I .operation_mode = "input";
defparam \Inst[21]~I .output_async_reset = "none";
defparam \Inst[21]~I .output_power_up = "low";
defparam \Inst[21]~I .output_register_mode = "none";
defparam \Inst[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X55_Y25_N15
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [2]));

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[22]));
// synopsys translate_off
defparam \Inst[22]~I .input_async_reset = "none";
defparam \Inst[22]~I .input_power_up = "low";
defparam \Inst[22]~I .input_register_mode = "none";
defparam \Inst[22]~I .input_sync_reset = "none";
defparam \Inst[22]~I .oe_async_reset = "none";
defparam \Inst[22]~I .oe_power_up = "low";
defparam \Inst[22]~I .oe_register_mode = "none";
defparam \Inst[22]~I .oe_sync_reset = "none";
defparam \Inst[22]~I .operation_mode = "input";
defparam \Inst[22]~I .output_async_reset = "none";
defparam \Inst[22]~I .output_power_up = "low";
defparam \Inst[22]~I .output_register_mode = "none";
defparam \Inst[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X55_Y25_N1
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [4]));

// Location: LCFF_X55_Y25_N7
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux1|output_data[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [3]));

// Location: LCCOMB_X55_Y25_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~5 (
// Equation(s):
// \Dtph|RegisterFile|register_file~5_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [1] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [2] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [4] $ (!\Dtph|RegisterFile|register_file_rtl_0_bypass 
// [3])))) # (!\Dtph|RegisterFile|register_file_rtl_0_bypass [1] & (!\Dtph|RegisterFile|register_file_rtl_0_bypass [2] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [4] $ (!\Dtph|RegisterFile|register_file_rtl_0_bypass [3]))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [1]),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [2]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [4]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~5 .lut_mask = 16'h9009;
defparam \Dtph|RegisterFile|register_file~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N2
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~8 (
// Equation(s):
// \Dtph|RegisterFile|register_file~8_combout  = (\Dtph|RegisterFile|register_file~6_combout  & (\Dtph|RegisterFile|register_file~7_combout  & \Dtph|RegisterFile|register_file~5_combout ))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~7_combout ),
	.datad(\Dtph|RegisterFile|register_file~5_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~8 .lut_mask = 16'hC000;
defparam \Dtph|RegisterFile|register_file~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[24]));
// synopsys translate_off
defparam \Inst[24]~I .input_async_reset = "none";
defparam \Inst[24]~I .input_power_up = "low";
defparam \Inst[24]~I .input_register_mode = "none";
defparam \Inst[24]~I .input_sync_reset = "none";
defparam \Inst[24]~I .oe_async_reset = "none";
defparam \Inst[24]~I .oe_power_up = "low";
defparam \Inst[24]~I .oe_register_mode = "none";
defparam \Inst[24]~I .oe_sync_reset = "none";
defparam \Inst[24]~I .operation_mode = "input";
defparam \Inst[24]~I .output_async_reset = "none";
defparam \Inst[24]~I .output_power_up = "low";
defparam \Inst[24]~I .output_register_mode = "none";
defparam \Inst[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \Ctrl|ALUop~6 (
// Equation(s):
// \Ctrl|ALUop~6_combout  = (\Ctrl|ALUop~4_combout  & (!\Inst~combout [30] & (!\reset~combout  & !\Inst~combout [31])))

	.dataa(\Ctrl|ALUop~4_combout ),
	.datab(\Inst~combout [30]),
	.datac(\reset~combout ),
	.datad(\Inst~combout [31]),
	.cin(gnd),
	.combout(\Ctrl|ALUop~6_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|ALUop~6 .lut_mask = 16'h0002;
defparam \Ctrl|ALUop~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N5
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [12]));

// Location: LCCOMB_X55_Y27_N24
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~10 (
// Equation(s):
// \Dtph|RegisterFile|register_file~10_combout  = (\Dtph|RegisterFile|register_file~0_combout  & (\Dtph|RegisterFile|register_file~1_combout  & (\Dtph|RegisterFile|register_file~2_combout  & \Dtph|RegisterFile|register_file_rtl_0_bypass [12])))

	.dataa(\Dtph|RegisterFile|register_file~0_combout ),
	.datab(\Dtph|RegisterFile|register_file~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~2_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~10 .lut_mask = 16'h8000;
defparam \Dtph|RegisterFile|register_file~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N17
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [13]));

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[4]));
// synopsys translate_off
defparam \Inst[4]~I .input_async_reset = "none";
defparam \Inst[4]~I .input_power_up = "low";
defparam \Inst[4]~I .input_register_mode = "none";
defparam \Inst[4]~I .input_sync_reset = "none";
defparam \Inst[4]~I .oe_async_reset = "none";
defparam \Inst[4]~I .oe_power_up = "low";
defparam \Inst[4]~I .oe_register_mode = "none";
defparam \Inst[4]~I .oe_sync_reset = "none";
defparam \Inst[4]~I .operation_mode = "input";
defparam \Inst[4]~I .output_async_reset = "none";
defparam \Inst[4]~I .output_power_up = "low";
defparam \Inst[4]~I .output_register_mode = "none";
defparam \Inst[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X53_Y27_N3
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [15]));

// Location: LCFF_X56_Y27_N5
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_1_bypass[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Inst~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_1_bypass [4]));

// Location: LCFF_X55_Y25_N25
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux1|output_data[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [1]));

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~0 (
// Equation(s):
// \Dtph|RegisterFile|register_file~0_combout  = (\Dtph|RegisterFile|register_file_rtl_1_bypass [2] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [1] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [3] $ (!\Dtph|RegisterFile|register_file_rtl_1_bypass 
// [4])))) # (!\Dtph|RegisterFile|register_file_rtl_1_bypass [2] & (!\Dtph|RegisterFile|register_file_rtl_0_bypass [1] & (\Dtph|RegisterFile|register_file_rtl_0_bypass [3] $ (!\Dtph|RegisterFile|register_file_rtl_1_bypass [4]))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_1_bypass [2]),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [3]),
	.datac(\Dtph|RegisterFile|register_file_rtl_1_bypass [4]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~0 .lut_mask = 16'h8241;
defparam \Dtph|RegisterFile|register_file~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~19 (
// Equation(s):
// \Dtph|RegisterFile|register_file~19_combout  = (\Dtph|RegisterFile|register_file~1_combout  & (\Dtph|RegisterFile|register_file~0_combout  & \Dtph|RegisterFile|register_file~2_combout ))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~0_combout ),
	.datad(\Dtph|RegisterFile|register_file~2_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~19 .lut_mask = 16'hC000;
defparam \Dtph|RegisterFile|register_file~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~16 (
// Equation(s):
// \Dtph|RegisterFile|register_file~16_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [14] & (\Dtph|RegisterFile|register_file~0_combout  & (\Dtph|RegisterFile|register_file~1_combout  & \Dtph|RegisterFile|register_file~2_combout )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [14]),
	.datab(\Dtph|RegisterFile|register_file~0_combout ),
	.datac(\Dtph|RegisterFile|register_file~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~2_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~16 .lut_mask = 16'h8000;
defparam \Dtph|RegisterFile|register_file~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N21
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [17]));

// Location: LCFF_X53_Y24_N15
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [16]));

// Location: LCCOMB_X55_Y24_N26
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~61 (
// Equation(s):
// \Dtph|RegisterFile|register_file~61_combout  = (\Dtph|RegisterFile|register_file~11_combout ) # (\Dtph|RegisterFile|register_file~10_combout )

	.dataa(\Dtph|RegisterFile|register_file~11_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~10_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~61_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~61 .lut_mask = 16'hFFAA;
defparam \Dtph|RegisterFile|register_file~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~13 (
// Equation(s):
// \Dtph|RegisterFile|register_file~13_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [13] & (\Dtph|RegisterFile|register_file~2_combout  & (\Dtph|RegisterFile|register_file~0_combout  & \Dtph|RegisterFile|register_file~1_combout )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [13]),
	.datab(\Dtph|RegisterFile|register_file~2_combout ),
	.datac(\Dtph|RegisterFile|register_file~0_combout ),
	.datad(\Dtph|RegisterFile|register_file~1_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~13 .lut_mask = 16'h8000;
defparam \Dtph|RegisterFile|register_file~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~63 (
// Equation(s):
// \Dtph|RegisterFile|register_file~63_combout  = (\Dtph|RegisterFile|register_file~16_combout ) # (\Dtph|RegisterFile|register_file~17_combout )

	.dataa(\Dtph|RegisterFile|register_file~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~17_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~63_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~63 .lut_mask = 16'hFFAA;
defparam \Dtph|RegisterFile|register_file~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N17
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[7]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [18]));

// Location: LCFF_X53_Y25_N5
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[9]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [20]));

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[10]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [21]));

// Location: LCFF_X53_Y25_N21
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[13]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [24]));

// Location: LCFF_X51_Y27_N29
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[11]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [22]));

// Location: LCFF_X51_Y27_N25
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[12]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [23]));

// Location: LCFF_X53_Y28_N17
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[14]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [25]));

// Location: LCFF_X51_Y26_N27
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[18]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [29]));

// Location: LCFF_X53_Y28_N21
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[15]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [26]));

// Location: LCFF_X55_Y24_N27
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[16]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [27]));

// Location: LCCOMB_X51_Y24_N16
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~64 (
// Equation(s):
// \Dtph|RegisterFile|register_file~64_combout  = (\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [27]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a16 ))

	.dataa(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a16 ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [27]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~19_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~64_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~64 .lut_mask = 16'hCCAA;
defparam \Dtph|RegisterFile|register_file~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N8
cycloneii_lcell_comb \Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder (
// Equation(s):
// \Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder_combout  = \Dtph|Mux3|output_data[17]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[17]~41_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N9
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|RegisterFile|register_file_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [28]));

// Location: LCCOMB_X55_Y26_N30
cycloneii_lcell_comb \Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder (
// Equation(s):
// \Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder_combout  = \Dtph|Mux3|output_data[19]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[19]~47_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder .lut_mask = 16'hFF00;
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N31
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|RegisterFile|register_file_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [30]));

// Location: LCFF_X51_Y26_N3
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[20]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [31]));

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~68 (
// Equation(s):
// \Dtph|RegisterFile|register_file~68_combout  = (\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [31]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a20 ))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~68_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~68 .lut_mask = 16'hFA50;
defparam \Dtph|RegisterFile|register_file~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N21
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[22]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [33]));

// Location: LCFF_X53_Y24_N9
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[23]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [34]));

// Location: LCFF_X55_Y24_N25
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[25]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [36]));

// Location: LCCOMB_X51_Y24_N8
cycloneii_lcell_comb \Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder (
// Equation(s):
// \Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder_combout  = \Dtph|Mux3|output_data[26]~68_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[26]~68_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N9
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|RegisterFile|register_file_rtl_0_bypass[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [37]));

// Location: LCFF_X53_Y28_N23
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[28]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [39]));

// Location: M4K_X52_Y27
cycloneii_ram_block \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\Ctrl|RegWrite~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dtph|Mux3|output_data[31]~83_combout ,\Dtph|Mux3|output_data[30]~80_combout ,\Dtph|Mux3|output_data[29]~77_combout ,\Dtph|Mux3|output_data[28]~74_combout ,\Dtph|Mux3|output_data[27]~71_combout ,\Dtph|Mux3|output_data[26]~68_combout ,
\Dtph|Mux3|output_data[25]~65_combout ,\Dtph|Mux3|output_data[24]~62_combout ,\Dtph|Mux3|output_data[23]~59_combout ,\Dtph|Mux3|output_data[22]~56_combout ,\Dtph|Mux3|output_data[21]~53_combout ,\Dtph|Mux3|output_data[20]~50_combout ,
\Dtph|Mux3|output_data[19]~47_combout ,\Dtph|Mux3|output_data[18]~44_combout ,\Dtph|Mux3|output_data[17]~41_combout ,\Dtph|Mux3|output_data[16]~38_combout ,\Dtph|Mux3|output_data[15]~35_combout ,\Dtph|Mux3|output_data[14]~32_combout ,
\Dtph|Mux3|output_data[13]~29_combout ,\Dtph|Mux3|output_data[12]~26_combout ,\Dtph|Mux3|output_data[11]~23_combout ,\Dtph|Mux3|output_data[10]~20_combout ,\Dtph|Mux3|output_data[9]~17_combout ,\Dtph|Mux3|output_data[8]~14_combout ,
\Dtph|Mux3|output_data[7]~11_combout ,\Dtph|Mux3|output_data[6]~8_combout ,\Dtph|Mux3|output_data[5]~5_combout ,\Dtph|Mux3|output_data[4]~4_combout ,\Dtph|Mux3|output_data[3]~3_combout ,\Dtph|Mux3|output_data[2]~2_combout ,\Dtph|Mux3|output_data[1]~1_combout ,
\Dtph|Mux3|output_data[0]~0_combout }),
	.portaaddr({\Dtph|Mux1|output_data[4]~4_combout ,\Dtph|Mux1|output_data[3]~3_combout ,\Dtph|Mux1|output_data[2]~2_combout ,\Dtph|Mux1|output_data[1]~1_combout ,\Dtph|Mux1|output_data[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\Inst~combout [20],\Inst~combout [19],\Inst~combout [18],\Inst~combout [17],\Inst~combout [16]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .init_file = "db/lab4.ram0_RegFile_be88a862.hdl.mif";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "datapath:Dtph|RegFile:RegisterFile|altsyncram:register_file_rtl_1|altsyncram_ifg1:auto_generated|ALTSYNCRAM";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000040000000800000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~76 (
// Equation(s):
// \Dtph|RegisterFile|register_file~76_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [39])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [39]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~76_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~76 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[29]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [40]));

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~77 (
// Equation(s):
// \Dtph|RegisterFile|register_file~77_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [40])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [40]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~77_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~77 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N17
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[30]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [41]));

// Location: LCCOMB_X55_Y26_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~78 (
// Equation(s):
// \Dtph|RegisterFile|register_file~78_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [41])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a30 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [41]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~78_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~78 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y27_N17
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[31]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [42]));

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~79 (
// Equation(s):
// \Dtph|RegisterFile|register_file~79_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [42])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [42]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~79_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~79 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~59 (
// Equation(s):
// \Dtph|RegisterFile|register_file~59_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [42])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [42]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~59_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~59 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~58 (
// Equation(s):
// \Dtph|RegisterFile|register_file~58_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [41])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [41]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~58_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~58 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \Dtph|Mux2|output_data[29]~29 (
// Equation(s):
// \Dtph|Mux2|output_data[29]~29_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [40])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a29 )))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [40]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[29]~29 .lut_mask = 16'h3120;
defparam \Dtph|Mux2|output_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~56 (
// Equation(s):
// \Dtph|RegisterFile|register_file~56_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [39])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [39]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~56_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~56 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y26_N3
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[27]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [38]));

// Location: LCCOMB_X56_Y26_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~55 (
// Equation(s):
// \Dtph|RegisterFile|register_file~55_combout  = (\Dtph|RegisterFile|register_file~8_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [38]))) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a27 ))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~55_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~55 .lut_mask = 16'hFC0C;
defparam \Dtph|RegisterFile|register_file~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~54 (
// Equation(s):
// \Dtph|RegisterFile|register_file~54_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [37])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [37]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~54_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~54 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~53 (
// Equation(s):
// \Dtph|RegisterFile|register_file~53_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [36])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [36]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~53_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~53 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y24_N21
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Dtph|Mux3|output_data[24]~62_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [35]));

// Location: LCCOMB_X53_Y23_N22
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~52 (
// Equation(s):
// \Dtph|RegisterFile|register_file~52_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [35])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a24 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [35]),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~52_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~52 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~51 (
// Equation(s):
// \Dtph|RegisterFile|register_file~51_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [34])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a23 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [34]),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~51_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~51 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N2
cycloneii_lcell_comb \Dtph|Mux2|output_data[22]~22 (
// Equation(s):
// \Dtph|Mux2|output_data[22]~22_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [33])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a22 )))))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [33]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[22]~22 .lut_mask = 16'h4540;
defparam \Dtph|Mux2|output_data[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N1
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[21]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [32]));

// Location: LCCOMB_X53_Y26_N10
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~49 (
// Equation(s):
// \Dtph|RegisterFile|register_file~49_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [32])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [32]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~49_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~49 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~47 (
// Equation(s):
// \Dtph|RegisterFile|register_file~47_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [30])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [30]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~47_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~47 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \Dtph|Mux2|output_data[18]~18 (
// Equation(s):
// \Dtph|Mux2|output_data[18]~18_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [29]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a18 ))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a18 ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[18]~18 .lut_mask = 16'h3210;
defparam \Dtph|Mux2|output_data[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N8
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~45 (
// Equation(s):
// \Dtph|RegisterFile|register_file~45_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [28])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~8_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [28]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~45_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~45 .lut_mask = 16'hF3C0;
defparam \Dtph|RegisterFile|register_file~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N16
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~44 (
// Equation(s):
// \Dtph|RegisterFile|register_file~44_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [27])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~8_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [27]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~44_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~44 .lut_mask = 16'hF3C0;
defparam \Dtph|RegisterFile|register_file~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[15]));
// synopsys translate_off
defparam \Inst[15]~I .input_async_reset = "none";
defparam \Inst[15]~I .input_power_up = "low";
defparam \Inst[15]~I .input_register_mode = "none";
defparam \Inst[15]~I .input_sync_reset = "none";
defparam \Inst[15]~I .oe_async_reset = "none";
defparam \Inst[15]~I .oe_power_up = "low";
defparam \Inst[15]~I .oe_register_mode = "none";
defparam \Inst[15]~I .oe_sync_reset = "none";
defparam \Inst[15]~I .operation_mode = "input";
defparam \Inst[15]~I .output_async_reset = "none";
defparam \Inst[15]~I .output_power_up = "low";
defparam \Inst[15]~I .output_register_mode = "none";
defparam \Inst[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \Dtph|Mux2|output_data[15]~15 (
// Equation(s):
// \Dtph|Mux2|output_data[15]~15_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [15])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~42_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Inst~combout [15]),
	.datad(\Dtph|RegisterFile|register_file~42_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[15]~15 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux2|output_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[14]));
// synopsys translate_off
defparam \Inst[14]~I .input_async_reset = "none";
defparam \Inst[14]~I .input_power_up = "low";
defparam \Inst[14]~I .input_register_mode = "none";
defparam \Inst[14]~I .input_sync_reset = "none";
defparam \Inst[14]~I .oe_async_reset = "none";
defparam \Inst[14]~I .oe_power_up = "low";
defparam \Inst[14]~I .oe_register_mode = "none";
defparam \Inst[14]~I .oe_sync_reset = "none";
defparam \Inst[14]~I .operation_mode = "input";
defparam \Inst[14]~I .output_async_reset = "none";
defparam \Inst[14]~I .output_power_up = "low";
defparam \Inst[14]~I .output_register_mode = "none";
defparam \Inst[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \Dtph|Mux2|output_data[14]~14 (
// Equation(s):
// \Dtph|Mux2|output_data[14]~14_combout  = (\Ctrl|MemToReg~1_combout  & ((\Inst~combout [14]))) # (!\Ctrl|MemToReg~1_combout  & (\Dtph|RegisterFile|register_file~40_combout ))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file~40_combout ),
	.datad(\Inst~combout [14]),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[14]~14 .lut_mask = 16'hFA50;
defparam \Dtph|Mux2|output_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~37 (
// Equation(s):
// \Dtph|RegisterFile|register_file~37_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [23])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [23]),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~37_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~37 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~35 (
// Equation(s):
// \Dtph|RegisterFile|register_file~35_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [22])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [22]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~35_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~35 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~33 (
// Equation(s):
// \Dtph|RegisterFile|register_file~33_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [21])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [21]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a10 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~33_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~33 .lut_mask = 16'hD8D8;
defparam \Dtph|RegisterFile|register_file~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N18
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~31 (
// Equation(s):
// \Dtph|RegisterFile|register_file~31_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [20])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [20]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~31 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneii_lcell_comb \Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder (
// Equation(s):
// \Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder_combout  = \Dtph|Mux3|output_data[8]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[8]~14_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y23_N3
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|RegisterFile|register_file_rtl_0_bypass[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [19]));

// Location: LCCOMB_X53_Y23_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~29 (
// Equation(s):
// \Dtph|RegisterFile|register_file~29_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [19])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [19]),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~29 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~27 (
// Equation(s):
// \Dtph|RegisterFile|register_file~27_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [18])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [18]),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~27 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[6]));
// synopsys translate_off
defparam \Inst[6]~I .input_async_reset = "none";
defparam \Inst[6]~I .input_power_up = "low";
defparam \Inst[6]~I .input_register_mode = "none";
defparam \Inst[6]~I .input_sync_reset = "none";
defparam \Inst[6]~I .oe_async_reset = "none";
defparam \Inst[6]~I .oe_power_up = "low";
defparam \Inst[6]~I .oe_register_mode = "none";
defparam \Inst[6]~I .oe_sync_reset = "none";
defparam \Inst[6]~I .operation_mode = "input";
defparam \Inst[6]~I .output_async_reset = "none";
defparam \Inst[6]~I .output_power_up = "low";
defparam \Inst[6]~I .output_register_mode = "none";
defparam \Inst[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneii_lcell_comb \Dtph|Mux2|output_data[6]~6 (
// Equation(s):
// \Dtph|Mux2|output_data[6]~6_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [6])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~24_combout )))

	.dataa(vcc),
	.datab(\Inst~combout [6]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~24_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[6]~6 .lut_mask = 16'hCFC0;
defparam \Dtph|Mux2|output_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y26_N9
cycloneii_lcell_ff \Dtph|RegisterFile|register_file_rtl_0_bypass[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Dtph|Mux3|output_data[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Dtph|RegisterFile|register_file_rtl_0_bypass [14]));

// Location: LCCOMB_X53_Y26_N14
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~18 (
// Equation(s):
// \Dtph|RegisterFile|register_file~18_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [14])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [14]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~18 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneii_lcell_comb \Dtph|Mux2|output_data[2]~2 (
// Equation(s):
// \Dtph|Mux2|output_data[2]~2_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [2])) # (!\Ctrl|MemToReg~1_combout  & (((\Dtph|RegisterFile|register_file~13_combout ) # (\Dtph|RegisterFile|register_file~14_combout ))))

	.dataa(\Inst~combout [2]),
	.datab(\Dtph|RegisterFile|register_file~13_combout ),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~14_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[2]~2 .lut_mask = 16'hAFAC;
defparam \Dtph|Mux2|output_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \Dtph|ALU|Add2~0 (
// Equation(s):
// \Dtph|ALU|Add2~0_combout  = (\Dtph|RegisterFile|register_file~9_combout  & ((GND) # (!\Dtph|Mux2|output_data[0]~0_combout ))) # (!\Dtph|RegisterFile|register_file~9_combout  & (\Dtph|Mux2|output_data[0]~0_combout  $ (GND)))
// \Dtph|ALU|Add2~1  = CARRY((\Dtph|RegisterFile|register_file~9_combout ) # (!\Dtph|Mux2|output_data[0]~0_combout ))

	.dataa(\Dtph|RegisterFile|register_file~9_combout ),
	.datab(\Dtph|Mux2|output_data[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|ALU|Add2~0_combout ),
	.cout(\Dtph|ALU|Add2~1 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~0 .lut_mask = 16'h66BB;
defparam \Dtph|ALU|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \Dtph|ALU|Add2~2 (
// Equation(s):
// \Dtph|ALU|Add2~2_combout  = (\Dtph|RegisterFile|register_file~12_combout  & ((\Dtph|Mux2|output_data[1]~1_combout  & (!\Dtph|ALU|Add2~1 )) # (!\Dtph|Mux2|output_data[1]~1_combout  & (\Dtph|ALU|Add2~1  & VCC)))) # 
// (!\Dtph|RegisterFile|register_file~12_combout  & ((\Dtph|Mux2|output_data[1]~1_combout  & ((\Dtph|ALU|Add2~1 ) # (GND))) # (!\Dtph|Mux2|output_data[1]~1_combout  & (!\Dtph|ALU|Add2~1 ))))
// \Dtph|ALU|Add2~3  = CARRY((\Dtph|RegisterFile|register_file~12_combout  & (\Dtph|Mux2|output_data[1]~1_combout  & !\Dtph|ALU|Add2~1 )) # (!\Dtph|RegisterFile|register_file~12_combout  & ((\Dtph|Mux2|output_data[1]~1_combout ) # (!\Dtph|ALU|Add2~1 ))))

	.dataa(\Dtph|RegisterFile|register_file~12_combout ),
	.datab(\Dtph|Mux2|output_data[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~1 ),
	.combout(\Dtph|ALU|Add2~2_combout ),
	.cout(\Dtph|ALU|Add2~3 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~2 .lut_mask = 16'h694D;
defparam \Dtph|ALU|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \Dtph|ALU|Add2~6 (
// Equation(s):
// \Dtph|ALU|Add2~6_combout  = (\Dtph|Mux2|output_data[3]~3_combout  & ((\Dtph|RegisterFile|register_file~18_combout  & (!\Dtph|ALU|Add2~5 )) # (!\Dtph|RegisterFile|register_file~18_combout  & ((\Dtph|ALU|Add2~5 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[3]~3_combout  & ((\Dtph|RegisterFile|register_file~18_combout  & (\Dtph|ALU|Add2~5  & VCC)) # (!\Dtph|RegisterFile|register_file~18_combout  & (!\Dtph|ALU|Add2~5 ))))
// \Dtph|ALU|Add2~7  = CARRY((\Dtph|Mux2|output_data[3]~3_combout  & ((!\Dtph|ALU|Add2~5 ) # (!\Dtph|RegisterFile|register_file~18_combout ))) # (!\Dtph|Mux2|output_data[3]~3_combout  & (!\Dtph|RegisterFile|register_file~18_combout  & !\Dtph|ALU|Add2~5 )))

	.dataa(\Dtph|Mux2|output_data[3]~3_combout ),
	.datab(\Dtph|RegisterFile|register_file~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~5 ),
	.combout(\Dtph|ALU|Add2~6_combout ),
	.cout(\Dtph|ALU|Add2~7 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~6 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \Dtph|ALU|Add2~8 (
// Equation(s):
// \Dtph|ALU|Add2~8_combout  = ((\Dtph|RegisterFile|register_file~21_combout  $ (\Dtph|Mux2|output_data[4]~4_combout  $ (\Dtph|ALU|Add2~7 )))) # (GND)
// \Dtph|ALU|Add2~9  = CARRY((\Dtph|RegisterFile|register_file~21_combout  & ((!\Dtph|ALU|Add2~7 ) # (!\Dtph|Mux2|output_data[4]~4_combout ))) # (!\Dtph|RegisterFile|register_file~21_combout  & (!\Dtph|Mux2|output_data[4]~4_combout  & !\Dtph|ALU|Add2~7 )))

	.dataa(\Dtph|RegisterFile|register_file~21_combout ),
	.datab(\Dtph|Mux2|output_data[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~7 ),
	.combout(\Dtph|ALU|Add2~8_combout ),
	.cout(\Dtph|ALU|Add2~9 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~8 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \Dtph|ALU|Add2~10 (
// Equation(s):
// \Dtph|ALU|Add2~10_combout  = (\Dtph|RegisterFile|register_file~23_combout  & ((\Dtph|Mux2|output_data[5]~5_combout  & (!\Dtph|ALU|Add2~9 )) # (!\Dtph|Mux2|output_data[5]~5_combout  & (\Dtph|ALU|Add2~9  & VCC)))) # 
// (!\Dtph|RegisterFile|register_file~23_combout  & ((\Dtph|Mux2|output_data[5]~5_combout  & ((\Dtph|ALU|Add2~9 ) # (GND))) # (!\Dtph|Mux2|output_data[5]~5_combout  & (!\Dtph|ALU|Add2~9 ))))
// \Dtph|ALU|Add2~11  = CARRY((\Dtph|RegisterFile|register_file~23_combout  & (\Dtph|Mux2|output_data[5]~5_combout  & !\Dtph|ALU|Add2~9 )) # (!\Dtph|RegisterFile|register_file~23_combout  & ((\Dtph|Mux2|output_data[5]~5_combout ) # (!\Dtph|ALU|Add2~9 ))))

	.dataa(\Dtph|RegisterFile|register_file~23_combout ),
	.datab(\Dtph|Mux2|output_data[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~9 ),
	.combout(\Dtph|ALU|Add2~10_combout ),
	.cout(\Dtph|ALU|Add2~11 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~10 .lut_mask = 16'h694D;
defparam \Dtph|ALU|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneii_lcell_comb \Dtph|ALU|Add2~14 (
// Equation(s):
// \Dtph|ALU|Add2~14_combout  = (\Dtph|Mux2|output_data[7]~7_combout  & ((\Dtph|RegisterFile|register_file~27_combout  & (!\Dtph|ALU|Add2~13 )) # (!\Dtph|RegisterFile|register_file~27_combout  & ((\Dtph|ALU|Add2~13 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[7]~7_combout  & ((\Dtph|RegisterFile|register_file~27_combout  & (\Dtph|ALU|Add2~13  & VCC)) # (!\Dtph|RegisterFile|register_file~27_combout  & (!\Dtph|ALU|Add2~13 ))))
// \Dtph|ALU|Add2~15  = CARRY((\Dtph|Mux2|output_data[7]~7_combout  & ((!\Dtph|ALU|Add2~13 ) # (!\Dtph|RegisterFile|register_file~27_combout ))) # (!\Dtph|Mux2|output_data[7]~7_combout  & (!\Dtph|RegisterFile|register_file~27_combout  & !\Dtph|ALU|Add2~13 
// )))

	.dataa(\Dtph|Mux2|output_data[7]~7_combout ),
	.datab(\Dtph|RegisterFile|register_file~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~13 ),
	.combout(\Dtph|ALU|Add2~14_combout ),
	.cout(\Dtph|ALU|Add2~15 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~14 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \Dtph|ALU|Add2~16 (
// Equation(s):
// \Dtph|ALU|Add2~16_combout  = ((\Dtph|Mux2|output_data[8]~8_combout  $ (\Dtph|RegisterFile|register_file~29_combout  $ (\Dtph|ALU|Add2~15 )))) # (GND)
// \Dtph|ALU|Add2~17  = CARRY((\Dtph|Mux2|output_data[8]~8_combout  & (\Dtph|RegisterFile|register_file~29_combout  & !\Dtph|ALU|Add2~15 )) # (!\Dtph|Mux2|output_data[8]~8_combout  & ((\Dtph|RegisterFile|register_file~29_combout ) # (!\Dtph|ALU|Add2~15 ))))

	.dataa(\Dtph|Mux2|output_data[8]~8_combout ),
	.datab(\Dtph|RegisterFile|register_file~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~15 ),
	.combout(\Dtph|ALU|Add2~16_combout ),
	.cout(\Dtph|ALU|Add2~17 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~16 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \Dtph|ALU|Add2~18 (
// Equation(s):
// \Dtph|ALU|Add2~18_combout  = (\Dtph|Mux2|output_data[9]~9_combout  & ((\Dtph|RegisterFile|register_file~31_combout  & (!\Dtph|ALU|Add2~17 )) # (!\Dtph|RegisterFile|register_file~31_combout  & ((\Dtph|ALU|Add2~17 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[9]~9_combout  & ((\Dtph|RegisterFile|register_file~31_combout  & (\Dtph|ALU|Add2~17  & VCC)) # (!\Dtph|RegisterFile|register_file~31_combout  & (!\Dtph|ALU|Add2~17 ))))
// \Dtph|ALU|Add2~19  = CARRY((\Dtph|Mux2|output_data[9]~9_combout  & ((!\Dtph|ALU|Add2~17 ) # (!\Dtph|RegisterFile|register_file~31_combout ))) # (!\Dtph|Mux2|output_data[9]~9_combout  & (!\Dtph|RegisterFile|register_file~31_combout  & !\Dtph|ALU|Add2~17 
// )))

	.dataa(\Dtph|Mux2|output_data[9]~9_combout ),
	.datab(\Dtph|RegisterFile|register_file~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~17 ),
	.combout(\Dtph|ALU|Add2~18_combout ),
	.cout(\Dtph|ALU|Add2~19 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~18 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \Dtph|ALU|Add2~20 (
// Equation(s):
// \Dtph|ALU|Add2~20_combout  = ((\Dtph|Mux2|output_data[10]~10_combout  $ (\Dtph|RegisterFile|register_file~33_combout  $ (\Dtph|ALU|Add2~19 )))) # (GND)
// \Dtph|ALU|Add2~21  = CARRY((\Dtph|Mux2|output_data[10]~10_combout  & (\Dtph|RegisterFile|register_file~33_combout  & !\Dtph|ALU|Add2~19 )) # (!\Dtph|Mux2|output_data[10]~10_combout  & ((\Dtph|RegisterFile|register_file~33_combout ) # (!\Dtph|ALU|Add2~19 
// ))))

	.dataa(\Dtph|Mux2|output_data[10]~10_combout ),
	.datab(\Dtph|RegisterFile|register_file~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~19 ),
	.combout(\Dtph|ALU|Add2~20_combout ),
	.cout(\Dtph|ALU|Add2~21 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~20 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \Dtph|ALU|Add2~24 (
// Equation(s):
// \Dtph|ALU|Add2~24_combout  = ((\Dtph|Mux2|output_data[12]~12_combout  $ (\Dtph|RegisterFile|register_file~37_combout  $ (\Dtph|ALU|Add2~23 )))) # (GND)
// \Dtph|ALU|Add2~25  = CARRY((\Dtph|Mux2|output_data[12]~12_combout  & (\Dtph|RegisterFile|register_file~37_combout  & !\Dtph|ALU|Add2~23 )) # (!\Dtph|Mux2|output_data[12]~12_combout  & ((\Dtph|RegisterFile|register_file~37_combout ) # (!\Dtph|ALU|Add2~23 
// ))))

	.dataa(\Dtph|Mux2|output_data[12]~12_combout ),
	.datab(\Dtph|RegisterFile|register_file~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~23 ),
	.combout(\Dtph|ALU|Add2~24_combout ),
	.cout(\Dtph|ALU|Add2~25 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~24 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \Dtph|ALU|Add2~26 (
// Equation(s):
// \Dtph|ALU|Add2~26_combout  = (\Dtph|Mux2|output_data[13]~13_combout  & ((\Dtph|RegisterFile|register_file~39_combout  & (!\Dtph|ALU|Add2~25 )) # (!\Dtph|RegisterFile|register_file~39_combout  & ((\Dtph|ALU|Add2~25 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[13]~13_combout  & ((\Dtph|RegisterFile|register_file~39_combout  & (\Dtph|ALU|Add2~25  & VCC)) # (!\Dtph|RegisterFile|register_file~39_combout  & (!\Dtph|ALU|Add2~25 ))))
// \Dtph|ALU|Add2~27  = CARRY((\Dtph|Mux2|output_data[13]~13_combout  & ((!\Dtph|ALU|Add2~25 ) # (!\Dtph|RegisterFile|register_file~39_combout ))) # (!\Dtph|Mux2|output_data[13]~13_combout  & (!\Dtph|RegisterFile|register_file~39_combout  & 
// !\Dtph|ALU|Add2~25 )))

	.dataa(\Dtph|Mux2|output_data[13]~13_combout ),
	.datab(\Dtph|RegisterFile|register_file~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~25 ),
	.combout(\Dtph|ALU|Add2~26_combout ),
	.cout(\Dtph|ALU|Add2~27 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~26 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \Dtph|ALU|Add2~28 (
// Equation(s):
// \Dtph|ALU|Add2~28_combout  = ((\Dtph|RegisterFile|register_file~41_combout  $ (\Dtph|Mux2|output_data[14]~14_combout  $ (\Dtph|ALU|Add2~27 )))) # (GND)
// \Dtph|ALU|Add2~29  = CARRY((\Dtph|RegisterFile|register_file~41_combout  & ((!\Dtph|ALU|Add2~27 ) # (!\Dtph|Mux2|output_data[14]~14_combout ))) # (!\Dtph|RegisterFile|register_file~41_combout  & (!\Dtph|Mux2|output_data[14]~14_combout  & 
// !\Dtph|ALU|Add2~27 )))

	.dataa(\Dtph|RegisterFile|register_file~41_combout ),
	.datab(\Dtph|Mux2|output_data[14]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~27 ),
	.combout(\Dtph|ALU|Add2~28_combout ),
	.cout(\Dtph|ALU|Add2~29 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~28 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \Dtph|ALU|Add2~30 (
// Equation(s):
// \Dtph|ALU|Add2~30_combout  = (\Dtph|RegisterFile|register_file~43_combout  & ((\Dtph|Mux2|output_data[15]~15_combout  & (!\Dtph|ALU|Add2~29 )) # (!\Dtph|Mux2|output_data[15]~15_combout  & (\Dtph|ALU|Add2~29  & VCC)))) # 
// (!\Dtph|RegisterFile|register_file~43_combout  & ((\Dtph|Mux2|output_data[15]~15_combout  & ((\Dtph|ALU|Add2~29 ) # (GND))) # (!\Dtph|Mux2|output_data[15]~15_combout  & (!\Dtph|ALU|Add2~29 ))))
// \Dtph|ALU|Add2~31  = CARRY((\Dtph|RegisterFile|register_file~43_combout  & (\Dtph|Mux2|output_data[15]~15_combout  & !\Dtph|ALU|Add2~29 )) # (!\Dtph|RegisterFile|register_file~43_combout  & ((\Dtph|Mux2|output_data[15]~15_combout ) # (!\Dtph|ALU|Add2~29 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~43_combout ),
	.datab(\Dtph|Mux2|output_data[15]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~29 ),
	.combout(\Dtph|ALU|Add2~30_combout ),
	.cout(\Dtph|ALU|Add2~31 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~30 .lut_mask = 16'h694D;
defparam \Dtph|ALU|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \Dtph|ALU|Add2~32 (
// Equation(s):
// \Dtph|ALU|Add2~32_combout  = ((\Dtph|Mux2|output_data[16]~16_combout  $ (\Dtph|RegisterFile|register_file~44_combout  $ (\Dtph|ALU|Add2~31 )))) # (GND)
// \Dtph|ALU|Add2~33  = CARRY((\Dtph|Mux2|output_data[16]~16_combout  & (\Dtph|RegisterFile|register_file~44_combout  & !\Dtph|ALU|Add2~31 )) # (!\Dtph|Mux2|output_data[16]~16_combout  & ((\Dtph|RegisterFile|register_file~44_combout ) # (!\Dtph|ALU|Add2~31 
// ))))

	.dataa(\Dtph|Mux2|output_data[16]~16_combout ),
	.datab(\Dtph|RegisterFile|register_file~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~31 ),
	.combout(\Dtph|ALU|Add2~32_combout ),
	.cout(\Dtph|ALU|Add2~33 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~32 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneii_lcell_comb \Dtph|ALU|Add2~34 (
// Equation(s):
// \Dtph|ALU|Add2~34_combout  = (\Dtph|Mux2|output_data[17]~17_combout  & ((\Dtph|RegisterFile|register_file~45_combout  & (!\Dtph|ALU|Add2~33 )) # (!\Dtph|RegisterFile|register_file~45_combout  & ((\Dtph|ALU|Add2~33 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[17]~17_combout  & ((\Dtph|RegisterFile|register_file~45_combout  & (\Dtph|ALU|Add2~33  & VCC)) # (!\Dtph|RegisterFile|register_file~45_combout  & (!\Dtph|ALU|Add2~33 ))))
// \Dtph|ALU|Add2~35  = CARRY((\Dtph|Mux2|output_data[17]~17_combout  & ((!\Dtph|ALU|Add2~33 ) # (!\Dtph|RegisterFile|register_file~45_combout ))) # (!\Dtph|Mux2|output_data[17]~17_combout  & (!\Dtph|RegisterFile|register_file~45_combout  & 
// !\Dtph|ALU|Add2~33 )))

	.dataa(\Dtph|Mux2|output_data[17]~17_combout ),
	.datab(\Dtph|RegisterFile|register_file~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~33 ),
	.combout(\Dtph|ALU|Add2~34_combout ),
	.cout(\Dtph|ALU|Add2~35 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~34 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \Dtph|ALU|Add2~36 (
// Equation(s):
// \Dtph|ALU|Add2~36_combout  = ((\Dtph|RegisterFile|register_file~46_combout  $ (\Dtph|Mux2|output_data[18]~18_combout  $ (\Dtph|ALU|Add2~35 )))) # (GND)
// \Dtph|ALU|Add2~37  = CARRY((\Dtph|RegisterFile|register_file~46_combout  & ((!\Dtph|ALU|Add2~35 ) # (!\Dtph|Mux2|output_data[18]~18_combout ))) # (!\Dtph|RegisterFile|register_file~46_combout  & (!\Dtph|Mux2|output_data[18]~18_combout  & 
// !\Dtph|ALU|Add2~35 )))

	.dataa(\Dtph|RegisterFile|register_file~46_combout ),
	.datab(\Dtph|Mux2|output_data[18]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~35 ),
	.combout(\Dtph|ALU|Add2~36_combout ),
	.cout(\Dtph|ALU|Add2~37 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~36 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \Dtph|ALU|Add2~38 (
// Equation(s):
// \Dtph|ALU|Add2~38_combout  = (\Dtph|Mux2|output_data[19]~19_combout  & ((\Dtph|RegisterFile|register_file~47_combout  & (!\Dtph|ALU|Add2~37 )) # (!\Dtph|RegisterFile|register_file~47_combout  & ((\Dtph|ALU|Add2~37 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[19]~19_combout  & ((\Dtph|RegisterFile|register_file~47_combout  & (\Dtph|ALU|Add2~37  & VCC)) # (!\Dtph|RegisterFile|register_file~47_combout  & (!\Dtph|ALU|Add2~37 ))))
// \Dtph|ALU|Add2~39  = CARRY((\Dtph|Mux2|output_data[19]~19_combout  & ((!\Dtph|ALU|Add2~37 ) # (!\Dtph|RegisterFile|register_file~47_combout ))) # (!\Dtph|Mux2|output_data[19]~19_combout  & (!\Dtph|RegisterFile|register_file~47_combout  & 
// !\Dtph|ALU|Add2~37 )))

	.dataa(\Dtph|Mux2|output_data[19]~19_combout ),
	.datab(\Dtph|RegisterFile|register_file~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~37 ),
	.combout(\Dtph|ALU|Add2~38_combout ),
	.cout(\Dtph|ALU|Add2~39 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~38 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \Dtph|ALU|Add2~40 (
// Equation(s):
// \Dtph|ALU|Add2~40_combout  = ((\Dtph|RegisterFile|register_file~48_combout  $ (\Dtph|Mux2|output_data[20]~20_combout  $ (\Dtph|ALU|Add2~39 )))) # (GND)
// \Dtph|ALU|Add2~41  = CARRY((\Dtph|RegisterFile|register_file~48_combout  & ((!\Dtph|ALU|Add2~39 ) # (!\Dtph|Mux2|output_data[20]~20_combout ))) # (!\Dtph|RegisterFile|register_file~48_combout  & (!\Dtph|Mux2|output_data[20]~20_combout  & 
// !\Dtph|ALU|Add2~39 )))

	.dataa(\Dtph|RegisterFile|register_file~48_combout ),
	.datab(\Dtph|Mux2|output_data[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~39 ),
	.combout(\Dtph|ALU|Add2~40_combout ),
	.cout(\Dtph|ALU|Add2~41 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~40 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \Dtph|ALU|Add2~42 (
// Equation(s):
// \Dtph|ALU|Add2~42_combout  = (\Dtph|Mux2|output_data[21]~21_combout  & ((\Dtph|RegisterFile|register_file~49_combout  & (!\Dtph|ALU|Add2~41 )) # (!\Dtph|RegisterFile|register_file~49_combout  & ((\Dtph|ALU|Add2~41 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[21]~21_combout  & ((\Dtph|RegisterFile|register_file~49_combout  & (\Dtph|ALU|Add2~41  & VCC)) # (!\Dtph|RegisterFile|register_file~49_combout  & (!\Dtph|ALU|Add2~41 ))))
// \Dtph|ALU|Add2~43  = CARRY((\Dtph|Mux2|output_data[21]~21_combout  & ((!\Dtph|ALU|Add2~41 ) # (!\Dtph|RegisterFile|register_file~49_combout ))) # (!\Dtph|Mux2|output_data[21]~21_combout  & (!\Dtph|RegisterFile|register_file~49_combout  & 
// !\Dtph|ALU|Add2~41 )))

	.dataa(\Dtph|Mux2|output_data[21]~21_combout ),
	.datab(\Dtph|RegisterFile|register_file~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~41 ),
	.combout(\Dtph|ALU|Add2~42_combout ),
	.cout(\Dtph|ALU|Add2~43 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~42 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \Dtph|ALU|Add2~44 (
// Equation(s):
// \Dtph|ALU|Add2~44_combout  = ((\Dtph|RegisterFile|register_file~50_combout  $ (\Dtph|Mux2|output_data[22]~22_combout  $ (\Dtph|ALU|Add2~43 )))) # (GND)
// \Dtph|ALU|Add2~45  = CARRY((\Dtph|RegisterFile|register_file~50_combout  & ((!\Dtph|ALU|Add2~43 ) # (!\Dtph|Mux2|output_data[22]~22_combout ))) # (!\Dtph|RegisterFile|register_file~50_combout  & (!\Dtph|Mux2|output_data[22]~22_combout  & 
// !\Dtph|ALU|Add2~43 )))

	.dataa(\Dtph|RegisterFile|register_file~50_combout ),
	.datab(\Dtph|Mux2|output_data[22]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~43 ),
	.combout(\Dtph|ALU|Add2~44_combout ),
	.cout(\Dtph|ALU|Add2~45 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~44 .lut_mask = 16'h962B;
defparam \Dtph|ALU|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \Dtph|ALU|Add2~46 (
// Equation(s):
// \Dtph|ALU|Add2~46_combout  = (\Dtph|Mux2|output_data[23]~23_combout  & ((\Dtph|RegisterFile|register_file~51_combout  & (!\Dtph|ALU|Add2~45 )) # (!\Dtph|RegisterFile|register_file~51_combout  & ((\Dtph|ALU|Add2~45 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[23]~23_combout  & ((\Dtph|RegisterFile|register_file~51_combout  & (\Dtph|ALU|Add2~45  & VCC)) # (!\Dtph|RegisterFile|register_file~51_combout  & (!\Dtph|ALU|Add2~45 ))))
// \Dtph|ALU|Add2~47  = CARRY((\Dtph|Mux2|output_data[23]~23_combout  & ((!\Dtph|ALU|Add2~45 ) # (!\Dtph|RegisterFile|register_file~51_combout ))) # (!\Dtph|Mux2|output_data[23]~23_combout  & (!\Dtph|RegisterFile|register_file~51_combout  & 
// !\Dtph|ALU|Add2~45 )))

	.dataa(\Dtph|Mux2|output_data[23]~23_combout ),
	.datab(\Dtph|RegisterFile|register_file~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~45 ),
	.combout(\Dtph|ALU|Add2~46_combout ),
	.cout(\Dtph|ALU|Add2~47 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~46 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \Dtph|ALU|Add2~48 (
// Equation(s):
// \Dtph|ALU|Add2~48_combout  = ((\Dtph|Mux2|output_data[24]~24_combout  $ (\Dtph|RegisterFile|register_file~52_combout  $ (\Dtph|ALU|Add2~47 )))) # (GND)
// \Dtph|ALU|Add2~49  = CARRY((\Dtph|Mux2|output_data[24]~24_combout  & (\Dtph|RegisterFile|register_file~52_combout  & !\Dtph|ALU|Add2~47 )) # (!\Dtph|Mux2|output_data[24]~24_combout  & ((\Dtph|RegisterFile|register_file~52_combout ) # (!\Dtph|ALU|Add2~47 
// ))))

	.dataa(\Dtph|Mux2|output_data[24]~24_combout ),
	.datab(\Dtph|RegisterFile|register_file~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~47 ),
	.combout(\Dtph|ALU|Add2~48_combout ),
	.cout(\Dtph|ALU|Add2~49 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~48 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \Dtph|ALU|Add2~50 (
// Equation(s):
// \Dtph|ALU|Add2~50_combout  = (\Dtph|Mux2|output_data[25]~25_combout  & ((\Dtph|RegisterFile|register_file~53_combout  & (!\Dtph|ALU|Add2~49 )) # (!\Dtph|RegisterFile|register_file~53_combout  & ((\Dtph|ALU|Add2~49 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[25]~25_combout  & ((\Dtph|RegisterFile|register_file~53_combout  & (\Dtph|ALU|Add2~49  & VCC)) # (!\Dtph|RegisterFile|register_file~53_combout  & (!\Dtph|ALU|Add2~49 ))))
// \Dtph|ALU|Add2~51  = CARRY((\Dtph|Mux2|output_data[25]~25_combout  & ((!\Dtph|ALU|Add2~49 ) # (!\Dtph|RegisterFile|register_file~53_combout ))) # (!\Dtph|Mux2|output_data[25]~25_combout  & (!\Dtph|RegisterFile|register_file~53_combout  & 
// !\Dtph|ALU|Add2~49 )))

	.dataa(\Dtph|Mux2|output_data[25]~25_combout ),
	.datab(\Dtph|RegisterFile|register_file~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~49 ),
	.combout(\Dtph|ALU|Add2~50_combout ),
	.cout(\Dtph|ALU|Add2~51 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~50 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \Dtph|ALU|Add2~52 (
// Equation(s):
// \Dtph|ALU|Add2~52_combout  = ((\Dtph|Mux2|output_data[26]~26_combout  $ (\Dtph|RegisterFile|register_file~54_combout  $ (\Dtph|ALU|Add2~51 )))) # (GND)
// \Dtph|ALU|Add2~53  = CARRY((\Dtph|Mux2|output_data[26]~26_combout  & (\Dtph|RegisterFile|register_file~54_combout  & !\Dtph|ALU|Add2~51 )) # (!\Dtph|Mux2|output_data[26]~26_combout  & ((\Dtph|RegisterFile|register_file~54_combout ) # (!\Dtph|ALU|Add2~51 
// ))))

	.dataa(\Dtph|Mux2|output_data[26]~26_combout ),
	.datab(\Dtph|RegisterFile|register_file~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~51 ),
	.combout(\Dtph|ALU|Add2~52_combout ),
	.cout(\Dtph|ALU|Add2~53 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~52 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \Dtph|ALU|Add2~54 (
// Equation(s):
// \Dtph|ALU|Add2~54_combout  = (\Dtph|Mux2|output_data[27]~27_combout  & ((\Dtph|RegisterFile|register_file~55_combout  & (!\Dtph|ALU|Add2~53 )) # (!\Dtph|RegisterFile|register_file~55_combout  & ((\Dtph|ALU|Add2~53 ) # (GND))))) # 
// (!\Dtph|Mux2|output_data[27]~27_combout  & ((\Dtph|RegisterFile|register_file~55_combout  & (\Dtph|ALU|Add2~53  & VCC)) # (!\Dtph|RegisterFile|register_file~55_combout  & (!\Dtph|ALU|Add2~53 ))))
// \Dtph|ALU|Add2~55  = CARRY((\Dtph|Mux2|output_data[27]~27_combout  & ((!\Dtph|ALU|Add2~53 ) # (!\Dtph|RegisterFile|register_file~55_combout ))) # (!\Dtph|Mux2|output_data[27]~27_combout  & (!\Dtph|RegisterFile|register_file~55_combout  & 
// !\Dtph|ALU|Add2~53 )))

	.dataa(\Dtph|Mux2|output_data[27]~27_combout ),
	.datab(\Dtph|RegisterFile|register_file~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~53 ),
	.combout(\Dtph|ALU|Add2~54_combout ),
	.cout(\Dtph|ALU|Add2~55 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~54 .lut_mask = 16'h692B;
defparam \Dtph|ALU|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \Dtph|ALU|Add2~56 (
// Equation(s):
// \Dtph|ALU|Add2~56_combout  = ((\Dtph|Mux2|output_data[28]~28_combout  $ (\Dtph|RegisterFile|register_file~56_combout  $ (\Dtph|ALU|Add2~55 )))) # (GND)
// \Dtph|ALU|Add2~57  = CARRY((\Dtph|Mux2|output_data[28]~28_combout  & (\Dtph|RegisterFile|register_file~56_combout  & !\Dtph|ALU|Add2~55 )) # (!\Dtph|Mux2|output_data[28]~28_combout  & ((\Dtph|RegisterFile|register_file~56_combout ) # (!\Dtph|ALU|Add2~55 
// ))))

	.dataa(\Dtph|Mux2|output_data[28]~28_combout ),
	.datab(\Dtph|RegisterFile|register_file~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~55 ),
	.combout(\Dtph|ALU|Add2~56_combout ),
	.cout(\Dtph|ALU|Add2~57 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~56 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneii_lcell_comb \Dtph|ALU|Add2~58 (
// Equation(s):
// \Dtph|ALU|Add2~58_combout  = (\Dtph|RegisterFile|register_file~57_combout  & ((\Dtph|Mux2|output_data[29]~29_combout  & (!\Dtph|ALU|Add2~57 )) # (!\Dtph|Mux2|output_data[29]~29_combout  & (\Dtph|ALU|Add2~57  & VCC)))) # 
// (!\Dtph|RegisterFile|register_file~57_combout  & ((\Dtph|Mux2|output_data[29]~29_combout  & ((\Dtph|ALU|Add2~57 ) # (GND))) # (!\Dtph|Mux2|output_data[29]~29_combout  & (!\Dtph|ALU|Add2~57 ))))
// \Dtph|ALU|Add2~59  = CARRY((\Dtph|RegisterFile|register_file~57_combout  & (\Dtph|Mux2|output_data[29]~29_combout  & !\Dtph|ALU|Add2~57 )) # (!\Dtph|RegisterFile|register_file~57_combout  & ((\Dtph|Mux2|output_data[29]~29_combout ) # (!\Dtph|ALU|Add2~57 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~57_combout ),
	.datab(\Dtph|Mux2|output_data[29]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~57 ),
	.combout(\Dtph|ALU|Add2~58_combout ),
	.cout(\Dtph|ALU|Add2~59 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~58 .lut_mask = 16'h694D;
defparam \Dtph|ALU|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \Dtph|ALU|Add2~60 (
// Equation(s):
// \Dtph|ALU|Add2~60_combout  = ((\Dtph|Mux2|output_data[30]~30_combout  $ (\Dtph|RegisterFile|register_file~58_combout  $ (\Dtph|ALU|Add2~59 )))) # (GND)
// \Dtph|ALU|Add2~61  = CARRY((\Dtph|Mux2|output_data[30]~30_combout  & (\Dtph|RegisterFile|register_file~58_combout  & !\Dtph|ALU|Add2~59 )) # (!\Dtph|Mux2|output_data[30]~30_combout  & ((\Dtph|RegisterFile|register_file~58_combout ) # (!\Dtph|ALU|Add2~59 
// ))))

	.dataa(\Dtph|Mux2|output_data[30]~30_combout ),
	.datab(\Dtph|RegisterFile|register_file~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~59 ),
	.combout(\Dtph|ALU|Add2~60_combout ),
	.cout(\Dtph|ALU|Add2~61 ));
// synopsys translate_off
defparam \Dtph|ALU|Add2~60 .lut_mask = 16'h964D;
defparam \Dtph|ALU|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneii_lcell_comb \Dtph|ALU|Add2~62 (
// Equation(s):
// \Dtph|ALU|Add2~62_combout  = \Dtph|Mux2|output_data[31]~31_combout  $ (\Dtph|RegisterFile|register_file~59_combout  $ (!\Dtph|ALU|Add2~61 ))

	.dataa(\Dtph|Mux2|output_data[31]~31_combout ),
	.datab(\Dtph|RegisterFile|register_file~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add2~61 ),
	.combout(\Dtph|ALU|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Add2~62 .lut_mask = 16'h6969;
defparam \Dtph|ALU|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \Dtph|Mux2|output_data[30]~30 (
// Equation(s):
// \Dtph|Mux2|output_data[30]~30_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [41])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a30 )))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [41]),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a30 ),
	.datad(\Ctrl|MemToReg~1_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[30]~30 .lut_mask = 16'h00B8;
defparam \Dtph|Mux2|output_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneii_lcell_comb \Dtph|Mux2|output_data[28]~28 (
// Equation(s):
// \Dtph|Mux2|output_data[28]~28_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [39])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a28 )))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [39]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[28]~28 .lut_mask = 16'h0D08;
defparam \Dtph|Mux2|output_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneii_lcell_comb \Dtph|Mux2|output_data[27]~27 (
// Equation(s):
// \Dtph|Mux2|output_data[27]~27_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [38])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a27 )))))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [38]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[27]~27 .lut_mask = 16'h4540;
defparam \Dtph|Mux2|output_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N2
cycloneii_lcell_comb \Dtph|Mux2|output_data[26]~26 (
// Equation(s):
// \Dtph|Mux2|output_data[26]~26_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [37])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a26 )))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [37]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[26]~26 .lut_mask = 16'h3120;
defparam \Dtph|Mux2|output_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N22
cycloneii_lcell_comb \Dtph|Mux2|output_data[23]~23 (
// Equation(s):
// \Dtph|Mux2|output_data[23]~23_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [34]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a23 ))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a23 ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [34]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Ctrl|MemToReg~1_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[23]~23 .lut_mask = 16'h00CA;
defparam \Dtph|Mux2|output_data[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~50 (
// Equation(s):
// \Dtph|RegisterFile|register_file~50_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [33])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [33]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~50_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~50 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \Dtph|Mux2|output_data[19]~19 (
// Equation(s):
// \Dtph|Mux2|output_data[19]~19_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [30])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a19 )))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [30]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[19]~19 .lut_mask = 16'h0D08;
defparam \Dtph|Mux2|output_data[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N16
cycloneii_lcell_comb \Dtph|Mux2|output_data[16]~16 (
// Equation(s):
// \Dtph|Mux2|output_data[16]~16_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [27])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a16 )))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [27]),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[16]~16 .lut_mask = 16'h2320;
defparam \Dtph|Mux2|output_data[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N14
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~43 (
// Equation(s):
// \Dtph|RegisterFile|register_file~43_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [26])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [26]),
	.datab(\Dtph|RegisterFile|register_file~8_combout ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~43_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~43 .lut_mask = 16'hBB88;
defparam \Dtph|RegisterFile|register_file~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N24
cycloneii_lcell_comb \Dtph|Mux2|output_data[13]~13 (
// Equation(s):
// \Dtph|Mux2|output_data[13]~13_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [13])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~38_combout )))

	.dataa(\Inst~combout [13]),
	.datab(vcc),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~38_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[13]~13 .lut_mask = 16'hAFA0;
defparam \Dtph|Mux2|output_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[12]));
// synopsys translate_off
defparam \Inst[12]~I .input_async_reset = "none";
defparam \Inst[12]~I .input_power_up = "low";
defparam \Inst[12]~I .input_register_mode = "none";
defparam \Inst[12]~I .input_sync_reset = "none";
defparam \Inst[12]~I .oe_async_reset = "none";
defparam \Inst[12]~I .oe_power_up = "low";
defparam \Inst[12]~I .oe_register_mode = "none";
defparam \Inst[12]~I .oe_sync_reset = "none";
defparam \Inst[12]~I .operation_mode = "input";
defparam \Inst[12]~I .output_async_reset = "none";
defparam \Inst[12]~I .output_power_up = "low";
defparam \Inst[12]~I .output_register_mode = "none";
defparam \Inst[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \Dtph|Mux2|output_data[12]~12 (
// Equation(s):
// \Dtph|Mux2|output_data[12]~12_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [12])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~36_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Inst~combout [12]),
	.datad(\Dtph|RegisterFile|register_file~36_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[12]~12 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux2|output_data[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \Dtph|Mux2|output_data[11]~11 (
// Equation(s):
// \Dtph|Mux2|output_data[11]~11_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [11])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~34_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Inst~combout [11]),
	.datad(\Dtph|RegisterFile|register_file~34_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[11]~11 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux2|output_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[7]));
// synopsys translate_off
defparam \Inst[7]~I .input_async_reset = "none";
defparam \Inst[7]~I .input_power_up = "low";
defparam \Inst[7]~I .input_register_mode = "none";
defparam \Inst[7]~I .input_sync_reset = "none";
defparam \Inst[7]~I .oe_async_reset = "none";
defparam \Inst[7]~I .oe_power_up = "low";
defparam \Inst[7]~I .oe_register_mode = "none";
defparam \Inst[7]~I .oe_sync_reset = "none";
defparam \Inst[7]~I .operation_mode = "input";
defparam \Inst[7]~I .output_async_reset = "none";
defparam \Inst[7]~I .output_power_up = "low";
defparam \Inst[7]~I .output_register_mode = "none";
defparam \Inst[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneii_lcell_comb \Dtph|Mux2|output_data[7]~7 (
// Equation(s):
// \Dtph|Mux2|output_data[7]~7_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [7])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~26_combout )))

	.dataa(vcc),
	.datab(\Inst~combout [7]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~26_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[7]~7 .lut_mask = 16'hCFC0;
defparam \Dtph|Mux2|output_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~25 (
// Equation(s):
// \Dtph|RegisterFile|register_file~25_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [17])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [17]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~25 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~23 (
// Equation(s):
// \Dtph|RegisterFile|register_file~23_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [16])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [16]),
	.datab(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~8_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~23 .lut_mask = 16'hAACC;
defparam \Dtph|RegisterFile|register_file~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \Dtph|ALU|Add1~0 (
// Equation(s):
// \Dtph|ALU|Add1~0_combout  = (\Dtph|RegisterFile|register_file~9_combout  & (\Dtph|Mux2|output_data[0]~0_combout  $ (VCC))) # (!\Dtph|RegisterFile|register_file~9_combout  & (\Dtph|Mux2|output_data[0]~0_combout  & VCC))
// \Dtph|ALU|Add1~1  = CARRY((\Dtph|RegisterFile|register_file~9_combout  & \Dtph|Mux2|output_data[0]~0_combout ))

	.dataa(\Dtph|RegisterFile|register_file~9_combout ),
	.datab(\Dtph|Mux2|output_data[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|ALU|Add1~0_combout ),
	.cout(\Dtph|ALU|Add1~1 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~0 .lut_mask = 16'h6688;
defparam \Dtph|ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneii_lcell_comb \Dtph|ALU|Add1~2 (
// Equation(s):
// \Dtph|ALU|Add1~2_combout  = (\Dtph|RegisterFile|register_file~12_combout  & ((\Dtph|Mux2|output_data[1]~1_combout  & (\Dtph|ALU|Add1~1  & VCC)) # (!\Dtph|Mux2|output_data[1]~1_combout  & (!\Dtph|ALU|Add1~1 )))) # 
// (!\Dtph|RegisterFile|register_file~12_combout  & ((\Dtph|Mux2|output_data[1]~1_combout  & (!\Dtph|ALU|Add1~1 )) # (!\Dtph|Mux2|output_data[1]~1_combout  & ((\Dtph|ALU|Add1~1 ) # (GND)))))
// \Dtph|ALU|Add1~3  = CARRY((\Dtph|RegisterFile|register_file~12_combout  & (!\Dtph|Mux2|output_data[1]~1_combout  & !\Dtph|ALU|Add1~1 )) # (!\Dtph|RegisterFile|register_file~12_combout  & ((!\Dtph|ALU|Add1~1 ) # (!\Dtph|Mux2|output_data[1]~1_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~12_combout ),
	.datab(\Dtph|Mux2|output_data[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~1 ),
	.combout(\Dtph|ALU|Add1~2_combout ),
	.cout(\Dtph|ALU|Add1~3 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~2 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N4
cycloneii_lcell_comb \Dtph|ALU|Add1~4 (
// Equation(s):
// \Dtph|ALU|Add1~4_combout  = ((\Dtph|Mux2|output_data[2]~2_combout  $ (\Dtph|RegisterFile|register_file~15_combout  $ (!\Dtph|ALU|Add1~3 )))) # (GND)
// \Dtph|ALU|Add1~5  = CARRY((\Dtph|Mux2|output_data[2]~2_combout  & ((\Dtph|RegisterFile|register_file~15_combout ) # (!\Dtph|ALU|Add1~3 ))) # (!\Dtph|Mux2|output_data[2]~2_combout  & (\Dtph|RegisterFile|register_file~15_combout  & !\Dtph|ALU|Add1~3 )))

	.dataa(\Dtph|Mux2|output_data[2]~2_combout ),
	.datab(\Dtph|RegisterFile|register_file~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~3 ),
	.combout(\Dtph|ALU|Add1~4_combout ),
	.cout(\Dtph|ALU|Add1~5 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~4 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N6
cycloneii_lcell_comb \Dtph|ALU|Add1~6 (
// Equation(s):
// \Dtph|ALU|Add1~6_combout  = (\Dtph|RegisterFile|register_file~18_combout  & ((\Dtph|Mux2|output_data[3]~3_combout  & (\Dtph|ALU|Add1~5  & VCC)) # (!\Dtph|Mux2|output_data[3]~3_combout  & (!\Dtph|ALU|Add1~5 )))) # 
// (!\Dtph|RegisterFile|register_file~18_combout  & ((\Dtph|Mux2|output_data[3]~3_combout  & (!\Dtph|ALU|Add1~5 )) # (!\Dtph|Mux2|output_data[3]~3_combout  & ((\Dtph|ALU|Add1~5 ) # (GND)))))
// \Dtph|ALU|Add1~7  = CARRY((\Dtph|RegisterFile|register_file~18_combout  & (!\Dtph|Mux2|output_data[3]~3_combout  & !\Dtph|ALU|Add1~5 )) # (!\Dtph|RegisterFile|register_file~18_combout  & ((!\Dtph|ALU|Add1~5 ) # (!\Dtph|Mux2|output_data[3]~3_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~18_combout ),
	.datab(\Dtph|Mux2|output_data[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~5 ),
	.combout(\Dtph|ALU|Add1~6_combout ),
	.cout(\Dtph|ALU|Add1~7 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~6 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneii_lcell_comb \Dtph|ALU|Add1~8 (
// Equation(s):
// \Dtph|ALU|Add1~8_combout  = ((\Dtph|RegisterFile|register_file~21_combout  $ (\Dtph|Mux2|output_data[4]~4_combout  $ (!\Dtph|ALU|Add1~7 )))) # (GND)
// \Dtph|ALU|Add1~9  = CARRY((\Dtph|RegisterFile|register_file~21_combout  & ((\Dtph|Mux2|output_data[4]~4_combout ) # (!\Dtph|ALU|Add1~7 ))) # (!\Dtph|RegisterFile|register_file~21_combout  & (\Dtph|Mux2|output_data[4]~4_combout  & !\Dtph|ALU|Add1~7 )))

	.dataa(\Dtph|RegisterFile|register_file~21_combout ),
	.datab(\Dtph|Mux2|output_data[4]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~7 ),
	.combout(\Dtph|ALU|Add1~8_combout ),
	.cout(\Dtph|ALU|Add1~9 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~8 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneii_lcell_comb \Dtph|ALU|Add1~10 (
// Equation(s):
// \Dtph|ALU|Add1~10_combout  = (\Dtph|Mux2|output_data[5]~5_combout  & ((\Dtph|RegisterFile|register_file~23_combout  & (\Dtph|ALU|Add1~9  & VCC)) # (!\Dtph|RegisterFile|register_file~23_combout  & (!\Dtph|ALU|Add1~9 )))) # 
// (!\Dtph|Mux2|output_data[5]~5_combout  & ((\Dtph|RegisterFile|register_file~23_combout  & (!\Dtph|ALU|Add1~9 )) # (!\Dtph|RegisterFile|register_file~23_combout  & ((\Dtph|ALU|Add1~9 ) # (GND)))))
// \Dtph|ALU|Add1~11  = CARRY((\Dtph|Mux2|output_data[5]~5_combout  & (!\Dtph|RegisterFile|register_file~23_combout  & !\Dtph|ALU|Add1~9 )) # (!\Dtph|Mux2|output_data[5]~5_combout  & ((!\Dtph|ALU|Add1~9 ) # (!\Dtph|RegisterFile|register_file~23_combout ))))

	.dataa(\Dtph|Mux2|output_data[5]~5_combout ),
	.datab(\Dtph|RegisterFile|register_file~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~9 ),
	.combout(\Dtph|ALU|Add1~10_combout ),
	.cout(\Dtph|ALU|Add1~11 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~10 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N12
cycloneii_lcell_comb \Dtph|ALU|Add1~12 (
// Equation(s):
// \Dtph|ALU|Add1~12_combout  = ((\Dtph|Mux2|output_data[6]~6_combout  $ (\Dtph|RegisterFile|register_file~25_combout  $ (!\Dtph|ALU|Add1~11 )))) # (GND)
// \Dtph|ALU|Add1~13  = CARRY((\Dtph|Mux2|output_data[6]~6_combout  & ((\Dtph|RegisterFile|register_file~25_combout ) # (!\Dtph|ALU|Add1~11 ))) # (!\Dtph|Mux2|output_data[6]~6_combout  & (\Dtph|RegisterFile|register_file~25_combout  & !\Dtph|ALU|Add1~11 )))

	.dataa(\Dtph|Mux2|output_data[6]~6_combout ),
	.datab(\Dtph|RegisterFile|register_file~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~11 ),
	.combout(\Dtph|ALU|Add1~12_combout ),
	.cout(\Dtph|ALU|Add1~13 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~12 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneii_lcell_comb \Dtph|ALU|Add1~14 (
// Equation(s):
// \Dtph|ALU|Add1~14_combout  = (\Dtph|RegisterFile|register_file~27_combout  & ((\Dtph|Mux2|output_data[7]~7_combout  & (\Dtph|ALU|Add1~13  & VCC)) # (!\Dtph|Mux2|output_data[7]~7_combout  & (!\Dtph|ALU|Add1~13 )))) # 
// (!\Dtph|RegisterFile|register_file~27_combout  & ((\Dtph|Mux2|output_data[7]~7_combout  & (!\Dtph|ALU|Add1~13 )) # (!\Dtph|Mux2|output_data[7]~7_combout  & ((\Dtph|ALU|Add1~13 ) # (GND)))))
// \Dtph|ALU|Add1~15  = CARRY((\Dtph|RegisterFile|register_file~27_combout  & (!\Dtph|Mux2|output_data[7]~7_combout  & !\Dtph|ALU|Add1~13 )) # (!\Dtph|RegisterFile|register_file~27_combout  & ((!\Dtph|ALU|Add1~13 ) # (!\Dtph|Mux2|output_data[7]~7_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~27_combout ),
	.datab(\Dtph|Mux2|output_data[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~13 ),
	.combout(\Dtph|ALU|Add1~14_combout ),
	.cout(\Dtph|ALU|Add1~15 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~14 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \Dtph|ALU|Add1~16 (
// Equation(s):
// \Dtph|ALU|Add1~16_combout  = ((\Dtph|Mux2|output_data[8]~8_combout  $ (\Dtph|RegisterFile|register_file~29_combout  $ (!\Dtph|ALU|Add1~15 )))) # (GND)
// \Dtph|ALU|Add1~17  = CARRY((\Dtph|Mux2|output_data[8]~8_combout  & ((\Dtph|RegisterFile|register_file~29_combout ) # (!\Dtph|ALU|Add1~15 ))) # (!\Dtph|Mux2|output_data[8]~8_combout  & (\Dtph|RegisterFile|register_file~29_combout  & !\Dtph|ALU|Add1~15 )))

	.dataa(\Dtph|Mux2|output_data[8]~8_combout ),
	.datab(\Dtph|RegisterFile|register_file~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~15 ),
	.combout(\Dtph|ALU|Add1~16_combout ),
	.cout(\Dtph|ALU|Add1~17 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~16 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneii_lcell_comb \Dtph|ALU|Add1~18 (
// Equation(s):
// \Dtph|ALU|Add1~18_combout  = (\Dtph|Mux2|output_data[9]~9_combout  & ((\Dtph|RegisterFile|register_file~31_combout  & (\Dtph|ALU|Add1~17  & VCC)) # (!\Dtph|RegisterFile|register_file~31_combout  & (!\Dtph|ALU|Add1~17 )))) # 
// (!\Dtph|Mux2|output_data[9]~9_combout  & ((\Dtph|RegisterFile|register_file~31_combout  & (!\Dtph|ALU|Add1~17 )) # (!\Dtph|RegisterFile|register_file~31_combout  & ((\Dtph|ALU|Add1~17 ) # (GND)))))
// \Dtph|ALU|Add1~19  = CARRY((\Dtph|Mux2|output_data[9]~9_combout  & (!\Dtph|RegisterFile|register_file~31_combout  & !\Dtph|ALU|Add1~17 )) # (!\Dtph|Mux2|output_data[9]~9_combout  & ((!\Dtph|ALU|Add1~17 ) # (!\Dtph|RegisterFile|register_file~31_combout 
// ))))

	.dataa(\Dtph|Mux2|output_data[9]~9_combout ),
	.datab(\Dtph|RegisterFile|register_file~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~17 ),
	.combout(\Dtph|ALU|Add1~18_combout ),
	.cout(\Dtph|ALU|Add1~19 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~18 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneii_lcell_comb \Dtph|ALU|Add1~20 (
// Equation(s):
// \Dtph|ALU|Add1~20_combout  = ((\Dtph|Mux2|output_data[10]~10_combout  $ (\Dtph|RegisterFile|register_file~33_combout  $ (!\Dtph|ALU|Add1~19 )))) # (GND)
// \Dtph|ALU|Add1~21  = CARRY((\Dtph|Mux2|output_data[10]~10_combout  & ((\Dtph|RegisterFile|register_file~33_combout ) # (!\Dtph|ALU|Add1~19 ))) # (!\Dtph|Mux2|output_data[10]~10_combout  & (\Dtph|RegisterFile|register_file~33_combout  & !\Dtph|ALU|Add1~19 
// )))

	.dataa(\Dtph|Mux2|output_data[10]~10_combout ),
	.datab(\Dtph|RegisterFile|register_file~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~19 ),
	.combout(\Dtph|ALU|Add1~20_combout ),
	.cout(\Dtph|ALU|Add1~21 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~20 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \Dtph|ALU|Add1~22 (
// Equation(s):
// \Dtph|ALU|Add1~22_combout  = (\Dtph|RegisterFile|register_file~35_combout  & ((\Dtph|Mux2|output_data[11]~11_combout  & (\Dtph|ALU|Add1~21  & VCC)) # (!\Dtph|Mux2|output_data[11]~11_combout  & (!\Dtph|ALU|Add1~21 )))) # 
// (!\Dtph|RegisterFile|register_file~35_combout  & ((\Dtph|Mux2|output_data[11]~11_combout  & (!\Dtph|ALU|Add1~21 )) # (!\Dtph|Mux2|output_data[11]~11_combout  & ((\Dtph|ALU|Add1~21 ) # (GND)))))
// \Dtph|ALU|Add1~23  = CARRY((\Dtph|RegisterFile|register_file~35_combout  & (!\Dtph|Mux2|output_data[11]~11_combout  & !\Dtph|ALU|Add1~21 )) # (!\Dtph|RegisterFile|register_file~35_combout  & ((!\Dtph|ALU|Add1~21 ) # (!\Dtph|Mux2|output_data[11]~11_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~35_combout ),
	.datab(\Dtph|Mux2|output_data[11]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~21 ),
	.combout(\Dtph|ALU|Add1~22_combout ),
	.cout(\Dtph|ALU|Add1~23 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~22 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneii_lcell_comb \Dtph|ALU|Add1~24 (
// Equation(s):
// \Dtph|ALU|Add1~24_combout  = ((\Dtph|RegisterFile|register_file~37_combout  $ (\Dtph|Mux2|output_data[12]~12_combout  $ (!\Dtph|ALU|Add1~23 )))) # (GND)
// \Dtph|ALU|Add1~25  = CARRY((\Dtph|RegisterFile|register_file~37_combout  & ((\Dtph|Mux2|output_data[12]~12_combout ) # (!\Dtph|ALU|Add1~23 ))) # (!\Dtph|RegisterFile|register_file~37_combout  & (\Dtph|Mux2|output_data[12]~12_combout  & !\Dtph|ALU|Add1~23 
// )))

	.dataa(\Dtph|RegisterFile|register_file~37_combout ),
	.datab(\Dtph|Mux2|output_data[12]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~23 ),
	.combout(\Dtph|ALU|Add1~24_combout ),
	.cout(\Dtph|ALU|Add1~25 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~24 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneii_lcell_comb \Dtph|ALU|Add1~26 (
// Equation(s):
// \Dtph|ALU|Add1~26_combout  = (\Dtph|RegisterFile|register_file~39_combout  & ((\Dtph|Mux2|output_data[13]~13_combout  & (\Dtph|ALU|Add1~25  & VCC)) # (!\Dtph|Mux2|output_data[13]~13_combout  & (!\Dtph|ALU|Add1~25 )))) # 
// (!\Dtph|RegisterFile|register_file~39_combout  & ((\Dtph|Mux2|output_data[13]~13_combout  & (!\Dtph|ALU|Add1~25 )) # (!\Dtph|Mux2|output_data[13]~13_combout  & ((\Dtph|ALU|Add1~25 ) # (GND)))))
// \Dtph|ALU|Add1~27  = CARRY((\Dtph|RegisterFile|register_file~39_combout  & (!\Dtph|Mux2|output_data[13]~13_combout  & !\Dtph|ALU|Add1~25 )) # (!\Dtph|RegisterFile|register_file~39_combout  & ((!\Dtph|ALU|Add1~25 ) # (!\Dtph|Mux2|output_data[13]~13_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~39_combout ),
	.datab(\Dtph|Mux2|output_data[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~25 ),
	.combout(\Dtph|ALU|Add1~26_combout ),
	.cout(\Dtph|ALU|Add1~27 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~26 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N30
cycloneii_lcell_comb \Dtph|ALU|Add1~30 (
// Equation(s):
// \Dtph|ALU|Add1~30_combout  = (\Dtph|Mux2|output_data[15]~15_combout  & ((\Dtph|RegisterFile|register_file~43_combout  & (\Dtph|ALU|Add1~29  & VCC)) # (!\Dtph|RegisterFile|register_file~43_combout  & (!\Dtph|ALU|Add1~29 )))) # 
// (!\Dtph|Mux2|output_data[15]~15_combout  & ((\Dtph|RegisterFile|register_file~43_combout  & (!\Dtph|ALU|Add1~29 )) # (!\Dtph|RegisterFile|register_file~43_combout  & ((\Dtph|ALU|Add1~29 ) # (GND)))))
// \Dtph|ALU|Add1~31  = CARRY((\Dtph|Mux2|output_data[15]~15_combout  & (!\Dtph|RegisterFile|register_file~43_combout  & !\Dtph|ALU|Add1~29 )) # (!\Dtph|Mux2|output_data[15]~15_combout  & ((!\Dtph|ALU|Add1~29 ) # (!\Dtph|RegisterFile|register_file~43_combout 
// ))))

	.dataa(\Dtph|Mux2|output_data[15]~15_combout ),
	.datab(\Dtph|RegisterFile|register_file~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~29 ),
	.combout(\Dtph|ALU|Add1~30_combout ),
	.cout(\Dtph|ALU|Add1~31 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~30 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \Dtph|ALU|Add1~32 (
// Equation(s):
// \Dtph|ALU|Add1~32_combout  = ((\Dtph|RegisterFile|register_file~44_combout  $ (\Dtph|Mux2|output_data[16]~16_combout  $ (!\Dtph|ALU|Add1~31 )))) # (GND)
// \Dtph|ALU|Add1~33  = CARRY((\Dtph|RegisterFile|register_file~44_combout  & ((\Dtph|Mux2|output_data[16]~16_combout ) # (!\Dtph|ALU|Add1~31 ))) # (!\Dtph|RegisterFile|register_file~44_combout  & (\Dtph|Mux2|output_data[16]~16_combout  & !\Dtph|ALU|Add1~31 
// )))

	.dataa(\Dtph|RegisterFile|register_file~44_combout ),
	.datab(\Dtph|Mux2|output_data[16]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~31 ),
	.combout(\Dtph|ALU|Add1~32_combout ),
	.cout(\Dtph|ALU|Add1~33 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~32 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneii_lcell_comb \Dtph|ALU|Add1~34 (
// Equation(s):
// \Dtph|ALU|Add1~34_combout  = (\Dtph|Mux2|output_data[17]~17_combout  & ((\Dtph|RegisterFile|register_file~45_combout  & (\Dtph|ALU|Add1~33  & VCC)) # (!\Dtph|RegisterFile|register_file~45_combout  & (!\Dtph|ALU|Add1~33 )))) # 
// (!\Dtph|Mux2|output_data[17]~17_combout  & ((\Dtph|RegisterFile|register_file~45_combout  & (!\Dtph|ALU|Add1~33 )) # (!\Dtph|RegisterFile|register_file~45_combout  & ((\Dtph|ALU|Add1~33 ) # (GND)))))
// \Dtph|ALU|Add1~35  = CARRY((\Dtph|Mux2|output_data[17]~17_combout  & (!\Dtph|RegisterFile|register_file~45_combout  & !\Dtph|ALU|Add1~33 )) # (!\Dtph|Mux2|output_data[17]~17_combout  & ((!\Dtph|ALU|Add1~33 ) # (!\Dtph|RegisterFile|register_file~45_combout 
// ))))

	.dataa(\Dtph|Mux2|output_data[17]~17_combout ),
	.datab(\Dtph|RegisterFile|register_file~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~33 ),
	.combout(\Dtph|ALU|Add1~34_combout ),
	.cout(\Dtph|ALU|Add1~35 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~34 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneii_lcell_comb \Dtph|ALU|Add1~36 (
// Equation(s):
// \Dtph|ALU|Add1~36_combout  = ((\Dtph|Mux2|output_data[18]~18_combout  $ (\Dtph|RegisterFile|register_file~46_combout  $ (!\Dtph|ALU|Add1~35 )))) # (GND)
// \Dtph|ALU|Add1~37  = CARRY((\Dtph|Mux2|output_data[18]~18_combout  & ((\Dtph|RegisterFile|register_file~46_combout ) # (!\Dtph|ALU|Add1~35 ))) # (!\Dtph|Mux2|output_data[18]~18_combout  & (\Dtph|RegisterFile|register_file~46_combout  & !\Dtph|ALU|Add1~35 
// )))

	.dataa(\Dtph|Mux2|output_data[18]~18_combout ),
	.datab(\Dtph|RegisterFile|register_file~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~35 ),
	.combout(\Dtph|ALU|Add1~36_combout ),
	.cout(\Dtph|ALU|Add1~37 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~36 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneii_lcell_comb \Dtph|ALU|Add1~38 (
// Equation(s):
// \Dtph|ALU|Add1~38_combout  = (\Dtph|RegisterFile|register_file~47_combout  & ((\Dtph|Mux2|output_data[19]~19_combout  & (\Dtph|ALU|Add1~37  & VCC)) # (!\Dtph|Mux2|output_data[19]~19_combout  & (!\Dtph|ALU|Add1~37 )))) # 
// (!\Dtph|RegisterFile|register_file~47_combout  & ((\Dtph|Mux2|output_data[19]~19_combout  & (!\Dtph|ALU|Add1~37 )) # (!\Dtph|Mux2|output_data[19]~19_combout  & ((\Dtph|ALU|Add1~37 ) # (GND)))))
// \Dtph|ALU|Add1~39  = CARRY((\Dtph|RegisterFile|register_file~47_combout  & (!\Dtph|Mux2|output_data[19]~19_combout  & !\Dtph|ALU|Add1~37 )) # (!\Dtph|RegisterFile|register_file~47_combout  & ((!\Dtph|ALU|Add1~37 ) # (!\Dtph|Mux2|output_data[19]~19_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~47_combout ),
	.datab(\Dtph|Mux2|output_data[19]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~37 ),
	.combout(\Dtph|ALU|Add1~38_combout ),
	.cout(\Dtph|ALU|Add1~39 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~38 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \Dtph|ALU|Add1~40 (
// Equation(s):
// \Dtph|ALU|Add1~40_combout  = ((\Dtph|RegisterFile|register_file~48_combout  $ (\Dtph|Mux2|output_data[20]~20_combout  $ (!\Dtph|ALU|Add1~39 )))) # (GND)
// \Dtph|ALU|Add1~41  = CARRY((\Dtph|RegisterFile|register_file~48_combout  & ((\Dtph|Mux2|output_data[20]~20_combout ) # (!\Dtph|ALU|Add1~39 ))) # (!\Dtph|RegisterFile|register_file~48_combout  & (\Dtph|Mux2|output_data[20]~20_combout  & !\Dtph|ALU|Add1~39 
// )))

	.dataa(\Dtph|RegisterFile|register_file~48_combout ),
	.datab(\Dtph|Mux2|output_data[20]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~39 ),
	.combout(\Dtph|ALU|Add1~40_combout ),
	.cout(\Dtph|ALU|Add1~41 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~40 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneii_lcell_comb \Dtph|ALU|Add1~42 (
// Equation(s):
// \Dtph|ALU|Add1~42_combout  = (\Dtph|Mux2|output_data[21]~21_combout  & ((\Dtph|RegisterFile|register_file~49_combout  & (\Dtph|ALU|Add1~41  & VCC)) # (!\Dtph|RegisterFile|register_file~49_combout  & (!\Dtph|ALU|Add1~41 )))) # 
// (!\Dtph|Mux2|output_data[21]~21_combout  & ((\Dtph|RegisterFile|register_file~49_combout  & (!\Dtph|ALU|Add1~41 )) # (!\Dtph|RegisterFile|register_file~49_combout  & ((\Dtph|ALU|Add1~41 ) # (GND)))))
// \Dtph|ALU|Add1~43  = CARRY((\Dtph|Mux2|output_data[21]~21_combout  & (!\Dtph|RegisterFile|register_file~49_combout  & !\Dtph|ALU|Add1~41 )) # (!\Dtph|Mux2|output_data[21]~21_combout  & ((!\Dtph|ALU|Add1~41 ) # (!\Dtph|RegisterFile|register_file~49_combout 
// ))))

	.dataa(\Dtph|Mux2|output_data[21]~21_combout ),
	.datab(\Dtph|RegisterFile|register_file~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~41 ),
	.combout(\Dtph|ALU|Add1~42_combout ),
	.cout(\Dtph|ALU|Add1~43 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~42 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N12
cycloneii_lcell_comb \Dtph|ALU|Add1~44 (
// Equation(s):
// \Dtph|ALU|Add1~44_combout  = ((\Dtph|Mux2|output_data[22]~22_combout  $ (\Dtph|RegisterFile|register_file~50_combout  $ (!\Dtph|ALU|Add1~43 )))) # (GND)
// \Dtph|ALU|Add1~45  = CARRY((\Dtph|Mux2|output_data[22]~22_combout  & ((\Dtph|RegisterFile|register_file~50_combout ) # (!\Dtph|ALU|Add1~43 ))) # (!\Dtph|Mux2|output_data[22]~22_combout  & (\Dtph|RegisterFile|register_file~50_combout  & !\Dtph|ALU|Add1~43 
// )))

	.dataa(\Dtph|Mux2|output_data[22]~22_combout ),
	.datab(\Dtph|RegisterFile|register_file~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~43 ),
	.combout(\Dtph|ALU|Add1~44_combout ),
	.cout(\Dtph|ALU|Add1~45 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~44 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \Dtph|ALU|Add1~46 (
// Equation(s):
// \Dtph|ALU|Add1~46_combout  = (\Dtph|RegisterFile|register_file~51_combout  & ((\Dtph|Mux2|output_data[23]~23_combout  & (\Dtph|ALU|Add1~45  & VCC)) # (!\Dtph|Mux2|output_data[23]~23_combout  & (!\Dtph|ALU|Add1~45 )))) # 
// (!\Dtph|RegisterFile|register_file~51_combout  & ((\Dtph|Mux2|output_data[23]~23_combout  & (!\Dtph|ALU|Add1~45 )) # (!\Dtph|Mux2|output_data[23]~23_combout  & ((\Dtph|ALU|Add1~45 ) # (GND)))))
// \Dtph|ALU|Add1~47  = CARRY((\Dtph|RegisterFile|register_file~51_combout  & (!\Dtph|Mux2|output_data[23]~23_combout  & !\Dtph|ALU|Add1~45 )) # (!\Dtph|RegisterFile|register_file~51_combout  & ((!\Dtph|ALU|Add1~45 ) # (!\Dtph|Mux2|output_data[23]~23_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~51_combout ),
	.datab(\Dtph|Mux2|output_data[23]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~45 ),
	.combout(\Dtph|ALU|Add1~46_combout ),
	.cout(\Dtph|ALU|Add1~47 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~46 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneii_lcell_comb \Dtph|ALU|Add1~48 (
// Equation(s):
// \Dtph|ALU|Add1~48_combout  = ((\Dtph|Mux2|output_data[24]~24_combout  $ (\Dtph|RegisterFile|register_file~52_combout  $ (!\Dtph|ALU|Add1~47 )))) # (GND)
// \Dtph|ALU|Add1~49  = CARRY((\Dtph|Mux2|output_data[24]~24_combout  & ((\Dtph|RegisterFile|register_file~52_combout ) # (!\Dtph|ALU|Add1~47 ))) # (!\Dtph|Mux2|output_data[24]~24_combout  & (\Dtph|RegisterFile|register_file~52_combout  & !\Dtph|ALU|Add1~47 
// )))

	.dataa(\Dtph|Mux2|output_data[24]~24_combout ),
	.datab(\Dtph|RegisterFile|register_file~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~47 ),
	.combout(\Dtph|ALU|Add1~48_combout ),
	.cout(\Dtph|ALU|Add1~49 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~48 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \Dtph|ALU|Add1~50 (
// Equation(s):
// \Dtph|ALU|Add1~50_combout  = (\Dtph|Mux2|output_data[25]~25_combout  & ((\Dtph|RegisterFile|register_file~53_combout  & (\Dtph|ALU|Add1~49  & VCC)) # (!\Dtph|RegisterFile|register_file~53_combout  & (!\Dtph|ALU|Add1~49 )))) # 
// (!\Dtph|Mux2|output_data[25]~25_combout  & ((\Dtph|RegisterFile|register_file~53_combout  & (!\Dtph|ALU|Add1~49 )) # (!\Dtph|RegisterFile|register_file~53_combout  & ((\Dtph|ALU|Add1~49 ) # (GND)))))
// \Dtph|ALU|Add1~51  = CARRY((\Dtph|Mux2|output_data[25]~25_combout  & (!\Dtph|RegisterFile|register_file~53_combout  & !\Dtph|ALU|Add1~49 )) # (!\Dtph|Mux2|output_data[25]~25_combout  & ((!\Dtph|ALU|Add1~49 ) # (!\Dtph|RegisterFile|register_file~53_combout 
// ))))

	.dataa(\Dtph|Mux2|output_data[25]~25_combout ),
	.datab(\Dtph|RegisterFile|register_file~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~49 ),
	.combout(\Dtph|ALU|Add1~50_combout ),
	.cout(\Dtph|ALU|Add1~51 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~50 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \Dtph|ALU|Add1~52 (
// Equation(s):
// \Dtph|ALU|Add1~52_combout  = ((\Dtph|RegisterFile|register_file~54_combout  $ (\Dtph|Mux2|output_data[26]~26_combout  $ (!\Dtph|ALU|Add1~51 )))) # (GND)
// \Dtph|ALU|Add1~53  = CARRY((\Dtph|RegisterFile|register_file~54_combout  & ((\Dtph|Mux2|output_data[26]~26_combout ) # (!\Dtph|ALU|Add1~51 ))) # (!\Dtph|RegisterFile|register_file~54_combout  & (\Dtph|Mux2|output_data[26]~26_combout  & !\Dtph|ALU|Add1~51 
// )))

	.dataa(\Dtph|RegisterFile|register_file~54_combout ),
	.datab(\Dtph|Mux2|output_data[26]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~51 ),
	.combout(\Dtph|ALU|Add1~52_combout ),
	.cout(\Dtph|ALU|Add1~53 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~52 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
cycloneii_lcell_comb \Dtph|ALU|Add1~54 (
// Equation(s):
// \Dtph|ALU|Add1~54_combout  = (\Dtph|RegisterFile|register_file~55_combout  & ((\Dtph|Mux2|output_data[27]~27_combout  & (\Dtph|ALU|Add1~53  & VCC)) # (!\Dtph|Mux2|output_data[27]~27_combout  & (!\Dtph|ALU|Add1~53 )))) # 
// (!\Dtph|RegisterFile|register_file~55_combout  & ((\Dtph|Mux2|output_data[27]~27_combout  & (!\Dtph|ALU|Add1~53 )) # (!\Dtph|Mux2|output_data[27]~27_combout  & ((\Dtph|ALU|Add1~53 ) # (GND)))))
// \Dtph|ALU|Add1~55  = CARRY((\Dtph|RegisterFile|register_file~55_combout  & (!\Dtph|Mux2|output_data[27]~27_combout  & !\Dtph|ALU|Add1~53 )) # (!\Dtph|RegisterFile|register_file~55_combout  & ((!\Dtph|ALU|Add1~53 ) # (!\Dtph|Mux2|output_data[27]~27_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~55_combout ),
	.datab(\Dtph|Mux2|output_data[27]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~53 ),
	.combout(\Dtph|ALU|Add1~54_combout ),
	.cout(\Dtph|ALU|Add1~55 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~54 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \Dtph|ALU|Add1~56 (
// Equation(s):
// \Dtph|ALU|Add1~56_combout  = ((\Dtph|RegisterFile|register_file~56_combout  $ (\Dtph|Mux2|output_data[28]~28_combout  $ (!\Dtph|ALU|Add1~55 )))) # (GND)
// \Dtph|ALU|Add1~57  = CARRY((\Dtph|RegisterFile|register_file~56_combout  & ((\Dtph|Mux2|output_data[28]~28_combout ) # (!\Dtph|ALU|Add1~55 ))) # (!\Dtph|RegisterFile|register_file~56_combout  & (\Dtph|Mux2|output_data[28]~28_combout  & !\Dtph|ALU|Add1~55 
// )))

	.dataa(\Dtph|RegisterFile|register_file~56_combout ),
	.datab(\Dtph|Mux2|output_data[28]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~55 ),
	.combout(\Dtph|ALU|Add1~56_combout ),
	.cout(\Dtph|ALU|Add1~57 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~56 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \Dtph|ALU|Add1~58 (
// Equation(s):
// \Dtph|ALU|Add1~58_combout  = (\Dtph|RegisterFile|register_file~57_combout  & ((\Dtph|Mux2|output_data[29]~29_combout  & (\Dtph|ALU|Add1~57  & VCC)) # (!\Dtph|Mux2|output_data[29]~29_combout  & (!\Dtph|ALU|Add1~57 )))) # 
// (!\Dtph|RegisterFile|register_file~57_combout  & ((\Dtph|Mux2|output_data[29]~29_combout  & (!\Dtph|ALU|Add1~57 )) # (!\Dtph|Mux2|output_data[29]~29_combout  & ((\Dtph|ALU|Add1~57 ) # (GND)))))
// \Dtph|ALU|Add1~59  = CARRY((\Dtph|RegisterFile|register_file~57_combout  & (!\Dtph|Mux2|output_data[29]~29_combout  & !\Dtph|ALU|Add1~57 )) # (!\Dtph|RegisterFile|register_file~57_combout  & ((!\Dtph|ALU|Add1~57 ) # (!\Dtph|Mux2|output_data[29]~29_combout 
// ))))

	.dataa(\Dtph|RegisterFile|register_file~57_combout ),
	.datab(\Dtph|Mux2|output_data[29]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~57 ),
	.combout(\Dtph|ALU|Add1~58_combout ),
	.cout(\Dtph|ALU|Add1~59 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~58 .lut_mask = 16'h9617;
defparam \Dtph|ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \Dtph|ALU|Add1~60 (
// Equation(s):
// \Dtph|ALU|Add1~60_combout  = ((\Dtph|RegisterFile|register_file~58_combout  $ (\Dtph|Mux2|output_data[30]~30_combout  $ (!\Dtph|ALU|Add1~59 )))) # (GND)
// \Dtph|ALU|Add1~61  = CARRY((\Dtph|RegisterFile|register_file~58_combout  & ((\Dtph|Mux2|output_data[30]~30_combout ) # (!\Dtph|ALU|Add1~59 ))) # (!\Dtph|RegisterFile|register_file~58_combout  & (\Dtph|Mux2|output_data[30]~30_combout  & !\Dtph|ALU|Add1~59 
// )))

	.dataa(\Dtph|RegisterFile|register_file~58_combout ),
	.datab(\Dtph|Mux2|output_data[30]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Dtph|ALU|Add1~59 ),
	.combout(\Dtph|ALU|Add1~60_combout ),
	.cout(\Dtph|ALU|Add1~61 ));
// synopsys translate_off
defparam \Dtph|ALU|Add1~60 .lut_mask = 16'h698E;
defparam \Dtph|ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
cycloneii_lcell_comb \Dtph|ALU|Add1~62 (
// Equation(s):
// \Dtph|ALU|Add1~62_combout  = \Dtph|Mux2|output_data[31]~31_combout  $ (\Dtph|ALU|Add1~61  $ (\Dtph|RegisterFile|register_file~59_combout ))

	.dataa(\Dtph|Mux2|output_data[31]~31_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~59_combout ),
	.cin(\Dtph|ALU|Add1~61 ),
	.combout(\Dtph|ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Add1~62 .lut_mask = 16'hA55A;
defparam \Dtph|ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneii_lcell_comb \Dtph|Mux3|output_data[31]~82 (
// Equation(s):
// \Dtph|Mux3|output_data[31]~82_combout  = (\Dtph|Mux3|output_data[31]~81_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~62_combout )))) # (!\Dtph|Mux3|output_data[31]~81_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~62_combout ))))

	.dataa(\Dtph|Mux3|output_data[31]~81_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~62_combout ),
	.datad(\Dtph|ALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[31]~82 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneii_lcell_comb \Dtph|Mux3|output_data[31]~83 (
// Equation(s):
// \Dtph|Mux3|output_data[31]~83_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a31 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[31]~82_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\Dtph|Mux3|output_data[31]~82_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[31]~83 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N20
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~75 (
// Equation(s):
// \Dtph|RegisterFile|register_file~75_combout  = (\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [38]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a27 ))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a27 ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~75_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~75 .lut_mask = 16'hEE44;
defparam \Dtph|RegisterFile|register_file~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneii_lcell_comb \Dtph|Mux3|output_data[30]~79 (
// Equation(s):
// \Dtph|Mux3|output_data[30]~79_combout  = (\Dtph|Mux3|output_data[30]~78_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~60_combout )))) # (!\Dtph|Mux3|output_data[30]~78_combout  & (!\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Add1~60_combout )))

	.dataa(\Dtph|Mux3|output_data[30]~78_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add1~60_combout ),
	.datad(\Dtph|ALU|Add2~60_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[30]~79 .lut_mask = 16'hBA98;
defparam \Dtph|Mux3|output_data[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \Dtph|Mux3|output_data[30]~80 (
// Equation(s):
// \Dtph|Mux3|output_data[30]~80_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a30 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[30]~79_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\Dtph|Mux3|output_data[30]~79_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[30]~80 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N24
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~74 (
// Equation(s):
// \Dtph|RegisterFile|register_file~74_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [37])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [37]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~74_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~74 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~57 (
// Equation(s):
// \Dtph|RegisterFile|register_file~57_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [40])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [40]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~57_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~57 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \Dtph|Mux3|output_data[29]~75 (
// Equation(s):
// \Dtph|Mux3|output_data[29]~75_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|RegisterFile|register_file~57_combout ) # (\Dtph|Mux2|output_data[29]~29_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|RegisterFile|register_file~57_combout  & \Dtph|Mux2|output_data[29]~29_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~57_combout ),
	.datad(\Dtph|Mux2|output_data[29]~29_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[29]~75 .lut_mask = 16'hEAA2;
defparam \Dtph|Mux3|output_data[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \Dtph|Mux3|output_data[29]~76 (
// Equation(s):
// \Dtph|Mux3|output_data[29]~76_combout  = (\Ctrl|ALUop~6_combout  & (\Dtph|Mux3|output_data[29]~75_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[29]~75_combout  & ((\Dtph|ALU|Add2~58_combout ))) # (!\Dtph|Mux3|output_data[29]~75_combout  
// & (\Dtph|ALU|Add1~58_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux3|output_data[29]~75_combout ),
	.datac(\Dtph|ALU|Add1~58_combout ),
	.datad(\Dtph|ALU|Add2~58_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[29]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[29]~76 .lut_mask = 16'hDC98;
defparam \Dtph|Mux3|output_data[29]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \Dtph|Mux3|output_data[29]~77 (
// Equation(s):
// \Dtph|Mux3|output_data[29]~77_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a29 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[29]~76_combout )))

	.dataa(vcc),
	.datab(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|Mux3|output_data[29]~76_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[29]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[29]~77 .lut_mask = 16'hCFC0;
defparam \Dtph|Mux3|output_data[29]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N22
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~73 (
// Equation(s):
// \Dtph|RegisterFile|register_file~73_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [36])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [36]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~73_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~73 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \Dtph|Mux3|output_data[28]~73 (
// Equation(s):
// \Dtph|Mux3|output_data[28]~73_combout  = (\Dtph|Mux3|output_data[28]~72_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~56_combout )))) # (!\Dtph|Mux3|output_data[28]~72_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~56_combout ))))

	.dataa(\Dtph|Mux3|output_data[28]~72_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~56_combout ),
	.datad(\Dtph|ALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[28]~73 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneii_lcell_comb \Dtph|Mux3|output_data[28]~74 (
// Equation(s):
// \Dtph|Mux3|output_data[28]~74_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a28 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[28]~73_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\Dtph|Mux3|output_data[28]~73_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[28]~74 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N18
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~72 (
// Equation(s):
// \Dtph|RegisterFile|register_file~72_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [35])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [35]),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\Dtph|RegisterFile|register_file~19_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~72_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~72 .lut_mask = 16'hAAF0;
defparam \Dtph|RegisterFile|register_file~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N18
cycloneii_lcell_comb \Dtph|Mux3|output_data[27]~69 (
// Equation(s):
// \Dtph|Mux3|output_data[27]~69_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~54_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~54_combout ))))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~54_combout ),
	.datad(\Dtph|ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[27]~69 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[27]~70 (
// Equation(s):
// \Dtph|Mux3|output_data[27]~70_combout  = (\Dtph|RegisterFile|register_file~55_combout  & ((\Dtph|Mux3|output_data[27]~69_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[27]~27_combout )))) # (!\Dtph|RegisterFile|register_file~55_combout  & 
// (\Dtph|Mux3|output_data[27]~69_combout  & ((\Dtph|Mux2|output_data[27]~27_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~55_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|Mux2|output_data[27]~27_combout ),
	.datad(\Dtph|Mux3|output_data[27]~69_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[27]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[27]~70 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[27]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneii_lcell_comb \Dtph|Mux3|output_data[27]~71 (
// Equation(s):
// \Dtph|Mux3|output_data[27]~71_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a27 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[27]~70_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a27 ),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[27]~70_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[27]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[27]~71 .lut_mask = 16'hDD88;
defparam \Dtph|Mux3|output_data[27]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N20
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~71 (
// Equation(s):
// \Dtph|RegisterFile|register_file~71_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [34])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [34]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~71_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~71 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneii_lcell_comb \Ctrl|ALUop~5 (
// Equation(s):
// \Ctrl|ALUop~5_combout  = (\Inst~combout [27] & (!\Inst~combout [29] & (\Inst~combout [26] $ (\Inst~combout [28]))))

	.dataa(\Inst~combout [27]),
	.datab(\Inst~combout [26]),
	.datac(\Inst~combout [28]),
	.datad(\Inst~combout [29]),
	.cin(gnd),
	.combout(\Ctrl|ALUop~5_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|ALUop~5 .lut_mask = 16'h0028;
defparam \Ctrl|ALUop~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneii_lcell_comb \Ctrl|ALUop~7 (
// Equation(s):
// \Ctrl|ALUop~7_combout  = (!\reset~combout  & (!\Inst~combout [30] & (\Ctrl|ALUop~5_combout  & !\Inst~combout [31])))

	.dataa(\reset~combout ),
	.datab(\Inst~combout [30]),
	.datac(\Ctrl|ALUop~5_combout ),
	.datad(\Inst~combout [31]),
	.cin(gnd),
	.combout(\Ctrl|ALUop~7_combout ),
	.cout());
// synopsys translate_off
defparam \Ctrl|ALUop~7 .lut_mask = 16'h0010;
defparam \Ctrl|ALUop~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N4
cycloneii_lcell_comb \Dtph|Mux3|output_data[26]~66 (
// Equation(s):
// \Dtph|Mux3|output_data[26]~66_combout  = (\Ctrl|ALUop~6_combout  & ((\Dtph|RegisterFile|register_file~54_combout  & ((\Dtph|Mux2|output_data[26]~26_combout ) # (\Ctrl|ALUop~7_combout ))) # (!\Dtph|RegisterFile|register_file~54_combout  & 
// (\Dtph|Mux2|output_data[26]~26_combout  & \Ctrl|ALUop~7_combout )))) # (!\Ctrl|ALUop~6_combout  & (((\Ctrl|ALUop~7_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|RegisterFile|register_file~54_combout ),
	.datac(\Dtph|Mux2|output_data[26]~26_combout ),
	.datad(\Ctrl|ALUop~7_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[26]~66 .lut_mask = 16'hFD80;
defparam \Dtph|Mux3|output_data[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N10
cycloneii_lcell_comb \Dtph|Mux3|output_data[26]~67 (
// Equation(s):
// \Dtph|Mux3|output_data[26]~67_combout  = (\Ctrl|ALUop~6_combout  & (\Dtph|Mux3|output_data[26]~66_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[26]~66_combout  & ((\Dtph|ALU|Add2~52_combout ))) # (!\Dtph|Mux3|output_data[26]~66_combout  
// & (\Dtph|ALU|Add1~52_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux3|output_data[26]~66_combout ),
	.datac(\Dtph|ALU|Add1~52_combout ),
	.datad(\Dtph|ALU|Add2~52_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[26]~67 .lut_mask = 16'hDC98;
defparam \Dtph|Mux3|output_data[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[26]~68 (
// Equation(s):
// \Dtph|Mux3|output_data[26]~68_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a26 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[26]~67_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\Dtph|Mux3|output_data[26]~67_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[26]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[26]~68 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[26]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~70 (
// Equation(s):
// \Dtph|RegisterFile|register_file~70_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [33])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a22 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [33]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~70_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~70 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[25]~63 (
// Equation(s):
// \Dtph|Mux3|output_data[25]~63_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~50_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~50_combout ))))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~50_combout ),
	.datad(\Dtph|ALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[25]~63 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N18
cycloneii_lcell_comb \Dtph|Mux3|output_data[25]~64 (
// Equation(s):
// \Dtph|Mux3|output_data[25]~64_combout  = (\Dtph|Mux2|output_data[25]~25_combout  & ((\Dtph|Mux3|output_data[25]~63_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|RegisterFile|register_file~53_combout )))) # (!\Dtph|Mux2|output_data[25]~25_combout  & 
// (\Dtph|Mux3|output_data[25]~63_combout  & ((\Dtph|RegisterFile|register_file~53_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux2|output_data[25]~25_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~53_combout ),
	.datad(\Dtph|Mux3|output_data[25]~63_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[25]~64 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N24
cycloneii_lcell_comb \Dtph|Mux3|output_data[25]~65 (
// Equation(s):
// \Dtph|Mux3|output_data[25]~65_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a25 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[25]~64_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\Dtph|Mux3|output_data[25]~64_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[25]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[25]~65 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[25]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~69 (
// Equation(s):
// \Dtph|RegisterFile|register_file~69_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [32])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [32]),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~69_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~69 .lut_mask = 16'hBB88;
defparam \Dtph|RegisterFile|register_file~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneii_lcell_comb \Dtph|Mux2|output_data[24]~24 (
// Equation(s):
// \Dtph|Mux2|output_data[24]~24_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [35])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a24 )))))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [35]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[24]~24 .lut_mask = 16'h4540;
defparam \Dtph|Mux2|output_data[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[24]~60 (
// Equation(s):
// \Dtph|Mux3|output_data[24]~60_combout  = (\Ctrl|ALUop~6_combout  & ((\Dtph|Mux2|output_data[24]~24_combout  & ((\Dtph|RegisterFile|register_file~52_combout ) # (\Ctrl|ALUop~7_combout ))) # (!\Dtph|Mux2|output_data[24]~24_combout  & 
// (\Dtph|RegisterFile|register_file~52_combout  & \Ctrl|ALUop~7_combout )))) # (!\Ctrl|ALUop~6_combout  & (((\Ctrl|ALUop~7_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux2|output_data[24]~24_combout ),
	.datac(\Dtph|RegisterFile|register_file~52_combout ),
	.datad(\Ctrl|ALUop~7_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[24]~60 .lut_mask = 16'hFD80;
defparam \Dtph|Mux3|output_data[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[24]~61 (
// Equation(s):
// \Dtph|Mux3|output_data[24]~61_combout  = (\Ctrl|ALUop~6_combout  & (\Dtph|Mux3|output_data[24]~60_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[24]~60_combout  & ((\Dtph|ALU|Add2~48_combout ))) # (!\Dtph|Mux3|output_data[24]~60_combout  
// & (\Dtph|ALU|Add1~48_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux3|output_data[24]~60_combout ),
	.datac(\Dtph|ALU|Add1~48_combout ),
	.datad(\Dtph|ALU|Add2~48_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[24]~61 .lut_mask = 16'hDC98;
defparam \Dtph|Mux3|output_data[24]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N14
cycloneii_lcell_comb \Dtph|Mux3|output_data[24]~62 (
// Equation(s):
// \Dtph|Mux3|output_data[24]~62_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a24 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[24]~61_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\Dtph|Mux3|output_data[24]~61_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[24]~62 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~67 (
// Equation(s):
// \Dtph|RegisterFile|register_file~67_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [30])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [30]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~67_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~67 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N18
cycloneii_lcell_comb \Dtph|Mux3|output_data[23]~57 (
// Equation(s):
// \Dtph|Mux3|output_data[23]~57_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~46_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Add1~46_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add1~46_combout ),
	.datad(\Dtph|ALU|Add2~46_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[23]~57 .lut_mask = 16'hBA98;
defparam \Dtph|Mux3|output_data[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[23]~58 (
// Equation(s):
// \Dtph|Mux3|output_data[23]~58_combout  = (\Dtph|RegisterFile|register_file~51_combout  & ((\Dtph|Mux3|output_data[23]~57_combout ) # ((\Dtph|Mux2|output_data[23]~23_combout  & \Ctrl|ALUop~6_combout )))) # (!\Dtph|RegisterFile|register_file~51_combout  & 
// (\Dtph|Mux3|output_data[23]~57_combout  & ((\Dtph|Mux2|output_data[23]~23_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~51_combout ),
	.datab(\Dtph|Mux2|output_data[23]~23_combout ),
	.datac(\Ctrl|ALUop~6_combout ),
	.datad(\Dtph|Mux3|output_data[23]~57_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[23]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[23]~58 .lut_mask = 16'hEF80;
defparam \Dtph|Mux3|output_data[23]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N8
cycloneii_lcell_comb \Dtph|Mux3|output_data[23]~59 (
// Equation(s):
// \Dtph|Mux3|output_data[23]~59_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a23 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[23]~58_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\Dtph|Mux3|output_data[23]~58_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[23]~59 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~66 (
// Equation(s):
// \Dtph|RegisterFile|register_file~66_combout  = (\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [29]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a18 ))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a18 ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [29]),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~66_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~66 .lut_mask = 16'hEE44;
defparam \Dtph|RegisterFile|register_file~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneii_lcell_comb \Dtph|Mux3|output_data[22]~54 (
// Equation(s):
// \Dtph|Mux3|output_data[22]~54_combout  = (\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & ((\Dtph|RegisterFile|register_file~50_combout ) # (\Dtph|Mux2|output_data[22]~22_combout ))) # (!\Ctrl|ALUop~7_combout  & 
// (\Dtph|RegisterFile|register_file~50_combout  & \Dtph|Mux2|output_data[22]~22_combout )))) # (!\Ctrl|ALUop~6_combout  & (\Ctrl|ALUop~7_combout ))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Ctrl|ALUop~7_combout ),
	.datac(\Dtph|RegisterFile|register_file~50_combout ),
	.datad(\Dtph|Mux2|output_data[22]~22_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[22]~54 .lut_mask = 16'hECC4;
defparam \Dtph|Mux3|output_data[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[22]~55 (
// Equation(s):
// \Dtph|Mux3|output_data[22]~55_combout  = (\Ctrl|ALUop~6_combout  & (\Dtph|Mux3|output_data[22]~54_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[22]~54_combout  & (\Dtph|ALU|Add2~44_combout )) # (!\Dtph|Mux3|output_data[22]~54_combout  & 
// ((\Dtph|ALU|Add1~44_combout )))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux3|output_data[22]~54_combout ),
	.datac(\Dtph|ALU|Add2~44_combout ),
	.datad(\Dtph|ALU|Add1~44_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[22]~55 .lut_mask = 16'hD9C8;
defparam \Dtph|Mux3|output_data[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneii_lcell_comb \Dtph|Mux3|output_data[22]~56 (
// Equation(s):
// \Dtph|Mux3|output_data[22]~56_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a22 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[22]~55_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\Dtph|Mux3|output_data[22]~55_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[22]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[22]~56 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[22]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N22
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~65 (
// Equation(s):
// \Dtph|RegisterFile|register_file~65_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [28])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [28]),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a17 ),
	.datad(\Dtph|RegisterFile|register_file~19_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~65_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~65 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[21]~51 (
// Equation(s):
// \Dtph|Mux3|output_data[21]~51_combout  = (\Ctrl|ALUop~6_combout  & (\Ctrl|ALUop~7_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & ((\Dtph|ALU|Add2~42_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Dtph|ALU|Add1~42_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Ctrl|ALUop~7_combout ),
	.datac(\Dtph|ALU|Add1~42_combout ),
	.datad(\Dtph|ALU|Add2~42_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[21]~51 .lut_mask = 16'hDC98;
defparam \Dtph|Mux3|output_data[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneii_lcell_comb \Dtph|Mux3|output_data[21]~52 (
// Equation(s):
// \Dtph|Mux3|output_data[21]~52_combout  = (\Dtph|Mux2|output_data[21]~21_combout  & ((\Dtph|Mux3|output_data[21]~51_combout ) # ((\Dtph|RegisterFile|register_file~49_combout  & \Ctrl|ALUop~6_combout )))) # (!\Dtph|Mux2|output_data[21]~21_combout  & 
// (\Dtph|Mux3|output_data[21]~51_combout  & ((\Dtph|RegisterFile|register_file~49_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux2|output_data[21]~21_combout ),
	.datab(\Dtph|RegisterFile|register_file~49_combout ),
	.datac(\Ctrl|ALUop~6_combout ),
	.datad(\Dtph|Mux3|output_data[21]~51_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[21]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[21]~52 .lut_mask = 16'hEF80;
defparam \Dtph|Mux3|output_data[21]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[21]~53 (
// Equation(s):
// \Dtph|Mux3|output_data[21]~53_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a21 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[21]~52_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\Dtph|Mux3|output_data[21]~52_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[21]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[21]~53 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[21]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \Dtph|Mux2|output_data[20]~20 (
// Equation(s):
// \Dtph|Mux2|output_data[20]~20_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & ((\Dtph|RegisterFile|register_file_rtl_0_bypass [31]))) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a20 ))))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[20]~20 .lut_mask = 16'h3210;
defparam \Dtph|Mux2|output_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneii_lcell_comb \Dtph|Mux3|output_data[20]~49 (
// Equation(s):
// \Dtph|Mux3|output_data[20]~49_combout  = (\Dtph|Mux3|output_data[20]~48_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~40_combout )))) # (!\Dtph|Mux3|output_data[20]~48_combout  & (!\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Add1~40_combout )))

	.dataa(\Dtph|Mux3|output_data[20]~48_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add1~40_combout ),
	.datad(\Dtph|ALU|Add2~40_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[20]~49 .lut_mask = 16'hBA98;
defparam \Dtph|Mux3|output_data[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N2
cycloneii_lcell_comb \Dtph|Mux3|output_data[20]~50 (
// Equation(s):
// \Dtph|Mux3|output_data[20]~50_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a20 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[20]~49_combout )))

	.dataa(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|Mux3|output_data[20]~49_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[20]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[20]~50 .lut_mask = 16'hB8B8;
defparam \Dtph|Mux3|output_data[20]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~42 (
// Equation(s):
// \Dtph|RegisterFile|register_file~42_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [26])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [26]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~42_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~42 .lut_mask = 16'hF3C0;
defparam \Dtph|RegisterFile|register_file~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[19]~45 (
// Equation(s):
// \Dtph|Mux3|output_data[19]~45_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~38_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~38_combout ))))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~38_combout ),
	.datad(\Dtph|ALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[19]~45 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[19]~46 (
// Equation(s):
// \Dtph|Mux3|output_data[19]~46_combout  = (\Dtph|Mux2|output_data[19]~19_combout  & ((\Dtph|Mux3|output_data[19]~45_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|RegisterFile|register_file~47_combout )))) # (!\Dtph|Mux2|output_data[19]~19_combout  & 
// (\Dtph|Mux3|output_data[19]~45_combout  & ((\Dtph|RegisterFile|register_file~47_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux2|output_data[19]~19_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~47_combout ),
	.datad(\Dtph|Mux3|output_data[19]~45_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[19]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[19]~46 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[19]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneii_lcell_comb \Dtph|Mux3|output_data[19]~47 (
// Equation(s):
// \Dtph|Mux3|output_data[19]~47_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a19 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[19]~46_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\Dtph|Mux3|output_data[19]~46_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[19]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[19]~47 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[19]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~46 (
// Equation(s):
// \Dtph|RegisterFile|register_file~46_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [29])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [29]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~46_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~46 .lut_mask = 16'hDD88;
defparam \Dtph|RegisterFile|register_file~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
cycloneii_lcell_comb \Dtph|Mux3|output_data[18]~43 (
// Equation(s):
// \Dtph|Mux3|output_data[18]~43_combout  = (\Dtph|Mux3|output_data[18]~42_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~36_combout )))) # (!\Dtph|Mux3|output_data[18]~42_combout  & (!\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Add1~36_combout )))

	.dataa(\Dtph|Mux3|output_data[18]~42_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add1~36_combout ),
	.datad(\Dtph|ALU|Add2~36_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[18]~43 .lut_mask = 16'hBA98;
defparam \Dtph|Mux3|output_data[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[18]~44 (
// Equation(s):
// \Dtph|Mux3|output_data[18]~44_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a18 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[18]~43_combout )))

	.dataa(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[18]~43_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[18]~44 .lut_mask = 16'hBB88;
defparam \Dtph|Mux3|output_data[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~40 (
// Equation(s):
// \Dtph|RegisterFile|register_file~40_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [25])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(\Dtph|RegisterFile|register_file~19_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [25]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~40_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~40 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N30
cycloneii_lcell_comb \Dtph|Mux2|output_data[17]~17 (
// Equation(s):
// \Dtph|Mux2|output_data[17]~17_combout  = (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [28])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a17 )))))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [28]),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[17]~17 .lut_mask = 16'h2320;
defparam \Dtph|Mux2|output_data[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N6
cycloneii_lcell_comb \Dtph|Mux3|output_data[17]~39 (
// Equation(s):
// \Dtph|Mux3|output_data[17]~39_combout  = (\Ctrl|ALUop~6_combout  & (\Ctrl|ALUop~7_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & ((\Dtph|ALU|Add2~34_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Dtph|ALU|Add1~34_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Ctrl|ALUop~7_combout ),
	.datac(\Dtph|ALU|Add1~34_combout ),
	.datad(\Dtph|ALU|Add2~34_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[17]~39 .lut_mask = 16'hDC98;
defparam \Dtph|Mux3|output_data[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[17]~40 (
// Equation(s):
// \Dtph|Mux3|output_data[17]~40_combout  = (\Ctrl|ALUop~6_combout  & ((\Dtph|RegisterFile|register_file~45_combout  & ((\Dtph|Mux2|output_data[17]~17_combout ) # (\Dtph|Mux3|output_data[17]~39_combout ))) # (!\Dtph|RegisterFile|register_file~45_combout  & 
// (\Dtph|Mux2|output_data[17]~17_combout  & \Dtph|Mux3|output_data[17]~39_combout )))) # (!\Ctrl|ALUop~6_combout  & (((\Dtph|Mux3|output_data[17]~39_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|RegisterFile|register_file~45_combout ),
	.datac(\Dtph|Mux2|output_data[17]~17_combout ),
	.datad(\Dtph|Mux3|output_data[17]~39_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[17]~40 .lut_mask = 16'hFD80;
defparam \Dtph|Mux3|output_data[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[17]~41 (
// Equation(s):
// \Dtph|Mux3|output_data[17]~41_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a17 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[17]~40_combout )))

	.dataa(vcc),
	.datab(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|Mux3|output_data[17]~40_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[17]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[17]~41 .lut_mask = 16'hCFC0;
defparam \Dtph|Mux3|output_data[17]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N30
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~38 (
// Equation(s):
// \Dtph|RegisterFile|register_file~38_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [24])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a13 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [24]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~38_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~38 .lut_mask = 16'hF3C0;
defparam \Dtph|RegisterFile|register_file~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N28
cycloneii_lcell_comb \Dtph|Mux3|output_data[16]~37 (
// Equation(s):
// \Dtph|Mux3|output_data[16]~37_combout  = (\Dtph|Mux3|output_data[16]~36_combout  & ((\Dtph|ALU|Add2~32_combout ) # ((\Ctrl|ALUop~6_combout )))) # (!\Dtph|Mux3|output_data[16]~36_combout  & (((\Dtph|ALU|Add1~32_combout  & !\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux3|output_data[16]~36_combout ),
	.datab(\Dtph|ALU|Add2~32_combout ),
	.datac(\Dtph|ALU|Add1~32_combout ),
	.datad(\Ctrl|ALUop~6_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[16]~37 .lut_mask = 16'hAAD8;
defparam \Dtph|Mux3|output_data[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N14
cycloneii_lcell_comb \Dtph|Mux3|output_data[16]~38 (
// Equation(s):
// \Dtph|Mux3|output_data[16]~38_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a16 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[16]~37_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\Dtph|Mux3|output_data[16]~37_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[16]~38 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~36 (
// Equation(s):
// \Dtph|RegisterFile|register_file~36_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [23])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [23]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~36_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~36 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneii_lcell_comb \Dtph|Mux3|output_data[15]~33 (
// Equation(s):
// \Dtph|Mux3|output_data[15]~33_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~30_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~30_combout ))))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~30_combout ),
	.datad(\Dtph|ALU|Add1~30_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[15]~33 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[15]~34 (
// Equation(s):
// \Dtph|Mux3|output_data[15]~34_combout  = (\Dtph|RegisterFile|register_file~43_combout  & ((\Dtph|Mux3|output_data[15]~33_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[15]~15_combout )))) # (!\Dtph|RegisterFile|register_file~43_combout  & 
// (\Dtph|Mux3|output_data[15]~33_combout  & ((\Dtph|Mux2|output_data[15]~15_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~43_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|Mux2|output_data[15]~15_combout ),
	.datad(\Dtph|Mux3|output_data[15]~33_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[15]~34 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneii_lcell_comb \Dtph|Mux3|output_data[15]~35 (
// Equation(s):
// \Dtph|Mux3|output_data[15]~35_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a15 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[15]~34_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\Dtph|Mux3|output_data[15]~34_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[15]~35 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~34 (
// Equation(s):
// \Dtph|RegisterFile|register_file~34_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [22])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [22]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~34_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~34 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N14
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~41 (
// Equation(s):
// \Dtph|RegisterFile|register_file~41_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [25])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [25]),
	.datab(\Dtph|RegisterFile|register_file~8_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a14 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~41_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~41 .lut_mask = 16'hB8B8;
defparam \Dtph|RegisterFile|register_file~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \Dtph|Mux3|output_data[14]~30 (
// Equation(s):
// \Dtph|Mux3|output_data[14]~30_combout  = (\Ctrl|ALUop~7_combout  & ((\Dtph|RegisterFile|register_file~41_combout ) # ((\Dtph|RegisterFile|register_file~40_combout ) # (!\Ctrl|ALUop~6_combout )))) # (!\Ctrl|ALUop~7_combout  & 
// (\Dtph|RegisterFile|register_file~41_combout  & (\Ctrl|ALUop~6_combout  & \Dtph|RegisterFile|register_file~40_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Dtph|RegisterFile|register_file~41_combout ),
	.datac(\Ctrl|ALUop~6_combout ),
	.datad(\Dtph|RegisterFile|register_file~40_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[14]~30 .lut_mask = 16'hEA8A;
defparam \Dtph|Mux3|output_data[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[14]~31 (
// Equation(s):
// \Dtph|Mux3|output_data[14]~31_combout  = (\Ctrl|ALUop~6_combout  & (((\Dtph|Mux3|output_data[14]~30_combout )))) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[14]~30_combout  & ((\Dtph|ALU|Add2~28_combout ))) # 
// (!\Dtph|Mux3|output_data[14]~30_combout  & (\Dtph|ALU|Add1~28_combout ))))

	.dataa(\Dtph|ALU|Add1~28_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~28_combout ),
	.datad(\Dtph|Mux3|output_data[14]~30_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[14]~31 .lut_mask = 16'hFC22;
defparam \Dtph|Mux3|output_data[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneii_lcell_comb \Dtph|Mux3|output_data[14]~32 (
// Equation(s):
// \Dtph|Mux3|output_data[14]~32_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a14 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[14]~31_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\Dtph|Mux3|output_data[14]~31_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[14]~32 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N14
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~39 (
// Equation(s):
// \Dtph|RegisterFile|register_file~39_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [24])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [24]),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~39_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~39 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[13]~27 (
// Equation(s):
// \Dtph|Mux3|output_data[13]~27_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~26_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Add1~26_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add1~26_combout ),
	.datad(\Dtph|ALU|Add2~26_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[13]~27 .lut_mask = 16'hBA98;
defparam \Dtph|Mux3|output_data[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N16
cycloneii_lcell_comb \Dtph|Mux3|output_data[13]~28 (
// Equation(s):
// \Dtph|Mux3|output_data[13]~28_combout  = (\Dtph|Mux2|output_data[13]~13_combout  & ((\Dtph|Mux3|output_data[13]~27_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|RegisterFile|register_file~39_combout )))) # (!\Dtph|Mux2|output_data[13]~13_combout  & 
// (\Dtph|Mux3|output_data[13]~27_combout  & ((\Dtph|RegisterFile|register_file~39_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux2|output_data[13]~13_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~39_combout ),
	.datad(\Dtph|Mux3|output_data[13]~27_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[13]~28 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneii_lcell_comb \Dtph|Mux3|output_data[13]~29 (
// Equation(s):
// \Dtph|Mux3|output_data[13]~29_combout  = (\Ctrl|MemToReg~1_combout  & ((\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a13 ))) # (!\Ctrl|MemToReg~1_combout  & (\Dtph|Mux3|output_data[13]~28_combout ))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|Mux3|output_data[13]~28_combout ),
	.datad(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[13]~29 .lut_mask = 16'hFA50;
defparam \Dtph|Mux3|output_data[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~32 (
// Equation(s):
// \Dtph|RegisterFile|register_file~32_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [21])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [21]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~32_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~32 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \Dtph|Mux3|output_data[12]~25 (
// Equation(s):
// \Dtph|Mux3|output_data[12]~25_combout  = (\Dtph|Mux3|output_data[12]~24_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~24_combout )))) # (!\Dtph|Mux3|output_data[12]~24_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~24_combout ))))

	.dataa(\Dtph|Mux3|output_data[12]~24_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~24_combout ),
	.datad(\Dtph|ALU|Add1~24_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[12]~25 .lut_mask = 16'hB9A8;
defparam \Dtph|Mux3|output_data[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
cycloneii_lcell_comb \Dtph|Mux3|output_data[12]~26 (
// Equation(s):
// \Dtph|Mux3|output_data[12]~26_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a12 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[12]~25_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\Dtph|Mux3|output_data[12]~25_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[12]~26 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~30 (
// Equation(s):
// \Dtph|RegisterFile|register_file~30_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [20])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [20]),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\Dtph|RegisterFile|register_file~19_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~30_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~30 .lut_mask = 16'hCCF0;
defparam \Dtph|RegisterFile|register_file~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[11]~21 (
// Equation(s):
// \Dtph|Mux3|output_data[11]~21_combout  = (\Ctrl|ALUop~6_combout  & (((\Ctrl|ALUop~7_combout )))) # (!\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & (\Dtph|ALU|Add2~22_combout )) # (!\Ctrl|ALUop~7_combout  & ((\Dtph|ALU|Add1~22_combout )))))

	.dataa(\Dtph|ALU|Add2~22_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Ctrl|ALUop~7_combout ),
	.datad(\Dtph|ALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[11]~21 .lut_mask = 16'hE3E0;
defparam \Dtph|Mux3|output_data[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[11]~22 (
// Equation(s):
// \Dtph|Mux3|output_data[11]~22_combout  = (\Dtph|RegisterFile|register_file~35_combout  & ((\Dtph|Mux3|output_data[11]~21_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[11]~11_combout )))) # (!\Dtph|RegisterFile|register_file~35_combout  & 
// (\Dtph|Mux3|output_data[11]~21_combout  & ((\Dtph|Mux2|output_data[11]~11_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~35_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|Mux2|output_data[11]~11_combout ),
	.datad(\Dtph|Mux3|output_data[11]~21_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[11]~22 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \Dtph|Mux3|output_data[11]~23 (
// Equation(s):
// \Dtph|Mux3|output_data[11]~23_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a11 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[11]~22_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\Dtph|Mux3|output_data[11]~22_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[11]~23 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~28 (
// Equation(s):
// \Dtph|RegisterFile|register_file~28_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [19])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [19]),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a8 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~28_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~28 .lut_mask = 16'hB8B8;
defparam \Dtph|RegisterFile|register_file~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneii_lcell_comb \Dtph|Mux3|output_data[10]~18 (
// Equation(s):
// \Dtph|Mux3|output_data[10]~18_combout  = (\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & ((\Dtph|RegisterFile|register_file~32_combout ) # (\Dtph|RegisterFile|register_file~33_combout ))) # (!\Ctrl|ALUop~7_combout  & 
// (\Dtph|RegisterFile|register_file~32_combout  & \Dtph|RegisterFile|register_file~33_combout )))) # (!\Ctrl|ALUop~6_combout  & (\Ctrl|ALUop~7_combout ))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Ctrl|ALUop~7_combout ),
	.datac(\Dtph|RegisterFile|register_file~32_combout ),
	.datad(\Dtph|RegisterFile|register_file~33_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[10]~18 .lut_mask = 16'hECC4;
defparam \Dtph|Mux3|output_data[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \Dtph|Mux3|output_data[10]~19 (
// Equation(s):
// \Dtph|Mux3|output_data[10]~19_combout  = (\Ctrl|ALUop~6_combout  & (((\Dtph|Mux3|output_data[10]~18_combout )))) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[10]~18_combout  & (\Dtph|ALU|Add2~20_combout )) # 
// (!\Dtph|Mux3|output_data[10]~18_combout  & ((\Dtph|ALU|Add1~20_combout )))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|ALU|Add2~20_combout ),
	.datac(\Dtph|Mux3|output_data[10]~18_combout ),
	.datad(\Dtph|ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[10]~19 .lut_mask = 16'hE5E0;
defparam \Dtph|Mux3|output_data[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \Dtph|Mux3|output_data[10]~20 (
// Equation(s):
// \Dtph|Mux3|output_data[10]~20_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a10 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[10]~19_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\Dtph|Mux3|output_data[10]~19_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[10]~20 .lut_mask = 16'hF5A0;
defparam \Dtph|Mux3|output_data[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N12
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~26 (
// Equation(s):
// \Dtph|RegisterFile|register_file~26_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [18])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [18]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~26_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~26 .lut_mask = 16'hF3C0;
defparam \Dtph|RegisterFile|register_file~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Inst[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Inst~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Inst[9]));
// synopsys translate_off
defparam \Inst[9]~I .input_async_reset = "none";
defparam \Inst[9]~I .input_power_up = "low";
defparam \Inst[9]~I .input_register_mode = "none";
defparam \Inst[9]~I .input_sync_reset = "none";
defparam \Inst[9]~I .oe_async_reset = "none";
defparam \Inst[9]~I .oe_power_up = "low";
defparam \Inst[9]~I .oe_register_mode = "none";
defparam \Inst[9]~I .oe_sync_reset = "none";
defparam \Inst[9]~I .operation_mode = "input";
defparam \Inst[9]~I .output_async_reset = "none";
defparam \Inst[9]~I .output_power_up = "low";
defparam \Inst[9]~I .output_register_mode = "none";
defparam \Inst[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneii_lcell_comb \Dtph|Mux2|output_data[9]~9 (
// Equation(s):
// \Dtph|Mux2|output_data[9]~9_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [9])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~30_combout )))

	.dataa(vcc),
	.datab(\Inst~combout [9]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~30_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[9]~9 .lut_mask = 16'hCFC0;
defparam \Dtph|Mux2|output_data[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N6
cycloneii_lcell_comb \Dtph|Mux3|output_data[9]~15 (
// Equation(s):
// \Dtph|Mux3|output_data[9]~15_combout  = (\Ctrl|ALUop~7_combout  & (((\Ctrl|ALUop~6_combout ) # (\Dtph|ALU|Add2~18_combout )))) # (!\Ctrl|ALUop~7_combout  & (\Dtph|ALU|Add1~18_combout  & (!\Ctrl|ALUop~6_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Dtph|ALU|Add1~18_combout ),
	.datac(\Ctrl|ALUop~6_combout ),
	.datad(\Dtph|ALU|Add2~18_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[9]~15 .lut_mask = 16'hAEA4;
defparam \Dtph|Mux3|output_data[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[9]~16 (
// Equation(s):
// \Dtph|Mux3|output_data[9]~16_combout  = (\Dtph|RegisterFile|register_file~31_combout  & ((\Dtph|Mux3|output_data[9]~15_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[9]~9_combout )))) # (!\Dtph|RegisterFile|register_file~31_combout  & 
// (\Dtph|Mux3|output_data[9]~15_combout  & ((\Dtph|Mux2|output_data[9]~9_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~31_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|Mux2|output_data[9]~9_combout ),
	.datad(\Dtph|Mux3|output_data[9]~15_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[9]~16 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N4
cycloneii_lcell_comb \Dtph|Mux3|output_data[9]~17 (
// Equation(s):
// \Dtph|Mux3|output_data[9]~17_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a9 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[9]~16_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a9 ),
	.datac(vcc),
	.datad(\Dtph|Mux3|output_data[9]~16_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[9]~17 .lut_mask = 16'hDD88;
defparam \Dtph|Mux3|output_data[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~14 (
// Equation(s):
// \Dtph|RegisterFile|register_file~14_combout  = (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a2  & (((!\Dtph|RegisterFile|register_file~2_combout ) # (!\Dtph|RegisterFile|register_file~1_combout )) # 
// (!\Dtph|RegisterFile|register_file~0_combout )))

	.dataa(\Dtph|RegisterFile|register_file~0_combout ),
	.datab(\Dtph|RegisterFile|register_file~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~2_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~14 .lut_mask = 16'h7F00;
defparam \Dtph|RegisterFile|register_file~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~62 (
// Equation(s):
// \Dtph|RegisterFile|register_file~62_combout  = (\Dtph|RegisterFile|register_file~13_combout ) # (\Dtph|RegisterFile|register_file~14_combout )

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~13_combout ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~14_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~62_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~62 .lut_mask = 16'hFFCC;
defparam \Dtph|RegisterFile|register_file~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N18
cycloneii_lcell_comb \Dtph|Mux3|output_data[8]~12 (
// Equation(s):
// \Dtph|Mux3|output_data[8]~12_combout  = (\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & ((\Dtph|RegisterFile|register_file~28_combout ) # (\Dtph|RegisterFile|register_file~29_combout ))) # (!\Ctrl|ALUop~7_combout  & 
// (\Dtph|RegisterFile|register_file~28_combout  & \Dtph|RegisterFile|register_file~29_combout )))) # (!\Ctrl|ALUop~6_combout  & (\Ctrl|ALUop~7_combout ))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Ctrl|ALUop~7_combout ),
	.datac(\Dtph|RegisterFile|register_file~28_combout ),
	.datad(\Dtph|RegisterFile|register_file~29_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[8]~12 .lut_mask = 16'hECC4;
defparam \Dtph|Mux3|output_data[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N12
cycloneii_lcell_comb \Dtph|Mux3|output_data[8]~13 (
// Equation(s):
// \Dtph|Mux3|output_data[8]~13_combout  = (\Ctrl|ALUop~6_combout  & (\Dtph|Mux3|output_data[8]~12_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|Mux3|output_data[8]~12_combout  & ((\Dtph|ALU|Add2~16_combout ))) # (!\Dtph|Mux3|output_data[8]~12_combout  & 
// (\Dtph|ALU|Add1~16_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux3|output_data[8]~12_combout ),
	.datac(\Dtph|ALU|Add1~16_combout ),
	.datad(\Dtph|ALU|Add2~16_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[8]~13 .lut_mask = 16'hDC98;
defparam \Dtph|Mux3|output_data[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneii_lcell_comb \Dtph|Mux3|output_data[8]~14 (
// Equation(s):
// \Dtph|Mux3|output_data[8]~14_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a8 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[8]~13_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\Dtph|Mux3|output_data[8]~13_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[8]~14 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~22 (
// Equation(s):
// \Dtph|RegisterFile|register_file~22_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [16])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a5 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [16]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~22_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~22 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N6
cycloneii_lcell_comb \Dtph|Mux2|output_data[5]~5 (
// Equation(s):
// \Dtph|Mux2|output_data[5]~5_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [5])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~22_combout )))

	.dataa(\Inst~combout [5]),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~22_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[5]~5 .lut_mask = 16'hBB88;
defparam \Dtph|Mux2|output_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N24
cycloneii_lcell_comb \Dtph|ALU|Mux28~0 (
// Equation(s):
// \Dtph|ALU|Mux28~0_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~10_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~10_combout ))))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~10_combout ),
	.datad(\Dtph|ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux28~0 .lut_mask = 16'hB9A8;
defparam \Dtph|ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N26
cycloneii_lcell_comb \Dtph|ALU|Mux28~1 (
// Equation(s):
// \Dtph|ALU|Mux28~1_combout  = (\Dtph|RegisterFile|register_file~23_combout  & ((\Dtph|ALU|Mux28~0_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[5]~5_combout )))) # (!\Dtph|RegisterFile|register_file~23_combout  & (\Dtph|ALU|Mux28~0_combout  
// & ((\Dtph|Mux2|output_data[5]~5_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~23_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Mux28~0_combout ),
	.datad(\Dtph|Mux2|output_data[5]~5_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux28~1 .lut_mask = 16'hF8B0;
defparam \Dtph|ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N30
cycloneii_lcell_comb \Dtph|Mux3|output_data[7]~9 (
// Equation(s):
// \Dtph|Mux3|output_data[7]~9_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~14_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Add1~14_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add1~14_combout ),
	.datad(\Dtph|ALU|Add2~14_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[7]~9 .lut_mask = 16'hBA98;
defparam \Dtph|Mux3|output_data[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
cycloneii_lcell_comb \Dtph|Mux3|output_data[7]~10 (
// Equation(s):
// \Dtph|Mux3|output_data[7]~10_combout  = (\Dtph|Mux2|output_data[7]~7_combout  & ((\Dtph|Mux3|output_data[7]~9_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|RegisterFile|register_file~27_combout )))) # (!\Dtph|Mux2|output_data[7]~7_combout  & 
// (\Dtph|Mux3|output_data[7]~9_combout  & ((\Dtph|RegisterFile|register_file~27_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux2|output_data[7]~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~27_combout ),
	.datad(\Dtph|Mux3|output_data[7]~9_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[7]~10 .lut_mask = 16'hFB80;
defparam \Dtph|Mux3|output_data[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N16
cycloneii_lcell_comb \Dtph|Mux3|output_data[7]~11 (
// Equation(s):
// \Dtph|Mux3|output_data[7]~11_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a7 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[7]~10_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\Dtph|Mux3|output_data[7]~10_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[7]~11 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~24 (
// Equation(s):
// \Dtph|RegisterFile|register_file~24_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [17])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~19_combout ),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [17]),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~24_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~24 .lut_mask = 16'hF3C0;
defparam \Dtph|RegisterFile|register_file~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneii_lcell_comb \Dtph|Mux3|output_data[6]~6 (
// Equation(s):
// \Dtph|Mux3|output_data[6]~6_combout  = (\Dtph|RegisterFile|register_file~25_combout  & ((\Ctrl|ALUop~7_combout ) # ((\Dtph|RegisterFile|register_file~24_combout  & \Ctrl|ALUop~6_combout )))) # (!\Dtph|RegisterFile|register_file~25_combout  & 
// (\Ctrl|ALUop~7_combout  & ((\Dtph|RegisterFile|register_file~24_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~25_combout ),
	.datab(\Dtph|RegisterFile|register_file~24_combout ),
	.datac(\Ctrl|ALUop~6_combout ),
	.datad(\Ctrl|ALUop~7_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[6]~6 .lut_mask = 16'hEF80;
defparam \Dtph|Mux3|output_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneii_lcell_comb \Dtph|Mux3|output_data[6]~7 (
// Equation(s):
// \Dtph|Mux3|output_data[6]~7_combout  = (\Dtph|Mux3|output_data[6]~6_combout  & ((\Dtph|ALU|Add2~12_combout ) # ((\Ctrl|ALUop~6_combout )))) # (!\Dtph|Mux3|output_data[6]~6_combout  & (((!\Ctrl|ALUop~6_combout  & \Dtph|ALU|Add1~12_combout ))))

	.dataa(\Dtph|ALU|Add2~12_combout ),
	.datab(\Dtph|Mux3|output_data[6]~6_combout ),
	.datac(\Ctrl|ALUop~6_combout ),
	.datad(\Dtph|ALU|Add1~12_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[6]~7 .lut_mask = 16'hCBC8;
defparam \Dtph|Mux3|output_data[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneii_lcell_comb \Dtph|Mux3|output_data[6]~8 (
// Equation(s):
// \Dtph|Mux3|output_data[6]~8_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a6 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|Mux3|output_data[6]~7_combout )))

	.dataa(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|Mux3|output_data[6]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[6]~8 .lut_mask = 16'hB8B8;
defparam \Dtph|Mux3|output_data[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~17 (
// Equation(s):
// \Dtph|RegisterFile|register_file~17_combout  = (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a3  & (((!\Dtph|RegisterFile|register_file~2_combout ) # (!\Dtph|RegisterFile|register_file~1_combout )) # 
// (!\Dtph|RegisterFile|register_file~0_combout )))

	.dataa(\Dtph|RegisterFile|register_file~0_combout ),
	.datab(\Dtph|RegisterFile|register_file~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~2_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~17_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~17 .lut_mask = 16'h7F00;
defparam \Dtph|RegisterFile|register_file~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneii_lcell_comb \Dtph|Mux2|output_data[3]~3 (
// Equation(s):
// \Dtph|Mux2|output_data[3]~3_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [3])) # (!\Ctrl|MemToReg~1_combout  & (((\Dtph|RegisterFile|register_file~16_combout ) # (\Dtph|RegisterFile|register_file~17_combout ))))

	.dataa(\Inst~combout [3]),
	.datab(\Dtph|RegisterFile|register_file~16_combout ),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~17_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[3]~3 .lut_mask = 16'hAFAC;
defparam \Dtph|Mux2|output_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneii_lcell_comb \Dtph|ALU|Mux30~0 (
// Equation(s):
// \Dtph|ALU|Mux30~0_combout  = (\Ctrl|ALUop~6_combout  & (\Ctrl|ALUop~7_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Ctrl|ALUop~7_combout  & ((\Dtph|ALU|Add2~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Dtph|ALU|Add1~6_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Ctrl|ALUop~7_combout ),
	.datac(\Dtph|ALU|Add1~6_combout ),
	.datad(\Dtph|ALU|Add2~6_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux30~0 .lut_mask = 16'hDC98;
defparam \Dtph|ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneii_lcell_comb \Dtph|ALU|Mux30~1 (
// Equation(s):
// \Dtph|ALU|Mux30~1_combout  = (\Ctrl|ALUop~6_combout  & ((\Dtph|Mux2|output_data[3]~3_combout  & ((\Dtph|ALU|Mux30~0_combout ) # (\Dtph|RegisterFile|register_file~18_combout ))) # (!\Dtph|Mux2|output_data[3]~3_combout  & (\Dtph|ALU|Mux30~0_combout  & 
// \Dtph|RegisterFile|register_file~18_combout )))) # (!\Ctrl|ALUop~6_combout  & (((\Dtph|ALU|Mux30~0_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|Mux2|output_data[3]~3_combout ),
	.datac(\Dtph|ALU|Mux30~0_combout ),
	.datad(\Dtph|RegisterFile|register_file~18_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux30~1 .lut_mask = 16'hF8D0;
defparam \Dtph|ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N14
cycloneii_lcell_comb \Dtph|Mux3|output_data[5]~5 (
// Equation(s):
// \Dtph|Mux3|output_data[5]~5_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a5 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|ALU|Mux28~1_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\Dtph|ALU|Mux28~1_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[5]~5 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~20 (
// Equation(s):
// \Dtph|RegisterFile|register_file~20_combout  = (\Dtph|RegisterFile|register_file~19_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [15])) # (!\Dtph|RegisterFile|register_file~19_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [15]),
	.datac(\Dtph|RegisterFile|register_file~19_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~20_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~20 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \Dtph|Mux2|output_data[4]~4 (
// Equation(s):
// \Dtph|Mux2|output_data[4]~4_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [4])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~20_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Inst~combout [4]),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~20_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[4]~4 .lut_mask = 16'hDD88;
defparam \Dtph|Mux2|output_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~21 (
// Equation(s):
// \Dtph|RegisterFile|register_file~21_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [15])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [15]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~21_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~21 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \Dtph|ALU|Mux29~0 (
// Equation(s):
// \Dtph|ALU|Mux29~0_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [4])) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|RegisterFile|register_file~20_combout )))

	.dataa(vcc),
	.datab(\Inst~combout [4]),
	.datac(\Ctrl|MemToReg~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~20_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux29~0 .lut_mask = 16'hCFC0;
defparam \Dtph|ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \Dtph|ALU|Mux29~1 (
// Equation(s):
// \Dtph|ALU|Mux29~1_combout  = (\Ctrl|ALUop~7_combout  & (((\Dtph|RegisterFile|register_file~21_combout ) # (\Dtph|ALU|Mux29~0_combout )) # (!\Ctrl|ALUop~6_combout ))) # (!\Ctrl|ALUop~7_combout  & (\Ctrl|ALUop~6_combout  & 
// (\Dtph|RegisterFile|register_file~21_combout  & \Dtph|ALU|Mux29~0_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~21_combout ),
	.datad(\Dtph|ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux29~1 .lut_mask = 16'hEAA2;
defparam \Dtph|ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \Dtph|ALU|Mux29~2 (
// Equation(s):
// \Dtph|ALU|Mux29~2_combout  = (\Ctrl|ALUop~6_combout  & (((\Dtph|ALU|Mux29~1_combout )))) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Mux29~1_combout  & (\Dtph|ALU|Add2~8_combout )) # (!\Dtph|ALU|Mux29~1_combout  & ((\Dtph|ALU|Add1~8_combout )))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|ALU|Add2~8_combout ),
	.datac(\Dtph|ALU|Mux29~1_combout ),
	.datad(\Dtph|ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux29~2 .lut_mask = 16'hE5E0;
defparam \Dtph|ALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \Dtph|Mux3|output_data[4]~4 (
// Equation(s):
// \Dtph|Mux3|output_data[4]~4_combout  = (\Ctrl|MemToReg~1_combout  & ((\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a4 ))) # (!\Ctrl|MemToReg~1_combout  & (\Dtph|ALU|Mux29~2_combout ))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(vcc),
	.datac(\Dtph|ALU|Mux29~2_combout ),
	.datad(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[4]~4 .lut_mask = 16'hFA50;
defparam \Dtph|Mux3|output_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~15 (
// Equation(s):
// \Dtph|RegisterFile|register_file~15_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [13])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\Dtph|RegisterFile|register_file~8_combout ),
	.datab(vcc),
	.datac(\Dtph|RegisterFile|register_file_rtl_0_bypass [13]),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~15_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~15 .lut_mask = 16'hF5A0;
defparam \Dtph|RegisterFile|register_file~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y24_N4
cycloneii_lcell_comb \Dtph|ALU|Mux31~0 (
// Equation(s):
// \Dtph|ALU|Mux31~0_combout  = (\Dtph|Mux2|output_data[2]~2_combout  & ((\Ctrl|ALUop~7_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|RegisterFile|register_file~15_combout )))) # (!\Dtph|Mux2|output_data[2]~2_combout  & (\Ctrl|ALUop~7_combout  & 
// ((\Dtph|RegisterFile|register_file~15_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|Mux2|output_data[2]~2_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|RegisterFile|register_file~15_combout ),
	.datad(\Ctrl|ALUop~7_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux31~0 .lut_mask = 16'hFB80;
defparam \Dtph|ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N4
cycloneii_lcell_comb \Dtph|ALU|Mux31~1 (
// Equation(s):
// \Dtph|ALU|Mux31~1_combout  = (\Ctrl|ALUop~6_combout  & (((\Dtph|ALU|Mux31~0_combout )))) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Mux31~0_combout  & (\Dtph|ALU|Add2~4_combout )) # (!\Dtph|ALU|Mux31~0_combout  & ((\Dtph|ALU|Add1~4_combout )))))

	.dataa(\Dtph|ALU|Add2~4_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Mux31~0_combout ),
	.datad(\Dtph|ALU|Add1~4_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux31~1 .lut_mask = 16'hE3E0;
defparam \Dtph|ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneii_lcell_comb \Dtph|Mux3|output_data[3]~3 (
// Equation(s):
// \Dtph|Mux3|output_data[3]~3_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a3 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|ALU|Mux30~1_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(\Dtph|ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[3]~3 .lut_mask = 16'hDD88;
defparam \Dtph|Mux3|output_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~11 (
// Equation(s):
// \Dtph|RegisterFile|register_file~11_combout  = (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a1  & (((!\Dtph|RegisterFile|register_file~2_combout ) # (!\Dtph|RegisterFile|register_file~1_combout )) # 
// (!\Dtph|RegisterFile|register_file~0_combout )))

	.dataa(\Dtph|RegisterFile|register_file~0_combout ),
	.datab(\Dtph|RegisterFile|register_file~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~2_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~11_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~11 .lut_mask = 16'h7F00;
defparam \Dtph|RegisterFile|register_file~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneii_lcell_comb \Dtph|Mux2|output_data[1]~1 (
// Equation(s):
// \Dtph|Mux2|output_data[1]~1_combout  = (\Ctrl|MemToReg~1_combout  & (\Inst~combout [1])) # (!\Ctrl|MemToReg~1_combout  & (((\Dtph|RegisterFile|register_file~10_combout ) # (\Dtph|RegisterFile|register_file~11_combout ))))

	.dataa(\Inst~combout [1]),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~10_combout ),
	.datad(\Dtph|RegisterFile|register_file~11_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux2|output_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux2|output_data[1]~1 .lut_mask = 16'hBBB8;
defparam \Dtph|Mux2|output_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneii_lcell_comb \Dtph|ALU|Mux32~0 (
// Equation(s):
// \Dtph|ALU|Mux32~0_combout  = (\Ctrl|ALUop~7_combout  & ((\Ctrl|ALUop~6_combout ) # ((\Dtph|ALU|Add2~2_combout )))) # (!\Ctrl|ALUop~7_combout  & (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Add1~2_combout ))))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Add2~2_combout ),
	.datad(\Dtph|ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux32~0 .lut_mask = 16'hB9A8;
defparam \Dtph|ALU|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneii_lcell_comb \Dtph|ALU|Mux32~1 (
// Equation(s):
// \Dtph|ALU|Mux32~1_combout  = (\Dtph|RegisterFile|register_file~12_combout  & ((\Dtph|ALU|Mux32~0_combout ) # ((\Ctrl|ALUop~6_combout  & \Dtph|Mux2|output_data[1]~1_combout )))) # (!\Dtph|RegisterFile|register_file~12_combout  & (\Dtph|ALU|Mux32~0_combout  
// & ((\Dtph|Mux2|output_data[1]~1_combout ) # (!\Ctrl|ALUop~6_combout ))))

	.dataa(\Dtph|RegisterFile|register_file~12_combout ),
	.datab(\Ctrl|ALUop~6_combout ),
	.datac(\Dtph|ALU|Mux32~0_combout ),
	.datad(\Dtph|Mux2|output_data[1]~1_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux32~1 .lut_mask = 16'hF8B0;
defparam \Dtph|ALU|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y24_N30
cycloneii_lcell_comb \Dtph|Mux3|output_data[2]~2 (
// Equation(s):
// \Dtph|Mux3|output_data[2]~2_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a2 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|ALU|Mux31~1_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\Dtph|ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[2]~2 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~9 (
// Equation(s):
// \Dtph|RegisterFile|register_file~9_combout  = (\Dtph|RegisterFile|register_file~8_combout  & (\Dtph|RegisterFile|register_file_rtl_0_bypass [11])) # (!\Dtph|RegisterFile|register_file~8_combout  & 
// ((\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file_rtl_0_bypass [11]),
	.datac(\Dtph|RegisterFile|register_file~8_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~9_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~9 .lut_mask = 16'hCFC0;
defparam \Dtph|RegisterFile|register_file~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneii_lcell_comb \Dtph|ALU|Mux33~0 (
// Equation(s):
// \Dtph|ALU|Mux33~0_combout  = (\Ctrl|ALUop~7_combout  & ((\Dtph|Mux2|output_data[0]~0_combout ) # ((\Dtph|RegisterFile|register_file~9_combout ) # (!\Ctrl|ALUop~6_combout )))) # (!\Ctrl|ALUop~7_combout  & (\Dtph|Mux2|output_data[0]~0_combout  & 
// (\Dtph|RegisterFile|register_file~9_combout  & \Ctrl|ALUop~6_combout )))

	.dataa(\Ctrl|ALUop~7_combout ),
	.datab(\Dtph|Mux2|output_data[0]~0_combout ),
	.datac(\Dtph|RegisterFile|register_file~9_combout ),
	.datad(\Ctrl|ALUop~6_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux33~0 .lut_mask = 16'hE8AA;
defparam \Dtph|ALU|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N30
cycloneii_lcell_comb \Dtph|ALU|Mux33~1 (
// Equation(s):
// \Dtph|ALU|Mux33~1_combout  = (\Ctrl|ALUop~6_combout  & (\Dtph|ALU|Mux33~0_combout )) # (!\Ctrl|ALUop~6_combout  & ((\Dtph|ALU|Mux33~0_combout  & ((\Dtph|ALU|Add2~0_combout ))) # (!\Dtph|ALU|Mux33~0_combout  & (\Dtph|ALU|Add1~0_combout ))))

	.dataa(\Ctrl|ALUop~6_combout ),
	.datab(\Dtph|ALU|Mux33~0_combout ),
	.datac(\Dtph|ALU|Add1~0_combout ),
	.datad(\Dtph|ALU|Add2~0_combout ),
	.cin(gnd),
	.combout(\Dtph|ALU|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|ALU|Mux33~1 .lut_mask = 16'hDC98;
defparam \Dtph|ALU|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneii_lcell_comb \Dtph|Mux3|output_data[1]~1 (
// Equation(s):
// \Dtph|Mux3|output_data[1]~1_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a1 )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|ALU|Mux32~1_combout )))

	.dataa(\Ctrl|MemToReg~1_combout ),
	.datab(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\Dtph|ALU|Mux32~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[1]~1 .lut_mask = 16'hD8D8;
defparam \Dtph|Mux3|output_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~4 (
// Equation(s):
// \Dtph|RegisterFile|register_file~4_combout  = (\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0~portbdataout  & (((!\Dtph|RegisterFile|register_file~2_combout ) # (!\Dtph|RegisterFile|register_file~1_combout )) # 
// (!\Dtph|RegisterFile|register_file~0_combout )))

	.dataa(\Dtph|RegisterFile|register_file~0_combout ),
	.datab(\Dtph|RegisterFile|register_file~1_combout ),
	.datac(\Dtph|RegisterFile|register_file~2_combout ),
	.datad(\Dtph|RegisterFile|register_file_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~4 .lut_mask = 16'h7F00;
defparam \Dtph|RegisterFile|register_file~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~3 (
// Equation(s):
// \Dtph|RegisterFile|register_file~3_combout  = (\Dtph|RegisterFile|register_file_rtl_0_bypass [11] & (\Dtph|RegisterFile|register_file~0_combout  & (\Dtph|RegisterFile|register_file~1_combout  & \Dtph|RegisterFile|register_file~2_combout )))

	.dataa(\Dtph|RegisterFile|register_file_rtl_0_bypass [11]),
	.datab(\Dtph|RegisterFile|register_file~0_combout ),
	.datac(\Dtph|RegisterFile|register_file~1_combout ),
	.datad(\Dtph|RegisterFile|register_file~2_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~3 .lut_mask = 16'h8000;
defparam \Dtph|RegisterFile|register_file~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \Dtph|RegisterFile|register_file~60 (
// Equation(s):
// \Dtph|RegisterFile|register_file~60_combout  = (\Dtph|RegisterFile|register_file~4_combout ) # (\Dtph|RegisterFile|register_file~3_combout )

	.dataa(vcc),
	.datab(\Dtph|RegisterFile|register_file~4_combout ),
	.datac(vcc),
	.datad(\Dtph|RegisterFile|register_file~3_combout ),
	.cin(gnd),
	.combout(\Dtph|RegisterFile|register_file~60_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|RegisterFile|register_file~60 .lut_mask = 16'hFFCC;
defparam \Dtph|RegisterFile|register_file~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N4
cycloneii_lcell_comb \Dtph|Mux3|output_data[0]~0 (
// Equation(s):
// \Dtph|Mux3|output_data[0]~0_combout  = (\Ctrl|MemToReg~1_combout  & (\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\Ctrl|MemToReg~1_combout  & ((\Dtph|ALU|Mux33~1_combout )))

	.dataa(vcc),
	.datab(\Ctrl|MemToReg~1_combout ),
	.datac(\Dtph|DataMemory|sram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\Dtph|ALU|Mux33~1_combout ),
	.cin(gnd),
	.combout(\Dtph|Mux3|output_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dtph|Mux3|output_data[0]~0 .lut_mask = 16'hF3C0;
defparam \Dtph|Mux3|output_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \isZero~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(isZero));
// synopsys translate_off
defparam \isZero~I .input_async_reset = "none";
defparam \isZero~I .input_power_up = "low";
defparam \isZero~I .input_register_mode = "none";
defparam \isZero~I .input_sync_reset = "none";
defparam \isZero~I .oe_async_reset = "none";
defparam \isZero~I .oe_power_up = "low";
defparam \isZero~I .oe_register_mode = "none";
defparam \isZero~I .oe_sync_reset = "none";
defparam \isZero~I .operation_mode = "output";
defparam \isZero~I .output_async_reset = "none";
defparam \isZero~I .output_power_up = "low";
defparam \isZero~I .output_register_mode = "none";
defparam \isZero~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[0]~I (
	.datain(\Dtph|Mux3|output_data[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[0]));
// synopsys translate_off
defparam \WD[0]~I .input_async_reset = "none";
defparam \WD[0]~I .input_power_up = "low";
defparam \WD[0]~I .input_register_mode = "none";
defparam \WD[0]~I .input_sync_reset = "none";
defparam \WD[0]~I .oe_async_reset = "none";
defparam \WD[0]~I .oe_power_up = "low";
defparam \WD[0]~I .oe_register_mode = "none";
defparam \WD[0]~I .oe_sync_reset = "none";
defparam \WD[0]~I .operation_mode = "output";
defparam \WD[0]~I .output_async_reset = "none";
defparam \WD[0]~I .output_power_up = "low";
defparam \WD[0]~I .output_register_mode = "none";
defparam \WD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[1]~I (
	.datain(\Dtph|Mux3|output_data[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[1]));
// synopsys translate_off
defparam \WD[1]~I .input_async_reset = "none";
defparam \WD[1]~I .input_power_up = "low";
defparam \WD[1]~I .input_register_mode = "none";
defparam \WD[1]~I .input_sync_reset = "none";
defparam \WD[1]~I .oe_async_reset = "none";
defparam \WD[1]~I .oe_power_up = "low";
defparam \WD[1]~I .oe_register_mode = "none";
defparam \WD[1]~I .oe_sync_reset = "none";
defparam \WD[1]~I .operation_mode = "output";
defparam \WD[1]~I .output_async_reset = "none";
defparam \WD[1]~I .output_power_up = "low";
defparam \WD[1]~I .output_register_mode = "none";
defparam \WD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[2]~I (
	.datain(\Dtph|Mux3|output_data[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[2]));
// synopsys translate_off
defparam \WD[2]~I .input_async_reset = "none";
defparam \WD[2]~I .input_power_up = "low";
defparam \WD[2]~I .input_register_mode = "none";
defparam \WD[2]~I .input_sync_reset = "none";
defparam \WD[2]~I .oe_async_reset = "none";
defparam \WD[2]~I .oe_power_up = "low";
defparam \WD[2]~I .oe_register_mode = "none";
defparam \WD[2]~I .oe_sync_reset = "none";
defparam \WD[2]~I .operation_mode = "output";
defparam \WD[2]~I .output_async_reset = "none";
defparam \WD[2]~I .output_power_up = "low";
defparam \WD[2]~I .output_register_mode = "none";
defparam \WD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[3]~I (
	.datain(\Dtph|Mux3|output_data[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[3]));
// synopsys translate_off
defparam \WD[3]~I .input_async_reset = "none";
defparam \WD[3]~I .input_power_up = "low";
defparam \WD[3]~I .input_register_mode = "none";
defparam \WD[3]~I .input_sync_reset = "none";
defparam \WD[3]~I .oe_async_reset = "none";
defparam \WD[3]~I .oe_power_up = "low";
defparam \WD[3]~I .oe_register_mode = "none";
defparam \WD[3]~I .oe_sync_reset = "none";
defparam \WD[3]~I .operation_mode = "output";
defparam \WD[3]~I .output_async_reset = "none";
defparam \WD[3]~I .output_power_up = "low";
defparam \WD[3]~I .output_register_mode = "none";
defparam \WD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[4]~I (
	.datain(\Dtph|Mux3|output_data[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[4]));
// synopsys translate_off
defparam \WD[4]~I .input_async_reset = "none";
defparam \WD[4]~I .input_power_up = "low";
defparam \WD[4]~I .input_register_mode = "none";
defparam \WD[4]~I .input_sync_reset = "none";
defparam \WD[4]~I .oe_async_reset = "none";
defparam \WD[4]~I .oe_power_up = "low";
defparam \WD[4]~I .oe_register_mode = "none";
defparam \WD[4]~I .oe_sync_reset = "none";
defparam \WD[4]~I .operation_mode = "output";
defparam \WD[4]~I .output_async_reset = "none";
defparam \WD[4]~I .output_power_up = "low";
defparam \WD[4]~I .output_register_mode = "none";
defparam \WD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[5]~I (
	.datain(\Dtph|Mux3|output_data[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[5]));
// synopsys translate_off
defparam \WD[5]~I .input_async_reset = "none";
defparam \WD[5]~I .input_power_up = "low";
defparam \WD[5]~I .input_register_mode = "none";
defparam \WD[5]~I .input_sync_reset = "none";
defparam \WD[5]~I .oe_async_reset = "none";
defparam \WD[5]~I .oe_power_up = "low";
defparam \WD[5]~I .oe_register_mode = "none";
defparam \WD[5]~I .oe_sync_reset = "none";
defparam \WD[5]~I .operation_mode = "output";
defparam \WD[5]~I .output_async_reset = "none";
defparam \WD[5]~I .output_power_up = "low";
defparam \WD[5]~I .output_register_mode = "none";
defparam \WD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[6]~I (
	.datain(\Dtph|Mux3|output_data[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[6]));
// synopsys translate_off
defparam \WD[6]~I .input_async_reset = "none";
defparam \WD[6]~I .input_power_up = "low";
defparam \WD[6]~I .input_register_mode = "none";
defparam \WD[6]~I .input_sync_reset = "none";
defparam \WD[6]~I .oe_async_reset = "none";
defparam \WD[6]~I .oe_power_up = "low";
defparam \WD[6]~I .oe_register_mode = "none";
defparam \WD[6]~I .oe_sync_reset = "none";
defparam \WD[6]~I .operation_mode = "output";
defparam \WD[6]~I .output_async_reset = "none";
defparam \WD[6]~I .output_power_up = "low";
defparam \WD[6]~I .output_register_mode = "none";
defparam \WD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[7]~I (
	.datain(\Dtph|Mux3|output_data[7]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[7]));
// synopsys translate_off
defparam \WD[7]~I .input_async_reset = "none";
defparam \WD[7]~I .input_power_up = "low";
defparam \WD[7]~I .input_register_mode = "none";
defparam \WD[7]~I .input_sync_reset = "none";
defparam \WD[7]~I .oe_async_reset = "none";
defparam \WD[7]~I .oe_power_up = "low";
defparam \WD[7]~I .oe_register_mode = "none";
defparam \WD[7]~I .oe_sync_reset = "none";
defparam \WD[7]~I .operation_mode = "output";
defparam \WD[7]~I .output_async_reset = "none";
defparam \WD[7]~I .output_power_up = "low";
defparam \WD[7]~I .output_register_mode = "none";
defparam \WD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[8]~I (
	.datain(\Dtph|Mux3|output_data[8]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[8]));
// synopsys translate_off
defparam \WD[8]~I .input_async_reset = "none";
defparam \WD[8]~I .input_power_up = "low";
defparam \WD[8]~I .input_register_mode = "none";
defparam \WD[8]~I .input_sync_reset = "none";
defparam \WD[8]~I .oe_async_reset = "none";
defparam \WD[8]~I .oe_power_up = "low";
defparam \WD[8]~I .oe_register_mode = "none";
defparam \WD[8]~I .oe_sync_reset = "none";
defparam \WD[8]~I .operation_mode = "output";
defparam \WD[8]~I .output_async_reset = "none";
defparam \WD[8]~I .output_power_up = "low";
defparam \WD[8]~I .output_register_mode = "none";
defparam \WD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[9]~I (
	.datain(\Dtph|Mux3|output_data[9]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[9]));
// synopsys translate_off
defparam \WD[9]~I .input_async_reset = "none";
defparam \WD[9]~I .input_power_up = "low";
defparam \WD[9]~I .input_register_mode = "none";
defparam \WD[9]~I .input_sync_reset = "none";
defparam \WD[9]~I .oe_async_reset = "none";
defparam \WD[9]~I .oe_power_up = "low";
defparam \WD[9]~I .oe_register_mode = "none";
defparam \WD[9]~I .oe_sync_reset = "none";
defparam \WD[9]~I .operation_mode = "output";
defparam \WD[9]~I .output_async_reset = "none";
defparam \WD[9]~I .output_power_up = "low";
defparam \WD[9]~I .output_register_mode = "none";
defparam \WD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[10]~I (
	.datain(\Dtph|Mux3|output_data[10]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[10]));
// synopsys translate_off
defparam \WD[10]~I .input_async_reset = "none";
defparam \WD[10]~I .input_power_up = "low";
defparam \WD[10]~I .input_register_mode = "none";
defparam \WD[10]~I .input_sync_reset = "none";
defparam \WD[10]~I .oe_async_reset = "none";
defparam \WD[10]~I .oe_power_up = "low";
defparam \WD[10]~I .oe_register_mode = "none";
defparam \WD[10]~I .oe_sync_reset = "none";
defparam \WD[10]~I .operation_mode = "output";
defparam \WD[10]~I .output_async_reset = "none";
defparam \WD[10]~I .output_power_up = "low";
defparam \WD[10]~I .output_register_mode = "none";
defparam \WD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[11]~I (
	.datain(\Dtph|Mux3|output_data[11]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[11]));
// synopsys translate_off
defparam \WD[11]~I .input_async_reset = "none";
defparam \WD[11]~I .input_power_up = "low";
defparam \WD[11]~I .input_register_mode = "none";
defparam \WD[11]~I .input_sync_reset = "none";
defparam \WD[11]~I .oe_async_reset = "none";
defparam \WD[11]~I .oe_power_up = "low";
defparam \WD[11]~I .oe_register_mode = "none";
defparam \WD[11]~I .oe_sync_reset = "none";
defparam \WD[11]~I .operation_mode = "output";
defparam \WD[11]~I .output_async_reset = "none";
defparam \WD[11]~I .output_power_up = "low";
defparam \WD[11]~I .output_register_mode = "none";
defparam \WD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[12]~I (
	.datain(\Dtph|Mux3|output_data[12]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[12]));
// synopsys translate_off
defparam \WD[12]~I .input_async_reset = "none";
defparam \WD[12]~I .input_power_up = "low";
defparam \WD[12]~I .input_register_mode = "none";
defparam \WD[12]~I .input_sync_reset = "none";
defparam \WD[12]~I .oe_async_reset = "none";
defparam \WD[12]~I .oe_power_up = "low";
defparam \WD[12]~I .oe_register_mode = "none";
defparam \WD[12]~I .oe_sync_reset = "none";
defparam \WD[12]~I .operation_mode = "output";
defparam \WD[12]~I .output_async_reset = "none";
defparam \WD[12]~I .output_power_up = "low";
defparam \WD[12]~I .output_register_mode = "none";
defparam \WD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[13]~I (
	.datain(\Dtph|Mux3|output_data[13]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[13]));
// synopsys translate_off
defparam \WD[13]~I .input_async_reset = "none";
defparam \WD[13]~I .input_power_up = "low";
defparam \WD[13]~I .input_register_mode = "none";
defparam \WD[13]~I .input_sync_reset = "none";
defparam \WD[13]~I .oe_async_reset = "none";
defparam \WD[13]~I .oe_power_up = "low";
defparam \WD[13]~I .oe_register_mode = "none";
defparam \WD[13]~I .oe_sync_reset = "none";
defparam \WD[13]~I .operation_mode = "output";
defparam \WD[13]~I .output_async_reset = "none";
defparam \WD[13]~I .output_power_up = "low";
defparam \WD[13]~I .output_register_mode = "none";
defparam \WD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[14]~I (
	.datain(\Dtph|Mux3|output_data[14]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[14]));
// synopsys translate_off
defparam \WD[14]~I .input_async_reset = "none";
defparam \WD[14]~I .input_power_up = "low";
defparam \WD[14]~I .input_register_mode = "none";
defparam \WD[14]~I .input_sync_reset = "none";
defparam \WD[14]~I .oe_async_reset = "none";
defparam \WD[14]~I .oe_power_up = "low";
defparam \WD[14]~I .oe_register_mode = "none";
defparam \WD[14]~I .oe_sync_reset = "none";
defparam \WD[14]~I .operation_mode = "output";
defparam \WD[14]~I .output_async_reset = "none";
defparam \WD[14]~I .output_power_up = "low";
defparam \WD[14]~I .output_register_mode = "none";
defparam \WD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[15]~I (
	.datain(\Dtph|Mux3|output_data[15]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[15]));
// synopsys translate_off
defparam \WD[15]~I .input_async_reset = "none";
defparam \WD[15]~I .input_power_up = "low";
defparam \WD[15]~I .input_register_mode = "none";
defparam \WD[15]~I .input_sync_reset = "none";
defparam \WD[15]~I .oe_async_reset = "none";
defparam \WD[15]~I .oe_power_up = "low";
defparam \WD[15]~I .oe_register_mode = "none";
defparam \WD[15]~I .oe_sync_reset = "none";
defparam \WD[15]~I .operation_mode = "output";
defparam \WD[15]~I .output_async_reset = "none";
defparam \WD[15]~I .output_power_up = "low";
defparam \WD[15]~I .output_register_mode = "none";
defparam \WD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[16]~I (
	.datain(\Dtph|Mux3|output_data[16]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[16]));
// synopsys translate_off
defparam \WD[16]~I .input_async_reset = "none";
defparam \WD[16]~I .input_power_up = "low";
defparam \WD[16]~I .input_register_mode = "none";
defparam \WD[16]~I .input_sync_reset = "none";
defparam \WD[16]~I .oe_async_reset = "none";
defparam \WD[16]~I .oe_power_up = "low";
defparam \WD[16]~I .oe_register_mode = "none";
defparam \WD[16]~I .oe_sync_reset = "none";
defparam \WD[16]~I .operation_mode = "output";
defparam \WD[16]~I .output_async_reset = "none";
defparam \WD[16]~I .output_power_up = "low";
defparam \WD[16]~I .output_register_mode = "none";
defparam \WD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[17]~I (
	.datain(\Dtph|Mux3|output_data[17]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[17]));
// synopsys translate_off
defparam \WD[17]~I .input_async_reset = "none";
defparam \WD[17]~I .input_power_up = "low";
defparam \WD[17]~I .input_register_mode = "none";
defparam \WD[17]~I .input_sync_reset = "none";
defparam \WD[17]~I .oe_async_reset = "none";
defparam \WD[17]~I .oe_power_up = "low";
defparam \WD[17]~I .oe_register_mode = "none";
defparam \WD[17]~I .oe_sync_reset = "none";
defparam \WD[17]~I .operation_mode = "output";
defparam \WD[17]~I .output_async_reset = "none";
defparam \WD[17]~I .output_power_up = "low";
defparam \WD[17]~I .output_register_mode = "none";
defparam \WD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[18]~I (
	.datain(\Dtph|Mux3|output_data[18]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[18]));
// synopsys translate_off
defparam \WD[18]~I .input_async_reset = "none";
defparam \WD[18]~I .input_power_up = "low";
defparam \WD[18]~I .input_register_mode = "none";
defparam \WD[18]~I .input_sync_reset = "none";
defparam \WD[18]~I .oe_async_reset = "none";
defparam \WD[18]~I .oe_power_up = "low";
defparam \WD[18]~I .oe_register_mode = "none";
defparam \WD[18]~I .oe_sync_reset = "none";
defparam \WD[18]~I .operation_mode = "output";
defparam \WD[18]~I .output_async_reset = "none";
defparam \WD[18]~I .output_power_up = "low";
defparam \WD[18]~I .output_register_mode = "none";
defparam \WD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[19]~I (
	.datain(\Dtph|Mux3|output_data[19]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[19]));
// synopsys translate_off
defparam \WD[19]~I .input_async_reset = "none";
defparam \WD[19]~I .input_power_up = "low";
defparam \WD[19]~I .input_register_mode = "none";
defparam \WD[19]~I .input_sync_reset = "none";
defparam \WD[19]~I .oe_async_reset = "none";
defparam \WD[19]~I .oe_power_up = "low";
defparam \WD[19]~I .oe_register_mode = "none";
defparam \WD[19]~I .oe_sync_reset = "none";
defparam \WD[19]~I .operation_mode = "output";
defparam \WD[19]~I .output_async_reset = "none";
defparam \WD[19]~I .output_power_up = "low";
defparam \WD[19]~I .output_register_mode = "none";
defparam \WD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[20]~I (
	.datain(\Dtph|Mux3|output_data[20]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[20]));
// synopsys translate_off
defparam \WD[20]~I .input_async_reset = "none";
defparam \WD[20]~I .input_power_up = "low";
defparam \WD[20]~I .input_register_mode = "none";
defparam \WD[20]~I .input_sync_reset = "none";
defparam \WD[20]~I .oe_async_reset = "none";
defparam \WD[20]~I .oe_power_up = "low";
defparam \WD[20]~I .oe_register_mode = "none";
defparam \WD[20]~I .oe_sync_reset = "none";
defparam \WD[20]~I .operation_mode = "output";
defparam \WD[20]~I .output_async_reset = "none";
defparam \WD[20]~I .output_power_up = "low";
defparam \WD[20]~I .output_register_mode = "none";
defparam \WD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[21]~I (
	.datain(\Dtph|Mux3|output_data[21]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[21]));
// synopsys translate_off
defparam \WD[21]~I .input_async_reset = "none";
defparam \WD[21]~I .input_power_up = "low";
defparam \WD[21]~I .input_register_mode = "none";
defparam \WD[21]~I .input_sync_reset = "none";
defparam \WD[21]~I .oe_async_reset = "none";
defparam \WD[21]~I .oe_power_up = "low";
defparam \WD[21]~I .oe_register_mode = "none";
defparam \WD[21]~I .oe_sync_reset = "none";
defparam \WD[21]~I .operation_mode = "output";
defparam \WD[21]~I .output_async_reset = "none";
defparam \WD[21]~I .output_power_up = "low";
defparam \WD[21]~I .output_register_mode = "none";
defparam \WD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[22]~I (
	.datain(\Dtph|Mux3|output_data[22]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[22]));
// synopsys translate_off
defparam \WD[22]~I .input_async_reset = "none";
defparam \WD[22]~I .input_power_up = "low";
defparam \WD[22]~I .input_register_mode = "none";
defparam \WD[22]~I .input_sync_reset = "none";
defparam \WD[22]~I .oe_async_reset = "none";
defparam \WD[22]~I .oe_power_up = "low";
defparam \WD[22]~I .oe_register_mode = "none";
defparam \WD[22]~I .oe_sync_reset = "none";
defparam \WD[22]~I .operation_mode = "output";
defparam \WD[22]~I .output_async_reset = "none";
defparam \WD[22]~I .output_power_up = "low";
defparam \WD[22]~I .output_register_mode = "none";
defparam \WD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[23]~I (
	.datain(\Dtph|Mux3|output_data[23]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[23]));
// synopsys translate_off
defparam \WD[23]~I .input_async_reset = "none";
defparam \WD[23]~I .input_power_up = "low";
defparam \WD[23]~I .input_register_mode = "none";
defparam \WD[23]~I .input_sync_reset = "none";
defparam \WD[23]~I .oe_async_reset = "none";
defparam \WD[23]~I .oe_power_up = "low";
defparam \WD[23]~I .oe_register_mode = "none";
defparam \WD[23]~I .oe_sync_reset = "none";
defparam \WD[23]~I .operation_mode = "output";
defparam \WD[23]~I .output_async_reset = "none";
defparam \WD[23]~I .output_power_up = "low";
defparam \WD[23]~I .output_register_mode = "none";
defparam \WD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[24]~I (
	.datain(\Dtph|Mux3|output_data[24]~62_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[24]));
// synopsys translate_off
defparam \WD[24]~I .input_async_reset = "none";
defparam \WD[24]~I .input_power_up = "low";
defparam \WD[24]~I .input_register_mode = "none";
defparam \WD[24]~I .input_sync_reset = "none";
defparam \WD[24]~I .oe_async_reset = "none";
defparam \WD[24]~I .oe_power_up = "low";
defparam \WD[24]~I .oe_register_mode = "none";
defparam \WD[24]~I .oe_sync_reset = "none";
defparam \WD[24]~I .operation_mode = "output";
defparam \WD[24]~I .output_async_reset = "none";
defparam \WD[24]~I .output_power_up = "low";
defparam \WD[24]~I .output_register_mode = "none";
defparam \WD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[25]~I (
	.datain(\Dtph|Mux3|output_data[25]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[25]));
// synopsys translate_off
defparam \WD[25]~I .input_async_reset = "none";
defparam \WD[25]~I .input_power_up = "low";
defparam \WD[25]~I .input_register_mode = "none";
defparam \WD[25]~I .input_sync_reset = "none";
defparam \WD[25]~I .oe_async_reset = "none";
defparam \WD[25]~I .oe_power_up = "low";
defparam \WD[25]~I .oe_register_mode = "none";
defparam \WD[25]~I .oe_sync_reset = "none";
defparam \WD[25]~I .operation_mode = "output";
defparam \WD[25]~I .output_async_reset = "none";
defparam \WD[25]~I .output_power_up = "low";
defparam \WD[25]~I .output_register_mode = "none";
defparam \WD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[26]~I (
	.datain(\Dtph|Mux3|output_data[26]~68_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[26]));
// synopsys translate_off
defparam \WD[26]~I .input_async_reset = "none";
defparam \WD[26]~I .input_power_up = "low";
defparam \WD[26]~I .input_register_mode = "none";
defparam \WD[26]~I .input_sync_reset = "none";
defparam \WD[26]~I .oe_async_reset = "none";
defparam \WD[26]~I .oe_power_up = "low";
defparam \WD[26]~I .oe_register_mode = "none";
defparam \WD[26]~I .oe_sync_reset = "none";
defparam \WD[26]~I .operation_mode = "output";
defparam \WD[26]~I .output_async_reset = "none";
defparam \WD[26]~I .output_power_up = "low";
defparam \WD[26]~I .output_register_mode = "none";
defparam \WD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[27]~I (
	.datain(\Dtph|Mux3|output_data[27]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[27]));
// synopsys translate_off
defparam \WD[27]~I .input_async_reset = "none";
defparam \WD[27]~I .input_power_up = "low";
defparam \WD[27]~I .input_register_mode = "none";
defparam \WD[27]~I .input_sync_reset = "none";
defparam \WD[27]~I .oe_async_reset = "none";
defparam \WD[27]~I .oe_power_up = "low";
defparam \WD[27]~I .oe_register_mode = "none";
defparam \WD[27]~I .oe_sync_reset = "none";
defparam \WD[27]~I .operation_mode = "output";
defparam \WD[27]~I .output_async_reset = "none";
defparam \WD[27]~I .output_power_up = "low";
defparam \WD[27]~I .output_register_mode = "none";
defparam \WD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[28]~I (
	.datain(\Dtph|Mux3|output_data[28]~74_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[28]));
// synopsys translate_off
defparam \WD[28]~I .input_async_reset = "none";
defparam \WD[28]~I .input_power_up = "low";
defparam \WD[28]~I .input_register_mode = "none";
defparam \WD[28]~I .input_sync_reset = "none";
defparam \WD[28]~I .oe_async_reset = "none";
defparam \WD[28]~I .oe_power_up = "low";
defparam \WD[28]~I .oe_register_mode = "none";
defparam \WD[28]~I .oe_sync_reset = "none";
defparam \WD[28]~I .operation_mode = "output";
defparam \WD[28]~I .output_async_reset = "none";
defparam \WD[28]~I .output_power_up = "low";
defparam \WD[28]~I .output_register_mode = "none";
defparam \WD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[29]~I (
	.datain(\Dtph|Mux3|output_data[29]~77_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[29]));
// synopsys translate_off
defparam \WD[29]~I .input_async_reset = "none";
defparam \WD[29]~I .input_power_up = "low";
defparam \WD[29]~I .input_register_mode = "none";
defparam \WD[29]~I .input_sync_reset = "none";
defparam \WD[29]~I .oe_async_reset = "none";
defparam \WD[29]~I .oe_power_up = "low";
defparam \WD[29]~I .oe_register_mode = "none";
defparam \WD[29]~I .oe_sync_reset = "none";
defparam \WD[29]~I .operation_mode = "output";
defparam \WD[29]~I .output_async_reset = "none";
defparam \WD[29]~I .output_power_up = "low";
defparam \WD[29]~I .output_register_mode = "none";
defparam \WD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[30]~I (
	.datain(\Dtph|Mux3|output_data[30]~80_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[30]));
// synopsys translate_off
defparam \WD[30]~I .input_async_reset = "none";
defparam \WD[30]~I .input_power_up = "low";
defparam \WD[30]~I .input_register_mode = "none";
defparam \WD[30]~I .input_sync_reset = "none";
defparam \WD[30]~I .oe_async_reset = "none";
defparam \WD[30]~I .oe_power_up = "low";
defparam \WD[30]~I .oe_register_mode = "none";
defparam \WD[30]~I .oe_sync_reset = "none";
defparam \WD[30]~I .operation_mode = "output";
defparam \WD[30]~I .output_async_reset = "none";
defparam \WD[30]~I .output_power_up = "low";
defparam \WD[30]~I .output_register_mode = "none";
defparam \WD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \WD[31]~I (
	.datain(\Dtph|Mux3|output_data[31]~83_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WD[31]));
// synopsys translate_off
defparam \WD[31]~I .input_async_reset = "none";
defparam \WD[31]~I .input_power_up = "low";
defparam \WD[31]~I .input_register_mode = "none";
defparam \WD[31]~I .input_sync_reset = "none";
defparam \WD[31]~I .oe_async_reset = "none";
defparam \WD[31]~I .oe_power_up = "low";
defparam \WD[31]~I .oe_register_mode = "none";
defparam \WD[31]~I .oe_sync_reset = "none";
defparam \WD[31]~I .operation_mode = "output";
defparam \WD[31]~I .output_async_reset = "none";
defparam \WD[31]~I .output_power_up = "low";
defparam \WD[31]~I .output_register_mode = "none";
defparam \WD[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
