<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- Copyright (C) 2023, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<board schema_version="2.2" vendor="xilinx.com" name="kd240_carrier" display_name="Drives Starter Kit Carrier" url="" preset_file="preset.xml">
	<file_version>1.0</file_version>
	
	<description>Drives Starter Kit Carrier</description>
	
	<compatible_board_revisions>
		<revision id="0">Rev_A1</revision>
	</compatible_board_revisions>
	
	<components>
	
		<component name="som240_1_connector" type="connector" sub_type="som" display_name="Drives Starter Kit carrier(SOM240_1)">
			<pins>
				<pin index="1" name="som240_1_a1"/>
				<pin index="2" name="som240_1_a2"/>
				<pin index="3" name="som240_1_a3" iostandard="LVCMOS18"/>
				<pin index="4" name="som240_1_a4" iostandard="LVCMOS18"/>
				<pin index="5" name="som240_1_a5"/>
				<pin index="6" name="som240_1_a6" iostandard="LVCMOS18"/>
				<pin index="7" name="som240_1_a7" iostandard="LVCMOS18"/>
				<pin index="8" name="som240_1_a8"/>
				<pin index="9" name="som240_1_a9" iostandard="LVCMOS18"/>
				<pin index="10" name="som240_1_a10" iostandard="LVCMOS18"/>
				<pin index="11" name="som240_1_a11"/>
				<pin index="12" name="som240_1_a12" iostandard="LVCMOS18"/>
				<pin index="13" name="som240_1_a13" iostandard="LVCMOS18"/>
				<pin index="14" name="som240_1_a14"/>
				<pin index="15" name="som240_1_a15"/>
				<pin index="16" name="som240_1_a16" iostandard="LVCMOS33"/>
				<pin index="17" name="som240_1_a17" iostandard="LVCMOS33"/>
				<pin index="18" name="som240_1_a18"/>
				<pin index="19" name="som240_1_a19"/>
				<pin index="20" name="som240_1_a20"/>
				<pin index="21" name="som240_1_a21"/>
				<pin index="22" name="som240_1_a22"/>
				<pin index="23" name="som240_1_a23"/>
				<pin index="24" name="som240_1_a24"/>
				<pin index="25" name="som240_1_a25"/>
				<pin index="26" name="som240_1_a26"/>
				<pin index="27" name="som240_1_a27"/>
				<pin index="28" name="som240_1_a28"/>
				<pin index="29" name="som240_1_a29"/>
				<pin index="30" name="som240_1_a30"/>
				<pin index="31" name="som240_1_a31"/>
				<pin index="32" name="som240_1_a32"/>
				<pin index="33" name="som240_1_a33"/>
				<pin index="34" name="som240_1_a34"/>
				<pin index="35" name="som240_1_a35"/>
				<pin index="36" name="som240_1_a36"/>
				<pin index="37" name="som240_1_a37"/>
				<pin index="38" name="som240_1_a38"/>
				<pin index="39" name="som240_1_a39"/>
				<pin index="40" name="som240_1_a40"/>
				<pin index="41" name="som240_1_a41"/>
				<pin index="42" name="som240_1_a42"/>
				<pin index="43" name="som240_1_a43"/>
				<pin index="44" name="som240_1_a44"/>
				<pin index="45" name="som240_1_a45"/>
				<pin index="46" name="som240_1_a46"/>
				<pin index="47" name="som240_1_a47"/>
				<pin index="48" name="som240_1_a48"/>
				<pin index="49" name="som240_1_a49"/>
				<pin index="50" name="som240_1_a50"/>
				<pin index="51" name="som240_1_a51"/>
				<pin index="52" name="som240_1_a52"/>
				<pin index="53" name="som240_1_a53"/>
				<pin index="54" name="som240_1_a54"/>
				<pin index="55" name="som240_1_a55"/>
				<pin index="56" name="som240_1_a56"/>
				<pin index="57" name="som240_1_a57"/>
				<pin index="58" name="som240_1_a58"/>
				<pin index="59" name="som240_1_a59"/>
				<pin index="60" name="som240_1_a60"/>
				
				<pin index="61" name="som240_1_b1" iostandard="LVCMOS18"/>
				<pin index="62" name="som240_1_b2" iostandard="LVCMOS18"/>
				<pin index="63" name="som240_1_b3"/>
				<pin index="64" name="som240_1_b4" iostandard="LVCMOS18"/>
				<pin index="65" name="som240_1_b5" iostandard="LVCMOS18"/>
				<pin index="66" name="som240_1_b6"/>
				<pin index="67" name="som240_1_b7" iostandard="LVCMOS18"/>
				<pin index="68" name="som240_1_b8" iostandard="LVCMOS18"/>
				<pin index="69" name="som240_1_b9"/>
				<pin index="70" name="som240_1_b10" iostandard="LVCMOS18"/>
				<pin index="71" name="som240_1_b11" iostandard="LVCMOS18"/>
				<pin index="72" name="som240_1_b12"/>
				<pin index="73" name="som240_1_b13"/>
				<pin index="74" name="som240_1_b14"/>
				<pin index="75" name="som240_1_b15"/>
				<pin index="76" name="som240_1_b16" iostandard="LVCMOS33"/>
				<pin index="77" name="som240_1_b17" iostandard="LVCMOS33"/>
				<pin index="78" name="som240_1_b18" iostandard="LVCMOS33"/>
				<pin index="79" name="som240_1_b19"/>
				<pin index="80" name="som240_1_b20" iostandard="LVCMOS33"/>
				<pin index="81" name="som240_1_b21" iostandard="LVCMOS33"/>
				<pin index="82" name="som240_1_b22" iostandard="LVCMOS33"/>
				<pin index="83" name="som240_1_b23"/>
				<pin index="84" name="som240_1_b24"/>
				<pin index="85" name="som240_1_b25"/>
				<pin index="86" name="som240_1_b26"/>
				<pin index="87" name="som240_1_b27"/>
				<pin index="88" name="som240_1_b28"/>
				<pin index="89" name="som240_1_b29"/>
				<pin index="90" name="som240_1_b30"/>
				<pin index="91" name="som240_1_b31"/>
				<pin index="92" name="som240_1_b32"/>
				<pin index="93" name="som240_1_b33"/>
				<pin index="94" name="som240_1_b34"/>
				<pin index="95" name="som240_1_b35"/>
				<pin index="96" name="som240_1_b36"/>
				<pin index="97" name="som240_1_b37"/>
				<pin index="98" name="som240_1_b38"/>
				<pin index="99" name="som240_1_b39"/>
				<pin index="100" name="som240_1_b40"/>
				<pin index="101" name="som240_1_b41"/>
				<pin index="102" name="som240_1_b42"/>
				<pin index="103" name="som240_1_b43"/>
				<pin index="104" name="som240_1_b44"/>
				<pin index="105" name="som240_1_b45"/>
				<pin index="106" name="som240_1_b46"/>
				<pin index="107" name="som240_1_b47"/>
				<pin index="108" name="som240_1_b48"/>
				<pin index="109" name="som240_1_b49"/>
				<pin index="110" name="som240_1_b50"/>
				<pin index="111" name="som240_1_b51"/>
				<pin index="112" name="som240_1_b52"/>
				<pin index="113" name="som240_1_b53"/>
				<pin index="114" name="som240_1_b54"/>
				<pin index="115" name="som240_1_b55"/>
				<pin index="116" name="som240_1_b56"/>
				<pin index="117" name="som240_1_b57"/>
				<pin index="118" name="som240_1_b58"/>
				<pin index="119" name="som240_1_b59"/>
				<pin index="120" name="som240_1_b60"/>
				
				<pin index="121" name="som240_1_c1"/>
				<pin index="122" name="som240_1_c2"/>
				<pin index="123" name="som240_1_c3" iostandard="LVCMOS18"/>
				<pin index="124" name="som240_1_c4" iostandard="LVCMOS18"/>
				<pin index="125" name="som240_1_c5"/>
				<pin index="126" name="som240_1_c6" iostandard="LVCMOS18"/>
				<pin index="127" name="som240_1_c7" iostandard="LVCMOS18"/>
				<pin index="128" name="som240_1_c8"/>
				<pin index="129" name="som240_1_c9" iostandard="LVCMOS18"/>
				<pin index="130" name="som240_1_c10" iostandard="LVCMOS18"/>
				<pin index="131" name="som240_1_c11"/>
				<pin index="132" name="som240_1_c12" iostandard="LVCMOS18"/>
				<pin index="133" name="som240_1_c13" iostandard="LVCMOS18"/>
				<pin index="134" name="som240_1_c14"/>
				<pin index="135" name="som240_1_c15"/>
				<pin index="136" name="som240_1_c16"/>
				<pin index="137" name="som240_1_c17"/>
				<pin index="138" name="som240_1_c18" iostandard="LVCMOS33"/>
				<pin index="139" name="som240_1_c19" iostandard="LVCMOS33"/>
				<pin index="140" name="som240_1_c20" iostandard="LVCMOS33"/>
				<pin index="141" name="som240_1_c21"/>
				<pin index="142" name="som240_1_c22" iostandard="LVCMOS33"/>
				<pin index="143" name="som240_1_c23"/>
				<pin index="144" name="som240_1_c24" iostandard="LVCMOS33"/>
				<pin index="145" name="som240_1_c25"/>
				<pin index="146" name="som240_1_c26"/>
				<pin index="147" name="som240_1_c27"/>
				<pin index="148" name="som240_1_c28"/>
				<pin index="149" name="som240_1_c29"/>
				<pin index="150" name="som240_1_c30"/>
				<pin index="151" name="som240_1_c31"/>
				<pin index="152" name="som240_1_c32"/>
				<pin index="153" name="som240_1_c33"/>
				<pin index="154" name="som240_1_c34"/>
				<pin index="155" name="som240_1_c35"/>
				<pin index="156" name="som240_1_c36"/>
				<pin index="157" name="som240_1_c37"/>
				<pin index="158" name="som240_1_c38"/>
				<pin index="159" name="som240_1_c39"/>
				<pin index="160" name="som240_1_c40"/>
				<pin index="161" name="som240_1_c41"/>
				<pin index="162" name="som240_1_c42"/>
				<pin index="163" name="som240_1_c43"/>
				<pin index="164" name="som240_1_c44"/>
				<pin index="165" name="som240_1_c45"/>
				<pin index="166" name="som240_1_c46"/>
				<pin index="167" name="som240_1_c47"/>
				<pin index="168" name="som240_1_c48"/>
				<pin index="169" name="som240_1_c49"/>
				<pin index="170" name="som240_1_c50"/>
				<pin index="171" name="som240_1_c51"/>
				<pin index="172" name="som240_1_c52"/>
				<pin index="173" name="som240_1_c53"/>
				<pin index="174" name="som240_1_c54"/>
				<pin index="175" name="som240_1_c55"/>
				<pin index="176" name="som240_1_c56"/>
				<pin index="177" name="som240_1_c57"/>
				<pin index="178" name="som240_1_c58"/>
				<pin index="179" name="som240_1_c59"/>
				<pin index="180" name="som240_1_c60"/>
				
				<pin index="181" name="som240_1_d1" iostandard="LVCMOS18"/>
				<pin index="182" name="som240_1_d2" iostandard="LVCMOS18"/>
				<pin index="183" name="som240_1_d3"/>
				<pin index="184" name="som240_1_d4" iostandard="LVCMOS18"/>
				<pin index="185" name="som240_1_d5" iostandard="LVCMOS18"/>
				<pin index="186" name="som240_1_d6"/>
				<pin index="187" name="som240_1_d7" iostandard="LVCMOS18"/>
				<pin index="188" name="som240_1_d8" iostandard="LVCMOS18"/>
				<pin index="189" name="som240_1_d9"/>
				<pin index="190" name="som240_1_d10" iostandard="LVCMOS18"/>
				<pin index="191" name="som240_1_d11" iostandard="LVCMOS18"/>
				<pin index="192" name="som240_1_d12"/>
				<pin index="193" name="som240_1_d13" iostandard="LVCMOS18"/>
				<pin index="194" name="som240_1_d14" iostandard="LVCMOS18"/>
				<pin index="195" name="som240_1_d15"/>
				<pin index="196" name="som240_1_d16" iostandard="LVCMOS33"/>
				<pin index="197" name="som240_1_d17"/>
				<pin index="198" name="som240_1_d18" iostandard="LVCMOS33"/>
				<pin index="199" name="som240_1_d19"/>
				<pin index="200" name="som240_1_d20" iostandard="LVCMOS33"/>
				<pin index="201" name="som240_1_d21" iostandard="LVCMOS33"/>
				<pin index="202" name="som240_1_d22" iostandard="LVCMOS33"/>
				<pin index="203" name="som240_1_d23"/>
				<pin index="204" name="som240_1_d24"/>
				<pin index="205" name="som240_1_d25"/>
				<pin index="206" name="som240_1_d26"/>
				<pin index="207" name="som240_1_d27"/>
				<pin index="208" name="som240_1_d28"/>
				<pin index="209" name="som240_1_d29"/>
				<pin index="210" name="som240_1_d30"/>
				<pin index="211" name="som240_1_d31"/>
				<pin index="212" name="som240_1_d32"/>
				<pin index="213" name="som240_1_d33"/>
				<pin index="214" name="som240_1_d34"/>
				<pin index="215" name="som240_1_d35"/>
				<pin index="216" name="som240_1_d36"/>
				<pin index="217" name="som240_1_d37"/>
				<pin index="218" name="som240_1_d38"/>
				<pin index="219" name="som240_1_d39"/>
				<pin index="220" name="som240_1_d40"/>
				<pin index="221" name="som240_1_d41"/>
				<pin index="222" name="som240_1_d42"/>
				<pin index="223" name="som240_1_d43"/>
				<pin index="224" name="som240_1_d44"/>
				<pin index="225" name="som240_1_d45"/>
				<pin index="226" name="som240_1_d46"/>
				<pin index="227" name="som240_1_d47"/>
				<pin index="228" name="som240_1_d48"/>
				<pin index="229" name="som240_1_d49"/>
				<pin index="230" name="som240_1_d50"/>
				<pin index="231" name="som240_1_d51"/>
				<pin index="232" name="som240_1_d52"/>
				<pin index="233" name="som240_1_d53"/>
				<pin index="234" name="som240_1_d54"/>
				<pin index="235" name="som240_1_d55"/>
				<pin index="236" name="som240_1_d56"/>
				<pin index="237" name="som240_1_d57"/>
				<pin index="238" name="som240_1_d58"/>
				<pin index="239" name="som240_1_d59"/>
				<pin index="240" name="som240_1_d60"/>

			</pins>
		
			<interfaces>

				<interface mode="master" name="pl_gem1_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="pl_gem1" preset_proc="pl_gem_rgmii_preset">
					<description>Primary interface to communicate with Ethernet phy in RGMII mode.</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TD" physical_port="pl_gem1_rgmii_td" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b1"/>
								<pin_map port_index="1" component_pin="som240_1_b2"/>
								<pin_map port_index="2" component_pin="som240_1_a3"/>
								<pin_map port_index="3" component_pin="som240_1_a4"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TX_CTL" physical_port="pl_gem1_rgmii_tx_ctl" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TXC" physical_port="pl_gem1_rgmii_txc" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RD" physical_port="pl_gem1_rgmii_rd" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c9"/>
								<pin_map port_index="1" component_pin="som240_1_c10"/>
								<pin_map port_index="2" component_pin="som240_1_d10"/>
								<pin_map port_index="3" component_pin="som240_1_d11"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RX_CTL" physical_port="pl_gem1_rgmii_rx_ctl" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RXC" physical_port="pl_gem1_rgmii_rxc" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a6"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="pl_gem1_reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="pl_gem1">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="RESET" physical_port="PL_GEM1_RESET_B" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b11"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="pl_gem1_rgmii_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="pl_gem1">
					<description>Secondary interface to communicate with ethernet phy when mode is selected as RGMII.</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="MDIO_I" physical_port="pl_gem1_rgmii_mdio_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c13"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="MDIO_O" physical_port="pl_gem1_rgmii_mdio_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c13"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="MDIO_T" physical_port="pl_gem1_rgmii_mdio_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c13"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="MDC" physical_port="pl_gem1_rgmii_mdc" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c12"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="gem1_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gem1_led" preset_proc="gem_led_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="gem1_led_2bits_tri_o" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b5"/>
								<pin_map port_index="1" component_pin="som240_1_b4"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<!-- <interface mode="slave"  name="pl_gem1_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="pl_gem1_clk" preset_proc="clk_preset"> -->
				<!-- <parameters> -->
				<!-- <parameter name="frequency" value="25000000"/> -->
				<!-- </parameters> -->
				<!-- <preferred_ips> -->
				<!-- <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/> -->
				<!-- </preferred_ips> -->
				<!-- <port_maps> -->
				<!-- <port_map logical_port="CLK" physical_port="HPA_CLK0P_CLK" dir="in"> -->
				<!-- <pin_maps> -->
				<!-- <pin_map port_index="0" component_pin="som240_1_a6"/>  -->
				<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- </port_maps> -->
				<!-- </interface> -->
			 
				<interface mode="master" name="pmod_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmod" preset_proc="pmod_gpio_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="pmod_gpio_i" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
								<pin_map port_index="1" component_pin="som240_1_d20"/>
								<pin_map port_index="2" component_pin="som240_1_d21"/>
								<pin_map port_index="3" component_pin="som240_1_d22"/>
								<pin_map port_index="4" component_pin="som240_1_b20"/>
								<pin_map port_index="5" component_pin="som240_1_b21"/>
								<pin_map port_index="6" component_pin="som240_1_b22"/>
								<pin_map port_index="7" component_pin="som240_1_c22"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_O" physical_port="pmod_gpio_o" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
								<pin_map port_index="1" component_pin="som240_1_d20"/>
								<pin_map port_index="2" component_pin="som240_1_d21"/>
								<pin_map port_index="3" component_pin="som240_1_d22"/>
								<pin_map port_index="4" component_pin="som240_1_b20"/>
								<pin_map port_index="5" component_pin="som240_1_b21"/>
								<pin_map port_index="6" component_pin="som240_1_b22"/>
								<pin_map port_index="7" component_pin="som240_1_c22"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="pmod_gpio_t" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
								<pin_map port_index="1" component_pin="som240_1_d20"/>
								<pin_map port_index="2" component_pin="som240_1_d21"/>
								<pin_map port_index="3" component_pin="som240_1_d22"/>
								<pin_map port_index="4" component_pin="som240_1_b20"/>
								<pin_map port_index="5" component_pin="som240_1_b21"/>
								<pin_map port_index="6" component_pin="som240_1_b22"/>
								<pin_map port_index="7" component_pin="som240_1_c22"/>
							</pin_maps>
						</port_map>
					
					</port_maps>
				</interface>
	  
				<interface mode="master" name="pmod_iic" type="xilinx.com:interface:iic_rtl:1.0" of_component="pmod">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="SDA_I" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_I" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d20"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="pmod_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="pmod">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="IO0_I" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_O" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_T" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a17"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_I" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_O" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_T" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_I" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d21"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_O" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d21"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO2_T" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d21"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_I" physical_port="pmod_pin4" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d22"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_O" physical_port="pmod_pin4" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d22"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO3_T" physical_port="pmod_pin4" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d22"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_I" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_O" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b20"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_T" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_b20"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
			
				<interface mode="master" name="quadrature_encoder_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="quadrature_encoder_gpio" preset_proc="Quadrature_Encoder_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="qe_pin1_i" dir="inout" left='2' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a16"/>
								<pin_map port_index="1" component_pin="som240_1_c18"/>
								<pin_map port_index="2" component_pin="som240_1_c19"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="qe_pin1_o" dir="inout" left='2' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a16"/>
								<pin_map port_index="1" component_pin="som240_1_c18"/>
								<pin_map port_index="2" component_pin="som240_1_c19"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="qe_pin1_t" dir="inout" left='2' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a16"/>
								<pin_map port_index="1" component_pin="som240_1_c18"/>
								<pin_map port_index="2" component_pin="som240_1_c19"/>
							</pin_maps>
						</port_map>
					
					</port_maps>
				</interface>

				<interface mode="master" name="motor_control_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="motor_control_gpio" preset_proc="motor_control_gpio_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="mc_pin1_i" dir="inout" left='3' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d18"/>
								<pin_map port_index="1" component_pin="som240_1_b16"/>
								<pin_map port_index="2" component_pin="som240_1_b17"/>
								<pin_map port_index="3" component_pin="som240_1_b18"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="mc_pin1_o" dir="inout" left='3' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d18"/>
								<pin_map port_index="1" component_pin="som240_1_b16"/>
								<pin_map port_index="2" component_pin="som240_1_b17"/>
								<pin_map port_index="3" component_pin="som240_1_b18"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="mc_pin1_t" dir="inout" left='3' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d18"/>
								<pin_map port_index="1" component_pin="som240_1_b16"/>
								<pin_map port_index="2" component_pin="som240_1_b17"/>
								<pin_map port_index="3" component_pin="som240_1_b18"/>
							</pin_maps>
						</port_map>
					
					</port_maps>
				</interface>

				<interface mode="master" name="brake_control_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="brake_control_gpio" preset_proc="brake_control_gpio_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="bc_pin1_i" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c24"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="bc_pin1_o" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c24"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="bc_pin1_t" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c24"/>
							</pin_maps>
						</port_map>

					</port_maps>
				</interface>

				<interface mode="master" name="temp_sensor_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="temp_sensor_gpio" preset_proc="temp_sensor_gpio_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="ts_pin1_i" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d16"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="ts_pin1_o" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d16"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="ts_pin1_t" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d16"/>
							</pin_maps>
						</port_map>

					</port_maps>
				</interface>

				<interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="mpsoc_preset_som240_1">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
					</preferred_ips>
				</interface>

				<interface mode="master" name="motor_ADC_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="motor_ADC_gpio" preset_proc="motor_ADC_gpio_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="motor_ADC_gpio_i" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c3"/>
								<pin_map port_index="1" component_pin="som240_1_c4"/>
								<pin_map port_index="2" component_pin="som240_1_c6"/>
								<pin_map port_index="3" component_pin="som240_1_d7"/>
								<pin_map port_index="4" component_pin="som240_1_d8"/>
								<pin_map port_index="5" component_pin="som240_1_d4"/>
								<pin_map port_index="6" component_pin="som240_1_d5"/>
								<pin_map port_index="7" component_pin="som240_1_c7"/>
							</pin_maps>
						</port_map>

						<port_map logical_port="TRI_O" physical_port="motor_ADC_gpio_o" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c3"/>
								<pin_map port_index="1" component_pin="som240_1_c4"/>
								<pin_map port_index="2" component_pin="som240_1_c6"/>
								<pin_map port_index="3" component_pin="som240_1_d7"/>
								<pin_map port_index="4" component_pin="som240_1_d8"/>
								<pin_map port_index="5" component_pin="som240_1_d4"/>
								<pin_map port_index="6" component_pin="som240_1_d5"/>
								<pin_map port_index="7" component_pin="som240_1_c7"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="motor_ADC_gpio_t" dir="inout" left='7' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_c3"/>
								<pin_map port_index="1" component_pin="som240_1_c4"/>
								<pin_map port_index="2" component_pin="som240_1_c6"/>
								<pin_map port_index="3" component_pin="som240_1_d7"/>
								<pin_map port_index="4" component_pin="som240_1_d8"/>
								<pin_map port_index="5" component_pin="som240_1_d4"/>
								<pin_map port_index="6" component_pin="som240_1_d5"/>
								<pin_map port_index="7" component_pin="som240_1_c7"/>
							</pin_maps>
						</port_map>
					
					</port_maps>
				</interface>

				<interface mode="master" name="User_LED" type="xilinx.com:interface:gpio_rtl:1.0" of_component="User_LED" preset_proc="gem_led_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="user_led_2bits_tri_o" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_d13"/>
								<pin_map port_index="1" component_pin="som240_1_d14"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="DC_link_VA_ADC_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="DC_link_VA_ADC_gpio" preset_proc="motor_control_gpio_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
					
						<port_map logical_port="TRI_I" physical_port="dc_va_adc_pin1" dir="inout" left='3' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a9"/>
								<pin_map port_index="1" component_pin="som240_1_a13"/>
								<pin_map port_index="2" component_pin="som240_1_a10"/>
								<pin_map port_index="3" component_pin="som240_1_a12"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_O" physical_port="dc_va_adc_pin1" dir="inout" left='3' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a9"/>
								<pin_map port_index="1" component_pin="som240_1_a13"/>
								<pin_map port_index="2" component_pin="som240_1_a10"/>
								<pin_map port_index="3" component_pin="som240_1_a12"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TRI_T" physical_port="dc_va_adc_pin1" dir="inout" left='3' right='0'>
							<pin_maps>
								<pin_map port_index="0" component_pin="som240_1_a9"/>
								<pin_map port_index="1" component_pin="som240_1_a13"/>
								<pin_map port_index="2" component_pin="som240_1_a10"/>
								<pin_map port_index="3" component_pin="som240_1_a12"/>
							</pin_maps>
						</port_map>
			
					</port_maps>
				</interface>
				
			</interfaces>
			
		</component>
	
		<component name="som40_2_connector" type="connector" sub_type="som" display_name="Drives Starter Kit carrier(SOM40_2)">
			<pins>
				<pin index="1" name="som40_2_a1" iostandard="LVCMOS18"/>
				<pin index="2" name="som40_2_a2" iostandard="LVCMOS18"/>
				<pin index="3" name="som40_2_a3"/>
				<pin index="4" name="som40_2_a4" iostandard="LVCMOS18"/>
				<pin index="5" name="som40_2_a5"/>
				<pin index="6" name="som40_2_a6"/>
				<pin index="7" name="som40_2_a7" iostandard="LVCMOS18"/>
				<pin index="8" name="som40_2_a8" iostandard="LVCMOS18"/>
				<pin index="9" name="som40_2_a9"/>
				<pin index="10" name="som40_2_a10" iostandard="LVCMOS33"/>
				
				<pin index="11" name="som40_2_b1"/>
				<pin index="12" name="som40_2_b2" iostandard="LVCMOS18"/>
				<pin index="13" name="som40_2_b3" iostandard="LVCMOS18"/>
				<pin index="14" name="som40_2_b4"/>
				<pin index="15" name="som40_2_b5" iostandard="LVCMOS18"/>
				<pin index="16" name="som40_2_b6" iostandard="LVCMOS18"/>
				<pin index="17" name="som40_2_b7"/>
				<pin index="18" name="som40_2_b8" iostandard="LVCMOS18"/>
				<pin index="19" name="som40_2_b9" iostandard="LVCMOS18"/>
				<pin index="20" name="som40_2_b10"/>
				
				<pin index="21" name="som40_2_c1" iostandard="LVCMOS18"/>
				<pin index="22" name="som40_2_c2" iostandard="LVCMOS18"/>
				<pin index="23" name="som40_2_c3"/>
				<pin index="24" name="som40_2_c4" iostandard="LVCMOS18"/>
				<pin index="25" name="som40_2_c5" iostandard="LVCMOS18"/>
				<pin index="26" name="som40_2_c6"/>
				<pin index="27" name="som40_2_c7" iostandard="LVCMOS18"/>
				<pin index="28" name="som40_2_c8" iostandard="LVCMOS18"/>
				<pin index="29" name="som40_2_c9"/>
				<pin index="30" name="som40_2_c10" iostandard="LVCMOS33"/>
				
				<pin index="31" name="som40_2_d1"/>
				<pin index="32" name="som40_2_d2" iostandard="LVCMOS18"/>
				<pin index="33" name="som40_2_d3" iostandard="LVCMOS18"/>
				<pin index="34" name="som40_2_d4"/>
				<pin index="35" name="som40_2_d5" iostandard="LVCMOS18"/>
				<pin index="36" name="som40_2_d6"/>
				<pin index="37" name="som40_2_d7"/>
				<pin index="38" name="som40_2_d8" iostandard="LVCMOS18"/>
				<pin index="39" name="som40_2_d9" iostandard="LVCMOS18"/>
				<pin index="40" name="som40_2_d10"/>

			</pins>
		
			<interfaces>

				<interface mode="master" name="pl_gem2_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="pl_gem2" preset_proc="pl_gem_rgmii_preset">
					<description>Primary interface to communicate with ethernet phy in RGMII mode.</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
				  
						<port_map logical_port="TD" physical_port="pl_gem2_rgmii_td" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c1"/>
								<pin_map port_index="1" component_pin="som40_2_c2"/>
								<pin_map port_index="2" component_pin="som40_2_a7"/>
								<pin_map port_index="3" component_pin="som40_2_a8"/>
							</pin_maps>
						</port_map>
					
						<port_map logical_port="TX_CTL" physical_port="pl_gem2_rgmii_tx_ctl" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a2"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="TXC" physical_port="pl_gem2_rgmii_txc" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a1"/>
							</pin_maps>
						</port_map>
					
						<port_map logical_port="RD" physical_port="pl_gem2_rgmii_rd" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b2"/>
								<pin_map port_index="1" component_pin="som40_2_b3"/>
								<pin_map port_index="2" component_pin="som40_2_c4"/>
								<pin_map port_index="3" component_pin="som40_2_c5"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RX_CTL" physical_port="pl_gem2_rgmii_rx_ctl" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d3"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RXC" physical_port="pl_gem2_rgmii_rxc" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a4"/>
							</pin_maps>
						</port_map>
					
					</port_maps>
				</interface>

				<interface mode="master" name="pl_gem2_reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="pl_gem2">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="RESET" physical_port="PL_GEM1_RESET_B" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b9"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="pl_gem2_rgmii_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="pl_gem2">
					<description>Secondary interface to communicate with ethernet phy when mode is selected as SGMII.</description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernet" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="MDIO_I" physical_port="pl_gem2_rgmii_mdio_i" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b6"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="MDIO_O" physical_port="pl_gem2_rgmii_mdio_o" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b6"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="MDIO_T" physical_port="pl_gem2_rgmii_mdio_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b6"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="MDC" physical_port="pl_gem2_rgmii_mdc" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_b5"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
	 			
				<interface mode="master" name="gem2_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gem2_led" preset_proc="gem_led_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="gem2_led_2bits_tri_o" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d2"/>
								<pin_map port_index="1" component_pin="som40_2_b8"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<!-- <interface mode="slave"  name="pl_gem2_clk" type="xilinx.com:signal:clock_rtl:1.0" of_component="pl_gem2_clk"  preset_proc ="clk_preset"> -->
				<!-- <parameters> -->
				<!-- <parameter name="frequency" value="25000000"/> -->
				<!-- </parameters> -->
				<!-- <preferred_ips> -->
				<!-- <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/> -->
				<!-- </preferred_ips> -->
				<!-- <port_maps> -->
				<!-- <port_map logical_port="CLK" physical_port="HPA10_CCP_CLK" dir="in"> -->
				<!-- <pin_maps> -->
				<!-- <pin_map port_index="0" component_pin="som240_1_c12"/>  -->
				<!-- </pin_maps> -->
				<!-- </port_map> -->
				<!-- </port_maps> -->
				<!-- </interface>			 -->
				

				<interface mode="master" name="EtherCAT_I2C" type="xilinx.com:interface:iic_rtl:1.0" of_component="EtherCAT_I2C">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="SDA_I" physical_port="iic_eeprom_sda_i" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_O" physical_port="iic_eeprom_sda_o" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SDA_T" physical_port="iic_eeprom_sda_t" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_a10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_I" physical_port="iic_eeprom_scl_i" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_O" physical_port="iic_eeprom_scl_o" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c10"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCL_T" physical_port="iic_eeprom_scl_t" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c10"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="torque_sensor_spi" type="xilinx.com:interface:spi_rtl:1.0" of_component="torque_sensor_spi">
					<!-- <preferred_ips> -->
						<!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/> -->
					<!-- </preferred_ips> -->
					<!-- <port_maps> -->
						
						<!-- <port_map logical_port="TRI_I" physical_port="ts_pin1" dir="inout" left='3' right='0'> -->
							<!-- <pin_maps> -->
								<!-- <pin_map port_index="0" component_pin="som40_2_d9"/> -->
								<!-- <pin_map port_index="1" component_pin="som40_2_c8"/> -->
								<!-- <pin_map port_index="2" component_pin="som40_2_c7"/> -->
								<!-- <pin_map port_index="3" component_pin="som40_2_d8"/> -->
							<!-- </pin_maps> -->
						<!-- </port_map> -->
						<!-- <port_map logical_port="TRI_O" physical_port="ts_pin1" dir="inout" left='3' right='0'> -->
							<!-- <pin_maps> -->
								<!-- <pin_map port_index="0" component_pin="som40_2_d9"/> -->
								<!-- <pin_map port_index="1" component_pin="som40_2_c8"/> -->
								<!-- <pin_map port_index="2" component_pin="som40_2_c7"/> -->
								<!-- <pin_map port_index="3" component_pin="som40_2_d8"/> -->
							<!-- </pin_maps> -->
						<!-- </port_map> -->
						<!-- <port_map logical_port="TRI_T" physical_port="ts_pin1" dir="inout" left='3' right='0'> -->
							<!-- <pin_maps> -->
								<!-- <pin_map port_index="0" component_pin="som40_2_d9"/> -->
								<!-- <pin_map port_index="1" component_pin="som40_2_c8"/> -->
								<!-- <pin_map port_index="2" component_pin="som40_2_c7"/> -->
								<!-- <pin_map port_index="3" component_pin="som40_2_d8"/> -->
							<!-- </pin_maps> -->
						<!-- </port_map> -->
						
					<!-- </port_maps> -->
					
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="IO0_I" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_O" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO0_T" physical_port="pmod_pin1" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d9"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_I" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_O" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="IO1_T" physical_port="pmod_pin2" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_I" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_O" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SCK_T" physical_port="pmod_pin3" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_c7"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_I" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_O" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d8"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="SS_T" physical_port="pmod_pin5" dir="inout">
							<pin_maps>
								<pin_map port_index="0" component_pin="som40_2_d8"/>
							</pin_maps>
						</port_map>
					</port_maps>

				</interface>

				
			</interfaces>
		
		</component>
		
		<component name="ps8_fixedio" display_name="MPSoC fixedio Interface on Drives Starter Kit carrier card" type="chip" sub_type="fixed_io" major_group=""/>
		
		<component name="quadrature_encoder_gpio" display_name="Quadrature_encoder_gpio" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Quadrature Encoder</description>
		</component>
		
		<component name="motor_control_gpio" display_name="Motor_control_gpio" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Motor Control</description>
		</component>
		
		<component name="brake_control_gpio" display_name="Brake_control_gpio" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Brake Control</description>
		</component>
		
		<component name="temp_sensor_gpio" display_name="Temp_sensor_gpio" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Temperature Sensor gpio</description>
		</component>

		<component name="motor_ADC_gpio" display_name="Motor_ADC_gpio" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>Motor ADC gpio</description>
		</component>

		<!--  		<component name="pl_gem2_clk" display_name="pl_gem2_clk" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332BD14044-GM1" vendor="Si Time" sspec_url="www.sitime.com">
		<description>3.3V LVCMOS Si5332 programmable oscillator used as clock on the board</description>
		</component> -->

		<component name="gem1_led" display_name="GEM1_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs 1 to 0</description>
		</component>

		<!-- 	<component name="pl_gem2" display_name="PL GEM2 RGMII ETHERNET" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
		  <description>PL RGMII2 on the board</description>
		  <component_modes>
			<component_mode name="pl_gem2" display_name="PL GEM2 RGMII ETHERNET">
			  <interfaces>
				<interface name="pl_gem2_rgmii"/>
				<interface name="pl_gem2_rgmii_mdio_mdc"/>
				<interface name="pl_gem2_reset" optional="true"/>
			  </interfaces>
			</component_mode>
		  </component_modes>
                  <parameters>
		    <parameter name="connects_with" value="som40_2_connector"/>
                  </parameters>
		</component> -->
	
		<component name="gem2_led" display_name="GEM2_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs 1 to 0</description>
		</component>
	
		<component name="User_LED" display_name="USER_LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs 1 to 0</description>
		</component>
		
		<component name="EtherCAT_I2C" display_name="EtherCAT_I2C" type="chip" sub_type="mux" major_group="Miscellaneous">
			<description>I2C channel for One 64kb EEPROM</description>
		</component>
	
		<component name="torque_sensor_spi" display_name="Torque_sensor_SPI" type="chip" sub_type="chip" major_group="Miscellaneous">
			<description>Torque Sensor Connector</description>
		</component>
	
		<component name="DC_link_VA_ADC_gpio" display_name="DC_link_VA_ADC_gpio" type="chip" sub_type="chip" major_group="General Purpose Input or Output">
			<description>DC Link Voltage and Current ADCs</description>
		</component>
		
		
		<component name="pl_gem1" display_name="PL GEM1 RGMII" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PL RGMII1 on the board</description>
			<component_modes>
				<component_mode name="pl_gem1" display_name="PL GEM1 RGMII ETHERNET">
					<interfaces>
						<interface name="pl_gem1_rgmii"/>
						<interface name="pl_gem1_rgmii_mdio_mdc"/>
						<interface name="pl_gem1_reset" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
			<parameters>
				<parameter name="connects_with" value="som240_1_connector"/>
			</parameters>
		</component>

		<!-- <component name="pl_gem1_clk" display_name="PL_GEM1_CLK" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332BD14044-GM1" vendor="Si Time" spec_url="www.sitime.com"> -->
			<!-- <description>3.3V LVCMOS Si5332 programmable oscillator used as clock on the board</description> -->
		<!-- </component> -->
		
		
		<component name="pl_gem2" display_name="PL GEM2 RGMII" type="chip" sub_type="ethernet" major_group="Ethernet Configurations" part_name="M88E1111_BAB1C000" vendor="Marvell" spec_url="www.marvell.com">
			<description>PL RGMII1 on the board</description>
			<component_modes>
				<component_mode name="pl_gem2" display_name="PL GEM2 RGMII ETHERNET">
					<interfaces>
						<interface name="pl_gem2_rgmii"/>
						<interface name="pl_gem2_rgmii_mdio_mdc"/>
						<interface name="pl_gem2_reset" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
			<parameters>
				<parameter name="connects_with" value="som40_2_connector"/>
			</parameters>
		</component>
		

		<!-- <component name="pl_gem2_clk" display_name="PL_GEM2_CLK" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332BD14044-GM1" vendor="Si Time" spec_url="www.sitime.com"> -->
			<!-- <description>3.3V LVCMOS Si5332 programmable oscillator used as clock on the board</description> -->
		<!-- </component> -->
		

		<component name="pmod" display_name="Connector PMOD" type="chip" sub_type="chip" major_group="PMOD">
			<description>PMOD Connector</description>
			<component_modes>
				<component_mode name="pmod_gpio" display_name="pmod GPIO Interface">
					<interfaces>
						<interface name="pmod_gpio"/>
					</interfaces>
				</component_mode>
				<component_mode name="pmod_iic" display_name="pmod IIC Interface">
					<interfaces>
						<interface name="pmod_iic"/>
					</interfaces>
				</component_mode>
				<component_mode name="pmod_spi" display_name="pmod SPI Interface">
					<interfaces>
						<interface name="pmod_spi"/>
					</interfaces>
				</component_mode>
			
			</component_modes>
			<parameters>
				<parameter name="connects_with" value="som240_1_connector"/>
			</parameters>
		</component>

	</components>
	
	
	
	<connections>
	
		<connection name="som240_1_connector_pl_gem1_rgmii" component1="som240_1_connector" component2="pl_gem1">
			<connection_map name="som240_1_b1_connector_gem1_rgmii_0" typical_delay="5" c1_st_index="61" c1_end_index="61" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_b2_connector_gem1_rgmii_1" typical_delay="5" c1_st_index="62" c1_end_index="62" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som240_1_a3_connector_gem1_rgmii_2" typical_delay="5" c1_st_index="3" c1_end_index="3" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som240_1_a4_connector_gem1_rgmii_3" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="3" c2_end_index="3"/>
																					  
			<connection_map name="som240_1_b8_connector_gem1_rgmii_4" typical_delay="5" c1_st_index="68" c1_end_index="68" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som240_1_b7_connector_gem1_rgmii_5" typical_delay="5" c1_st_index="67" c1_end_index="67" c2_st_index="5" c2_end_index="5"/>
																					  
			<connection_map name="som240_1_c9_connector_gem1_rgmii_6" typical_delay="5" c1_st_index="129" c1_end_index="129" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som240_1_c10_connector_gem1_rgmii_7" typical_delay="5" c1_st_index="130" c1_end_index="130" c2_st_index="7" c2_end_index="7"/>
			<connection_map name="som240_1_d10_connector_gem1_rgmii_8" typical_delay="5" c1_st_index="190" c1_end_index="190" c2_st_index="8" c2_end_index="8"/>
			<connection_map name="som240_1_d11_connector_gem1_rgmii_9" typical_delay="5" c1_st_index="191" c1_end_index="191" c2_st_index="9" c2_end_index="9"/>
		  
			<connection_map name="som240_1_a7_connector_gem1_rgmii_10" typical_delay="5" c1_st_index="7" c1_end_index="7" c2_st_index="10" c2_end_index="10"/>
			<connection_map name="som240_1_a6_connector_gem1_rgmii_11" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="11" c2_end_index="11"/>

			<connection_map name="som240_1_c13_connector_pl_gem1_rgmii_mdio" typical_delay="5" c1_st_index="133" c1_end_index="133" c2_st_index="12" c2_end_index="12"/>
			<connection_map name="som240_1_c12_connector_pl_gem1_rgmii_mdc" typical_delay="5" c1_st_index="132" c1_end_index="132" c2_st_index="13" c2_end_index="13"/>
		  
			<connection_map name="som240_1_connector_pl_gem1_reset" typical_delay="5" c1_st_index="71" c1_end_index="71" c2_st_index="14" c2_end_index="14"/>
		</connection>


		<connection name="som240_1_gem1_led" component1="som240_1_connector" component2="gem1_led">
			<connection_map name="som240_1_b5_gem1_led_0" typical_delay="5" c1_st_index="65" c1_end_index="65" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_b4_gem1_led_1" typical_delay="5" c1_st_index="64" c1_end_index="64" c2_st_index="1" c2_end_index="1"/>
		</connection>		
		
		<!-- <connection name="som240_1_pl_gem1_rgmii_clk" component1="som240_1_connector" component2="pl_gem1_clk"> -->
			<!-- <connection_map name="som240_1_a6_gem1_rgmii_clk1" typical_delay="5" c1_st_index="6" c1_end_index="6" c2_st_index="0" c2_end_index="0"/> -->
		<!-- </connection> -->
		
		<connection name="som240_1_connector_pmod" component1="som240_1_connector" component2="pmod">
			<connection_map name="som240_1_connector_pmod_1" typical_delay="5" c1_st_index="17" c1_end_index="17" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_connector_pmod_2" typical_delay="5" c1_st_index="200" c1_end_index="200" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som240_1_connector_pmod_3" typical_delay="5" c1_st_index="201" c1_end_index="201" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som240_1_connector_pmod_4" typical_delay="5" c1_st_index="202" c1_end_index="202" c2_st_index="3" c2_end_index="3"/>
			<connection_map name="som240_1_connector_pmod_5" typical_delay="5" c1_st_index="80" c1_end_index="80" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som240_1_connector_pmod_6" typical_delay="5" c1_st_index="81" c1_end_index="81" c2_st_index="5" c2_end_index="5"/>
			<connection_map name="som240_1_connector_pmod_7" typical_delay="5" c1_st_index="82" c1_end_index="82" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som240_1_connector_pmod_8" typical_delay="5" c1_st_index="142" c1_end_index="142" c2_st_index="7" c2_end_index="7"/>
		</connection>

		<connection name="som240_1_connector_quadrature_encoder_gpio" component1="som240_1_connector" component2="quadrature_encoder_gpio">
			<connection_map name="som240_1_a16_quadrature_encoder" typical_delay="5" c1_st_index="16" c1_end_index="16" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_c18_quadrature_encoder" typical_delay="5" c1_st_index="138" c1_end_index="138" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som240_1_c19_quadrature_encoder" typical_delay="5" c1_st_index="139" c1_end_index="139" c2_st_index="2" c2_end_index="2"/>
		</connection>

		<connection name="som240_1_connector_motor_control_gpio" component1="som240_1_connector" component2="motor_control_gpio">
			<connection_map name="som240_1_d18_motor_control_gpio" typical_delay="5" c1_st_index="198" c1_end_index="198" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_b16_motor_control_gpio" typical_delay="5" c1_st_index="76" c1_end_index="76" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som240_1_b17_motor_control_gpio" typical_delay="5" c1_st_index="77" c1_end_index="77" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som240_1_b18_motor_control_gpio" typical_delay="5" c1_st_index="78" c1_end_index="78" c2_st_index="3" c2_end_index="3"/>
		</connection>

		<connection name="som240_1_connector_brake_control_gpio" component1="som240_1_connector" component2="brake_control_gpio">
			<connection_map name="som240_1_c24_brake_control_gpio" typical_delay="5" c1_st_index="144" c1_end_index="144" c2_st_index="0" c2_end_index="0"/>
		</connection>
		
		<connection name="som240_1_connector_temp_sensor_gpio" component1="som240_1_connector" component2="temp_sensor_gpio">
			<connection_map name="som240_1_d16_temp_sensor_gpio" typical_delay="5" c1_st_index="196" c1_end_index="196" c2_st_index="0" c2_end_index="0"/>
		</connection>
		
		<connection name="som240_1_connector_motor_ADC_gpio" component1="som240_1_connector" component2="motor_ADC_gpio">
			<connection_map name="som240_1_c3_motor_ADC_gpio_1" typical_delay="5" c1_st_index="123" c1_end_index="123" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_c4_motor_ADC_gpio_2" typical_delay="5" c1_st_index="124" c1_end_index="124" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som240_1_c6_motor_ADC_gpio_3" typical_delay="5" c1_st_index="126" c1_end_index="126" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som240_1_d7_motor_ADC_gpio_4" typical_delay="5" c1_st_index="187" c1_end_index="187" c2_st_index="3" c2_end_index="3"/>
			<connection_map name="som240_1_d8_motor_ADC_gpio_5" typical_delay="5" c1_st_index="188" c1_end_index="188" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som240_1_d4_motor_ADC_gpio_6" typical_delay="5" c1_st_index="184" c1_end_index="184" c2_st_index="5" c2_end_index="5"/>
			<connection_map name="som240_1_d5_motor_ADC_gpio_7" typical_delay="5" c1_st_index="185" c1_end_index="185" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som240_1_c7_motor_ADC_gpio_8" typical_delay="5" c1_st_index="127" c1_end_index="127" c2_st_index="7" c2_end_index="7"/>
		</connection>

		<connection name="som240_1_User_LED" component1="som240_1_connector" component2="User_LED">
			<connection_map name="part0_User_led_2bits_0" typical_delay="5" c1_st_index="193" c1_end_index="193" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="part0_User_led_2bits_1" typical_delay="5" c1_st_index="194" c1_end_index="194" c2_st_index="1" c2_end_index="1"/>
		</connection>

		<connection name="som240_1_connector_DC_link_VA_ADC_gpio" component1="som240_1_connector" component2="DC_link_VA_ADC_gpio">
			<connection_map name="som240_1_a9_DC_link_VA_ADC_gpio" typical_delay="5" c1_st_index="9" c1_end_index="9" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som240_1_a13_DC_link_VA_ADC_gpio" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som240_1_a10_DC_link_VA_ADC_gpio" typical_delay="5" c1_st_index="10" c1_end_index="10" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som240_1_a12_DC_link_VA_ADC_gpio" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="3" c2_end_index="3"/>
		</connection>


		<connection name="som40_2_connector_pl_gem2_rgmii" component1="som40_2_connector" component2="pl_gem2">
			<connection_map name="som40_2_c1_connector_gem2_rgmii_0" typical_delay="5" c1_st_index="61" c1_end_index="61" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_c2_connector_gem2_rgmii_1" typical_delay="5" c1_st_index="62" c1_end_index="62" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som40_2_a7_connector_gem2_rgmii_2" typical_delay="5" c1_st_index="7" c1_end_index="7" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som40_2_a8_connector_gem2_rgmii_3" typical_delay="5" c1_st_index="8" c1_end_index="8" c2_st_index="3" c2_end_index="3"/>
																					  
			<connection_map name="som40_2_a2_connector_gem2_rgmii_4" typical_delay="5" c1_st_index="2" c1_end_index="2" c2_st_index="4" c2_end_index="4"/>
			<connection_map name="som40_2_a1_connector_gem2_rgmii_5" typical_delay="5" c1_st_index="1" c1_end_index="1" c2_st_index="5" c2_end_index="5"/>
																					  
			<connection_map name="som40_2_b2_connector_gem2_rgmii_6" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="6" c2_end_index="6"/>
			<connection_map name="som40_2_b3_connector_gem2_rgmii_7" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="7" c2_end_index="7"/>
			<connection_map name="som40_2_c4_connector_gem2_rgmii_8" typical_delay="5" c1_st_index="24" c1_end_index="24" c2_st_index="8" c2_end_index="8"/>
			<connection_map name="som40_2_c5_connector_gem2_rgmii_9" typical_delay="5" c1_st_index="25" c1_end_index="25" c2_st_index="9" c2_end_index="9"/>
		  
			<connection_map name="som40_2_d3_connector_gem2_rgmii_10" typical_delay="5" c1_st_index="33" c1_end_index="33" c2_st_index="10" c2_end_index="10"/>
			<connection_map name="som40_2_a4_connector_gem2_rgmii_11" typical_delay="5" c1_st_index="4" c1_end_index="4" c2_st_index="11" c2_end_index="11"/>

			<connection_map name="som40_2_b6_connector_pl_gem2_rgmii_mdio" typical_delay="5" c1_st_index="16" c1_end_index="16" c2_st_index="12" c2_end_index="12"/>
			<connection_map name="som40_2_b5_connector_pl_gem2_rgmii_mdc" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="13" c2_end_index="13"/>
		  
			<connection_map name="som40_2_connector_pl_gem2_reset" typical_delay="5" c1_st_index="19" c1_end_index="19" c2_st_index="14" c2_end_index="14"/>
		</connection>


		<connection name="som40_2_gem2_led" component1="som40_2_connector" component2="gem2_led">
			<connection_map name="som40_2_d2_gem2_led_0" typical_delay="5" c1_st_index="32" c1_end_index="32" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_b8_gem2_led_1" typical_delay="5" c1_st_index="18" c1_end_index="18" c2_st_index="1" c2_end_index="1"/>
		</connection>
	

		<connection name="som40_2_connector_EtherCAT_I2C" component1="som40_2_connector" component2="EtherCAT_I2C">
			<connection_map name="som40_2_a10_connector_iic_1" typical_delay="5" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_c10_connector_iic_2" typical_delay="5" c1_st_index="30" c1_end_index="30" c2_st_index="1" c2_end_index="1"/>
		</connection>

		<connection name="som40_2_connector_torue_sensor_spi" component1="som40_2_connector" component2="torque_sensor_spi">
			<connection_map name="som40_2_d9_torue_sensor_spi" typical_delay="5" c1_st_index="39" c1_end_index="39" c2_st_index="0" c2_end_index="0"/>
			<connection_map name="som40_2_c8_torue_sensor_spi" typical_delay="5" c1_st_index="28" c1_end_index="28" c2_st_index="1" c2_end_index="1"/>
			<connection_map name="som40_2_c7_torue_sensor_spi" typical_delay="5" c1_st_index="27" c1_end_index="27" c2_st_index="2" c2_end_index="2"/>
			<connection_map name="som40_2_d8_torue_sensor_spi" typical_delay="5" c1_st_index="38" c1_end_index="38" c2_st_index="3" c2_end_index="3"/>
		</connection>


		
		<!-- <connection name="som240_1_pl_gem2_rgmii_clk" component1="som240_1_connector" component2="pl_gem2_clk"> -->
			<!-- <connection_map name="som240_1_c12_gem2_rgmii_clk1" typical_delay="5" c1_st_index="132" c1_end_index="132" c2_st_index="0" c2_end_index="0"/> -->
		<!-- </connection> -->

		<!-- <connection name="som40_2_connector_pl_gem2_rgmii_tx" component1="som40_2_connector" component2="pl_gem2_rgmii_tx"> -->
			<!-- <connection_map name="som40_2_c1_connector_gem2_rgmii_0" typical_delay="5" c1_st_index="21" c1_end_index="21" c2_st_index="0" c2_end_index="0"/> -->
			<!-- <connection_map name="som40_2_c2_connector_gem2_rgmii_1" typical_delay="5" c1_st_index="22" c1_end_index="22" c2_st_index="1" c2_end_index="1"/> -->
			<!-- <connection_map name="som40_2_a1_connector_gem2_rgmii_2" typical_delay="5" c1_st_index="1" c1_end_index="1" c2_st_index="2" c2_end_index="2"/> -->
			<!-- <connection_map name="som40_2_a2_connector_gem2_rgmii_3" typical_delay="5" c1_st_index="2" c1_end_index="2" c2_st_index="3" c2_end_index="3"/> -->
		  
			<!-- <connection_map name="som40_2_d2_connector_gem2_rgmii_4" typical_delay="5" c1_st_index="32" c1_end_index="32" c2_st_index="4" c2_end_index="4"/> -->
			<!-- <connection_map name="som40_2_d3_connector_gem2_rgmii_5" typical_delay="5" c1_st_index="33" c1_end_index="33" c2_st_index="5" c2_end_index="5"/> -->
		<!-- </connection> -->
		
		<!-- <connection name="som40_2_connector_pl_gem2_rgmii_rx" component1="som240_1_connector" component2="pl_gem2_rgmii_rx"> -->
			<!-- <connection_map name="som240_1_a13_connector_gem2_rgmii_6" typical_delay="5" c1_st_index="13" c1_end_index="13" c2_st_index="0" c2_end_index="0"/> -->
			<!-- <connection_map name="som240_1_a12_connector_gem2_rgmii_7" typical_delay="5" c1_st_index="12" c1_end_index="12" c2_st_index="1" c2_end_index="1"/> -->
			<!-- <connection_map name="som240_1_a10_connector_gem2_rgmii_8" typical_delay="5" c1_st_index="10" c1_end_index="10" c2_st_index="2" c2_end_index="2"/> -->
			<!-- <connection_map name="som240_1_a9_connector_gem2_rgmii_9" typical_delay="5" c1_st_index="9" c1_end_index="9" c2_st_index="3" c2_end_index="3"/> -->
		  
			<!-- <connection_map name="som240_1_b11_connector_gem2_rgmii_10" typical_delay="5" c1_st_index="71" c1_end_index="71" c2_st_index="4" c2_end_index="4"/> -->
			<!-- <connection_map name="som240_1_b10_connector_gem2_rgmii_11" typical_delay="5" c1_st_index="70" c1_end_index="70" c2_st_index="5" c2_end_index="5"/> -->
		<!-- </connection> -->
		
		<!-- <connection name="som40_2_connector_pl_gem2_rgmii_mdio_mdc" component1="som40_2_connector" component2="pl_gem2_rgmii_mdio_mdc"> -->
			<!-- <connection_map name="som40_2_b25_connector_pl_gem2_rgmii_mdio" typical_delay="5" c1_st_index="16" c1_end_index="16" c2_st_index="0" c2_end_index="0"/> -->
			<!-- <connection_map name="som40_2_b24_connector_pl_gem2_rgmii_mdc" typical_delay="5" c1_st_index="15" c1_end_index="15" c2_st_index="1" c2_end_index="1"/> -->
		<!-- </connection> -->
	
		<!-- <connection name="som40_2_connector_pl_gem2_rgmii_rst" component1="som240_1_connector" component2="pl_gem2_reset"> -->
			<!-- <connection_map name="som240_1_connector_pl_gem2_reset" typical_delay="5" c1_st_index="133" c1_end_index="133" c2_st_index="0" c2_end_index="0"/> -->
		<!-- </connection> -->
		
		
		
	</connections>
	
	
</board>
