{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 18:12:59 2020 " "Info: Processing started: Mon Dec 14 18:12:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Verilog_Final -c Verilog_Final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[0\]\$latch " "Warning: Node \"screen_col\[0\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[1\]\$latch " "Warning: Node \"screen_col\[1\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[2\]\$latch " "Warning: Node \"screen_col\[2\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[3\]\$latch " "Warning: Node \"screen_col\[3\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[4\]\$latch " "Warning: Node \"screen_col\[4\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[5\]\$latch " "Warning: Node \"screen_col\[5\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[6\]\$latch " "Warning: Node \"screen_col\[6\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[7\]\$latch " "Warning: Node \"screen_col\[7\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[8\]\$latch " "Warning: Node \"screen_col\[8\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[9\]\$latch " "Warning: Node \"screen_col\[9\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[10\]\$latch " "Warning: Node \"screen_col\[10\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[11\]\$latch " "Warning: Node \"screen_col\[11\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[12\]\$latch " "Warning: Node \"screen_col\[12\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[13\]\$latch " "Warning: Node \"screen_col\[13\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[14\]\$latch " "Warning: Node \"screen_col\[14\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[15\]\$latch " "Warning: Node \"screen_col\[15\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[16\]\$latch " "Warning: Node \"screen_col\[16\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[17\]\$latch " "Warning: Node \"screen_col\[17\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[18\]\$latch " "Warning: Node \"screen_col\[18\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[19\]\$latch " "Warning: Node \"screen_col\[19\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[20\]\$latch " "Warning: Node \"screen_col\[20\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[21\]\$latch " "Warning: Node \"screen_col\[21\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[22\]\$latch " "Warning: Node \"screen_col\[22\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[23\]\$latch " "Warning: Node \"screen_col\[23\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[24\]\$latch " "Warning: Node \"screen_col\[24\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[25\]\$latch " "Warning: Node \"screen_col\[25\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[26\]\$latch " "Warning: Node \"screen_col\[26\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[27\]\$latch " "Warning: Node \"screen_col\[27\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[28\]\$latch " "Warning: Node \"screen_col\[28\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[29\]\$latch " "Warning: Node \"screen_col\[29\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[30\]\$latch " "Warning: Node \"screen_col\[30\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "screen_col\[31\]\$latch " "Warning: Node \"screen_col\[31\]\$latch\" is a latch" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector503~2 " "Info: Detected gated clock \"Selector503~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector503~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~3 " "Info: Detected gated clock \"comb~3\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal130~0 " "Info: Detected gated clock \"Equal130~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 272 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal130~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~2 " "Info: Detected gated clock \"Equal126~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 268 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~1 " "Info: Detected gated clock \"Equal126~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 268 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal123~0 " "Info: Detected gated clock \"Equal123~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 265 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal123~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~2 " "Info: Detected gated clock \"Equal119~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal121~0 " "Info: Detected gated clock \"Equal121~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 263 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal121~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~1 " "Info: Detected gated clock \"Equal122~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 264 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal122~0 " "Info: Detected gated clock \"Equal122~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 264 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal122~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~2 " "Info: Detected gated clock \"Equal118~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 260 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~2 " "Info: Detected gated clock \"Equal120~2\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 262 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~1 " "Info: Detected gated clock \"Equal120~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 262 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal120~0 " "Info: Detected gated clock \"Equal120~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 262 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal120~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal128~0 " "Info: Detected gated clock \"Equal128~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 270 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal128~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~1 " "Info: Detected gated clock \"Equal127~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal131~0 " "Info: Detected gated clock \"Equal131~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 273 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal131~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal126~0 " "Info: Detected gated clock \"Equal126~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 268 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal126~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal129~0 " "Info: Detected gated clock \"Equal129~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 271 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal129~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal127~0 " "Info: Detected gated clock \"Equal127~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 269 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal127~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~8 " "Info: Detected gated clock \"Equal117~8\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~7 " "Info: Detected gated clock \"Equal117~7\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~9 " "Info: Detected gated clock \"Equal117~9\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal125~0 " "Info: Detected gated clock \"Equal125~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 267 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal125~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal124~0 " "Info: Detected gated clock \"Equal124~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 266 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal124~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~1 " "Info: Detected gated clock \"Equal119~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~6 " "Info: Detected gated clock \"Equal117~6\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~4 " "Info: Detected gated clock \"comb~4\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~5 " "Info: Detected gated clock \"Equal117~5\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal117~4 " "Info: Detected gated clock \"Equal117~4\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 259 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal117~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~1 " "Info: Detected gated clock \"Equal118~1\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 260 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal118~0 " "Info: Detected gated clock \"Equal118~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 260 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal118~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal119~0 " "Info: Detected gated clock \"Equal119~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 261 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal119~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[15\]~reg0 " "Info: Detected ripple clock \"screen_row\[15\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[14\]~reg0 " "Info: Detected ripple clock \"screen_row\[14\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[13\]~reg0 " "Info: Detected ripple clock \"screen_row\[13\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[12\]~reg0 " "Info: Detected ripple clock \"screen_row\[12\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[11\]~reg0 " "Info: Detected ripple clock \"screen_row\[11\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[10\]~reg0 " "Info: Detected ripple clock \"screen_row\[10\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[9\]~reg0 " "Info: Detected ripple clock \"screen_row\[9\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[8\]~reg0 " "Info: Detected ripple clock \"screen_row\[8\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[7\]~reg0 " "Info: Detected ripple clock \"screen_row\[7\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[6\]~reg0 " "Info: Detected ripple clock \"screen_row\[6\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[5\]~reg0 " "Info: Detected ripple clock \"screen_row\[5\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[4\]~reg0 " "Info: Detected ripple clock \"screen_row\[4\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[3\]~reg0 " "Info: Detected ripple clock \"screen_row\[3\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[2\]~reg0 " "Info: Detected ripple clock \"screen_row\[2\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[1\]~reg0 " "Info: Detected ripple clock \"screen_row\[1\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_row\[0\]~reg0 " "Info: Detected ripple clock \"screen_row\[0\]~reg0\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_row\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0101 " "Info: Detected ripple clock \"screen_state.0101\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "screen_state.0100 " "Info: Detected ripple clock \"screen_state.0100\" as buffer" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "screen_state.0100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LFSR_5bit:M1\|D123456789\[9\] register screen_state.0011 40.58 MHz 24.641 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.58 MHz between source register \"LFSR_5bit:M1\|D123456789\[9\]\" and destination register \"screen_state.0011\" (period= 24.641 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.640 ns + Longest register register " "Info: + Longest register to register delay is 17.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LFSR_5bit:M1\|D123456789\[9\] 1 REG LC_X25_Y11_N6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N6; Fanout = 6; REG Node = 'LFSR_5bit:M1\|D123456789\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LFSR_5bit:M1|D123456789[9] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.114 ns) 0.945 ns LFSR_5bit:M1\|easy_t 2 COMB LC_X26_Y11_N1 6 " "Info: 2: + IC(0.831 ns) + CELL(0.114 ns) = 0.945 ns; Loc. = LC_X26_Y11_N1; Fanout = 6; COMB Node = 'LFSR_5bit:M1\|easy_t'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { LFSR_5bit:M1|D123456789[9] LFSR_5bit:M1|easy_t } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/LFSR_5bit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.114 ns) 2.296 ns knife~2413 3 COMB LC_X26_Y12_N5 7 " "Info: 3: + IC(1.237 ns) + CELL(0.114 ns) = 2.296 ns; Loc. = LC_X26_Y12_N5; Fanout = 7; COMB Node = 'knife~2413'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { LFSR_5bit:M1|easy_t knife~2413 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 2.592 ns knife~2434 4 COMB LC_X26_Y12_N6 8 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.592 ns; Loc. = LC_X26_Y12_N6; Fanout = 8; COMB Node = 'knife~2434'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { knife~2413 knife~2434 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.114 ns) 4.287 ns knife~2442 5 COMB LC_X29_Y15_N6 5 " "Info: 5: + IC(1.581 ns) + CELL(0.114 ns) = 4.287 ns; Loc. = LC_X29_Y15_N6; Fanout = 5; COMB Node = 'knife~2442'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { knife~2434 knife~2442 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 4.826 ns Equal52~1 6 COMB LC_X29_Y15_N0 13 " "Info: 6: + IC(0.425 ns) + CELL(0.114 ns) = 4.826 ns; Loc. = LC_X29_Y15_N0; Fanout = 13; COMB Node = 'Equal52~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { knife~2442 Equal52~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.114 ns) 5.436 ns knife~2444 7 COMB LC_X29_Y15_N5 5 " "Info: 7: + IC(0.496 ns) + CELL(0.114 ns) = 5.436 ns; Loc. = LC_X29_Y15_N5; Fanout = 5; COMB Node = 'knife~2444'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.610 ns" { Equal52~1 knife~2444 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.292 ns) 7.007 ns screen_state~756 8 COMB LC_X30_Y18_N5 2 " "Info: 8: + IC(1.279 ns) + CELL(0.292 ns) = 7.007 ns; Loc. = LC_X30_Y18_N5; Fanout = 2; COMB Node = 'screen_state~756'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { knife~2444 screen_state~756 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.303 ns screen_state~757 9 COMB LC_X30_Y18_N6 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 7.303 ns; Loc. = LC_X30_Y18_N6; Fanout = 1; COMB Node = 'screen_state~757'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_state~756 screen_state~757 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.442 ns) 8.840 ns screen_state~758 10 COMB LC_X28_Y18_N3 2 " "Info: 10: + IC(1.095 ns) + CELL(0.442 ns) = 8.840 ns; Loc. = LC_X28_Y18_N3; Fanout = 2; COMB Node = 'screen_state~758'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { screen_state~757 screen_state~758 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.114 ns) 9.387 ns screen_state~762 11 COMB LC_X28_Y18_N9 2 " "Info: 11: + IC(0.433 ns) + CELL(0.114 ns) = 9.387 ns; Loc. = LC_X28_Y18_N9; Fanout = 2; COMB Node = 'screen_state~762'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { screen_state~758 screen_state~762 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 10.405 ns screen_state~763 12 COMB LC_X28_Y18_N6 3 " "Info: 12: + IC(0.428 ns) + CELL(0.590 ns) = 10.405 ns; Loc. = LC_X28_Y18_N6; Fanout = 3; COMB Node = 'screen_state~763'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { screen_state~762 screen_state~763 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.442 ns) 12.454 ns screen_state~846 13 COMB LC_X28_Y14_N3 3 " "Info: 13: + IC(1.607 ns) + CELL(0.442 ns) = 12.454 ns; Loc. = LC_X28_Y14_N3; Fanout = 3; COMB Node = 'screen_state~846'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { screen_state~763 screen_state~846 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.292 ns) 14.001 ns screen_state~890 14 COMB LC_X28_Y18_N8 1 " "Info: 14: + IC(1.255 ns) + CELL(0.292 ns) = 14.001 ns; Loc. = LC_X28_Y18_N8; Fanout = 1; COMB Node = 'screen_state~890'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { screen_state~846 screen_state~890 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.590 ns) 16.151 ns screen_state~916 15 COMB LC_X30_Y14_N4 1 " "Info: 15: + IC(1.560 ns) + CELL(0.590 ns) = 16.151 ns; Loc. = LC_X30_Y14_N4; Fanout = 1; COMB Node = 'screen_state~916'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { screen_state~890 screen_state~916 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 16.605 ns screen_state~918 16 COMB LC_X30_Y14_N5 1 " "Info: 16: + IC(0.340 ns) + CELL(0.114 ns) = 16.605 ns; Loc. = LC_X30_Y14_N5; Fanout = 1; COMB Node = 'screen_state~918'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { screen_state~916 screen_state~918 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 16.901 ns Selector399~0 17 COMB LC_X30_Y14_N6 2 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 16.901 ns; Loc. = LC_X30_Y14_N6; Fanout = 2; COMB Node = 'Selector399~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { screen_state~918 Selector399~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.309 ns) 17.640 ns screen_state.0011 18 REG LC_X30_Y14_N1 9 " "Info: 18: + IC(0.430 ns) + CELL(0.309 ns) = 17.640 ns; Loc. = LC_X30_Y14_N1; Fanout = 9; REG Node = 'screen_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Selector399~0 screen_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.097 ns ( 23.23 % ) " "Info: Total cell delay = 4.097 ns ( 23.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.543 ns ( 76.77 % ) " "Info: Total interconnect delay = 13.543 ns ( 76.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.640 ns" { LFSR_5bit:M1|D123456789[9] LFSR_5bit:M1|easy_t knife~2413 knife~2434 knife~2442 Equal52~1 knife~2444 screen_state~756 screen_state~757 screen_state~758 screen_state~762 screen_state~763 screen_state~846 screen_state~890 screen_state~916 screen_state~918 Selector399~0 screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.640 ns" { LFSR_5bit:M1|D123456789[9] {} LFSR_5bit:M1|easy_t {} knife~2413 {} knife~2434 {} knife~2442 {} Equal52~1 {} knife~2444 {} screen_state~756 {} screen_state~757 {} screen_state~758 {} screen_state~762 {} screen_state~763 {} screen_state~846 {} screen_state~890 {} screen_state~916 {} screen_state~918 {} Selector399~0 {} screen_state.0011 {} } { 0.000ns 0.831ns 1.237ns 0.182ns 1.581ns 0.425ns 0.496ns 1.279ns 0.182ns 1.095ns 0.433ns 0.428ns 1.607ns 1.255ns 1.560ns 0.340ns 0.182ns 0.430ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.442ns 0.114ns 0.590ns 0.442ns 0.292ns 0.590ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.740 ns - Smallest " "Info: - Smallest clock skew is -6.740 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns screen_state.0011 2 REG LC_X30_Y14_N1 9 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X30_Y14_N1; Fanout = 9; REG Node = 'screen_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk screen_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.702 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[9\]~reg0 2 REG LC_X4_Y14_N0 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X4_Y14_N0; Fanout = 6; REG Node = 'screen_row\[9\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[9]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.590 ns) 4.977 ns comb~3 3 COMB LC_X7_Y14_N9 10 " "Info: 3: + IC(1.209 ns) + CELL(0.590 ns) = 4.977 ns; Loc. = LC_X7_Y14_N9; Fanout = 10; COMB Node = 'comb~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { screen_row[9]~reg0 comb~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.711 ns) 9.702 ns LFSR_5bit:M1\|D123456789\[9\] 4 REG LC_X25_Y11_N6 6 " "Info: 4: + IC(4.014 ns) + CELL(0.711 ns) = 9.702 ns; Loc. = LC_X25_Y11_N6; Fanout = 6; REG Node = 'LFSR_5bit:M1\|D123456789\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { comb~3 LFSR_5bit:M1|D123456789[9] } "NODE_NAME" } } { "LFSR_5bit.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 38.19 % ) " "Info: Total cell delay = 3.705 ns ( 38.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.997 ns ( 61.81 % ) " "Info: Total interconnect delay = 5.997 ns ( 61.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { clk screen_row[9]~reg0 comb~3 LFSR_5bit:M1|D123456789[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[9] {} } { 0.000ns 0.000ns 0.774ns 1.209ns 4.014ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { clk screen_row[9]~reg0 comb~3 LFSR_5bit:M1|D123456789[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[9] {} } { 0.000ns 0.000ns 0.774ns 1.209ns 4.014ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "LFSR_5bit.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/LFSR_5bit.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.640 ns" { LFSR_5bit:M1|D123456789[9] LFSR_5bit:M1|easy_t knife~2413 knife~2434 knife~2442 Equal52~1 knife~2444 screen_state~756 screen_state~757 screen_state~758 screen_state~762 screen_state~763 screen_state~846 screen_state~890 screen_state~916 screen_state~918 Selector399~0 screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.640 ns" { LFSR_5bit:M1|D123456789[9] {} LFSR_5bit:M1|easy_t {} knife~2413 {} knife~2434 {} knife~2442 {} Equal52~1 {} knife~2444 {} screen_state~756 {} screen_state~757 {} screen_state~758 {} screen_state~762 {} screen_state~763 {} screen_state~846 {} screen_state~890 {} screen_state~916 {} screen_state~918 {} Selector399~0 {} screen_state.0011 {} } { 0.000ns 0.831ns 1.237ns 0.182ns 1.581ns 0.425ns 0.496ns 1.279ns 0.182ns 1.095ns 0.433ns 0.428ns 1.607ns 1.255ns 1.560ns 0.340ns 0.182ns 0.430ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.292ns 0.114ns 0.442ns 0.114ns 0.590ns 0.442ns 0.292ns 0.590ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk screen_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} screen_state.0011 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.702 ns" { clk screen_row[9]~reg0 comb~3 LFSR_5bit:M1|D123456789[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.702 ns" { clk {} clk~out0 {} screen_row[9]~reg0 {} comb~3 {} LFSR_5bit:M1|D123456789[9] {} } { 0.000ns 0.000ns 0.774ns 1.209ns 4.014ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "human_col\[0\] screen_col\[19\]\$latch clk 11.324 ns " "Info: Found hold time violation between source  pin or register \"human_col\[0\]\" and destination pin or register \"screen_col\[19\]\$latch\" for clock \"clk\" (Hold time is 11.324 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.832 ns + Largest " "Info: + Largest clock skew is 14.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.734 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[15\]~reg0 2 REG LC_X3_Y14_N3 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X3_Y14_N3; Fanout = 6; REG Node = 'screen_row\[15\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[15]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.442 ns) 4.821 ns comb~4 3 COMB LC_X7_Y14_N4 5 " "Info: 3: + IC(1.201 ns) + CELL(0.442 ns) = 4.821 ns; Loc. = LC_X7_Y14_N4; Fanout = 5; COMB Node = 'comb~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { screen_row[15]~reg0 comb~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.590 ns) 6.576 ns Equal127~0 4 COMB LC_X5_Y14_N9 3 " "Info: 4: + IC(1.165 ns) + CELL(0.590 ns) = 6.576 ns; Loc. = LC_X5_Y14_N9; Fanout = 3; COMB Node = 'Equal127~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { comb~4 Equal127~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 269 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.114 ns) 7.443 ns Equal127~1 5 COMB LC_X4_Y14_N4 10 " "Info: 5: + IC(0.753 ns) + CELL(0.114 ns) = 7.443 ns; Loc. = LC_X4_Y14_N4; Fanout = 10; COMB Node = 'Equal127~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { Equal127~0 Equal127~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 269 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.590 ns) 9.163 ns Selector532~0 6 COMB LC_X6_Y14_N7 20 " "Info: 6: + IC(1.130 ns) + CELL(0.590 ns) = 9.163 ns; Loc. = LC_X6_Y14_N7; Fanout = 20; COMB Node = 'Selector532~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Equal127~1 Selector532~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 9.902 ns WideOr59~0 7 COMB LC_X6_Y14_N6 5 " "Info: 7: + IC(0.447 ns) + CELL(0.292 ns) = 9.902 ns; Loc. = LC_X6_Y14_N6; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Selector532~0 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.114 ns) 11.505 ns WideOr59~1 8 COMB LC_X4_Y13_N6 1 " "Info: 8: + IC(1.489 ns) + CELL(0.114 ns) = 11.505 ns; Loc. = LC_X4_Y13_N6; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.801 ns WideNor0 9 COMB LC_X4_Y13_N7 27 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 11.801 ns; Loc. = LC_X4_Y13_N7; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.114 ns) 13.529 ns Selector503~2 10 COMB LC_X8_Y10_N2 32 " "Info: 10: + IC(1.614 ns) + CELL(0.114 ns) = 13.529 ns; Loc. = LC_X8_Y10_N2; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { WideNor0 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.091 ns) + CELL(0.114 ns) 17.734 ns screen_col\[19\]\$latch 11 REG LC_X3_Y9_N3 1 " "Info: 11: + IC(4.091 ns) + CELL(0.114 ns) = 17.734 ns; Loc. = LC_X3_Y9_N3; Fanout = 1; REG Node = 'screen_col\[19\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.205 ns" { Selector503~2 screen_col[19]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.888 ns ( 27.56 % ) " "Info: Total cell delay = 4.888 ns ( 27.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.846 ns ( 72.44 % ) " "Info: Total interconnect delay = 12.846 ns ( 72.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.734 ns" { clk screen_row[15]~reg0 comb~4 Equal127~0 Equal127~1 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[19]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.734 ns" { clk {} clk~out0 {} screen_row[15]~reg0 {} comb~4 {} Equal127~0 {} Equal127~1 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[19]$latch {} } { 0.000ns 0.000ns 0.774ns 1.201ns 1.165ns 0.753ns 1.130ns 0.447ns 1.489ns 0.182ns 1.614ns 4.091ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns human_col\[0\] 2 REG LC_X7_Y7_N0 129 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X7_Y7_N0; Fanout = 129; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk human_col[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} human_col[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.734 ns" { clk screen_row[15]~reg0 comb~4 Equal127~0 Equal127~1 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[19]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.734 ns" { clk {} clk~out0 {} screen_row[15]~reg0 {} comb~4 {} Equal127~0 {} Equal127~1 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[19]$latch {} } { 0.000ns 0.000ns 0.774ns 1.201ns 1.165ns 0.753ns 1.130ns 0.447ns 1.489ns 0.182ns 1.614ns 4.091ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk human_col[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} human_col[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.284 ns - Shortest register register " "Info: - Shortest register to register delay is 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns human_col\[0\] 1 REG LC_X7_Y7_N0 129 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N0; Fanout = 129; REG Node = 'human_col\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { human_col[0] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(0.114 ns) 1.808 ns Selector552~5 2 COMB LC_X3_Y9_N4 1 " "Info: 2: + IC(1.694 ns) + CELL(0.114 ns) = 1.808 ns; Loc. = LC_X3_Y9_N4; Fanout = 1; COMB Node = 'Selector552~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { human_col[0] Selector552~5 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.292 ns) 2.545 ns Selector552~6 3 COMB LC_X3_Y9_N2 1 " "Info: 3: + IC(0.445 ns) + CELL(0.292 ns) = 2.545 ns; Loc. = LC_X3_Y9_N2; Fanout = 1; COMB Node = 'Selector552~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { Selector552~5 Selector552~6 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 3.284 ns screen_col\[19\]\$latch 4 REG LC_X3_Y9_N3 1 " "Info: 4: + IC(0.447 ns) + CELL(0.292 ns) = 3.284 ns; Loc. = LC_X3_Y9_N3; Fanout = 1; REG Node = 'screen_col\[19\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Selector552~6 screen_col[19]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.698 ns ( 21.25 % ) " "Info: Total cell delay = 0.698 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.586 ns ( 78.75 % ) " "Info: Total interconnect delay = 2.586 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { human_col[0] Selector552~5 Selector552~6 screen_col[19]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { human_col[0] {} Selector552~5 {} Selector552~6 {} screen_col[19]$latch {} } { 0.000ns 1.694ns 0.445ns 0.447ns } { 0.000ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.734 ns" { clk screen_row[15]~reg0 comb~4 Equal127~0 Equal127~1 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[19]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.734 ns" { clk {} clk~out0 {} screen_row[15]~reg0 {} comb~4 {} Equal127~0 {} Equal127~1 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[19]$latch {} } { 0.000ns 0.000ns 0.774ns 1.201ns 1.165ns 0.753ns 1.130ns 0.447ns 1.489ns 0.182ns 1.614ns 4.091ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk human_col[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} human_col[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.284 ns" { human_col[0] Selector552~5 Selector552~6 screen_col[19]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.284 ns" { human_col[0] {} Selector552~5 {} Selector552~6 {} screen_col[19]$latch {} } { 0.000ns 1.694ns 0.445ns 0.447ns } { 0.000ns 0.114ns 0.292ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_state.0011 right_btn clk 17.386 ns register " "Info: tsu for register \"LCD_state.0011\" (data pin = \"right_btn\", clock pin = \"clk\") is 17.386 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.311 ns + Longest pin register " "Info: + Longest pin to register delay is 20.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 12; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.338 ns) + CELL(0.442 ns) 10.255 ns Selector406~44 2 COMB LC_X31_Y13_N1 1 " "Info: 2: + IC(8.338 ns) + CELL(0.442 ns) = 10.255 ns; Loc. = LC_X31_Y13_N1; Fanout = 1; COMB Node = 'Selector406~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.780 ns" { right_btn Selector406~44 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 10.792 ns Selector406~45 3 COMB LC_X31_Y13_N7 2 " "Info: 3: + IC(0.423 ns) + CELL(0.114 ns) = 10.792 ns; Loc. = LC_X31_Y13_N7; Fanout = 2; COMB Node = 'Selector406~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Selector406~44 Selector406~45 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.590 ns) 12.497 ns Selector406~57 4 COMB LC_X27_Y13_N2 1 " "Info: 4: + IC(1.115 ns) + CELL(0.590 ns) = 12.497 ns; Loc. = LC_X27_Y13_N2; Fanout = 1; COMB Node = 'Selector406~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Selector406~45 Selector406~57 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.793 ns Selector406~58 5 COMB LC_X27_Y13_N3 1 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 12.793 ns; Loc. = LC_X27_Y13_N3; Fanout = 1; COMB Node = 'Selector406~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~57 Selector406~58 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.089 ns Selector406~59 6 COMB LC_X27_Y13_N4 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 13.089 ns; Loc. = LC_X27_Y13_N4; Fanout = 1; COMB Node = 'Selector406~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~58 Selector406~59 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 13.543 ns Selector406~60 7 COMB LC_X27_Y13_N5 1 " "Info: 7: + IC(0.340 ns) + CELL(0.114 ns) = 13.543 ns; Loc. = LC_X27_Y13_N5; Fanout = 1; COMB Node = 'Selector406~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector406~59 Selector406~60 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.839 ns Selector406~61 8 COMB LC_X27_Y13_N6 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 13.839 ns; Loc. = LC_X27_Y13_N6; Fanout = 1; COMB Node = 'Selector406~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~60 Selector406~61 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 14.135 ns Selector406~62 9 COMB LC_X27_Y13_N7 1 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 14.135 ns; Loc. = LC_X27_Y13_N7; Fanout = 1; COMB Node = 'Selector406~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~61 Selector406~62 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.114 ns) 15.455 ns Selector406~63 10 COMB LC_X27_Y14_N3 1 " "Info: 10: + IC(1.206 ns) + CELL(0.114 ns) = 15.455 ns; Loc. = LC_X27_Y14_N3; Fanout = 1; COMB Node = 'Selector406~63'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { Selector406~62 Selector406~63 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 15.751 ns Selector406~64 11 COMB LC_X27_Y14_N4 1 " "Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 15.751 ns; Loc. = LC_X27_Y14_N4; Fanout = 1; COMB Node = 'Selector406~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~63 Selector406~64 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.114 ns) 17.423 ns Selector406~65 12 COMB LC_X30_Y16_N3 1 " "Info: 12: + IC(1.558 ns) + CELL(0.114 ns) = 17.423 ns; Loc. = LC_X30_Y16_N3; Fanout = 1; COMB Node = 'Selector406~65'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { Selector406~64 Selector406~65 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 17.719 ns Selector406~66 13 COMB LC_X30_Y16_N4 1 " "Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 17.719 ns; Loc. = LC_X30_Y16_N4; Fanout = 1; COMB Node = 'Selector406~66'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~65 Selector406~66 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 18.173 ns Selector406~67 14 COMB LC_X30_Y16_N5 1 " "Info: 14: + IC(0.340 ns) + CELL(0.114 ns) = 18.173 ns; Loc. = LC_X30_Y16_N5; Fanout = 1; COMB Node = 'Selector406~67'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Selector406~66 Selector406~67 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 18.469 ns Selector406~68 15 COMB LC_X30_Y16_N6 1 " "Info: 15: + IC(0.182 ns) + CELL(0.114 ns) = 18.469 ns; Loc. = LC_X30_Y16_N6; Fanout = 1; COMB Node = 'Selector406~68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~67 Selector406~68 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.114 ns) 19.022 ns Selector406~74 16 COMB LC_X30_Y16_N0 1 " "Info: 16: + IC(0.439 ns) + CELL(0.114 ns) = 19.022 ns; Loc. = LC_X30_Y16_N0; Fanout = 1; COMB Node = 'Selector406~74'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { Selector406~68 Selector406~74 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 19.318 ns Selector406~71 17 COMB LC_X30_Y16_N1 5 " "Info: 17: + IC(0.182 ns) + CELL(0.114 ns) = 19.318 ns; Loc. = LC_X30_Y16_N1; Fanout = 5; COMB Node = 'Selector406~71'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { Selector406~74 Selector406~71 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.309 ns) 20.311 ns LCD_state.0011 18 REG LC_X31_Y16_N9 3 " "Info: 18: + IC(0.684 ns) + CELL(0.309 ns) = 20.311 ns; Loc. = LC_X31_Y16_N9; Fanout = 3; REG Node = 'LCD_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { Selector406~71 LCD_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.412 ns ( 21.72 % ) " "Info: Total cell delay = 4.412 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.899 ns ( 78.28 % ) " "Info: Total interconnect delay = 15.899 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.311 ns" { right_btn Selector406~44 Selector406~45 Selector406~57 Selector406~58 Selector406~59 Selector406~60 Selector406~61 Selector406~62 Selector406~63 Selector406~64 Selector406~65 Selector406~66 Selector406~67 Selector406~68 Selector406~74 Selector406~71 LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.311 ns" { right_btn {} right_btn~out0 {} Selector406~44 {} Selector406~45 {} Selector406~57 {} Selector406~58 {} Selector406~59 {} Selector406~60 {} Selector406~61 {} Selector406~62 {} Selector406~63 {} Selector406~64 {} Selector406~65 {} Selector406~66 {} Selector406~67 {} Selector406~68 {} Selector406~74 {} Selector406~71 {} LCD_state.0011 {} } { 0.000ns 0.000ns 8.338ns 0.423ns 1.115ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 1.206ns 0.182ns 1.558ns 0.182ns 0.340ns 0.182ns 0.439ns 0.182ns 0.684ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns LCD_state.0011 2 REG LC_X31_Y16_N9 3 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X31_Y16_N9; Fanout = 3; REG Node = 'LCD_state.0011'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.311 ns" { right_btn Selector406~44 Selector406~45 Selector406~57 Selector406~58 Selector406~59 Selector406~60 Selector406~61 Selector406~62 Selector406~63 Selector406~64 Selector406~65 Selector406~66 Selector406~67 Selector406~68 Selector406~74 Selector406~71 LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.311 ns" { right_btn {} right_btn~out0 {} Selector406~44 {} Selector406~45 {} Selector406~57 {} Selector406~58 {} Selector406~59 {} Selector406~60 {} Selector406~61 {} Selector406~62 {} Selector406~63 {} Selector406~64 {} Selector406~65 {} Selector406~66 {} Selector406~67 {} Selector406~68 {} Selector406~74 {} Selector406~71 {} LCD_state.0011 {} } { 0.000ns 0.000ns 8.338ns 0.423ns 1.115ns 0.182ns 0.182ns 0.340ns 0.182ns 0.182ns 1.206ns 0.182ns 1.558ns 0.182ns 0.340ns 0.182ns 0.439ns 0.182ns 0.684ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.590ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { clk LCD_state.0011 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { clk {} clk~out0 {} LCD_state.0011 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk screen_col\[15\] screen_col\[15\]\$latch 23.218 ns register " "Info: tco from clock \"clk\" to destination pin \"screen_col\[15\]\" through register \"screen_col\[15\]\$latch\" is 23.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.667 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.935 ns) 3.178 ns screen_row\[15\]~reg0 2 REG LC_X3_Y14_N3 6 " "Info: 2: + IC(0.774 ns) + CELL(0.935 ns) = 3.178 ns; Loc. = LC_X3_Y14_N3; Fanout = 6; REG Node = 'screen_row\[15\]~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk screen_row[15]~reg0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.442 ns) 4.821 ns comb~4 3 COMB LC_X7_Y14_N4 5 " "Info: 3: + IC(1.201 ns) + CELL(0.442 ns) = 4.821 ns; Loc. = LC_X7_Y14_N4; Fanout = 5; COMB Node = 'comb~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { screen_row[15]~reg0 comb~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.590 ns) 6.576 ns Equal127~0 4 COMB LC_X5_Y14_N9 3 " "Info: 4: + IC(1.165 ns) + CELL(0.590 ns) = 6.576 ns; Loc. = LC_X5_Y14_N9; Fanout = 3; COMB Node = 'Equal127~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { comb~4 Equal127~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 269 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.114 ns) 7.443 ns Equal127~1 5 COMB LC_X4_Y14_N4 10 " "Info: 5: + IC(0.753 ns) + CELL(0.114 ns) = 7.443 ns; Loc. = LC_X4_Y14_N4; Fanout = 10; COMB Node = 'Equal127~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { Equal127~0 Equal127~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 269 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.590 ns) 9.163 ns Selector532~0 6 COMB LC_X6_Y14_N7 20 " "Info: 6: + IC(1.130 ns) + CELL(0.590 ns) = 9.163 ns; Loc. = LC_X6_Y14_N7; Fanout = 20; COMB Node = 'Selector532~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { Equal127~1 Selector532~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.292 ns) 9.902 ns WideOr59~0 7 COMB LC_X6_Y14_N6 5 " "Info: 7: + IC(0.447 ns) + CELL(0.292 ns) = 9.902 ns; Loc. = LC_X6_Y14_N6; Fanout = 5; COMB Node = 'WideOr59~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { Selector532~0 WideOr59~0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.114 ns) 11.505 ns WideOr59~1 8 COMB LC_X4_Y13_N6 1 " "Info: 8: + IC(1.489 ns) + CELL(0.114 ns) = 11.505 ns; Loc. = LC_X4_Y13_N6; Fanout = 1; COMB Node = 'WideOr59~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { WideOr59~0 WideOr59~1 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 692 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 11.801 ns WideNor0 9 COMB LC_X4_Y13_N7 27 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 11.801 ns; Loc. = LC_X4_Y13_N7; Fanout = 27; COMB Node = 'WideNor0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { WideOr59~1 WideNor0 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.114 ns) 13.529 ns Selector503~2 10 COMB LC_X8_Y10_N2 32 " "Info: 10: + IC(1.614 ns) + CELL(0.114 ns) = 13.529 ns; Loc. = LC_X8_Y10_N2; Fanout = 32; COMB Node = 'Selector503~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { WideNor0 Selector503~2 } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 256 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.114 ns) 17.667 ns screen_col\[15\]\$latch 11 REG LC_X11_Y8_N5 1 " "Info: 11: + IC(4.024 ns) + CELL(0.114 ns) = 17.667 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; REG Node = 'screen_col\[15\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { Selector503~2 screen_col[15]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.888 ns ( 27.67 % ) " "Info: Total cell delay = 4.888 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.779 ns ( 72.33 % ) " "Info: Total interconnect delay = 12.779 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.667 ns" { clk screen_row[15]~reg0 comb~4 Equal127~0 Equal127~1 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[15]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.667 ns" { clk {} clk~out0 {} screen_row[15]~reg0 {} comb~4 {} Equal127~0 {} Equal127~1 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[15]$latch {} } { 0.000ns 0.000ns 0.774ns 1.201ns 1.165ns 0.753ns 1.130ns 0.447ns 1.489ns 0.182ns 1.614ns 4.024ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.551 ns + Longest register pin " "Info: + Longest register to pin delay is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns screen_col\[15\]\$latch 1 REG LC_X11_Y8_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; REG Node = 'screen_col\[15\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { screen_col[15]$latch } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.427 ns) + CELL(2.124 ns) 5.551 ns screen_col\[15\] 2 PIN PIN_43 0 " "Info: 2: + IC(3.427 ns) + CELL(2.124 ns) = 5.551 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'screen_col\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { screen_col[15]$latch screen_col[15] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 38.26 % ) " "Info: Total cell delay = 2.124 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.427 ns ( 61.74 % ) " "Info: Total interconnect delay = 3.427 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { screen_col[15]$latch screen_col[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { screen_col[15]$latch {} screen_col[15] {} } { 0.000ns 3.427ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.667 ns" { clk screen_row[15]~reg0 comb~4 Equal127~0 Equal127~1 Selector532~0 WideOr59~0 WideOr59~1 WideNor0 Selector503~2 screen_col[15]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.667 ns" { clk {} clk~out0 {} screen_row[15]~reg0 {} comb~4 {} Equal127~0 {} Equal127~1 {} Selector532~0 {} WideOr59~0 {} WideOr59~1 {} WideNor0 {} Selector503~2 {} screen_col[15]$latch {} } { 0.000ns 0.000ns 0.774ns 1.201ns 1.165ns 0.753ns 1.130ns 0.447ns 1.489ns 0.182ns 1.614ns 4.024ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.590ns 0.114ns 0.590ns 0.292ns 0.114ns 0.114ns 0.114ns 0.114ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { screen_col[15]$latch screen_col[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { screen_col[15]$latch {} screen_col[15] {} } { 0.000ns 3.427ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "human_col\[1\] right_btn clk -5.492 ns register " "Info: th for register \"human_col\[1\]\" (data pin = \"right_btn\", clock pin = \"clk\") is -5.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_28 266 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 266; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns human_col\[1\] 2 REG LC_X7_Y7_N6 111 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X7_Y7_N6; Fanout = 111; REG Node = 'human_col\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { clk human_col[1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} human_col[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.409 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns right_btn 1 PIN PIN_224 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_224; Fanout = 12; PIN Node = 'right_btn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_btn } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.625 ns) + CELL(0.309 ns) 8.409 ns human_col\[1\] 2 REG LC_X7_Y7_N6 111 " "Info: 2: + IC(6.625 ns) + CELL(0.309 ns) = 8.409 ns; Loc. = LC_X7_Y7_N6; Fanout = 111; REG Node = 'human_col\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { right_btn human_col[1] } "NODE_NAME" } } { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 21.22 % ) " "Info: Total cell delay = 1.784 ns ( 21.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.625 ns ( 78.78 % ) " "Info: Total interconnect delay = 6.625 ns ( 78.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { right_btn human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { right_btn {} right_btn~out0 {} human_col[1] {} } { 0.000ns 0.000ns 6.625ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk {} clk~out0 {} human_col[1] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.409 ns" { right_btn human_col[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.409 ns" { right_btn {} right_btn~out0 {} human_col[1] {} } { 0.000ns 0.000ns 6.625ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 18:13:00 2020 " "Info: Processing ended: Mon Dec 14 18:13:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
