
2moto1enco_c6t6a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a00  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08006b10  08006b10  00016b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b3c  08006b3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006b3c  08006b3c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b3c  08006b3c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006b3c  08006b3c  00016b3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b44  08006b44  00016b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006b48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000354  20000010  08006b58  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08006b58  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017b79  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003052  00000000  00000000  00037bf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001048  00000000  00000000  0003ac48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb8  00000000  00000000  0003bc90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b398  00000000  00000000  0003c948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000122e5  00000000  00000000  00057ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f6e4  00000000  00000000  00069fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000477c  00000000  00000000  000f96ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000fde28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08006af8 	.word	0x08006af8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08006af8 	.word	0x08006af8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2f>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a04:	bf24      	itt	cs
 8000a06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a0e:	d90d      	bls.n	8000a2c <__aeabi_d2f+0x30>
 8000a10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a30:	d121      	bne.n	8000a76 <__aeabi_d2f+0x7a>
 8000a32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a36:	bfbc      	itt	lt
 8000a38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	4770      	bxlt	lr
 8000a3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a46:	f1c2 0218 	rsb	r2, r2, #24
 8000a4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a52:	fa20 f002 	lsr.w	r0, r0, r2
 8000a56:	bf18      	it	ne
 8000a58:	f040 0001 	orrne.w	r0, r0, #1
 8000a5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a68:	ea40 000c 	orr.w	r0, r0, ip
 8000a6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a74:	e7cc      	b.n	8000a10 <__aeabi_d2f+0x14>
 8000a76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a7a:	d107      	bne.n	8000a8c <__aeabi_d2f+0x90>
 8000a7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a80:	bf1e      	ittt	ne
 8000a82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bxne	lr
 8000a8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <setCSLine>:
#include "AMT22.h"


void setCSLine(GPIO_TypeDef *encoderPort, uint16_t encoderPin,
		GPIO_PinState csLine) {
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	807b      	strh	r3, [r7, #2]
 8001090:	4613      	mov	r3, r2
 8001092:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8001094:	787a      	ldrb	r2, [r7, #1]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	4619      	mov	r1, r3
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f002 feb2 	bl	8003e04 <HAL_GPIO_WritePin>

}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <spiWriteRead>:


uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte,
		GPIO_TypeDef *encoderPort, uint16_t encoderPin, uint8_t releaseLine) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	461a      	mov	r2, r3
 80010b4:	460b      	mov	r3, r1
 80010b6:	72fb      	strb	r3, [r7, #11]
 80010b8:	4613      	mov	r3, r2
 80010ba:	813b      	strh	r3, [r7, #8]
	uint8_t data;
	setCSLine(encoderPort, encoderPin, GPIO_PIN_RESET);
 80010bc:	893b      	ldrh	r3, [r7, #8]
 80010be:	2200      	movs	r2, #0
 80010c0:	4619      	mov	r1, r3
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ffde 	bl	8001084 <setCSLine>
	delay(docDelay);
 80010c8:	2003      	movs	r0, #3
 80010ca:	f000 f901 	bl	80012d0 <delay>
	HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 80010ce:	f107 0217 	add.w	r2, r7, #23
 80010d2:	f107 010b 	add.w	r1, r7, #11
 80010d6:	230a      	movs	r3, #10
 80010d8:	9300      	str	r3, [sp, #0]
 80010da:	2301      	movs	r3, #1
 80010dc:	68f8      	ldr	r0, [r7, #12]
 80010de:	f003 fb7b 	bl	80047d8 <HAL_SPI_TransmitReceive>
	delay(docDelay);
 80010e2:	2003      	movs	r0, #3
 80010e4:	f000 f8f4 	bl	80012d0 <delay>
	setCSLine(encoderPort, encoderPin, releaseLine);
 80010e8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80010ec:	893b      	ldrh	r3, [r7, #8]
 80010ee:	4619      	mov	r1, r3
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff ffc7 	bl	8001084 <setCSLine>
	return data;
 80010f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin, uint8_t resolution) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b08c      	sub	sp, #48	; 0x30
 8001104:	af02      	add	r7, sp, #8
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	4611      	mov	r1, r2
 800110c:	461a      	mov	r2, r3
 800110e:	460b      	mov	r3, r1
 8001110:	80fb      	strh	r3, [r7, #6]
 8001112:	4613      	mov	r3, r2
 8001114:	717b      	strb	r3, [r7, #5]

	DWT_Delay_Init();
 8001116:	f000 f8ed 	bl	80012f4 <DWT_Delay_Init>

	uint16_t currentPosition = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t binaryArray[16];
	currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0) << 8;
 800111e:	88fb      	ldrh	r3, [r7, #6]
 8001120:	2200      	movs	r2, #0
 8001122:	9200      	str	r2, [sp, #0]
 8001124:	68ba      	ldr	r2, [r7, #8]
 8001126:	2100      	movs	r1, #0
 8001128:	68f8      	ldr	r0, [r7, #12]
 800112a:	f7ff ffbd 	bl	80010a8 <spiWriteRead>
 800112e:	4603      	mov	r3, r0
 8001130:	b29b      	uxth	r3, r3
 8001132:	021b      	lsls	r3, r3, #8
 8001134:	84fb      	strh	r3, [r7, #38]	; 0x26
	delay(docDelay);
 8001136:	2003      	movs	r0, #3
 8001138:	f000 f8ca 	bl	80012d0 <delay>
	currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1);
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	2201      	movs	r2, #1
 8001140:	9200      	str	r2, [sp, #0]
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	2100      	movs	r1, #0
 8001146:	68f8      	ldr	r0, [r7, #12]
 8001148:	f7ff ffae 	bl	80010a8 <spiWriteRead>
 800114c:	4603      	mov	r3, r0
 800114e:	b29a      	uxth	r2, r3
 8001150:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001152:	4313      	orrs	r3, r2
 8001154:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (int i = 0; i < 16; i++)
 8001156:	2300      	movs	r3, #0
 8001158:	623b      	str	r3, [r7, #32]
 800115a:	e010      	b.n	800117e <getPositionSPI+0x7e>
		binaryArray[i] = (0x01) & (currentPosition >> (i));
 800115c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800115e:	6a3b      	ldr	r3, [r7, #32]
 8001160:	fa42 f303 	asr.w	r3, r2, r3
 8001164:	b2db      	uxtb	r3, r3
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	b2d9      	uxtb	r1, r3
 800116c:	f107 0210 	add.w	r2, r7, #16
 8001170:	6a3b      	ldr	r3, [r7, #32]
 8001172:	4413      	add	r3, r2
 8001174:	460a      	mov	r2, r1
 8001176:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 8001178:	6a3b      	ldr	r3, [r7, #32]
 800117a:	3301      	adds	r3, #1
 800117c:	623b      	str	r3, [r7, #32]
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	2b0f      	cmp	r3, #15
 8001182:	ddeb      	ble.n	800115c <getPositionSPI+0x5c>
	if ((binaryArray[15]
 8001184:	7ffb      	ldrb	r3, [r7, #31]
 8001186:	4619      	mov	r1, r3
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001188:	7f7a      	ldrb	r2, [r7, #29]
 800118a:	7efb      	ldrb	r3, [r7, #27]
 800118c:	4053      	eors	r3, r2
 800118e:	b2da      	uxtb	r2, r3
 8001190:	7e7b      	ldrb	r3, [r7, #25]
 8001192:	4053      	eors	r3, r2
 8001194:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 8001196:	7dfb      	ldrb	r3, [r7, #23]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 8001198:	4053      	eors	r3, r2
 800119a:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 800119c:	7d7b      	ldrb	r3, [r7, #21]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 800119e:	4053      	eors	r3, r2
 80011a0:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 80011a2:	7cfb      	ldrb	r3, [r7, #19]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011a4:	4053      	eors	r3, r2
 80011a6:	b2da      	uxtb	r2, r3
					^ binaryArray[1]))
 80011a8:	7c7b      	ldrb	r3, [r7, #17]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	bf0c      	ite	eq
 80011ae:	2301      	moveq	r3, #1
 80011b0:	2300      	movne	r3, #0
 80011b2:	b2db      	uxtb	r3, r3
	if ((binaryArray[15]
 80011b4:	4299      	cmp	r1, r3
 80011b6:	d11e      	bne.n	80011f6 <getPositionSPI+0xf6>
			&& (binaryArray[14]
 80011b8:	7fbb      	ldrb	r3, [r7, #30]
 80011ba:	4619      	mov	r1, r3
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011bc:	7f3a      	ldrb	r2, [r7, #28]
 80011be:	7ebb      	ldrb	r3, [r7, #26]
 80011c0:	4053      	eors	r3, r2
 80011c2:	b2da      	uxtb	r2, r3
 80011c4:	7e3b      	ldrb	r3, [r7, #24]
 80011c6:	4053      	eors	r3, r2
 80011c8:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80011ca:	7dbb      	ldrb	r3, [r7, #22]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011cc:	4053      	eors	r3, r2
 80011ce:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80011d0:	7d3b      	ldrb	r3, [r7, #20]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011d2:	4053      	eors	r3, r2
 80011d4:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80011d6:	7cbb      	ldrb	r3, [r7, #18]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011d8:	4053      	eors	r3, r2
 80011da:	b2da      	uxtb	r2, r3
							^ binaryArray[0]))) {
 80011dc:	7c3b      	ldrb	r3, [r7, #16]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011de:	429a      	cmp	r2, r3
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
			&& (binaryArray[14]
 80011e8:	4299      	cmp	r1, r3
 80011ea:	d104      	bne.n	80011f6 <getPositionSPI+0xf6>
		currentPosition &= 0x3FFF;
 80011ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80011ee:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80011f2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80011f4:	e002      	b.n	80011fc <getPositionSPI+0xfc>
	} else {
		currentPosition = 0xFFFF; //bad position
 80011f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011fa:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
	if ((resolution == RES12) && (currentPosition != 0xFFFF))
 80011fc:	797b      	ldrb	r3, [r7, #5]
 80011fe:	2b0c      	cmp	r3, #12
 8001200:	d107      	bne.n	8001212 <getPositionSPI+0x112>
 8001202:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001204:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001208:	4293      	cmp	r3, r2
 800120a:	d002      	beq.n	8001212 <getPositionSPI+0x112>
		currentPosition = currentPosition >> 2;
 800120c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800120e:	089b      	lsrs	r3, r3, #2
 8001210:	84fb      	strh	r3, [r7, #38]	; 0x26
	return currentPosition;
 8001212:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001214:	4618      	mov	r0, r3
 8001216:	3728      	adds	r7, #40	; 0x28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <calculateAngle>:
	spiWriteRead(hspi, AMT22_ZERO, encoderPort, encoderPin, 1);
	delay( docDelayLong + docDelayLong);

}

float calculateAngle(uint16_t encoderValue, uint8_t bitDepth) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	460a      	mov	r2, r1
 8001226:	80fb      	strh	r3, [r7, #6]
 8001228:	4613      	mov	r3, r2
 800122a:	717b      	strb	r3, [r7, #5]
	float angle = 0.0;
 800122c:	f04f 0300 	mov.w	r3, #0
 8001230:	60fb      	str	r3, [r7, #12]
	if (bitDepth == 12) {
 8001232:	797b      	ldrb	r3, [r7, #5]
 8001234:	2b0c      	cmp	r3, #12
 8001236:	d11e      	bne.n	8001276 <calculateAngle+0x5a>
		angle = ((float) encoderValue * 360.00)/ ENCODER_RESOLUTION_12_BIT;
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fce4 	bl	8000c08 <__aeabi_ui2f>
 8001240:	4603      	mov	r3, r0
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f8e8 	bl	8000418 <__aeabi_f2d>
 8001248:	f04f 0200 	mov.w	r2, #0
 800124c:	4b1d      	ldr	r3, [pc, #116]	; (80012c4 <calculateAngle+0xa8>)
 800124e:	f7ff f93b 	bl	80004c8 <__aeabi_dmul>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <calculateAngle+0xac>)
 8001260:	f7ff fa5c 	bl	800071c <__aeabi_ddiv>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4610      	mov	r0, r2
 800126a:	4619      	mov	r1, r3
 800126c:	f7ff fbc6 	bl	80009fc <__aeabi_d2f>
 8001270:	4603      	mov	r3, r0
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	e020      	b.n	80012b8 <calculateAngle+0x9c>
	} else if (bitDepth == 14) {
 8001276:	797b      	ldrb	r3, [r7, #5]
 8001278:	2b0e      	cmp	r3, #14
 800127a:	d11d      	bne.n	80012b8 <calculateAngle+0x9c>
		angle = ((float) encoderValue * 360.00)/ ENCODER_RESOLUTION_14_BIT;
 800127c:	88fb      	ldrh	r3, [r7, #6]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fcc2 	bl	8000c08 <__aeabi_ui2f>
 8001284:	4603      	mov	r3, r0
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff f8c6 	bl	8000418 <__aeabi_f2d>
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <calculateAngle+0xa8>)
 8001292:	f7ff f919 	bl	80004c8 <__aeabi_dmul>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f04f 0200 	mov.w	r2, #0
 80012a2:	4b0a      	ldr	r3, [pc, #40]	; (80012cc <calculateAngle+0xb0>)
 80012a4:	f7ff fa3a 	bl	800071c <__aeabi_ddiv>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f7ff fba4 	bl	80009fc <__aeabi_d2f>
 80012b4:	4603      	mov	r3, r0
 80012b6:	60fb      	str	r3, [r7, #12]
	}

	//  0.2   
	//angle = roundf(angle * 100.0) / 100.0;
	return angle;
 80012b8:	68fb      	ldr	r3, [r7, #12]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40768000 	.word	0x40768000
 80012c8:	40b00000 	.word	0x40b00000
 80012cc:	40d00000 	.word	0x40d00000

080012d0 <delay>:
	spiWriteRead((SPI_HandleTypeDef*) &hspi, AMT22_RESET, encoderPort,	encoderPin, 1);
	delay(docDelayLong);
}

//  ,    
void delay(uint32_t delayTime) {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

	DWT_Delay_us(delayTime);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 f83b 	bl	8001354 <DWT_Delay_us>
//	while ((__HAL_TIM_GET_COUNTER(timer) - start_time) < delayTime) {
//		// wait suka
//	}
//	HAL_TIM_Base_Stop(timer);
//	__HAL_RCC_TIM2_CLK_DISABLE();
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <startDWT>:

int startDWT(){
 80012e6:	b580      	push	{r7, lr}
 80012e8:	af00      	add	r7, sp, #0

	 DWT_Delay_Init();
 80012ea:	f000 f803 	bl	80012f4 <DWT_Delay_Init>

}
 80012ee:	bf00      	nop
 80012f0:	4618      	mov	r0, r3
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <DWT_Delay_Init>:
 */

#include "DWT_Delay.h"

uint32_t DWT_Delay_Init()
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <DWT_Delay_Init+0x58>)
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	4a13      	ldr	r2, [pc, #76]	; (800134c <DWT_Delay_Init+0x58>)
 80012fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001302:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001304:	4b11      	ldr	r3, [pc, #68]	; (800134c <DWT_Delay_Init+0x58>)
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	4a10      	ldr	r2, [pc, #64]	; (800134c <DWT_Delay_Init+0x58>)
 800130a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800130e:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001310:	4b0f      	ldr	r3, [pc, #60]	; (8001350 <DWT_Delay_Init+0x5c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <DWT_Delay_Init+0x5c>)
 8001316:	f023 0301 	bic.w	r3, r3, #1
 800131a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800131c:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <DWT_Delay_Init+0x5c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a0b      	ldr	r2, [pc, #44]	; (8001350 <DWT_Delay_Init+0x5c>)
 8001322:	f043 0301 	orr.w	r3, r3, #1
 8001326:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8001328:	4b09      	ldr	r3, [pc, #36]	; (8001350 <DWT_Delay_Init+0x5c>)
 800132a:	2200      	movs	r2, #0
 800132c:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800132e:	bf00      	nop
    __ASM volatile ("NOP");
 8001330:	bf00      	nop
    __ASM volatile ("NOP");
 8001332:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8001334:	4b06      	ldr	r3, [pc, #24]	; (8001350 <DWT_Delay_Init+0x5c>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 800133c:	2300      	movs	r3, #0
 800133e:	e000      	b.n	8001342 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8001340:	2301      	movs	r3, #1
    }
}
 8001342:	4618      	mov	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	bc80      	pop	{r7}
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	e000edf0 	.word	0xe000edf0
 8001350:	e0001000 	.word	0xe0001000

08001354 <DWT_Delay_us>:

// This Function Provides Delay In Microseconds Using DWT
void DWT_Delay_us(volatile uint32_t au32_microseconds)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 800135c:	4b0f      	ldr	r3, [pc, #60]	; (800139c <DWT_Delay_us+0x48>)
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 8001362:	f003 f965 	bl	8004630 <HAL_RCC_GetHCLKFreq>
 8001366:	4603      	mov	r3, r0
 8001368:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <DWT_Delay_us+0x4c>)
 800136a:	fba2 2303 	umull	r2, r3, r2, r3
 800136e:	0c9b      	lsrs	r3, r3, #18
 8001370:	60bb      	str	r3, [r7, #8]
  au32_microseconds *= au32_ticks;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	fb02 f303 	mul.w	r3, r2, r3
 800137a:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
 800137c:	bf00      	nop
 800137e:	4b07      	ldr	r3, [pc, #28]	; (800139c <DWT_Delay_us+0x48>)
 8001380:	685a      	ldr	r2, [r3, #4]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	1ad2      	subs	r2, r2, r3
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	1acb      	subs	r3, r1, r3
 800138c:	429a      	cmp	r2, r3
 800138e:	d3f6      	bcc.n	800137e <DWT_Delay_us+0x2a>
}
 8001390:	bf00      	nop
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	e0001000 	.word	0xe0001000
 80013a0:	431bde83 	.word	0x431bde83

080013a4 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	e9c7 0100 	strd	r0, r1, [r7]
 80013ae:	683a      	ldr	r2, [r7, #0]
 80013b0:	6879      	ldr	r1, [r7, #4]
 80013b2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80013b6:	4610      	mov	r0, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr

080013c2 <_ZSt3absf>:

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr

080013da <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 80013da:	b580      	push	{r7, lr}
 80013dc:	b082      	sub	sp, #8
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f005 fb1c 	bl	8006a20 <ceilf>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <_ZN7RoboArmC1Ehh>:
#include "RoboArm.h"
//#include "TMC2209.h"

RoboArm::RoboArm(uint8_t defaultAngleT, uint8_t defaultDistanseT) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	70fb      	strb	r3, [r7, #3]
 8001400:	4613      	mov	r3, r2
 8001402:	70bb      	strb	r3, [r7, #2]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4a37      	ldr	r2, [pc, #220]	; (80014e4 <_ZN7RoboArmC1Ehh+0xf0>)
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	645a      	str	r2, [r3, #68]	; 0x44
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	649a      	str	r2, [r3, #72]	; 0x48
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4a33      	ldr	r2, [pc, #204]	; (80014e8 <_ZN7RoboArmC1Ehh+0xf4>)
 800141a:	64da      	str	r2, [r3, #76]	; 0x4c
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a33      	ldr	r2, [pc, #204]	; (80014ec <_ZN7RoboArmC1Ehh+0xf8>)
 8001420:	651a      	str	r2, [r3, #80]	; 0x50
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	220e      	movs	r2, #14
 8001426:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3374      	adds	r3, #116	; 0x74
 800142e:	4618      	mov	r0, r3
 8001430:	f000 fdde 	bl	8001ff0 <_ZN7TMC2209C1Ev>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	339c      	adds	r3, #156	; 0x9c
 8001438:	4618      	mov	r0, r3
 800143a:	f000 fdd9 	bl	8001ff0 <_ZN7TMC2209C1Ev>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	33c4      	adds	r3, #196	; 0xc4
 8001442:	4618      	mov	r0, r3
 8001444:	f000 fdd4 	bl	8001ff0 <_ZN7TMC2209C1Ev>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f04f 0200 	mov.w	r2, #0
 8001476:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f04f 0200 	mov.w	r2, #0
 80014b0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	defaultAngle = defaultAngleT;
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fba6 	bl	8000c08 <__aeabi_ui2f>
 80014bc:	4602      	mov	r2, r0
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	defaultDistanse = defaultDistanseT;
 80014c4:	78bb      	ldrb	r3, [r7, #2]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff fb9e 	bl	8000c08 <__aeabi_ui2f>
 80014cc:	4602      	mov	r2, r0
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100


	startDWT();
 80014d4:	f7ff ff07 	bl	80012e6 <startDWT>
}
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	43200000 	.word	0x43200000
 80014e8:	4673c000 	.word	0x4673c000
 80014ec:	437a0000 	.word	0x437a0000

080014f0 <_ZN7RoboArm13EmergencyStopEv>:

int RoboArm::CloseGripper() {
	return 0;
}

int RoboArm::EmergencyStop() {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(En1_GPIO_Port_M1, En1_Pin_M1, GPIO_PIN_SET);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001500:	2201      	movs	r2, #1
 8001502:	4619      	mov	r1, r3
 8001504:	f002 fc7e 	bl	8003e04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(En2_GPIO_Port_M2, En2_Pin_M2, GPIO_PIN_SET);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001510:	2201      	movs	r2, #1
 8001512:	4619      	mov	r1, r3
 8001514:	f002 fc76 	bl	8003e04 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(En3_GPIO_Port_M3, En3_Pin_M3, GPIO_PIN_SET);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001522:	2201      	movs	r2, #1
 8001524:	4619      	mov	r1, r3
 8001526:	f002 fc6d 	bl	8003e04 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2100      	movs	r1, #0
 8001530:	4618      	mov	r0, r3
 8001532:	f003 fe61 	bl	80051f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	689b      	ldr	r3, [r3, #8]
 800153a:	2104      	movs	r1, #4
 800153c:	4618      	mov	r0, r3
 800153e:	f003 fe5b 	bl	80051f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim3M3, TIM_CHANNEL_3);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	2108      	movs	r1, #8
 8001548:	4618      	mov	r0, r3
 800154a:	f003 fe55 	bl	80051f8 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(htim1M1);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	4618      	mov	r0, r3
 8001554:	f003 fd36 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4618      	mov	r0, r3
 800155e:	f003 fd31 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim3M3);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	4618      	mov	r0, r3
 8001568:	f003 fd2c 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>

	return 0;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <_ZN7RoboArm11Move2MotorsEff>:
//	lastPosAngle_Enc = GetAng();
//	lastPosLinear_Enc = GetLin();
//	return 0;
//}

int RoboArm::Move2Motors(float angle, float distance) {
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b08f      	sub	sp, #60	; 0x3c
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]

	// TIM1   enc1 -   360  -  8    1  
	// TIM2  Y  enc2 -  -  6,4516129   (     )  1  

	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);      // PWM 
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f003 fe34 	bl	80051f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	2104      	movs	r1, #4
 8001596:	4618      	mov	r0, r3
 8001598:	f003 fe2e 	bl	80051f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim1M1);				//   
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f003 fd0f 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f003 fd0a 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>

	SetEnable(1, false);
 80015b0:	2200      	movs	r2, #0
 80015b2:	2101      	movs	r1, #1
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f000 fce2 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, false);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2102      	movs	r1, #2
 80015be:	68f8      	ldr	r0, [r7, #12]
 80015c0:	f000 fcdd 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>

//	GetLastPosition(); //update -> lastPosAngle lastPosLinear from ENCODER
	lastPosAngle_Enc = GetAng();
 80015c4:	68f8      	ldr	r0, [r7, #12]
 80015c6:	f000 fb3d 	bl	8001c44 <_ZN7RoboArm6GetAngEv>
 80015ca:	4602      	mov	r2, r0
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	lastPosLinear_Enc = GetLin();
 80015d2:	68f8      	ldr	r0, [r7, #12]
 80015d4:	f000 faeb 	bl	8001bae <_ZN7RoboArm6GetLinEv>
 80015d8:	4602      	mov	r2, r0
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	float lastPosAngle = ShiftZeroAng(lastPosAngle_Enc);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80015e6:	4619      	mov	r1, r3
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	f000 fbf9 	bl	8001de0 <_ZN7RoboArm12ShiftZeroAngEf>
 80015ee:	6338      	str	r0, [r7, #48]	; 0x30
	float lastPosLinear = ShiftZeroLin(lastPosLinear_Enc);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80015f6:	4619      	mov	r1, r3
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 fc15 	bl	8001e28 <_ZN7RoboArm12ShiftZeroLinEf>
 80015fe:	62f8      	str	r0, [r7, #44]	; 0x2c

//	float lastPosAngle = lastPosAngle_Enc;
//	float lastPosLinear = lastPosLinear_Enc;

	float pos_ang = abs(lastPosAngle - angle);
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001604:	f7ff fa4e 	bl	8000aa4 <__aeabi_fsub>
 8001608:	4603      	mov	r3, r0
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fed9 	bl	80013c2 <_ZSt3absf>
 8001610:	62b8      	str	r0, [r7, #40]	; 0x28
	float inverse_pos_ang = abs(360.0 - pos_ang);
 8001612:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001614:	f7fe ff00 	bl	8000418 <__aeabi_f2d>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	f04f 0000 	mov.w	r0, #0
 8001620:	4974      	ldr	r1, [pc, #464]	; (80017f4 <_ZN7RoboArm11Move2MotorsEff+0x27c>)
 8001622:	f7fe fd99 	bl	8000158 <__aeabi_dsub>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	f7ff feb9 	bl	80013a4 <_ZSt3absd>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4610      	mov	r0, r2
 8001638:	4619      	mov	r1, r3
 800163a:	f7ff f9df 	bl	80009fc <__aeabi_d2f>
 800163e:	4603      	mov	r3, r0
 8001640:	627b      	str	r3, [r7, #36]	; 0x24
	float actualPosAngle;

	/*      */
	if (inverse_pos_ang < pos_ang) {
 8001642:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001644:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001646:	f7ff fcd5 	bl	8000ff4 <__aeabi_fcmplt>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d01b      	beq.n	8001688 <_ZN7RoboArm11Move2MotorsEff+0x110>
		actualPosAngle = inverse_pos_ang;
 8001650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001652:	637b      	str	r3, [r7, #52]	; 0x34
		if (lastPosAngle < angle) {
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001658:	f7ff fccc 	bl	8000ff4 <__aeabi_fcmplt>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d005      	beq.n	800166e <_ZN7RoboArm11Move2MotorsEff+0xf6>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_RESET);
			tmcd_angle.disableInverseMotorDirection();
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	339c      	adds	r3, #156	; 0x9c
 8001666:	4618      	mov	r0, r3
 8001668:	f000 fd94 	bl	8002194 <_ZN7TMC220928disableInverseMotorDirectionEv>
 800166c:	e027      	b.n	80016be <_ZN7RoboArm11Move2MotorsEff+0x146>
		} else if (lastPosAngle > angle) {
 800166e:	68b9      	ldr	r1, [r7, #8]
 8001670:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001672:	f7ff fcdd 	bl	8001030 <__aeabi_fcmpgt>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d020      	beq.n	80016be <_ZN7RoboArm11Move2MotorsEff+0x146>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_SET);
			tmcd_angle.enableInverseMotorDirection();
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	339c      	adds	r3, #156	; 0x9c
 8001680:	4618      	mov	r0, r3
 8001682:	f000 fd77 	bl	8002174 <_ZN7TMC220927enableInverseMotorDirectionEv>
 8001686:	e01a      	b.n	80016be <_ZN7RoboArm11Move2MotorsEff+0x146>
		}
	}
	else {
		actualPosAngle = pos_ang;
 8001688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800168a:	637b      	str	r3, [r7, #52]	; 0x34
		if (lastPosAngle < angle) {
 800168c:	68b9      	ldr	r1, [r7, #8]
 800168e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001690:	f7ff fcb0 	bl	8000ff4 <__aeabi_fcmplt>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d005      	beq.n	80016a6 <_ZN7RoboArm11Move2MotorsEff+0x12e>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_SET);
			tmcd_angle.enableInverseMotorDirection();
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	339c      	adds	r3, #156	; 0x9c
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fd68 	bl	8002174 <_ZN7TMC220927enableInverseMotorDirectionEv>
 80016a4:	e00b      	b.n	80016be <_ZN7RoboArm11Move2MotorsEff+0x146>
		} else if (lastPosAngle > angle) {
 80016a6:	68b9      	ldr	r1, [r7, #8]
 80016a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80016aa:	f7ff fcc1 	bl	8001030 <__aeabi_fcmpgt>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d004      	beq.n	80016be <_ZN7RoboArm11Move2MotorsEff+0x146>
//			HAL_GPIO_WritePin(Dir1_GPIO_Port_M1, Dir1_Pin_M1, GPIO_PIN_RESET);
			tmcd_angle.disableInverseMotorDirection();
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	339c      	adds	r3, #156	; 0x9c
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 fd6b 	bl	8002194 <_ZN7TMC220928disableInverseMotorDirectionEv>
//	if (lastPosLinear < distance) {
//		HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_SET);
//	} else if (lastPosLinear > distance) {
//		HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_RESET);
//	}
	if (lastPosLinear < distance) {
 80016be:	6879      	ldr	r1, [r7, #4]
 80016c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80016c2:	f7ff fc97 	bl	8000ff4 <__aeabi_fcmplt>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d005      	beq.n	80016d8 <_ZN7RoboArm11Move2MotorsEff+0x160>
//			HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_SET);
			tmcd_linear.disableInverseMotorDirection();
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	3374      	adds	r3, #116	; 0x74
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 fd5f 	bl	8002194 <_ZN7TMC220928disableInverseMotorDirectionEv>
 80016d6:	e00b      	b.n	80016f0 <_ZN7RoboArm11Move2MotorsEff+0x178>
		} else if (lastPosLinear > distance) {
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80016dc:	f7ff fca8 	bl	8001030 <__aeabi_fcmpgt>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d004      	beq.n	80016f0 <_ZN7RoboArm11Move2MotorsEff+0x178>
//			HAL_GPIO_WritePin(Dir2_GPIO_Port_M2, Dir2_Pin_M2, GPIO_PIN_RESET);
			tmcd_linear.enableInverseMotorDirection();
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3374      	adds	r3, #116	; 0x74
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 fd42 	bl	8002174 <_ZN7TMC220927enableInverseMotorDirectionEv>
		}

//	actualPosAngle = abs(lastPosAngle - angle);
	float actualPosDistance = abs(lastPosLinear - distance);
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80016f4:	f7ff f9d6 	bl	8000aa4 <__aeabi_fsub>
 80016f8:	4603      	mov	r3, r0
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff fe61 	bl	80013c2 <_ZSt3absf>
 8001700:	6238      	str	r0, [r7, #32]

	//set microstepping
	anglePsteps = (actualPosAngle * (8 * motorStep * drvMicroSteps)) / 360; //angle to steps
 8001702:	493d      	ldr	r1, [pc, #244]	; (80017f8 <_ZN7RoboArm11Move2MotorsEff+0x280>)
 8001704:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001706:	f7ff fad7 	bl	8000cb8 <__aeabi_fmul>
 800170a:	4603      	mov	r3, r0
 800170c:	493b      	ldr	r1, [pc, #236]	; (80017fc <_ZN7RoboArm11Move2MotorsEff+0x284>)
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fb86 	bl	8000e20 <__aeabi_fdiv>
 8001714:	4603      	mov	r3, r0
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fc94 	bl	8001044 <__aeabi_f2uiz>
 800171c:	4602      	mov	r2, r0
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	649a      	str	r2, [r3, #72]	; 0x48
//	anglePsteps = anglePsteps+(anglePsteps*0.05);
	distPsteps = actualPosDistance * linearStepsMil; //steps to distanse
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	6a39      	ldr	r1, [r7, #32]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fac5 	bl	8000cb8 <__aeabi_fmul>
 800172e:	4603      	mov	r3, r0
 8001730:	4618      	mov	r0, r3
 8001732:	f7ff fc87 	bl	8001044 <__aeabi_f2uiz>
 8001736:	4602      	mov	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	645a      	str	r2, [r3, #68]	; 0x44
//	lastPosLinear = distance;

// 1, 2, 3, 4, 6, 8, 9, 12, 18, 24, 36  72 -           .   

//	uint32_t periodM1 = 1200; //reduce to 600-400 mks for 32 microsteps
	uint32_t periodM1 = 200;
 800173c:	23c8      	movs	r3, #200	; 0xc8
 800173e:	61fb      	str	r3, [r7, #28]
	uint32_t psc = 72-1;
 8001740:	2347      	movs	r3, #71	; 0x47
 8001742:	61bb      	str	r3, [r7, #24]

	float delimiter=1;
 8001744:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001748:	617b      	str	r3, [r7, #20]
	float mnoj=1;
 800174a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800174e:	613b      	str	r3, [r7, #16]

	if (anglePsteps > distPsteps) {
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001758:	429a      	cmp	r2, r3
 800175a:	d951      	bls.n	8001800 <_ZN7RoboArm11Move2MotorsEff+0x288>

		htim1M1->Instance->PSC = psc;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = periodM1;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	69fa      	ldr	r2, [r7, #28]
 800176e:	62da      	str	r2, [r3, #44]	; 0x2c
		htim1M1->Instance->CCR1 = periodM1/2;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	69fa      	ldr	r2, [r7, #28]
 8001778:	0852      	lsrs	r2, r2, #1
 800177a:	635a      	str	r2, [r3, #52]	; 0x34

		delimiter = float(anglePsteps) / float(distPsteps);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fa41 	bl	8000c08 <__aeabi_ui2f>
 8001786:	4604      	mov	r4, r0
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fa3b 	bl	8000c08 <__aeabi_ui2f>
 8001792:	4603      	mov	r3, r0
 8001794:	4619      	mov	r1, r3
 8001796:	4620      	mov	r0, r4
 8001798:	f7ff fb42 	bl	8000e20 <__aeabi_fdiv>
 800179c:	4603      	mov	r3, r0
 800179e:	617b      	str	r3, [r7, #20]
		mnoj = ceil(periodM1 * delimiter);
 80017a0:	69f8      	ldr	r0, [r7, #28]
 80017a2:	f7ff fa31 	bl	8000c08 <__aeabi_ui2f>
 80017a6:	4603      	mov	r3, r0
 80017a8:	6979      	ldr	r1, [r7, #20]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fa84 	bl	8000cb8 <__aeabi_fmul>
 80017b0:	4603      	mov	r3, r0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fe11 	bl	80013da <_ZSt4ceilf>
 80017b8:	6138      	str	r0, [r7, #16]

		htim2M2->Instance->PSC = psc;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = mnoj;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	681c      	ldr	r4, [r3, #0]
 80017ca:	6938      	ldr	r0, [r7, #16]
 80017cc:	f7ff fc3a 	bl	8001044 <__aeabi_f2uiz>
 80017d0:	4603      	mov	r3, r0
 80017d2:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim2M2->Instance->CCR2 = mnoj / 2;
 80017d4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80017d8:	6938      	ldr	r0, [r7, #16]
 80017da:	f7ff fb21 	bl	8000e20 <__aeabi_fdiv>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	681c      	ldr	r4, [r3, #0]
 80017e8:	4610      	mov	r0, r2
 80017ea:	f7ff fc2b 	bl	8001044 <__aeabi_f2uiz>
 80017ee:	4603      	mov	r3, r0
 80017f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80017f2:	e056      	b.n	80018a2 <_ZN7RoboArm11Move2MotorsEff+0x32a>
 80017f4:	40768000 	.word	0x40768000
 80017f8:	47480000 	.word	0x47480000
 80017fc:	43b40000 	.word	0x43b40000

	} else if (anglePsteps < distPsteps) {
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001808:	429a      	cmp	r2, r3
 800180a:	d24a      	bcs.n	80018a2 <_ZN7RoboArm11Move2MotorsEff+0x32a>

		htim2M2->Instance->PSC = psc;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = periodM1;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	69fa      	ldr	r2, [r7, #28]
 800181e:	62da      	str	r2, [r3, #44]	; 0x2c
		htim2M2->Instance->CCR2 = periodM1 / 2;
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	69fa      	ldr	r2, [r7, #28]
 8001828:	0852      	lsrs	r2, r2, #1
 800182a:	639a      	str	r2, [r3, #56]	; 0x38

		delimiter = float(distPsteps) / float(anglePsteps);
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff f9e9 	bl	8000c08 <__aeabi_ui2f>
 8001836:	4604      	mov	r4, r0
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff f9e3 	bl	8000c08 <__aeabi_ui2f>
 8001842:	4603      	mov	r3, r0
 8001844:	4619      	mov	r1, r3
 8001846:	4620      	mov	r0, r4
 8001848:	f7ff faea 	bl	8000e20 <__aeabi_fdiv>
 800184c:	4603      	mov	r3, r0
 800184e:	617b      	str	r3, [r7, #20]
		mnoj = ceil(periodM1 * delimiter);
 8001850:	69f8      	ldr	r0, [r7, #28]
 8001852:	f7ff f9d9 	bl	8000c08 <__aeabi_ui2f>
 8001856:	4603      	mov	r3, r0
 8001858:	6979      	ldr	r1, [r7, #20]
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fa2c 	bl	8000cb8 <__aeabi_fmul>
 8001860:	4603      	mov	r3, r0
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff fdb9 	bl	80013da <_ZSt4ceilf>
 8001868:	6138      	str	r0, [r7, #16]

		htim1M1->Instance->PSC = psc;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = mnoj;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	681c      	ldr	r4, [r3, #0]
 800187a:	6938      	ldr	r0, [r7, #16]
 800187c:	f7ff fbe2 	bl	8001044 <__aeabi_f2uiz>
 8001880:	4603      	mov	r3, r0
 8001882:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim1M1->Instance->CCR1 = mnoj / 2;
 8001884:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001888:	6938      	ldr	r0, [r7, #16]
 800188a:	f7ff fac9 	bl	8000e20 <__aeabi_fdiv>
 800188e:	4603      	mov	r3, r0
 8001890:	461a      	mov	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	681c      	ldr	r4, [r3, #0]
 8001898:	4610      	mov	r0, r2
 800189a:	f7ff fbd3 	bl	8001044 <__aeabi_f2uiz>
 800189e:	4603      	mov	r3, r0
 80018a0:	6363      	str	r3, [r4, #52]	; 0x34
//		htim1M1->Instance->PSC = psc;
//		htim1M1->Instance->ARR = mnoj;
//		htim1M1->Instance->CCR1 = mnoj / 2;
//	}

	stateMoveM1 = true;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2201      	movs	r2, #1
 80018a6:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	stateMoveM2 = true;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9

	SetEnable(1, true);
 80018b2:	2201      	movs	r2, #1
 80018b4:	2101      	movs	r1, #1
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f000 fb61 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, true);
 80018bc:	2201      	movs	r2, #1
 80018be:	2102      	movs	r1, #2
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f000 fb5c 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>

	HAL_TIM_PWM_Start(htim1M1, TIM_CHANNEL_1);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2100      	movs	r1, #0
 80018cc:	4618      	mov	r0, r3
 80018ce:	f003 fbf7 	bl	80050c0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2M2, TIM_CHANNEL_2);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2104      	movs	r1, #4
 80018d8:	4618      	mov	r0, r3
 80018da:	f003 fbf1 	bl	80050c0 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim1M1);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f003 fb22 	bl	8004f2c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(htim2M2);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f003 fb1d 	bl	8004f2c <HAL_TIM_Base_Start_IT>

	return 0;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	373c      	adds	r7, #60	; 0x3c
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd90      	pop	{r4, r7, pc}

080018fc <_ZN7RoboArm10SetGripperEi>:
	posNowDistance = defaultDistanse;

	return 0;
}

int RoboArm::SetGripper(int opcl) {
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]

	// 
	//TODO      
	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_1);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2100      	movs	r1, #0
 800190c:	4618      	mov	r0, r3
 800190e:	f003 fc73 	bl	80051f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_2);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	2104      	movs	r1, #4
 8001918:	4618      	mov	r0, r3
 800191a:	f003 fc6d 	bl	80051f8 <HAL_TIM_PWM_Stop>

	HAL_TIM_Base_Stop_IT(htim1M1);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	4618      	mov	r0, r3
 8001924:	f003 fb4e 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	4618      	mov	r0, r3
 800192e:	f003 fb49 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>

	HAL_TIM_PWM_Stop(htim3M3, TIM_CHANNEL_2);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	2104      	movs	r1, #4
 8001938:	4618      	mov	r0, r3
 800193a:	f003 fc5d 	bl	80051f8 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim3M3);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	4618      	mov	r0, r3
 8001944:	f003 fb3e 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>

	SetEnable(3, false);
 8001948:	2200      	movs	r2, #0
 800194a:	2103      	movs	r1, #3
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 fb16 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>

	// , 1  2  
	// 
	if (opcl == 1) {
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d108      	bne.n	800196a <_ZN7RoboArm10SetGripperEi+0x6e>
		HAL_GPIO_WritePin(Dir3_GPIO_Port_M3, Dir3_Pin_M3, GPIO_PIN_SET);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001960:	2201      	movs	r2, #1
 8001962:	4619      	mov	r1, r3
 8001964:	f002 fa4e 	bl	8003e04 <HAL_GPIO_WritePin>
 8001968:	e00a      	b.n	8001980 <_ZN7RoboArm10SetGripperEi+0x84>
	} else if (opcl == 0) {
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d107      	bne.n	8001980 <_ZN7RoboArm10SetGripperEi+0x84>
		HAL_GPIO_WritePin(Dir3_GPIO_Port_M3, Dir3_Pin_M3, GPIO_PIN_RESET);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001978:	2200      	movs	r2, #0
 800197a:	4619      	mov	r1, r3
 800197c:	f002 fa42 	bl	8003e04 <HAL_GPIO_WritePin>
	}

	//   
	float periodM3 = 60.00;
 8001980:	4b1a      	ldr	r3, [pc, #104]	; (80019ec <_ZN7RoboArm10SetGripperEi+0xf0>)
 8001982:	60fb      	str	r3, [r7, #12]
	uint32_t psc3 = 72 - 1;
 8001984:	2347      	movs	r3, #71	; 0x47
 8001986:	60bb      	str	r3, [r7, #8]
	htim3M3->Instance->PSC = psc3;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	68ba      	ldr	r2, [r7, #8]
 8001990:	629a      	str	r2, [r3, #40]	; 0x28
	htim3M3->Instance->ARR = periodM3;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	681c      	ldr	r4, [r3, #0]
 8001998:	68f8      	ldr	r0, [r7, #12]
 800199a:	f7ff fb53 	bl	8001044 <__aeabi_f2uiz>
 800199e:	4603      	mov	r3, r0
 80019a0:	62e3      	str	r3, [r4, #44]	; 0x2c
	htim3M3->Instance->CCR2 = periodM3 / 2;
 80019a2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80019a6:	68f8      	ldr	r0, [r7, #12]
 80019a8:	f7ff fa3a 	bl	8000e20 <__aeabi_fdiv>
 80019ac:	4603      	mov	r3, r0
 80019ae:	461a      	mov	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	681c      	ldr	r4, [r3, #0]
 80019b6:	4610      	mov	r0, r2
 80019b8:	f7ff fb44 	bl	8001044 <__aeabi_f2uiz>
 80019bc:	4603      	mov	r3, r0
 80019be:	63a3      	str	r3, [r4, #56]	; 0x38

	SetEnable(3, true);
 80019c0:	2201      	movs	r2, #1
 80019c2:	2103      	movs	r1, #3
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 fada 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	HAL_TIM_PWM_Start(htim3M3, TIM_CHANNEL_2);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	2104      	movs	r1, #4
 80019d0:	4618      	mov	r0, r3
 80019d2:	f003 fb75 	bl	80050c0 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(htim3M3);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	4618      	mov	r0, r3
 80019dc:	f003 faa6 	bl	8004f2c <HAL_TIM_Base_Start_IT>
	return 0;
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3714      	adds	r7, #20
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd90      	pop	{r4, r7, pc}
 80019ea:	bf00      	nop
 80019ec:	42700000 	.word	0x42700000

080019f0 <_ZN7RoboArm13setPrintStateEb>:

int RoboArm::setPrintState(bool state) {
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	70fb      	strb	r3, [r7, #3]
	if (state) {
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <_ZN7RoboArm13setPrintStateEb+0x1c>
		PrintAllState = true;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8001a0a:	e003      	b.n	8001a14 <_ZN7RoboArm13setPrintStateEb+0x24>
	} else {
		PrintAllState = false;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	}
	return 0;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <_ZN7RoboArm13getPrintStateEv>:

bool RoboArm::getPrintState() {
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
	if (PrintAllState) {
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <_ZN7RoboArm13getPrintStateEv+0x16>
		return true;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e000      	b.n	8001a38 <_ZN7RoboArm13getPrintStateEv+0x18>
	} else {
		return false;
 8001a36:	2300      	movs	r3, #0
	}
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr

08001a42 <_ZN7RoboArm17SetMicrosteps4AllEh>:


int RoboArm::SetMicrosteps4All(uint8_t microsteps_per_step){
 8001a42:	b580      	push	{r7, lr}
 8001a44:	b082      	sub	sp, #8
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	70fb      	strb	r3, [r7, #3]

	tmcd_angle.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	339c      	adds	r3, #156	; 0x9c
 8001a52:	78fa      	ldrb	r2, [r7, #3]
 8001a54:	4611      	mov	r1, r2
 8001a56:	4618      	mov	r0, r3
 8001a58:	f000 fb2a 	bl	80020b0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>
	tmcd_gripper.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	33c4      	adds	r3, #196	; 0xc4
 8001a60:	78fa      	ldrb	r2, [r7, #3]
 8001a62:	4611      	mov	r1, r2
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 fb23 	bl	80020b0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>
	tmcd_linear.setMicrostepsPerStepPowerOfTwo(microsteps_per_step);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	3374      	adds	r3, #116	; 0x74
 8001a6e:	78fa      	ldrb	r2, [r7, #3]
 8001a70:	4611      	mov	r1, r2
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 fb1c 	bl	80020b0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>

	return 0;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>:

int RoboArm::SetSettEncoders(SPI_HandleTypeDef &arm_hspi1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc1T, uint16_t CS_Pin_Enc1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc2T, uint16_t CS_Pin_Enc2T,
		uint8_t ResolutionEncodersT) {
 8001a82:	b480      	push	{r7}
 8001a84:	b085      	sub	sp, #20
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	60f8      	str	r0, [r7, #12]
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
 8001a8e:	807b      	strh	r3, [r7, #2]

	arm_hspi1 = &arm_hspi1T;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	659a      	str	r2, [r3, #88]	; 0x58
	CS_GPIO_Port_Enc1 = CS_GPIO_Port_Enc1T;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	661a      	str	r2, [r3, #96]	; 0x60
	CS_Pin_Enc1 = CS_Pin_Enc1T;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	CS_Pin_Enc2 = CS_Pin_Enc2T;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	8bba      	ldrh	r2, [r7, #28]
 8001aa8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	CS_GPIO_Port_Enc2 = CS_GPIO_Port_Enc2T;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	669a      	str	r2, [r3, #104]	; 0x68
	ResolutionEncoders = ResolutionEncodersT;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001ab8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	return 0;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <_ZN7RoboArm16GetAngleEncodersEm>:

float RoboArm::GetAngleEncoders(uint32_t encoderValue) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
	//	https://www.cuidevices.com/product/resource/amt22.pdf
	return calculateAngle(encoderValue, ResolutionEncoders);
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001adc:	4619      	mov	r1, r3
 8001ade:	4610      	mov	r0, r2
 8001ae0:	f7ff fb9c 	bl	800121c <calculateAngle>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <_ZN7RoboArm14GetLinEncodersEf>:

float RoboArm::GetLinEncoders(float ang) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
	float pos;
	if (inverseLinZero){
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d008      	beq.n	8001b16 <_ZN7RoboArm14GetLinEncodersEf+0x26>
		ang = abs(360-ang);
 8001b04:	6839      	ldr	r1, [r7, #0]
 8001b06:	480d      	ldr	r0, [pc, #52]	; (8001b3c <_ZN7RoboArm14GetLinEncodersEf+0x4c>)
 8001b08:	f7fe ffcc 	bl	8000aa4 <__aeabi_fsub>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fc57 	bl	80013c2 <_ZSt3absf>
 8001b14:	6038      	str	r0, [r7, #0]
	}
	pos = ang * distMax / 360.0;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b1a:	6839      	ldr	r1, [r7, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7ff f8cb 	bl	8000cb8 <__aeabi_fmul>
 8001b22:	4603      	mov	r3, r0
 8001b24:	4905      	ldr	r1, [pc, #20]	; (8001b3c <_ZN7RoboArm14GetLinEncodersEf+0x4c>)
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f97a 	bl	8000e20 <__aeabi_fdiv>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	60fb      	str	r3, [r7, #12]
	return pos;
 8001b30:	68fb      	ldr	r3, [r7, #12]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	43b40000 	.word	0x43b40000

08001b40 <_ZN7RoboArm14GetPosEncodersEh>:

uint32_t RoboArm::GetPosEncoders(uint8_t numEnc) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
	switch (numEnc) {
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d002      	beq.n	8001b58 <_ZN7RoboArm14GetPosEncodersEh+0x18>
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d013      	beq.n	8001b7e <_ZN7RoboArm14GetPosEncodersEh+0x3e>
 8001b56:	e025      	b.n	8001ba4 <_ZN7RoboArm14GetPosEncodersEh+0x64>
	case 1:
		posNowEnc1 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001b6c:	f7ff fac8 	bl	8001100 <getPositionSPI>
 8001b70:	4603      	mov	r3, r0
 8001b72:	461a      	mov	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	66da      	str	r2, [r3, #108]	; 0x6c
				ResolutionEncoders);
		return posNowEnc1;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001b7c:	e013      	b.n	8001ba6 <_ZN7RoboArm14GetPosEncodersEh+0x66>
		break;
	case 2:
		posNowEnc2 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001b92:	f7ff fab5 	bl	8001100 <getPositionSPI>
 8001b96:	4603      	mov	r3, r0
 8001b98:	461a      	mov	r2, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	671a      	str	r2, [r3, #112]	; 0x70
				ResolutionEncoders);
		return posNowEnc2;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ba2:	e000      	b.n	8001ba6 <_ZN7RoboArm14GetPosEncodersEh+0x66>
		break;
	default:
		return 1;
 8001ba4:	2301      	movs	r3, #1
		break;
	}
	return 0;
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	3708      	adds	r7, #8
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <_ZN7RoboArm6GetLinEv>:

float RoboArm::GetLin() {
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b088      	sub	sp, #32
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
	int attempts = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]

	uint32_t posnowT_2 = GetPosEncoders(2);
 8001bba:	2102      	movs	r1, #2
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7ff ffbf 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001bc2:	61b8      	str	r0, [r7, #24]
	while (posnowT_2 == 0xFFFF && ++attempts < 3)
 8001bc4:	e004      	b.n	8001bd0 <_ZN7RoboArm6GetLinEv+0x22>
		posnowT_2 = GetPosEncoders(2); //try again
 8001bc6:	2102      	movs	r1, #2
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	f7ff ffb9 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001bce:	61b8      	str	r0, [r7, #24]
	while (posnowT_2 == 0xFFFF && ++attempts < 3)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d107      	bne.n	8001bea <_ZN7RoboArm6GetLinEv+0x3c>
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	61fb      	str	r3, [r7, #28]
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	dc01      	bgt.n	8001bea <_ZN7RoboArm6GetLinEv+0x3c>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <_ZN7RoboArm6GetLinEv+0x3e>
 8001bea:	2300      	movs	r3, #0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1ea      	bne.n	8001bc6 <_ZN7RoboArm6GetLinEv+0x18>

	float ang_pos = GetAngleEncoders(posnowT_2);
 8001bf0:	69b9      	ldr	r1, [r7, #24]
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff ff68 	bl	8001ac8 <_ZN7RoboArm16GetAngleEncodersEm>
 8001bf8:	6138      	str	r0, [r7, #16]
	float pos_actual = GetLinEncoders(ang_pos);
 8001bfa:	6939      	ldr	r1, [r7, #16]
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7ff ff77 	bl	8001af0 <_ZN7RoboArm14GetLinEncodersEf>
 8001c02:	60f8      	str	r0, [r7, #12]
	float pos = pos_actual + defaultDistanse;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	68f8      	ldr	r0, [r7, #12]
 8001c0e:	f7fe ff4b 	bl	8000aa8 <__addsf3>
 8001c12:	4603      	mov	r3, r0
 8001c14:	617b      	str	r3, [r7, #20]
	if (pos > distMax)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	6978      	ldr	r0, [r7, #20]
 8001c1e:	f7ff fa07 	bl	8001030 <__aeabi_fcmpgt>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d007      	beq.n	8001c38 <_ZN7RoboArm6GetLinEv+0x8a>
		pos -= distMax;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	6978      	ldr	r0, [r7, #20]
 8001c30:	f7fe ff38 	bl	8000aa4 <__aeabi_fsub>
 8001c34:	4603      	mov	r3, r0
 8001c36:	617b      	str	r3, [r7, #20]

	return pos;
 8001c38:	697b      	ldr	r3, [r7, #20]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3720      	adds	r7, #32
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <_ZN7RoboArm6GetAngEv>:

float RoboArm::GetAng() {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
	int attempts = 0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
	uint32_t posnowT_1 = GetPosEncoders(1);
 8001c50:	2101      	movs	r1, #1
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff ff74 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001c58:	6138      	str	r0, [r7, #16]
	while (posnowT_1 == 0xFFFF && ++attempts < 3)
 8001c5a:	e004      	b.n	8001c66 <_ZN7RoboArm6GetAngEv+0x22>
		posnowT_1 = GetPosEncoders(1); //try again
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7ff ff6e 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001c64:	6138      	str	r0, [r7, #16]
	while (posnowT_1 == 0xFFFF && ++attempts < 3)
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d107      	bne.n	8001c80 <_ZN7RoboArm6GetAngEv+0x3c>
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	3301      	adds	r3, #1
 8001c74:	617b      	str	r3, [r7, #20]
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	2b02      	cmp	r3, #2
 8001c7a:	dc01      	bgt.n	8001c80 <_ZN7RoboArm6GetAngEv+0x3c>
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <_ZN7RoboArm6GetAngEv+0x3e>
 8001c80:	2300      	movs	r3, #0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d1ea      	bne.n	8001c5c <_ZN7RoboArm6GetAngEv+0x18>

	float ang_actual = GetAngleEncoders(posnowT_1);
 8001c86:	6939      	ldr	r1, [r7, #16]
 8001c88:	6878      	ldr	r0, [r7, #4]
 8001c8a:	f7ff ff1d 	bl	8001ac8 <_ZN7RoboArm16GetAngleEncodersEm>
 8001c8e:	60b8      	str	r0, [r7, #8]
	float ang = ang_actual + defaultAngle;//arm.ShiftZeroAng(ang_actual);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8001c96:	4619      	mov	r1, r3
 8001c98:	68b8      	ldr	r0, [r7, #8]
 8001c9a:	f7fe ff05 	bl	8000aa8 <__addsf3>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	60fb      	str	r3, [r7, #12]
	if (ang > 360.0)
 8001ca2:	4909      	ldr	r1, [pc, #36]	; (8001cc8 <_ZN7RoboArm6GetAngEv+0x84>)
 8001ca4:	68f8      	ldr	r0, [r7, #12]
 8001ca6:	f7ff f9c3 	bl	8001030 <__aeabi_fcmpgt>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d005      	beq.n	8001cbc <_ZN7RoboArm6GetAngEv+0x78>
			ang -= 360.0;
 8001cb0:	4905      	ldr	r1, [pc, #20]	; (8001cc8 <_ZN7RoboArm6GetAngEv+0x84>)
 8001cb2:	68f8      	ldr	r0, [r7, #12]
 8001cb4:	f7fe fef6 	bl	8000aa4 <__aeabi_fsub>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	60fb      	str	r3, [r7, #12]
	return ang;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	43b40000 	.word	0x43b40000

08001ccc <_ZN7RoboArm15SetSoftwareZeroEv>:
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2);
	HAL_Delay(250);
	return 0;
}

int RoboArm::SetSoftwareZero() {
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
//	ang_zero = GetPosEncoders(1);
//	lin_zero = GetPosEncoders(2);

	int attempts = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	617b      	str	r3, [r7, #20]
	uint32_t posnowT_1 = GetPosEncoders(1);
 8001cd8:	2101      	movs	r1, #1
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ff30 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001ce0:	6138      	str	r0, [r7, #16]

	while(posnowT_1 == 0xFFFF && ++attempts < 3)
 8001ce2:	e004      	b.n	8001cee <_ZN7RoboArm15SetSoftwareZeroEv+0x22>
		posnowT_1 = GetPosEncoders(1); //try again
 8001ce4:	2101      	movs	r1, #1
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7ff ff2a 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001cec:	6138      	str	r0, [r7, #16]
	while(posnowT_1 == 0xFFFF && ++attempts < 3)
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d107      	bne.n	8001d08 <_ZN7RoboArm15SetSoftwareZeroEv+0x3c>
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	dc01      	bgt.n	8001d08 <_ZN7RoboArm15SetSoftwareZeroEv+0x3c>
 8001d04:	2301      	movs	r3, #1
 8001d06:	e000      	b.n	8001d0a <_ZN7RoboArm15SetSoftwareZeroEv+0x3e>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1ea      	bne.n	8001ce4 <_ZN7RoboArm15SetSoftwareZeroEv+0x18>

	attempts = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	617b      	str	r3, [r7, #20]

	//			float ang = posnowT*360/16384;
	ang_zero = GetAngleEncoders(posnowT_1);// - defaultAngle;// - defaultAngle; //0, 120, 240
 8001d12:	6939      	ldr	r1, [r7, #16]
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f7ff fed7 	bl	8001ac8 <_ZN7RoboArm16GetAngleEncodersEm>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	if (ang_zero < 0.0)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001d28:	f04f 0100 	mov.w	r1, #0
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff f961 	bl	8000ff4 <__aeabi_fcmplt>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d00b      	beq.n	8001d50 <_ZN7RoboArm15SetSoftwareZeroEv+0x84>
		ang_zero = 360.0 + ang_zero;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001d3e:	4927      	ldr	r1, [pc, #156]	; (8001ddc <_ZN7RoboArm15SetSoftwareZeroEv+0x110>)
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7fe feb1 	bl	8000aa8 <__addsf3>
 8001d46:	4603      	mov	r3, r0
 8001d48:	461a      	mov	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	//			un_send.params.ang = angleT;

	uint32_t posnowT_2 = GetPosEncoders(2);
 8001d50:	2102      	movs	r1, #2
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff fef4 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001d58:	60f8      	str	r0, [r7, #12]
	while(posnowT_2 == 0xFFFF && ++attempts < 3)
 8001d5a:	e004      	b.n	8001d66 <_ZN7RoboArm15SetSoftwareZeroEv+0x9a>
		posnowT_2 = GetPosEncoders(2); //try again
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff feee 	bl	8001b40 <_ZN7RoboArm14GetPosEncodersEh>
 8001d64:	60f8      	str	r0, [r7, #12]
	while(posnowT_2 == 0xFFFF && ++attempts < 3)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d107      	bne.n	8001d80 <_ZN7RoboArm15SetSoftwareZeroEv+0xb4>
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	3301      	adds	r3, #1
 8001d74:	617b      	str	r3, [r7, #20]
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	dc01      	bgt.n	8001d80 <_ZN7RoboArm15SetSoftwareZeroEv+0xb4>
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e000      	b.n	8001d82 <_ZN7RoboArm15SetSoftwareZeroEv+0xb6>
 8001d80:	2300      	movs	r3, #0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1ea      	bne.n	8001d5c <_ZN7RoboArm15SetSoftwareZeroEv+0x90>
	float ang_pos = GetAngleEncoders(posnowT_2);
 8001d86:	68f9      	ldr	r1, [r7, #12]
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff fe9d 	bl	8001ac8 <_ZN7RoboArm16GetAngleEncodersEm>
 8001d8e:	60b8      	str	r0, [r7, #8]
	lin_zero = GetLinEncoders(ang_pos);// - defaultDistanse;
 8001d90:	68b9      	ldr	r1, [r7, #8]
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff feac 	bl	8001af0 <_ZN7RoboArm14GetLinEncodersEf>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	if (lin_zero < 0.0)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001da6:	f04f 0100 	mov.w	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff f922 	bl	8000ff4 <__aeabi_fcmplt>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00d      	beq.n	8001dd2 <_ZN7RoboArm15SetSoftwareZeroEv+0x106>
		lin_zero = distMax + lin_zero;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	f7fe fe70 	bl	8000aa8 <__addsf3>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	461a      	mov	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	return 0;
 8001dd2:	2300      	movs	r3, #0
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3718      	adds	r7, #24
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	43b40000 	.word	0x43b40000

08001de0 <_ZN7RoboArm12ShiftZeroAngEf>:
	if (lin_actual > distMax)
		lin_actual -= distMax;
	return lin_actual;
}

float RoboArm::ShiftZeroAng(float ang_actual){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
	float ang = ang_actual - ang_zero;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001df0:	4619      	mov	r1, r3
 8001df2:	6838      	ldr	r0, [r7, #0]
 8001df4:	f7fe fe56 	bl	8000aa4 <__aeabi_fsub>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	60fb      	str	r3, [r7, #12]
	if (ang < 0.0)
 8001dfc:	f04f 0100 	mov.w	r1, #0
 8001e00:	68f8      	ldr	r0, [r7, #12]
 8001e02:	f7ff f8f7 	bl	8000ff4 <__aeabi_fcmplt>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d005      	beq.n	8001e18 <_ZN7RoboArm12ShiftZeroAngEf+0x38>
		ang = 360.0 + ang;
 8001e0c:	4905      	ldr	r1, [pc, #20]	; (8001e24 <_ZN7RoboArm12ShiftZeroAngEf+0x44>)
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f7fe fe4a 	bl	8000aa8 <__addsf3>
 8001e14:	4603      	mov	r3, r0
 8001e16:	60fb      	str	r3, [r7, #12]
	return ang;
 8001e18:	68fb      	ldr	r3, [r7, #12]
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	43b40000 	.word	0x43b40000

08001e28 <_ZN7RoboArm12ShiftZeroLinEf>:

float RoboArm::ShiftZeroLin(float lin_actual){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
	float lin = lin_actual - lin_zero;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8001e38:	4619      	mov	r1, r3
 8001e3a:	6838      	ldr	r0, [r7, #0]
 8001e3c:	f7fe fe32 	bl	8000aa4 <__aeabi_fsub>
 8001e40:	4603      	mov	r3, r0
 8001e42:	60fb      	str	r3, [r7, #12]
	if (lin < 0.0)
 8001e44:	f04f 0100 	mov.w	r1, #0
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f7ff f8d3 	bl	8000ff4 <__aeabi_fcmplt>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d007      	beq.n	8001e64 <_ZN7RoboArm12ShiftZeroLinEf+0x3c>
		lin = distMax + lin;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e58:	4619      	mov	r1, r3
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f7fe fe24 	bl	8000aa8 <__addsf3>
 8001e60:	4603      	mov	r3, r0
 8001e62:	60fb      	str	r3, [r7, #12]
	return lin;
 8001e64:	68fb      	ldr	r3, [r7, #12]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <_ZN7RoboArm13SetSettMotorsER20__UART_HandleTypeDefR17TIM_HandleTypeDefS3_S3_P12GPIO_TypeDeftS5_tS5_tS5_tS5_tS5_t>:
		GPIO_TypeDef *Dir1_GPIO_Port_M1T, uint16_t Dir1_Pin_M1T,
		GPIO_TypeDef *Dir2_GPIO_Port_M2T, uint16_t Dir2_Pin_M2T,
		GPIO_TypeDef *Dir3_GPIO_Port_M3T, uint16_t Dir3_Pin_M3T,
		GPIO_TypeDef *En1_GPIO_Port_M1T, uint16_t En1_Pin_M1T,
		GPIO_TypeDef *En2_GPIO_Port_M2T, uint16_t En2_Pin_M2T,
		GPIO_TypeDef *En3_GPIO_Port_M3T, uint16_t En3_Pin_M3T){
 8001e6e:	b580      	push	{r7, lr}
 8001e70:	b084      	sub	sp, #16
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	60f8      	str	r0, [r7, #12]
 8001e76:	60b9      	str	r1, [r7, #8]
 8001e78:	607a      	str	r2, [r7, #4]
 8001e7a:	603b      	str	r3, [r7, #0]
//		UART_HandleTypeDef &huart_tmcT) {
	htim1M1 = &htim1;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	605a      	str	r2, [r3, #4]
	htim2M2 = &htim2;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	609a      	str	r2, [r3, #8]
	htim3M3 = &htim3;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	60da      	str	r2, [r3, #12]

	Dir1_GPIO_Port_M1 = Dir1_GPIO_Port_M1T;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	69fa      	ldr	r2, [r7, #28]
 8001e92:	615a      	str	r2, [r3, #20]
	Dir1_Pin_M1 = Dir1_Pin_M1T;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	8c3a      	ldrh	r2, [r7, #32]
 8001e98:	831a      	strh	r2, [r3, #24]
	Dir2_GPIO_Port_M2 = Dir2_GPIO_Port_M2T;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e9e:	61da      	str	r2, [r3, #28]
	Dir2_Pin_M2 = Dir2_Pin_M2T;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001ea4:	841a      	strh	r2, [r3, #32]
	Dir3_GPIO_Port_M3 = Dir3_GPIO_Port_M3T;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eaa:	625a      	str	r2, [r3, #36]	; 0x24
	Dir3_Pin_M3 = Dir3_Pin_M3T;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001eb0:	851a      	strh	r2, [r3, #40]	; 0x28

	En1_GPIO_Port_M1 = En1_GPIO_Port_M1T;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001eb6:	62da      	str	r2, [r3, #44]	; 0x2c
	En1_Pin_M1 = En1_Pin_M1T;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8001ebc:	861a      	strh	r2, [r3, #48]	; 0x30
	En2_GPIO_Port_M2 = En2_GPIO_Port_M2T;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ec2:	635a      	str	r2, [r3, #52]	; 0x34
	En2_Pin_M2 = En2_Pin_M2T;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001eca:	871a      	strh	r2, [r3, #56]	; 0x38
	En3_GPIO_Port_M3 = En3_GPIO_Port_M3T;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001ed0:	63da      	str	r2, [r3, #60]	; 0x3c
	En3_Pin_M3 = En3_Pin_M3T;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001ed8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

	SetEnable(1, true);
 8001edc:	2201      	movs	r2, #1
 8001ede:	2101      	movs	r1, #1
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 f84c 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, true);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	2102      	movs	r1, #2
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f000 f847 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	SetEnable(3, true);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	2103      	movs	r1, #3
 8001ef4:	68f8      	ldr	r0, [r7, #12]
 8001ef6:	f000 f842 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>

	tmcd_angle.setup(&huartTmc, 115200, tmcd_angle.SERIAL_ADDRESS_0);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f103 009c 	add.w	r0, r3, #156	; 0x9c
 8001f00:	2300      	movs	r3, #0
 8001f02:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f06:	68b9      	ldr	r1, [r7, #8]
 8001f08:	f000 f88e 	bl	8002028 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>
	tmcd_gripper.setup(&huartTmc, 115200, tmcd_gripper.SERIAL_ADDRESS_2);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f103 00c4 	add.w	r0, r3, #196	; 0xc4
 8001f12:	2302      	movs	r3, #2
 8001f14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	f000 f885 	bl	8002028 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>
	tmcd_linear.setup(&huartTmc, 115200, tmcd_linear.SERIAL_ADDRESS_1);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	f103 0074 	add.w	r0, r3, #116	; 0x74
 8001f24:	2301      	movs	r3, #1
 8001f26:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f2a:	68b9      	ldr	r1, [r7, #8]
 8001f2c:	f000 f87c 	bl	8002028 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>

	tmcd_angle.enable();
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	339c      	adds	r3, #156	; 0x9c
 8001f34:	4618      	mov	r0, r3
 8001f36:	f000 f88b 	bl	8002050 <_ZN7TMC22096enableEv>

//	tmcd_angle.disableAutomaticCurrentScaling();
//	tmcd_angle.disableAutomaticGradientAdaptation();

	tmcd_gripper.enable();
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	33c4      	adds	r3, #196	; 0xc4
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 f886 	bl	8002050 <_ZN7TMC22096enableEv>

//	tmcd_gripper.disableAutomaticCurrentScaling();
//	tmcd_gripper.disableAutomaticGradientAdaptation();

	tmcd_linear.enable();
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	3374      	adds	r3, #116	; 0x74
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f000 f881 	bl	8002050 <_ZN7TMC22096enableEv>

//	tmcd_linear.disableAutomaticCurrentScaling();
//	tmcd_linear.disableAutomaticGradientAdaptation();

	SetMicrosteps4All(5);
 8001f4e:	2105      	movs	r1, #5
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f7ff fd76 	bl	8001a42 <_ZN7RoboArm17SetMicrosteps4AllEh>



	SetEnable(1, false);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2101      	movs	r1, #1
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f000 f80f 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	SetEnable(2, false);
 8001f60:	2200      	movs	r2, #0
 8001f62:	2102      	movs	r1, #2
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 f80a 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
	SetEnable(3, false);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2103      	movs	r1, #3
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f000 f805 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>

	return 0;
 8001f74:	2300      	movs	r3, #0
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <_ZN7RoboArm9SetEnableEtb>:

int RoboArm::SetEnable(uint16_t numMotor, bool state) {
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b084      	sub	sp, #16
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	460b      	mov	r3, r1
 8001f88:	807b      	strh	r3, [r7, #2]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	707b      	strb	r3, [r7, #1]

	GPIO_PinState pinSet;

	if (state) {
 8001f8e:	787b      	ldrb	r3, [r7, #1]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d002      	beq.n	8001f9a <_ZN7RoboArm9SetEnableEtb+0x1c>
		pinSet = GPIO_PIN_RESET;
 8001f94:	2300      	movs	r3, #0
 8001f96:	73fb      	strb	r3, [r7, #15]
 8001f98:	e001      	b.n	8001f9e <_ZN7RoboArm9SetEnableEtb+0x20>
	} else {
		pinSet = GPIO_PIN_SET;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	73fb      	strb	r3, [r7, #15]
	}

	if (numMotor == 1) {
 8001f9e:	887b      	ldrh	r3, [r7, #2]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d108      	bne.n	8001fb6 <_ZN7RoboArm9SetEnableEtb+0x38>
		HAL_GPIO_WritePin(En1_GPIO_Port_M1, En1_Pin_M1, pinSet);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001fac:	7bfa      	ldrb	r2, [r7, #15]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f001 ff28 	bl	8003e04 <HAL_GPIO_WritePin>
 8001fb4:	e017      	b.n	8001fe6 <_ZN7RoboArm9SetEnableEtb+0x68>
	} else if (numMotor == 2) {
 8001fb6:	887b      	ldrh	r3, [r7, #2]
 8001fb8:	2b02      	cmp	r3, #2
 8001fba:	d108      	bne.n	8001fce <_ZN7RoboArm9SetEnableEtb+0x50>
		HAL_GPIO_WritePin(En2_GPIO_Port_M2, En2_Pin_M2, pinSet);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8001fc4:	7bfa      	ldrb	r2, [r7, #15]
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	f001 ff1c 	bl	8003e04 <HAL_GPIO_WritePin>
 8001fcc:	e00b      	b.n	8001fe6 <_ZN7RoboArm9SetEnableEtb+0x68>
	} else if (numMotor == 3) {
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d108      	bne.n	8001fe6 <_ZN7RoboArm9SetEnableEtb+0x68>
		HAL_GPIO_WritePin(En3_GPIO_Port_M3, En3_Pin_M3, pinSet);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001fde:	7bfa      	ldrb	r2, [r7, #15]
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	f001 ff0f 	bl	8003e04 <HAL_GPIO_WritePin>
	}

	return 0;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <_ZN7TMC2209C1Ev>:
//
// ----------------------------------------------------------------------------
#include "TMC2209.h"
#include "main.h"

TMC2209::TMC2209() {
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	f883 2020 	strb.w	r2, [r3, #32]
	serial_baud_rate_ = 115200;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002006:	601a      	str	r2, [r3, #0]
	serial_address_ = SERIAL_ADDRESS_3;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2203      	movs	r2, #3
 800200c:	711a      	strb	r2, [r3, #4]
	hardware_enable_pin_ = -1;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002014:	80da      	strh	r2, [r3, #6]
	cool_step_enabled_ = false;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	761a      	strb	r2, [r3, #24]
}
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr

08002028 <_ZN7TMC22095setupEP20__UART_HandleTypeDeflNS_13SerialAddressE>:

void TMC2209::setup(UART_HandleTypeDef *tmc_uart,long serial_baud_rate, SerialAddress serial_address) {
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
 8002034:	70fb      	strb	r3, [r7, #3]
	tmcuart=tmc_uart;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	68ba      	ldr	r2, [r7, #8]
 800203a:	609a      	str	r2, [r3, #8]
	initialize(serial_baud_rate, serial_address);
 800203c:	78fb      	ldrb	r3, [r7, #3]
 800203e:	461a      	mov	r2, r3
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	f000 f8b6 	bl	80021b4 <_ZN7TMC220910initializeElNS_13SerialAddressE>
}
 8002048:	bf00      	nop
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <_ZN7TMC22096enableEv>:
//
////  pinMode(hardware_enable_pin_, OUTPUT);
////  digitalWrite(hardware_enable_pin_, HIGH);
//}
//
void TMC2209::enable() {
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
	if (hardware_enable_pin_ >= 0) {
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800205e:	2b00      	cmp	r3, #0
 8002060:	db0f      	blt.n	8002082 <_ZN7TMC22096enableEv+0x32>
		HAL_GPIO_WritePin(En1_GPIO_Port, En1_Pin, GPIO_PIN_RESET);
 8002062:	2200      	movs	r2, #0
 8002064:	2120      	movs	r1, #32
 8002066:	4810      	ldr	r0, [pc, #64]	; (80020a8 <_ZN7TMC22096enableEv+0x58>)
 8002068:	f001 fecc 	bl	8003e04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(En2_GPIO_Port, En2_Pin, GPIO_PIN_RESET);
 800206c:	2200      	movs	r2, #0
 800206e:	2101      	movs	r1, #1
 8002070:	480d      	ldr	r0, [pc, #52]	; (80020a8 <_ZN7TMC22096enableEv+0x58>)
 8002072:	f001 fec7 	bl	8003e04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(En3_GPIO_Port, En3_Pin, GPIO_PIN_RESET);
 8002076:	2200      	movs	r2, #0
 8002078:	f44f 7180 	mov.w	r1, #256	; 0x100
 800207c:	480b      	ldr	r0, [pc, #44]	; (80020ac <_ZN7TMC22096enableEv+0x5c>)
 800207e:	f001 fec1 	bl	8003e04 <HAL_GPIO_WritePin>
		//  digitalWrite(hardware_enable_pin_, LOW);
	}
	chopper_config_.toff = toff_;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002088:	f003 030f 	and.w	r3, r3, #15
 800208c:	b2d9      	uxtb	r1, r3
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	7f13      	ldrb	r3, [r2, #28]
 8002092:	f361 0303 	bfi	r3, r1, #0, #4
 8002096:	7713      	strb	r3, [r2, #28]
	writeStoredChopperConfig();
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 f9b8 	bl	800240e <_ZN7TMC220924writeStoredChopperConfigEv>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40010800 	.word	0x40010800
 80020ac:	40010c00 	.word	0x40010c00

080020b0 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh>:
//		++exponent;
//	}
//	setMicrostepsPerStepPowerOfTwo(exponent);
//}
//
void TMC2209::setMicrostepsPerStepPowerOfTwo(uint8_t exponent) {
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	460b      	mov	r3, r1
 80020ba:	70fb      	strb	r3, [r7, #3]
	switch (exponent) {
 80020bc:	78fb      	ldrb	r3, [r7, #3]
 80020be:	2b07      	cmp	r3, #7
 80020c0:	d84a      	bhi.n	8002158 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xa8>
 80020c2:	a201      	add	r2, pc, #4	; (adr r2, 80020c8 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0x18>)
 80020c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c8:	080020e9 	.word	0x080020e9
 80020cc:	080020f7 	.word	0x080020f7
 80020d0:	08002105 	.word	0x08002105
 80020d4:	08002113 	.word	0x08002113
 80020d8:	08002121 	.word	0x08002121
 80020dc:	0800212f 	.word	0x0800212f
 80020e0:	0800213d 	.word	0x0800213d
 80020e4:	0800214b 	.word	0x0800214b
	case 0: {
		chopper_config_.mres = MRES_001;
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	7fd3      	ldrb	r3, [r2, #31]
 80020ec:	2108      	movs	r1, #8
 80020ee:	f361 0303 	bfi	r3, r1, #0, #4
 80020f2:	77d3      	strb	r3, [r2, #31]
		break;
 80020f4:	e036      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 1: {
		chopper_config_.mres = MRES_002;
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	7fd3      	ldrb	r3, [r2, #31]
 80020fa:	2107      	movs	r1, #7
 80020fc:	f361 0303 	bfi	r3, r1, #0, #4
 8002100:	77d3      	strb	r3, [r2, #31]
		break;
 8002102:	e02f      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 2: {
		chopper_config_.mres = MRES_004;
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	7fd3      	ldrb	r3, [r2, #31]
 8002108:	2106      	movs	r1, #6
 800210a:	f361 0303 	bfi	r3, r1, #0, #4
 800210e:	77d3      	strb	r3, [r2, #31]
		break;
 8002110:	e028      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 3: {
		chopper_config_.mres = MRES_008;
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	7fd3      	ldrb	r3, [r2, #31]
 8002116:	2105      	movs	r1, #5
 8002118:	f361 0303 	bfi	r3, r1, #0, #4
 800211c:	77d3      	strb	r3, [r2, #31]
		break;
 800211e:	e021      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 4: {
		chopper_config_.mres = MRES_016;
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	7fd3      	ldrb	r3, [r2, #31]
 8002124:	2104      	movs	r1, #4
 8002126:	f361 0303 	bfi	r3, r1, #0, #4
 800212a:	77d3      	strb	r3, [r2, #31]
		break;
 800212c:	e01a      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 5: {
		chopper_config_.mres = MRES_032;
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	7fd3      	ldrb	r3, [r2, #31]
 8002132:	2103      	movs	r1, #3
 8002134:	f361 0303 	bfi	r3, r1, #0, #4
 8002138:	77d3      	strb	r3, [r2, #31]
		break;
 800213a:	e013      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 6: {
		chopper_config_.mres = MRES_064;
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	7fd3      	ldrb	r3, [r2, #31]
 8002140:	2102      	movs	r1, #2
 8002142:	f361 0303 	bfi	r3, r1, #0, #4
 8002146:	77d3      	strb	r3, [r2, #31]
		break;
 8002148:	e00c      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 7: {
		chopper_config_.mres = MRES_128;
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	7fd3      	ldrb	r3, [r2, #31]
 800214e:	2101      	movs	r1, #1
 8002150:	f361 0303 	bfi	r3, r1, #0, #4
 8002154:	77d3      	strb	r3, [r2, #31]
		break;
 8002156:	e005      	b.n	8002164 <_ZN7TMC220930setMicrostepsPerStepPowerOfTwoEh+0xb4>
	}
	case 8:
	default: {
		chopper_config_.mres = MRES_256;
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	7fd3      	ldrb	r3, [r2, #31]
 800215c:	f36f 0303 	bfc	r3, #0, #4
 8002160:	77d3      	strb	r3, [r2, #31]
		break;
 8002162:	bf00      	nop
	}
	}
	writeStoredChopperConfig();
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 f952 	bl	800240e <_ZN7TMC220924writeStoredChopperConfigEv>
}
 800216a:	bf00      	nop
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop

08002174 <_ZN7TMC220927enableInverseMotorDirectionEv>:
//	driver_current_.ihold = hold_current;
//	driver_current_.iholddelay = hold_delay;
//	writeStoredDriverCurrent();
//}
//
void TMC2209::enableInverseMotorDirection() {
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	global_config_.shaft = 1;
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	7b13      	ldrb	r3, [r2, #12]
 8002180:	f043 0308 	orr.w	r3, r3, #8
 8002184:	7313      	strb	r3, [r2, #12]
	writeStoredGlobalConfig();
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 f932 	bl	80023f0 <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 800218c:	bf00      	nop
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_ZN7TMC220928disableInverseMotorDirectionEv>:

void TMC2209::disableInverseMotorDirection() {
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
	global_config_.shaft = 0;
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	7b13      	ldrb	r3, [r2, #12]
 80021a0:	f36f 03c3 	bfc	r3, #3, #1
 80021a4:	7313      	strb	r3, [r2, #12]
	writeStoredGlobalConfig();
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f922 	bl	80023f0 <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 80021ac:	bf00      	nop
 80021ae:	3708      	adds	r7, #8
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <_ZN7TMC220910initializeElNS_13SerialAddressE>:
//	return read(ADDRESS_MSCNT);
//}
//
//// private
///* EDITED */
void TMC2209::initialize(long serial_baud_rate, SerialAddress serial_address) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	4613      	mov	r3, r2
 80021c0:	71fb      	strb	r3, [r7, #7]
	serial_baud_rate_ = serial_baud_rate;
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	601a      	str	r2, [r3, #0]

	setOperationModeToSerial(serial_address);
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	4619      	mov	r1, r3
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 f807 	bl	80021e0 <_ZN7TMC220924setOperationModeToSerialENS_13SerialAddressE>
	setRegistersToDefaults();
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	f000 f82c 	bl	8002230 <_ZN7TMC220922setRegistersToDefaultsEv>
	//minimizeMotorCurrent();
//	setRunCurrent(100);
//	disable();
//	disableAutomaticCurrentScaling();
//	disableAutomaticGradientAdaptation();
}
 80021d8:	bf00      	nop
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_ZN7TMC220924setOperationModeToSerialENS_13SerialAddressE>:
//
////	  tmcuart->RxXferCount = 0;
//
//}
//
void TMC2209::setOperationModeToSerial(SerialAddress serial_address) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	70fb      	strb	r3, [r7, #3]
	serial_address_ = serial_address;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	78fa      	ldrb	r2, [r7, #3]
 80021f0:	711a      	strb	r2, [r3, #4]

	global_config_.bytes = 0;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	60da      	str	r2, [r3, #12]
	global_config_.i_scale_analog = 0;
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	7b13      	ldrb	r3, [r2, #12]
 80021fc:	f36f 0300 	bfc	r3, #0, #1
 8002200:	7313      	strb	r3, [r2, #12]
	global_config_.pdn_disable = 1;
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	7b13      	ldrb	r3, [r2, #12]
 8002206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800220a:	7313      	strb	r3, [r2, #12]
	global_config_.mstep_reg_select = 1;
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	7b13      	ldrb	r3, [r2, #12]
 8002210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002214:	7313      	strb	r3, [r2, #12]
	global_config_.multistep_filt = 1;
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	7b53      	ldrb	r3, [r2, #13]
 800221a:	f043 0301 	orr.w	r3, r3, #1
 800221e:	7353      	strb	r3, [r2, #13]

	writeStoredGlobalConfig();
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f8e5 	bl	80023f0 <_ZN7TMC220923writeStoredGlobalConfigEv>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <_ZN7TMC220922setRegistersToDefaultsEv>:

void TMC2209::setRegistersToDefaults() {
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
	driver_current_.bytes = 0;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
	driver_current_.ihold = IHOLD_DEFAULT;
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	7c13      	ldrb	r3, [r2, #16]
 8002242:	2110      	movs	r1, #16
 8002244:	f361 0304 	bfi	r3, r1, #0, #5
 8002248:	7413      	strb	r3, [r2, #16]
	driver_current_.irun = IRUN_DEFAULT;
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	7c53      	ldrb	r3, [r2, #17]
 800224e:	f043 031f 	orr.w	r3, r3, #31
 8002252:	7453      	strb	r3, [r2, #17]
	driver_current_.iholddelay = IHOLDDELAY_DEFAULT;
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	7c93      	ldrb	r3, [r2, #18]
 8002258:	2101      	movs	r1, #1
 800225a:	f361 0303 	bfi	r3, r1, #0, #4
 800225e:	7493      	strb	r3, [r2, #18]
	write(ADDRESS_IHOLD_IRUN, driver_current_.bytes);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	461a      	mov	r2, r3
 8002266:	2110      	movs	r1, #16
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f000 f885 	bl	8002378 <_ZN7TMC22095writeEhm>

	chopper_config_.bytes = CHOPPER_CONFIG_DEFAULT;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a2a      	ldr	r2, [pc, #168]	; (800231c <_ZN7TMC220922setRegistersToDefaultsEv+0xec>)
 8002272:	61da      	str	r2, [r3, #28]
	chopper_config_.tbl = TBL_DEFAULT;
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	69d3      	ldr	r3, [r2, #28]
 8002278:	2102      	movs	r1, #2
 800227a:	f361 33d0 	bfi	r3, r1, #15, #2
 800227e:	61d3      	str	r3, [r2, #28]
	chopper_config_.hend = HEND_DEFAULT;
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	8b93      	ldrh	r3, [r2, #28]
 8002284:	f36f 13ca 	bfc	r3, #7, #4
 8002288:	8393      	strh	r3, [r2, #28]
	chopper_config_.hstart = HSTART_DEFAULT;
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	7f13      	ldrb	r3, [r2, #28]
 800228e:	2105      	movs	r1, #5
 8002290:	f361 1306 	bfi	r3, r1, #4, #3
 8002294:	7713      	strb	r3, [r2, #28]
	chopper_config_.toff = TOFF_DEFAULT;
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	7f13      	ldrb	r3, [r2, #28]
 800229a:	2103      	movs	r1, #3
 800229c:	f361 0303 	bfi	r3, r1, #0, #4
 80022a0:	7713      	strb	r3, [r2, #28]
	write(ADDRESS_CHOPCONF, chopper_config_.bytes);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	69db      	ldr	r3, [r3, #28]
 80022a6:	461a      	mov	r2, r3
 80022a8:	216c      	movs	r1, #108	; 0x6c
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f864 	bl	8002378 <_ZN7TMC22095writeEhm>

	pwm_config_.bytes = PWM_CONFIG_DEFAULT;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4a1b      	ldr	r2, [pc, #108]	; (8002320 <_ZN7TMC220922setRegistersToDefaultsEv+0xf0>)
 80022b4:	625a      	str	r2, [r3, #36]	; 0x24
	write(ADDRESS_PWMCONF, pwm_config_.bytes);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ba:	461a      	mov	r2, r3
 80022bc:	2170      	movs	r1, #112	; 0x70
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f85a 	bl	8002378 <_ZN7TMC22095writeEhm>

	cool_config_.bytes = COOLCONF_DEFAULT;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	615a      	str	r2, [r3, #20]
	write(ADDRESS_COOLCONF, cool_config_.bytes);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	695b      	ldr	r3, [r3, #20]
 80022ce:	461a      	mov	r2, r3
 80022d0:	2142      	movs	r1, #66	; 0x42
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f000 f850 	bl	8002378 <_ZN7TMC22095writeEhm>

	write(ADDRESS_TPOWERDOWN, TPOWERDOWN_DEFAULT);
 80022d8:	2214      	movs	r2, #20
 80022da:	2111      	movs	r1, #17
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 f84b 	bl	8002378 <_ZN7TMC22095writeEhm>
	write(ADDRESS_TPWMTHRS, TPWMTHRS_DEFAULT);
 80022e2:	2200      	movs	r2, #0
 80022e4:	2113      	movs	r1, #19
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f846 	bl	8002378 <_ZN7TMC22095writeEhm>
	write(ADDRESS_VACTUAL, VACTUAL_DEFAULT);
 80022ec:	2200      	movs	r2, #0
 80022ee:	2122      	movs	r1, #34	; 0x22
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f000 f841 	bl	8002378 <_ZN7TMC22095writeEhm>
	write(ADDRESS_TCOOLTHRS, TCOOLTHRS_DEFAULT);
 80022f6:	2200      	movs	r2, #0
 80022f8:	2114      	movs	r1, #20
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 f83c 	bl	8002378 <_ZN7TMC22095writeEhm>
	write(ADDRESS_SGTHRS, SGTHRS_DEFAULT);
 8002300:	2200      	movs	r2, #0
 8002302:	2140      	movs	r1, #64	; 0x40
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f000 f837 	bl	8002378 <_ZN7TMC22095writeEhm>
	write(ADDRESS_COOLCONF, COOLCONF_DEFAULT);
 800230a:	2200      	movs	r2, #0
 800230c:	2142      	movs	r1, #66	; 0x42
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f832 	bl	8002378 <_ZN7TMC22095writeEhm>
}
 8002314:	bf00      	nop
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	10000053 	.word	0x10000053
 8002320:	c10d0024 	.word	0xc10d0024

08002324 <_ZN7TMC220911reverseDataEm>:
//	driver_current_.irun = CURRENT_SETTING_MIN;
//	driver_current_.ihold = CURRENT_SETTING_MIN;
//	writeStoredDriverCurrent();
//}
//
uint32_t TMC2209::reverseData(uint32_t data) {
 8002324:	b480      	push	{r7}
 8002326:	b085      	sub	sp, #20
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
	uint32_t reversed_data = 0;
 800232e:	2300      	movs	r3, #0
 8002330:	60fb      	str	r3, [r7, #12]
	uint8_t right_shift;
	uint8_t left_shift;
	for (uint8_t i = 0; i < DATA_SIZE; ++i) {
 8002332:	2300      	movs	r3, #0
 8002334:	72fb      	strb	r3, [r7, #11]
 8002336:	e016      	b.n	8002366 <_ZN7TMC220911reverseDataEm+0x42>
		right_shift = (DATA_SIZE - i - 1) * BITS_PER_BYTE;
 8002338:	7afb      	ldrb	r3, [r7, #11]
 800233a:	f1c3 0303 	rsb	r3, r3, #3
 800233e:	b2db      	uxtb	r3, r3
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	72bb      	strb	r3, [r7, #10]
		left_shift = i * BITS_PER_BYTE;
 8002344:	7afb      	ldrb	r3, [r7, #11]
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	727b      	strb	r3, [r7, #9]
		reversed_data |= ((data >> right_shift) & BYTE_MAX_VALUE) << left_shift;
 800234a:	7abb      	ldrb	r3, [r7, #10]
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	b2da      	uxtb	r2, r3
 8002354:	7a7b      	ldrb	r3, [r7, #9]
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < DATA_SIZE; ++i) {
 8002360:	7afb      	ldrb	r3, [r7, #11]
 8002362:	3301      	adds	r3, #1
 8002364:	72fb      	strb	r3, [r7, #11]
 8002366:	7afb      	ldrb	r3, [r7, #11]
 8002368:	2b03      	cmp	r3, #3
 800236a:	d9e5      	bls.n	8002338 <_ZN7TMC220911reverseDataEm+0x14>
	}
	return reversed_data;
 800236c:	68fb      	ldr	r3, [r7, #12]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3714      	adds	r7, #20
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <_ZN7TMC22095writeEhm>:
//	for (uint8_t i = 0; i < datagram_size; ++i) {
//		byte = serialRead();
//	}*/
//}
//
void TMC2209::write(uint8_t register_address, uint32_t data) {
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	460b      	mov	r3, r1
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	72fb      	strb	r3, [r7, #11]
	WriteReadReplyDatagram write_datagram;
	write_datagram.bytes = 0;
 8002386:	f04f 0200 	mov.w	r2, #0
 800238a:	f04f 0300 	mov.w	r3, #0
 800238e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	write_datagram.sync = SYNC;
 8002392:	7c3b      	ldrb	r3, [r7, #16]
 8002394:	2205      	movs	r2, #5
 8002396:	f362 0303 	bfi	r3, r2, #0, #4
 800239a:	743b      	strb	r3, [r7, #16]
	write_datagram.serial_address = serial_address_;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	791b      	ldrb	r3, [r3, #4]
 80023a0:	747b      	strb	r3, [r7, #17]
	write_datagram.register_address = register_address;
 80023a2:	7afb      	ldrb	r3, [r7, #11]
 80023a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80023a8:	b2da      	uxtb	r2, r3
 80023aa:	7cbb      	ldrb	r3, [r7, #18]
 80023ac:	f362 0306 	bfi	r3, r2, #0, #7
 80023b0:	74bb      	strb	r3, [r7, #18]
	write_datagram.rw = RW_WRITE;
 80023b2:	7cbb      	ldrb	r3, [r7, #18]
 80023b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023b8:	74bb      	strb	r3, [r7, #18]
	write_datagram.data = reverseData(data);
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f7ff ffb1 	bl	8002324 <_ZN7TMC220911reverseDataEm>
 80023c2:	4603      	mov	r3, r0
 80023c4:	f8c7 3013 	str.w	r3, [r7, #19]
	write_datagram.crc = calculateCrc(write_datagram, WRITE_READ_REPLY_DATAGRAM_SIZE);
 80023c8:	f107 0310 	add.w	r3, r7, #16
 80023cc:	2208      	movs	r2, #8
 80023ce:	4619      	mov	r1, r3
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f82b 	bl	800242c <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h>
 80023d6:	4603      	mov	r3, r0
 80023d8:	75fb      	strb	r3, [r7, #23]
	sendDatagramUnidirectional(write_datagram, WRITE_READ_REPLY_DATAGRAM_SIZE);
 80023da:	f107 0310 	add.w	r3, r7, #16
 80023de:	2208      	movs	r2, #8
 80023e0:	4619      	mov	r1, r3
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 f871 	bl	80024ca <_ZN7TMC220926sendDatagramUnidirectionalINS_22WriteReadReplyDatagramEEEvRT_h>
}
 80023e8:	bf00      	nop
 80023ea:	3718      	adds	r7, #24
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <_ZN7TMC220923writeStoredGlobalConfigEv>:
//uint8_t TMC2209::holdDelaySettingToPercent(uint8_t hold_delay_setting) {
//	uint8_t percent = map(hold_delay_setting, HOLD_DELAY_MIN, HOLD_DELAY_MAX, PERCENT_MIN, PERCENT_MAX);
//	return percent;
//}
//
void TMC2209::writeStoredGlobalConfig() {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	write(ADDRESS_GCONF, global_config_.bytes);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	461a      	mov	r2, r3
 80023fe:	2100      	movs	r1, #0
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f7ff ffb9 	bl	8002378 <_ZN7TMC22095writeEhm>
}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}

0800240e <_ZN7TMC220924writeStoredChopperConfigEv>:
//	if (cool_step_enabled_) {
//		write(ADDRESS_COOLCONF, cool_config_.bytes);
//	}
//}
//
void TMC2209::writeStoredChopperConfig() {
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
	write(ADDRESS_CHOPCONF, chopper_config_.bytes);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	461a      	mov	r2, r3
 800241c:	216c      	movs	r1, #108	; 0x6c
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff ffaa 	bl	8002378 <_ZN7TMC22095writeEhm>
}
 8002424:	bf00      	nop
 8002426:	3708      	adds	r7, #8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h>:
uint8_t TMC2209::calculateCrc(Datagram &datagram, uint8_t datagram_size) {
 800242c:	b4f0      	push	{r4, r5, r6, r7}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	4613      	mov	r3, r2
 8002438:	71fb      	strb	r3, [r7, #7]
	uint8_t crc = 0;
 800243a:	2300      	movs	r3, #0
 800243c:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < (datagram_size - 1); ++i) {
 800243e:	2300      	movs	r3, #0
 8002440:	757b      	strb	r3, [r7, #21]
 8002442:	e037      	b.n	80024b4 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x88>
		byte = (datagram.bytes >> (i * BITS_PER_BYTE)) & BYTE_MAX_VALUE;
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800244a:	7d79      	ldrb	r1, [r7, #21]
 800244c:	00c9      	lsls	r1, r1, #3
 800244e:	f1c1 0620 	rsb	r6, r1, #32
 8002452:	f1a1 0020 	sub.w	r0, r1, #32
 8002456:	fa22 f401 	lsr.w	r4, r2, r1
 800245a:	fa03 f606 	lsl.w	r6, r3, r6
 800245e:	4334      	orrs	r4, r6
 8002460:	fa23 f000 	lsr.w	r0, r3, r0
 8002464:	4304      	orrs	r4, r0
 8002466:	fa23 f501 	lsr.w	r5, r3, r1
 800246a:	4623      	mov	r3, r4
 800246c:	75bb      	strb	r3, [r7, #22]
		for (uint8_t j = 0; j < BITS_PER_BYTE; ++j) {
 800246e:	2300      	movs	r3, #0
 8002470:	753b      	strb	r3, [r7, #20]
 8002472:	e019      	b.n	80024a8 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x7c>
			if ((crc >> 7) ^ (byte & 0x01)) {
 8002474:	7dfb      	ldrb	r3, [r7, #23]
 8002476:	09db      	lsrs	r3, r3, #7
 8002478:	b2da      	uxtb	r2, r3
 800247a:	7dbb      	ldrb	r3, [r7, #22]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	b2db      	uxtb	r3, r3
 8002482:	429a      	cmp	r2, r3
 8002484:	d007      	beq.n	8002496 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x6a>
				crc = (crc << 1) ^ 0x07;
 8002486:	7dfb      	ldrb	r3, [r7, #23]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	b25b      	sxtb	r3, r3
 800248c:	f083 0307 	eor.w	r3, r3, #7
 8002490:	b25b      	sxtb	r3, r3
 8002492:	75fb      	strb	r3, [r7, #23]
 8002494:	e002      	b.n	800249c <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x70>
				crc = crc << 1;
 8002496:	7dfb      	ldrb	r3, [r7, #23]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	75fb      	strb	r3, [r7, #23]
			byte = byte >> 1;
 800249c:	7dbb      	ldrb	r3, [r7, #22]
 800249e:	085b      	lsrs	r3, r3, #1
 80024a0:	75bb      	strb	r3, [r7, #22]
		for (uint8_t j = 0; j < BITS_PER_BYTE; ++j) {
 80024a2:	7d3b      	ldrb	r3, [r7, #20]
 80024a4:	3301      	adds	r3, #1
 80024a6:	753b      	strb	r3, [r7, #20]
 80024a8:	7d3b      	ldrb	r3, [r7, #20]
 80024aa:	2b07      	cmp	r3, #7
 80024ac:	d9e2      	bls.n	8002474 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x48>
	for (uint8_t i = 0; i < (datagram_size - 1); ++i) {
 80024ae:	7d7b      	ldrb	r3, [r7, #21]
 80024b0:	3301      	adds	r3, #1
 80024b2:	757b      	strb	r3, [r7, #21]
 80024b4:	7d7a      	ldrb	r2, [r7, #21]
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	3b01      	subs	r3, #1
 80024ba:	429a      	cmp	r2, r3
 80024bc:	dbc2      	blt.n	8002444 <_ZN7TMC220912calculateCrcINS_22WriteReadReplyDatagramEEEhRT_h+0x18>
	return crc;
 80024be:	7dfb      	ldrb	r3, [r7, #23]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3718      	adds	r7, #24
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bcf0      	pop	{r4, r5, r6, r7}
 80024c8:	4770      	bx	lr

080024ca <_ZN7TMC220926sendDatagramUnidirectionalINS_22WriteReadReplyDatagramEEEvRT_h>:
void TMC2209::sendDatagramUnidirectional(Datagram &datagram, uint8_t datagram_size) {
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b084      	sub	sp, #16
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	4613      	mov	r3, r2
 80024d6:	71fb      	strb	r3, [r7, #7]
	HAL_HalfDuplex_EnableTransmitter(tmcuart);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	4618      	mov	r0, r3
 80024de:	f003 ff9c 	bl	800641a <HAL_HalfDuplex_EnableTransmitter>
	HAL_UART_Transmit(tmcuart, (uint8_t *)(&datagram), datagram_size, HAL_MAX_DELAY);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6898      	ldr	r0, [r3, #8]
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80024ee:	68b9      	ldr	r1, [r7, #8]
 80024f0:	f003 fc3b 	bl	8005d6a <HAL_UART_Transmit>
}
 80024f4:	bf00      	nop
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	0000      	movs	r0, r0
	...

08002500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b090      	sub	sp, #64	; 0x40
 8002504:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002506:	f001 f8bb 	bl	8003680 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800250a:	f000 f999 	bl	8002840 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800250e:	f000 fbe9 	bl	8002ce4 <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 8002512:	f000 fb8b 	bl	8002c2c <_ZL19MX_USART1_UART_Initv>
  MX_TIM1_Init();
 8002516:	f000 fa21 	bl	800295c <_ZL12MX_TIM1_Initv>
  MX_TIM2_Init();
 800251a:	f000 fab7 	bl	8002a8c <_ZL12MX_TIM2_Initv>
  MX_TIM3_Init();
 800251e:	f000 fb1d 	bl	8002b5c <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 8002522:	f000 fbb1 	bl	8002c88 <_ZL19MX_USART2_UART_Initv>
  MX_SPI1_Init();
 8002526:	f000 f9dd 	bl	80028e4 <_ZL12MX_SPI1_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim1);
 800252a:	487b      	ldr	r0, [pc, #492]	; (8002718 <main+0x218>)
 800252c:	f002 fca6 	bl	8004e7c <HAL_TIM_Base_Init>
  HAL_TIM_Base_Init(&htim2);
 8002530:	487a      	ldr	r0, [pc, #488]	; (800271c <main+0x21c>)
 8002532:	f002 fca3 	bl	8004e7c <HAL_TIM_Base_Init>

  arm.SetSettMotors(huart2,htim1, htim2, htim3, Dir1_GPIO_Port, Dir1_Pin,
 8002536:	f44f 7380 	mov.w	r3, #256	; 0x100
 800253a:	930c      	str	r3, [sp, #48]	; 0x30
 800253c:	4b78      	ldr	r3, [pc, #480]	; (8002720 <main+0x220>)
 800253e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002540:	2301      	movs	r3, #1
 8002542:	930a      	str	r3, [sp, #40]	; 0x28
 8002544:	4b77      	ldr	r3, [pc, #476]	; (8002724 <main+0x224>)
 8002546:	9309      	str	r3, [sp, #36]	; 0x24
 8002548:	2320      	movs	r3, #32
 800254a:	9308      	str	r3, [sp, #32]
 800254c:	4b75      	ldr	r3, [pc, #468]	; (8002724 <main+0x224>)
 800254e:	9307      	str	r3, [sp, #28]
 8002550:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002554:	9306      	str	r3, [sp, #24]
 8002556:	4b72      	ldr	r3, [pc, #456]	; (8002720 <main+0x220>)
 8002558:	9305      	str	r3, [sp, #20]
 800255a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800255e:	9304      	str	r3, [sp, #16]
 8002560:	4b6f      	ldr	r3, [pc, #444]	; (8002720 <main+0x220>)
 8002562:	9303      	str	r3, [sp, #12]
 8002564:	2340      	movs	r3, #64	; 0x40
 8002566:	9302      	str	r3, [sp, #8]
 8002568:	4b6e      	ldr	r3, [pc, #440]	; (8002724 <main+0x224>)
 800256a:	9301      	str	r3, [sp, #4]
 800256c:	4b6e      	ldr	r3, [pc, #440]	; (8002728 <main+0x228>)
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	4b6a      	ldr	r3, [pc, #424]	; (800271c <main+0x21c>)
 8002572:	4a69      	ldr	r2, [pc, #420]	; (8002718 <main+0x218>)
 8002574:	496d      	ldr	r1, [pc, #436]	; (800272c <main+0x22c>)
 8002576:	486e      	ldr	r0, [pc, #440]	; (8002730 <main+0x230>)
 8002578:	f7ff fc79 	bl	8001e6e <_ZN7RoboArm13SetSettMotorsER20__UART_HandleTypeDefR17TIM_HandleTypeDefS3_S3_P12GPIO_TypeDeftS5_tS5_tS5_tS5_tS5_t>
		  Dir2_GPIO_Port, Dir2_Pin, Dir3_GPIO_Port, Dir3_Pin, En1_GPIO_Port,
		  En1_Pin, En2_GPIO_Port, En2_Pin, En3_GPIO_Port, En3_Pin);

  arm.SetSettEncoders(hspi1, CS1_GPIO_Port, CS1_Pin, CS2_GPIO_Port, CS2_Pin,
 800257c:	230e      	movs	r3, #14
 800257e:	9302      	str	r3, [sp, #8]
 8002580:	2302      	movs	r3, #2
 8002582:	9301      	str	r3, [sp, #4]
 8002584:	4b66      	ldr	r3, [pc, #408]	; (8002720 <main+0x220>)
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	2301      	movs	r3, #1
 800258a:	4a65      	ldr	r2, [pc, #404]	; (8002720 <main+0x220>)
 800258c:	4969      	ldr	r1, [pc, #420]	; (8002734 <main+0x234>)
 800258e:	4868      	ldr	r0, [pc, #416]	; (8002730 <main+0x230>)
 8002590:	f7ff fa77 	bl	8001a82 <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>
		  14);
  un_now.params.hold = 0;
 8002594:	4b68      	ldr	r3, [pc, #416]	; (8002738 <main+0x238>)
 8002596:	2200      	movs	r2, #0
 8002598:	609a      	str	r2, [r3, #8]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  HAL_UART_Receive_IT (&huart1, str, 1);
  HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 800259a:	220c      	movs	r2, #12
 800259c:	4967      	ldr	r1, [pc, #412]	; (800273c <main+0x23c>)
 800259e:	4868      	ldr	r0, [pc, #416]	; (8002740 <main+0x240>)
 80025a0:	f003 fc66 	bl	8005e70 <HAL_UART_Receive_IT>
  arm.setPrintState(true);
 80025a4:	2101      	movs	r1, #1
 80025a6:	4862      	ldr	r0, [pc, #392]	; (8002730 <main+0x230>)
 80025a8:	f7ff fa22 	bl	80019f0 <_ZN7RoboArm13setPrintStateEb>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (startFirstMove) {
 80025ac:	4b65      	ldr	r3, [pc, #404]	; (8002744 <main+0x244>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d059      	beq.n	8002668 <main+0x168>
		  startFirstMove = false;
 80025b4:	4b63      	ldr	r3, [pc, #396]	; (8002744 <main+0x244>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]

		  if (un_now.params.hold != 0 &&
 80025ba:	4b5f      	ldr	r3, [pc, #380]	; (8002738 <main+0x238>)
 80025bc:	689b      	ldr	r3, [r3, #8]
				  abs(un_now.params.ang - un_to.params.ang) < 0.001 &&
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d031      	beq.n	8002626 <main+0x126>
 80025c2:	4b5d      	ldr	r3, [pc, #372]	; (8002738 <main+0x238>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	4a60      	ldr	r2, [pc, #384]	; (8002748 <main+0x248>)
 80025c8:	6852      	ldr	r2, [r2, #4]
 80025ca:	4611      	mov	r1, r2
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fa69 	bl	8000aa4 <__aeabi_fsub>
 80025d2:	4603      	mov	r3, r0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fe fef4 	bl	80013c2 <_ZSt3absf>
 80025da:	4603      	mov	r3, r0
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fd ff1b 	bl	8000418 <__aeabi_f2d>
		  if (un_now.params.hold != 0 &&
 80025e2:	a34b      	add	r3, pc, #300	; (adr r3, 8002710 <main+0x210>)
 80025e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e8:	f7fe f9e0 	bl	80009ac <__aeabi_dcmplt>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d019      	beq.n	8002626 <main+0x126>
				  abs(un_now.params.lin - un_to.params.lin) < 0.001) {
 80025f2:	4b51      	ldr	r3, [pc, #324]	; (8002738 <main+0x238>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a54      	ldr	r2, [pc, #336]	; (8002748 <main+0x248>)
 80025f8:	6812      	ldr	r2, [r2, #0]
 80025fa:	4611      	mov	r1, r2
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fe fa51 	bl	8000aa4 <__aeabi_fsub>
 8002602:	4603      	mov	r3, r0
 8002604:	4618      	mov	r0, r3
 8002606:	f7fe fedc 	bl	80013c2 <_ZSt3absf>
 800260a:	4603      	mov	r3, r0
 800260c:	4618      	mov	r0, r3
 800260e:	f7fd ff03 	bl	8000418 <__aeabi_f2d>
				  abs(un_now.params.ang - un_to.params.ang) < 0.001 &&
 8002612:	a33f      	add	r3, pc, #252	; (adr r3, 8002710 <main+0x210>)
 8002614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002618:	f7fe f9c8 	bl	80009ac <__aeabi_dcmplt>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <main+0x126>
 8002622:	2301      	movs	r3, #1
 8002624:	e000      	b.n	8002628 <main+0x128>
 8002626:	2300      	movs	r3, #0
		  if (un_now.params.hold != 0 &&
 8002628:	2b00      	cmp	r3, #0
 800262a:	d009      	beq.n	8002640 <main+0x140>
			  allowMove = false;
 800262c:	4b47      	ldr	r3, [pc, #284]	; (800274c <main+0x24c>)
 800262e:	2200      	movs	r2, #0
 8002630:	701a      	strb	r2, [r3, #0]
			  un_now.params.hold = 0;
 8002632:	4b41      	ldr	r3, [pc, #260]	; (8002738 <main+0x238>)
 8002634:	2200      	movs	r2, #0
 8002636:	609a      	str	r2, [r3, #8]
			  arm.SetGripper(0);
 8002638:	2100      	movs	r1, #0
 800263a:	483d      	ldr	r0, [pc, #244]	; (8002730 <main+0x230>)
 800263c:	f7ff f95e 	bl	80018fc <_ZN7RoboArm10SetGripperEi>
		  }
		  while (!allowMove) {}
 8002640:	bf00      	nop
 8002642:	4b42      	ldr	r3, [pc, #264]	; (800274c <main+0x24c>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	f083 0301 	eor.w	r3, r3, #1
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b00      	cmp	r3, #0
 800264e:	d1f8      	bne.n	8002642 <main+0x142>
		  if (allowMove) {
 8002650:	4b3e      	ldr	r3, [pc, #248]	; (800274c <main+0x24c>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d007      	beq.n	8002668 <main+0x168>
			  arm.Move2Motors(un_to.params.ang, un_to.params.lin);
 8002658:	4b3b      	ldr	r3, [pc, #236]	; (8002748 <main+0x248>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4a3a      	ldr	r2, [pc, #232]	; (8002748 <main+0x248>)
 800265e:	6812      	ldr	r2, [r2, #0]
 8002660:	4619      	mov	r1, r3
 8002662:	4833      	ldr	r0, [pc, #204]	; (8002730 <main+0x230>)
 8002664:	f7fe ff88 	bl	8001578 <_ZN7RoboArm11Move2MotorsEff>
		  }
	  }
	  if (timerFT1 && timerFT2) {
 8002668:	4b39      	ldr	r3, [pc, #228]	; (8002750 <main+0x250>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d041      	beq.n	80026f4 <main+0x1f4>
 8002670:	4b38      	ldr	r3, [pc, #224]	; (8002754 <main+0x254>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d03d      	beq.n	80026f4 <main+0x1f4>
		  timerFT1 = false;
 8002678:	4b35      	ldr	r3, [pc, #212]	; (8002750 <main+0x250>)
 800267a:	2200      	movs	r2, #0
 800267c:	701a      	strb	r2, [r3, #0]
		  timerFT2 = false;
 800267e:	4b35      	ldr	r3, [pc, #212]	; (8002754 <main+0x254>)
 8002680:	2200      	movs	r2, #0
 8002682:	701a      	strb	r2, [r3, #0]
		  un_now.params.lin = un_to.params.lin;
 8002684:	4b30      	ldr	r3, [pc, #192]	; (8002748 <main+0x248>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a2b      	ldr	r2, [pc, #172]	; (8002738 <main+0x238>)
 800268a:	6013      	str	r3, [r2, #0]
		  un_now.params.ang = un_to.params.ang;
 800268c:	4b2e      	ldr	r3, [pc, #184]	; (8002748 <main+0x248>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	4a29      	ldr	r2, [pc, #164]	; (8002738 <main+0x238>)
 8002692:	6053      	str	r3, [r2, #4]

		  if (un_now.params.hold != un_to.params.hold) {
 8002694:	4b28      	ldr	r3, [pc, #160]	; (8002738 <main+0x238>)
 8002696:	689a      	ldr	r2, [r3, #8]
 8002698:	4b2b      	ldr	r3, [pc, #172]	; (8002748 <main+0x248>)
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	429a      	cmp	r2, r3
 800269e:	d00c      	beq.n	80026ba <main+0x1ba>
			  gripperMoveFinished = false;
 80026a0:	4b2d      	ldr	r3, [pc, #180]	; (8002758 <main+0x258>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	701a      	strb	r2, [r3, #0]
			  un_now.params.hold = un_to.params.hold;
 80026a6:	4b28      	ldr	r3, [pc, #160]	; (8002748 <main+0x248>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	4a23      	ldr	r2, [pc, #140]	; (8002738 <main+0x238>)
 80026ac:	6093      	str	r3, [r2, #8]
			  arm.SetGripper(un_to.params.hold);
 80026ae:	4b26      	ldr	r3, [pc, #152]	; (8002748 <main+0x248>)
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	4619      	mov	r1, r3
 80026b4:	481e      	ldr	r0, [pc, #120]	; (8002730 <main+0x230>)
 80026b6:	f7ff f921 	bl	80018fc <_ZN7RoboArm10SetGripperEi>
		  }
		  while (!gripperMoveFinished) {}
 80026ba:	bf00      	nop
 80026bc:	4b26      	ldr	r3, [pc, #152]	; (8002758 <main+0x258>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	f083 0301 	eor.w	r3, r3, #1
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d1f8      	bne.n	80026bc <main+0x1bc>
		  if (gripperMoveFinished) {
 80026ca:	4b23      	ldr	r3, [pc, #140]	; (8002758 <main+0x258>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d010      	beq.n	80026f4 <main+0x1f4>
			  un_send.params.lin = 0;
 80026d2:	4b22      	ldr	r3, [pc, #136]	; (800275c <main+0x25c>)
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
			  un_send.params.ang = 0;
 80026da:	4b20      	ldr	r3, [pc, #128]	; (800275c <main+0x25c>)
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	605a      	str	r2, [r3, #4]
			  un_send.params.hold = 10;
 80026e2:	4b1e      	ldr	r3, [pc, #120]	; (800275c <main+0x25c>)
 80026e4:	220a      	movs	r2, #10
 80026e6:	609a      	str	r2, [r3, #8]
			  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 80026e8:	230c      	movs	r3, #12
 80026ea:	220c      	movs	r2, #12
 80026ec:	491b      	ldr	r1, [pc, #108]	; (800275c <main+0x25c>)
 80026ee:	4814      	ldr	r0, [pc, #80]	; (8002740 <main+0x240>)
 80026f0:	f003 fb3b 	bl	8005d6a <HAL_UART_Transmit>
					  12);
		  }

	  }

	  if (arm.getPrintState() && sendDataFlag) {
 80026f4:	480e      	ldr	r0, [pc, #56]	; (8002730 <main+0x230>)
 80026f6:	f7ff f993 	bl	8001a20 <_ZN7RoboArm13getPrintStateEv>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d031      	beq.n	8002764 <main+0x264>
 8002700:	4b17      	ldr	r3, [pc, #92]	; (8002760 <main+0x260>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d02d      	beq.n	8002764 <main+0x264>
 8002708:	2301      	movs	r3, #1
 800270a:	e02c      	b.n	8002766 <main+0x266>
 800270c:	f3af 8000 	nop.w
 8002710:	d2f1a9fc 	.word	0xd2f1a9fc
 8002714:	3f50624d 	.word	0x3f50624d
 8002718:	20000084 	.word	0x20000084
 800271c:	200000cc 	.word	0x200000cc
 8002720:	40010c00 	.word	0x40010c00
 8002724:	40010800 	.word	0x40010800
 8002728:	20000114 	.word	0x20000114
 800272c:	200001a4 	.word	0x200001a4
 8002730:	2000023c 	.word	0x2000023c
 8002734:	2000002c 	.word	0x2000002c
 8002738:	20000224 	.word	0x20000224
 800273c:	200001ec 	.word	0x200001ec
 8002740:	2000015c 	.word	0x2000015c
 8002744:	200001f8 	.word	0x200001f8
 8002748:	20000218 	.word	0x20000218
 800274c:	20000000 	.word	0x20000000
 8002750:	200001fc 	.word	0x200001fc
 8002754:	200001fd 	.word	0x200001fd
 8002758:	20000001 	.word	0x20000001
 800275c:	2000020c 	.word	0x2000020c
 8002760:	200001f9 	.word	0x200001f9
 8002764:	2300      	movs	r3, #0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d022      	beq.n	80027b0 <main+0x2b0>
		  sendDataFlag = false;
 800276a:	4b2e      	ldr	r3, [pc, #184]	; (8002824 <main+0x324>)
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]

		  float lin = arm.GetLin();
 8002770:	482d      	ldr	r0, [pc, #180]	; (8002828 <main+0x328>)
 8002772:	f7ff fa1c 	bl	8001bae <_ZN7RoboArm6GetLinEv>
 8002776:	6078      	str	r0, [r7, #4]
		  un_send.params.lin = arm.ShiftZeroLin(lin);
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	482b      	ldr	r0, [pc, #172]	; (8002828 <main+0x328>)
 800277c:	f7ff fb54 	bl	8001e28 <_ZN7RoboArm12ShiftZeroLinEf>
 8002780:	4603      	mov	r3, r0
 8002782:	4a2a      	ldr	r2, [pc, #168]	; (800282c <main+0x32c>)
 8002784:	6013      	str	r3, [r2, #0]

		  float ang = arm.GetAng();
 8002786:	4828      	ldr	r0, [pc, #160]	; (8002828 <main+0x328>)
 8002788:	f7ff fa5c 	bl	8001c44 <_ZN7RoboArm6GetAngEv>
 800278c:	6038      	str	r0, [r7, #0]
		  un_send.params.ang = arm.ShiftZeroAng(ang);
 800278e:	6839      	ldr	r1, [r7, #0]
 8002790:	4825      	ldr	r0, [pc, #148]	; (8002828 <main+0x328>)
 8002792:	f7ff fb25 	bl	8001de0 <_ZN7RoboArm12ShiftZeroAngEf>
 8002796:	4603      	mov	r3, r0
 8002798:	4a24      	ldr	r2, [pc, #144]	; (800282c <main+0x32c>)
 800279a:	6053      	str	r3, [r2, #4]

		  un_send.params.hold = un_now.params.hold;
 800279c:	4b24      	ldr	r3, [pc, #144]	; (8002830 <main+0x330>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	4a22      	ldr	r2, [pc, #136]	; (800282c <main+0x32c>)
 80027a2:	6093      	str	r3, [r2, #8]

		  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 80027a4:	230c      	movs	r3, #12
 80027a6:	220c      	movs	r2, #12
 80027a8:	4920      	ldr	r1, [pc, #128]	; (800282c <main+0x32c>)
 80027aa:	4822      	ldr	r0, [pc, #136]	; (8002834 <main+0x334>)
 80027ac:	f003 fadd 	bl	8005d6a <HAL_UART_Transmit>
				  12);

	  }

	  if (stopHand) {
 80027b0:	4b21      	ldr	r3, [pc, #132]	; (8002838 <main+0x338>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d016      	beq.n	80027e6 <main+0x2e6>
		  stopHand = false;
 80027b8:	4b1f      	ldr	r3, [pc, #124]	; (8002838 <main+0x338>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
		  arm.EmergencyStop();
 80027be:	481a      	ldr	r0, [pc, #104]	; (8002828 <main+0x328>)
 80027c0:	f7fe fe96 	bl	80014f0 <_ZN7RoboArm13EmergencyStopEv>
		  un_send.params.lin = 0;
 80027c4:	4b19      	ldr	r3, [pc, #100]	; (800282c <main+0x32c>)
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	601a      	str	r2, [r3, #0]
		  un_send.params.ang = 0;
 80027cc:	4b17      	ldr	r3, [pc, #92]	; (800282c <main+0x32c>)
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	605a      	str	r2, [r3, #4]
		  un_send.params.hold = 10;
 80027d4:	4b15      	ldr	r3, [pc, #84]	; (800282c <main+0x32c>)
 80027d6:	220a      	movs	r2, #10
 80027d8:	609a      	str	r2, [r3, #8]
		  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 80027da:	230c      	movs	r3, #12
 80027dc:	220c      	movs	r2, #12
 80027de:	4913      	ldr	r1, [pc, #76]	; (800282c <main+0x32c>)
 80027e0:	4814      	ldr	r0, [pc, #80]	; (8002834 <main+0x334>)
 80027e2:	f003 fac2 	bl	8005d6a <HAL_UART_Transmit>
				  12);
	  }

	  if (setZeroFlag) {
 80027e6:	4b15      	ldr	r3, [pc, #84]	; (800283c <main+0x33c>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d016      	beq.n	800281c <main+0x31c>
		  setZeroFlag = false;
 80027ee:	4b13      	ldr	r3, [pc, #76]	; (800283c <main+0x33c>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	701a      	strb	r2, [r3, #0]
		  //			arm.SetZeroEncoders();
		  arm.SetSoftwareZero();
 80027f4:	480c      	ldr	r0, [pc, #48]	; (8002828 <main+0x328>)
 80027f6:	f7ff fa69 	bl	8001ccc <_ZN7RoboArm15SetSoftwareZeroEv>
		  un_send.params.lin = 0;
 80027fa:	4b0c      	ldr	r3, [pc, #48]	; (800282c <main+0x32c>)
 80027fc:	f04f 0200 	mov.w	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
		  un_send.params.ang = 0;
 8002802:	4b0a      	ldr	r3, [pc, #40]	; (800282c <main+0x32c>)
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	605a      	str	r2, [r3, #4]
		  un_send.params.hold = 10;
 800280a:	4b08      	ldr	r3, [pc, #32]	; (800282c <main+0x32c>)
 800280c:	220a      	movs	r2, #10
 800280e:	609a      	str	r2, [r3, #8]
		  HAL_UART_Transmit(&huart1, un_send.bytes, sizeof(un_send.bytes),
 8002810:	230c      	movs	r3, #12
 8002812:	220c      	movs	r2, #12
 8002814:	4905      	ldr	r1, [pc, #20]	; (800282c <main+0x32c>)
 8002816:	4807      	ldr	r0, [pc, #28]	; (8002834 <main+0x334>)
 8002818:	f003 faa7 	bl	8005d6a <HAL_UART_Transmit>
				  12);
	  }

	  HAL_Delay(10);
 800281c:	200a      	movs	r0, #10
 800281e:	f000 ff91 	bl	8003744 <HAL_Delay>
  }
 8002822:	e6c3      	b.n	80025ac <main+0xac>
 8002824:	200001f9 	.word	0x200001f9
 8002828:	2000023c 	.word	0x2000023c
 800282c:	2000020c 	.word	0x2000020c
 8002830:	20000224 	.word	0x20000224
 8002834:	2000015c 	.word	0x2000015c
 8002838:	200001fa 	.word	0x200001fa
 800283c:	200001fb 	.word	0x200001fb

08002840 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b090      	sub	sp, #64	; 0x40
 8002844:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002846:	f107 0318 	add.w	r3, r7, #24
 800284a:	2228      	movs	r2, #40	; 0x28
 800284c:	2100      	movs	r1, #0
 800284e:	4618      	mov	r0, r3
 8002850:	f004 f926 	bl	8006aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002854:	1d3b      	adds	r3, r7, #4
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
 800285a:	605a      	str	r2, [r3, #4]
 800285c:	609a      	str	r2, [r3, #8]
 800285e:	60da      	str	r2, [r3, #12]
 8002860:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002862:	2301      	movs	r3, #1
 8002864:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002866:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800286a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002870:	2301      	movs	r3, #1
 8002872:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002874:	2302      	movs	r3, #2
 8002876:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002878:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800287c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800287e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002882:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002884:	f107 0318 	add.w	r3, r7, #24
 8002888:	4618      	mov	r0, r3
 800288a:	f001 fb05 	bl	8003e98 <HAL_RCC_OscConfig>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	bf14      	ite	ne
 8002894:	2301      	movne	r3, #1
 8002896:	2300      	moveq	r3, #0
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800289e:	f000 fc29 	bl	80030f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028a2:	230f      	movs	r3, #15
 80028a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028a6:	2302      	movs	r3, #2
 80028a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028aa:	2300      	movs	r3, #0
 80028ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028b8:	1d3b      	adds	r3, r7, #4
 80028ba:	2102      	movs	r1, #2
 80028bc:	4618      	mov	r0, r3
 80028be:	f001 fd6d 	bl	800439c <HAL_RCC_ClockConfig>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	bf14      	ite	ne
 80028c8:	2301      	movne	r3, #1
 80028ca:	2300      	moveq	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 80028d2:	f000 fc0f 	bl	80030f4 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 80028d6:	f001 fe4b 	bl	8004570 <HAL_RCC_EnableCSS>
}
 80028da:	bf00      	nop
 80028dc:	3740      	adds	r7, #64	; 0x40
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80028e8:	4b1a      	ldr	r3, [pc, #104]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 80028ea:	4a1b      	ldr	r2, [pc, #108]	; (8002958 <_ZL12MX_SPI1_Initv+0x74>)
 80028ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028ee:	4b19      	ldr	r3, [pc, #100]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 80028f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80028f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028f6:	4b17      	ldr	r3, [pc, #92]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028fc:	4b15      	ldr	r3, [pc, #84]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 80028fe:	2200      	movs	r2, #0
 8002900:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002902:	4b14      	ldr	r3, [pc, #80]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 8002904:	2200      	movs	r2, #0
 8002906:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002908:	4b12      	ldr	r3, [pc, #72]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 800290a:	2200      	movs	r2, #0
 800290c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800290e:	4b11      	ldr	r3, [pc, #68]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 8002910:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002914:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002916:	4b0f      	ldr	r3, [pc, #60]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 8002918:	2218      	movs	r2, #24
 800291a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800291c:	4b0d      	ldr	r3, [pc, #52]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 800291e:	2200      	movs	r2, #0
 8002920:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002922:	4b0c      	ldr	r3, [pc, #48]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 8002924:	2200      	movs	r2, #0
 8002926:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002928:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 800292a:	2200      	movs	r2, #0
 800292c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800292e:	4b09      	ldr	r3, [pc, #36]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 8002930:	220a      	movs	r2, #10
 8002932:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002934:	4807      	ldr	r0, [pc, #28]	; (8002954 <_ZL12MX_SPI1_Initv+0x70>)
 8002936:	f001 fecb 	bl	80046d0 <HAL_SPI_Init>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	bf14      	ite	ne
 8002940:	2301      	movne	r3, #1
 8002942:	2300      	moveq	r3, #0
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 800294a:	f000 fbd3 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	2000002c 	.word	0x2000002c
 8002958:	40013000 	.word	0x40013000

0800295c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b092      	sub	sp, #72	; 0x48
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002962:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800296c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	609a      	str	r2, [r3, #8]
 8002978:	60da      	str	r2, [r3, #12]
 800297a:	611a      	str	r2, [r3, #16]
 800297c:	615a      	str	r2, [r3, #20]
 800297e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002980:	1d3b      	adds	r3, r7, #4
 8002982:	2220      	movs	r2, #32
 8002984:	2100      	movs	r1, #0
 8002986:	4618      	mov	r0, r3
 8002988:	f004 f88a 	bl	8006aa0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800298c:	4b3d      	ldr	r3, [pc, #244]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 800298e:	4a3e      	ldr	r2, [pc, #248]	; (8002a88 <_ZL12MX_TIM1_Initv+0x12c>)
 8002990:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8002992:	4b3c      	ldr	r3, [pc, #240]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 8002994:	2248      	movs	r2, #72	; 0x48
 8002996:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002998:	4b3a      	ldr	r3, [pc, #232]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800299e:	4b39      	ldr	r3, [pc, #228]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 80029a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a6:	4b37      	ldr	r3, [pc, #220]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029ac:	4b35      	ldr	r3, [pc, #212]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029b2:	4b34      	ldr	r3, [pc, #208]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029b8:	4832      	ldr	r0, [pc, #200]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 80029ba:	f002 fb31 	bl	8005020 <HAL_TIM_PWM_Init>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	bf14      	ite	ne
 80029c4:	2301      	movne	r3, #1
 80029c6:	2300      	moveq	r3, #0
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 80029ce:	f000 fb91 	bl	80030f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d2:	2300      	movs	r3, #0
 80029d4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029d6:	2300      	movs	r3, #0
 80029d8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029de:	4619      	mov	r1, r3
 80029e0:	4828      	ldr	r0, [pc, #160]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 80029e2:	f003 f85f 	bl	8005aa4 <HAL_TIMEx_MasterConfigSynchronization>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf14      	ite	ne
 80029ec:	2301      	movne	r3, #1
 80029ee:	2300      	moveq	r3, #0
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 80029f6:	f000 fb7d 	bl	80030f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029fa:	2360      	movs	r3, #96	; 0x60
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80029fe:	2300      	movs	r3, #0
 8002a00:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a02:	2300      	movs	r3, #0
 8002a04:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a06:	2300      	movs	r3, #0
 8002a08:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a12:	2300      	movs	r3, #0
 8002a14:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4819      	ldr	r0, [pc, #100]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 8002a20:	f002 fd56 	bl	80054d0 <HAL_TIM_PWM_ConfigChannel>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	bf14      	ite	ne
 8002a2a:	2301      	movne	r3, #1
 8002a2c:	2300      	moveq	r3, #0
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8002a34:	f000 fb5e 	bl	80030f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a44:	2300      	movs	r3, #0
 8002a46:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a50:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a52:	2300      	movs	r3, #0
 8002a54:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a56:	1d3b      	adds	r3, r7, #4
 8002a58:	4619      	mov	r1, r3
 8002a5a:	480a      	ldr	r0, [pc, #40]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 8002a5c:	f003 f87a 	bl	8005b54 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	bf14      	ite	ne
 8002a66:	2301      	movne	r3, #1
 8002a68:	2300      	moveq	r3, #0
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <_ZL12MX_TIM1_Initv+0x118>
  {
    Error_Handler();
 8002a70:	f000 fb40 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a74:	4803      	ldr	r0, [pc, #12]	; (8002a84 <_ZL12MX_TIM1_Initv+0x128>)
 8002a76:	f000 fc5b 	bl	8003330 <HAL_TIM_MspPostInit>

}
 8002a7a:	bf00      	nop
 8002a7c:	3748      	adds	r7, #72	; 0x48
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	20000084 	.word	0x20000084
 8002a88:	40012c00 	.word	0x40012c00

08002a8c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b08a      	sub	sp, #40	; 0x28
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a92:	f107 0320 	add.w	r3, r7, #32
 8002a96:	2200      	movs	r2, #0
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a9c:	1d3b      	adds	r3, r7, #4
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
 8002aa4:	609a      	str	r2, [r3, #8]
 8002aa6:	60da      	str	r2, [r3, #12]
 8002aa8:	611a      	str	r2, [r3, #16]
 8002aaa:	615a      	str	r2, [r3, #20]
 8002aac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002aae:	4b2a      	ldr	r3, [pc, #168]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002ab0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ab4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 8002ab6:	4b28      	ldr	r3, [pc, #160]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002ab8:	2248      	movs	r2, #72	; 0x48
 8002aba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002abc:	4b26      	ldr	r3, [pc, #152]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002ac2:	4b25      	ldr	r3, [pc, #148]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002ac4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aca:	4b23      	ldr	r3, [pc, #140]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ad0:	4b21      	ldr	r3, [pc, #132]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002ad6:	4820      	ldr	r0, [pc, #128]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002ad8:	f002 faa2 	bl	8005020 <HAL_TIM_PWM_Init>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	bf14      	ite	ne
 8002ae2:	2301      	movne	r3, #1
 8002ae4:	2300      	moveq	r3, #0
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <_ZL12MX_TIM2_Initv+0x64>
  {
    Error_Handler();
 8002aec:	f000 fb02 	bl	80030f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002af0:	2300      	movs	r3, #0
 8002af2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002af4:	2300      	movs	r3, #0
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002af8:	f107 0320 	add.w	r3, r7, #32
 8002afc:	4619      	mov	r1, r3
 8002afe:	4816      	ldr	r0, [pc, #88]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002b00:	f002 ffd0 	bl	8005aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	bf14      	ite	ne
 8002b0a:	2301      	movne	r3, #1
 8002b0c:	2300      	moveq	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <_ZL12MX_TIM2_Initv+0x8c>
  {
    Error_Handler();
 8002b14:	f000 faee 	bl	80030f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b18:	2360      	movs	r3, #96	; 0x60
 8002b1a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b24:	2300      	movs	r3, #0
 8002b26:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b28:	1d3b      	adds	r3, r7, #4
 8002b2a:	2204      	movs	r2, #4
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	480a      	ldr	r0, [pc, #40]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002b30:	f002 fcce 	bl	80054d0 <HAL_TIM_PWM_ConfigChannel>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	bf14      	ite	ne
 8002b3a:	2301      	movne	r3, #1
 8002b3c:	2300      	moveq	r3, #0
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <_ZL12MX_TIM2_Initv+0xbc>
  {
    Error_Handler();
 8002b44:	f000 fad6 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002b48:	4803      	ldr	r0, [pc, #12]	; (8002b58 <_ZL12MX_TIM2_Initv+0xcc>)
 8002b4a:	f000 fbf1 	bl	8003330 <HAL_TIM_MspPostInit>

}
 8002b4e:	bf00      	nop
 8002b50:	3728      	adds	r7, #40	; 0x28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	200000cc 	.word	0x200000cc

08002b5c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08a      	sub	sp, #40	; 0x28
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b62:	f107 0320 	add.w	r3, r7, #32
 8002b66:	2200      	movs	r2, #0
 8002b68:	601a      	str	r2, [r3, #0]
 8002b6a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b6c:	1d3b      	adds	r3, r7, #4
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
 8002b74:	609a      	str	r2, [r3, #8]
 8002b76:	60da      	str	r2, [r3, #12]
 8002b78:	611a      	str	r2, [r3, #16]
 8002b7a:	615a      	str	r2, [r3, #20]
 8002b7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b7e:	4b29      	ldr	r3, [pc, #164]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002b80:	4a29      	ldr	r2, [pc, #164]	; (8002c28 <_ZL12MX_TIM3_Initv+0xcc>)
 8002b82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8002b84:	4b27      	ldr	r3, [pc, #156]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002b86:	2248      	movs	r2, #72	; 0x48
 8002b88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8a:	4b26      	ldr	r3, [pc, #152]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002b90:	4b24      	ldr	r3, [pc, #144]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002b92:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b98:	4b22      	ldr	r3, [pc, #136]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b9e:	4b21      	ldr	r3, [pc, #132]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002ba4:	481f      	ldr	r0, [pc, #124]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002ba6:	f002 fa3b 	bl	8005020 <HAL_TIM_PWM_Init>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf14      	ite	ne
 8002bb0:	2301      	movne	r3, #1
 8002bb2:	2300      	moveq	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 8002bba:	f000 fa9b 	bl	80030f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bc6:	f107 0320 	add.w	r3, r7, #32
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4815      	ldr	r0, [pc, #84]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002bce:	f002 ff69 	bl	8005aa4 <HAL_TIMEx_MasterConfigSynchronization>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d001      	beq.n	8002be6 <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 8002be2:	f000 fa87 	bl	80030f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002be6:	2360      	movs	r3, #96	; 0x60
 8002be8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002bf6:	1d3b      	adds	r3, r7, #4
 8002bf8:	2204      	movs	r2, #4
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	4809      	ldr	r0, [pc, #36]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002bfe:	f002 fc67 	bl	80054d0 <HAL_TIM_PWM_ConfigChannel>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	bf14      	ite	ne
 8002c08:	2301      	movne	r3, #1
 8002c0a:	2300      	moveq	r3, #0
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 8002c12:	f000 fa6f 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002c16:	4803      	ldr	r0, [pc, #12]	; (8002c24 <_ZL12MX_TIM3_Initv+0xc8>)
 8002c18:	f000 fb8a 	bl	8003330 <HAL_TIM_MspPostInit>

}
 8002c1c:	bf00      	nop
 8002c1e:	3728      	adds	r7, #40	; 0x28
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000114 	.word	0x20000114
 8002c28:	40000400 	.word	0x40000400

08002c2c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c30:	4b13      	ldr	r3, [pc, #76]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c32:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002c34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c36:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c38:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c3e:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c44:	4b0e      	ldr	r3, [pc, #56]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c50:	4b0b      	ldr	r3, [pc, #44]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c52:	220c      	movs	r2, #12
 8002c54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c5c:	4b08      	ldr	r3, [pc, #32]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c62:	4807      	ldr	r0, [pc, #28]	; (8002c80 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002c64:	f002 ffd9 	bl	8005c1a <HAL_UART_Init>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	bf14      	ite	ne
 8002c6e:	2301      	movne	r3, #1
 8002c70:	2300      	moveq	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8002c78:	f000 fa3c 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	2000015c 	.word	0x2000015c
 8002c84:	40013800 	.word	0x40013800

08002c88 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
//
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c8c:	4b13      	ldr	r3, [pc, #76]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c8e:	4a14      	ldr	r2, [pc, #80]	; (8002ce0 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002c90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c92:	4b12      	ldr	r3, [pc, #72]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c9a:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ca6:	4b0d      	ldr	r3, [pc, #52]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002cae:	220c      	movs	r2, #12
 8002cb0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cb2:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002cbe:	4807      	ldr	r0, [pc, #28]	; (8002cdc <_ZL19MX_USART2_UART_Initv+0x54>)
 8002cc0:	f002 fffb 	bl	8005cba <HAL_HalfDuplex_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	bf14      	ite	ne
 8002cca:	2301      	movne	r3, #1
 8002ccc:	2300      	moveq	r3, #0
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 8002cd4:	f000 fa0e 	bl	80030f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
//
  /* USER CODE END USART2_Init 2 */

}
 8002cd8:	bf00      	nop
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	200001a4 	.word	0x200001a4
 8002ce0:	40004400 	.word	0x40004400

08002ce4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b088      	sub	sp, #32
 8002ce8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cea:	f107 0310 	add.w	r3, r7, #16
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	605a      	str	r2, [r3, #4]
 8002cf4:	609a      	str	r2, [r3, #8]
 8002cf6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cf8:	4b4e      	ldr	r3, [pc, #312]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	4a4d      	ldr	r2, [pc, #308]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002cfe:	f043 0310 	orr.w	r3, r3, #16
 8002d02:	6193      	str	r3, [r2, #24]
 8002d04:	4b4b      	ldr	r3, [pc, #300]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d10:	4b48      	ldr	r3, [pc, #288]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	4a47      	ldr	r2, [pc, #284]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d16:	f043 0320 	orr.w	r3, r3, #32
 8002d1a:	6193      	str	r3, [r2, #24]
 8002d1c:	4b45      	ldr	r3, [pc, #276]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d1e:	699b      	ldr	r3, [r3, #24]
 8002d20:	f003 0320 	and.w	r3, r3, #32
 8002d24:	60bb      	str	r3, [r7, #8]
 8002d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d28:	4b42      	ldr	r3, [pc, #264]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	4a41      	ldr	r2, [pc, #260]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d2e:	f043 0304 	orr.w	r3, r3, #4
 8002d32:	6193      	str	r3, [r2, #24]
 8002d34:	4b3f      	ldr	r3, [pc, #252]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	607b      	str	r3, [r7, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d40:	4b3c      	ldr	r3, [pc, #240]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	4a3b      	ldr	r2, [pc, #236]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d46:	f043 0308 	orr.w	r3, r3, #8
 8002d4a:	6193      	str	r3, [r2, #24]
 8002d4c:	4b39      	ldr	r3, [pc, #228]	; (8002e34 <_ZL12MX_GPIO_Initv+0x150>)
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	603b      	str	r3, [r7, #0]
 8002d56:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d5e:	4836      	ldr	r0, [pc, #216]	; (8002e38 <_ZL12MX_GPIO_Initv+0x154>)
 8002d60:	f001 f850 	bl	8003e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, En2_Pin|Button_Pin|En1_Pin|Dir1_Pin
 8002d64:	2200      	movs	r2, #0
 8002d66:	f241 0171 	movw	r1, #4209	; 0x1071
 8002d6a:	4834      	ldr	r0, [pc, #208]	; (8002e3c <_ZL12MX_GPIO_Initv+0x158>)
 8002d6c:	f001 f84a 	bl	8003e04 <HAL_GPIO_WritePin>
                          |Buser_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS1_Pin|CS2_Pin|Dir2_Pin|Led1_Pin
 8002d70:	2200      	movs	r2, #0
 8002d72:	f648 7143 	movw	r1, #36675	; 0x8f43
 8002d76:	4832      	ldr	r0, [pc, #200]	; (8002e40 <_ZL12MX_GPIO_Initv+0x15c>)
 8002d78:	f001 f844 	bl	8003e04 <HAL_GPIO_WritePin>
                          |S1_Pin|S2_Pin|En3_Pin|Dir3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : Led_Pin */
  GPIO_InitStruct.Pin = Led_Pin;
 8002d7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d82:	2301      	movs	r3, #1
 8002d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8002d8e:	f107 0310 	add.w	r3, r7, #16
 8002d92:	4619      	mov	r1, r3
 8002d94:	4828      	ldr	r0, [pc, #160]	; (8002e38 <_ZL12MX_GPIO_Initv+0x154>)
 8002d96:	f000 feb9 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : En2_Pin Button_Pin En1_Pin Dir1_Pin
                           Buser_Pin */
  GPIO_InitStruct.Pin = En2_Pin|Button_Pin|En1_Pin|Dir1_Pin
 8002d9a:	f241 0371 	movw	r3, #4209	; 0x1071
 8002d9e:	613b      	str	r3, [r7, #16]
                          |Buser_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da0:	2301      	movs	r3, #1
 8002da2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da8:	2302      	movs	r3, #2
 8002daa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dac:	f107 0310 	add.w	r3, r7, #16
 8002db0:	4619      	mov	r1, r3
 8002db2:	4822      	ldr	r0, [pc, #136]	; (8002e3c <_ZL12MX_GPIO_Initv+0x158>)
 8002db4:	f000 feaa 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS1_Pin CS2_Pin Dir2_Pin Led1_Pin
                           S1_Pin S2_Pin En3_Pin Dir3_Pin */
  GPIO_InitStruct.Pin = CS1_Pin|CS2_Pin|Dir2_Pin|Led1_Pin
 8002db8:	f648 7343 	movw	r3, #36675	; 0x8f43
 8002dbc:	613b      	str	r3, [r7, #16]
                          |S1_Pin|S2_Pin|En3_Pin|Dir3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dca:	f107 0310 	add.w	r3, r7, #16
 8002dce:	4619      	mov	r1, r3
 8002dd0:	481b      	ldr	r0, [pc, #108]	; (8002e40 <_ZL12MX_GPIO_Initv+0x15c>)
 8002dd2:	f000 fe9b 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pins : EndCap1_Pin EndCap2_Pin EndCap3_Pin */
  GPIO_InitStruct.Pin = EndCap1_Pin|EndCap2_Pin|EndCap3_Pin;
 8002dd6:	f44f 43a1 	mov.w	r3, #20608	; 0x5080
 8002dda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ddc:	4b19      	ldr	r3, [pc, #100]	; (8002e44 <_ZL12MX_GPIO_Initv+0x160>)
 8002dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de0:	2300      	movs	r3, #0
 8002de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de4:	f107 0310 	add.w	r3, r7, #16
 8002de8:	4619      	mov	r1, r3
 8002dea:	4815      	ldr	r0, [pc, #84]	; (8002e40 <_ZL12MX_GPIO_Initv+0x15c>)
 8002dec:	f000 fe8e 	bl	8003b0c <HAL_GPIO_Init>

  /*Configure GPIO pin : EndCap4_Pin */
  GPIO_InitStruct.Pin = EndCap4_Pin;
 8002df0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002df4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002df6:	4b13      	ldr	r3, [pc, #76]	; (8002e44 <_ZL12MX_GPIO_Initv+0x160>)
 8002df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EndCap4_GPIO_Port, &GPIO_InitStruct);
 8002dfe:	f107 0310 	add.w	r3, r7, #16
 8002e02:	4619      	mov	r1, r3
 8002e04:	480d      	ldr	r0, [pc, #52]	; (8002e3c <_ZL12MX_GPIO_Initv+0x158>)
 8002e06:	f000 fe81 	bl	8003b0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	2105      	movs	r1, #5
 8002e0e:	2017      	movs	r0, #23
 8002e10:	f000 fd93 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e14:	2017      	movs	r0, #23
 8002e16:	f000 fdac 	bl	8003972 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	2105      	movs	r1, #5
 8002e1e:	2028      	movs	r0, #40	; 0x28
 8002e20:	f000 fd8b 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e24:	2028      	movs	r0, #40	; 0x28
 8002e26:	f000 fda4 	bl	8003972 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e2a:	bf00      	nop
 8002e2c:	3720      	adds	r7, #32
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40011000 	.word	0x40011000
 8002e3c:	40010800 	.word	0x40010800
 8002e40:	40010c00 	.word	0x40010c00
 8002e44:	10110000 	.word	0x10110000

08002e48 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
	//UNUSED(huart);
	if (huart == &huart1) {
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4a24      	ldr	r2, [pc, #144]	; (8002ee4 <HAL_UART_RxCpltCallback+0x9c>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d13c      	bne.n	8002ed2 <HAL_UART_RxCpltCallback+0x8a>
//		if(!strcmp(rx_buffer,"TEXT")) {
//		}

//		uint8_t data[] = { '\\', 0x8f, 0xf8, 'B', 'q', '}', 0x16, 'C', 1, 1, 0, 0 };
		memcpy(un_get.bytes, rx_buffer, sizeof(rx_buffer));
 8002e58:	4b23      	ldr	r3, [pc, #140]	; (8002ee8 <HAL_UART_RxCpltCallback+0xa0>)
 8002e5a:	4a24      	ldr	r2, [pc, #144]	; (8002eec <HAL_UART_RxCpltCallback+0xa4>)
 8002e5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		switch (un_get.params.hold) {
 8002e62:	4b21      	ldr	r3, [pc, #132]	; (8002ee8 <HAL_UART_RxCpltCallback+0xa0>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	2b4b      	cmp	r3, #75	; 0x4b
 8002e68:	d025      	beq.n	8002eb6 <HAL_UART_RxCpltCallback+0x6e>
 8002e6a:	2b4b      	cmp	r3, #75	; 0x4b
 8002e6c:	dc27      	bgt.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
 8002e6e:	2b32      	cmp	r3, #50	; 0x32
 8002e70:	d01d      	beq.n	8002eae <HAL_UART_RxCpltCallback+0x66>
 8002e72:	2b32      	cmp	r3, #50	; 0x32
 8002e74:	dc23      	bgt.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	dc02      	bgt.n	8002e80 <HAL_UART_RxCpltCallback+0x38>
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	da03      	bge.n	8002e86 <HAL_UART_RxCpltCallback+0x3e>
 8002e7e:	e01e      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
 8002e80:	2b19      	cmp	r3, #25
 8002e82:	d010      	beq.n	8002ea6 <HAL_UART_RxCpltCallback+0x5e>
 8002e84:	e01b      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
		case 0:
		case 1:
			startFirstMove = true;
 8002e86:	4b1a      	ldr	r3, [pc, #104]	; (8002ef0 <HAL_UART_RxCpltCallback+0xa8>)
 8002e88:	2201      	movs	r2, #1
 8002e8a:	701a      	strb	r2, [r3, #0]
			un_to.params.lin = un_get.params.lin;
 8002e8c:	4b16      	ldr	r3, [pc, #88]	; (8002ee8 <HAL_UART_RxCpltCallback+0xa0>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a18      	ldr	r2, [pc, #96]	; (8002ef4 <HAL_UART_RxCpltCallback+0xac>)
 8002e92:	6013      	str	r3, [r2, #0]
			un_to.params.ang = un_get.params.ang;
 8002e94:	4b14      	ldr	r3, [pc, #80]	; (8002ee8 <HAL_UART_RxCpltCallback+0xa0>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4a16      	ldr	r2, [pc, #88]	; (8002ef4 <HAL_UART_RxCpltCallback+0xac>)
 8002e9a:	6053      	str	r3, [r2, #4]
			un_to.params.hold = un_get.params.hold;
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_UART_RxCpltCallback+0xa0>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	4a14      	ldr	r2, [pc, #80]	; (8002ef4 <HAL_UART_RxCpltCallback+0xac>)
 8002ea2:	6093      	str	r3, [r2, #8]
//			arm.moveGripper = un_get.params.hold;
			break;
 8002ea4:	e00b      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
		case 25:
			stopHand = true;
 8002ea6:	4b14      	ldr	r3, [pc, #80]	; (8002ef8 <HAL_UART_RxCpltCallback+0xb0>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	701a      	strb	r2, [r3, #0]
			break;
 8002eac:	e007      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
		case 50:
			sendDataFlag = true;
 8002eae:	4b13      	ldr	r3, [pc, #76]	; (8002efc <HAL_UART_RxCpltCallback+0xb4>)
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	701a      	strb	r2, [r3, #0]
			break;
 8002eb4:	e003      	b.n	8002ebe <HAL_UART_RxCpltCallback+0x76>
		case 75:
			setZeroFlag = true;
 8002eb6:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <HAL_UART_RxCpltCallback+0xb8>)
 8002eb8:	2201      	movs	r2, #1
 8002eba:	701a      	strb	r2, [r3, #0]
			break;
 8002ebc:	bf00      	nop
		}
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8002ebe:	220c      	movs	r2, #12
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	480a      	ldr	r0, [pc, #40]	; (8002eec <HAL_UART_RxCpltCallback+0xa4>)
 8002ec4:	f003 fdec 	bl	8006aa0 <memset>
		HAL_GPIO_TogglePin(Led_GPIO_Port, Led_Pin);
 8002ec8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ecc:	480d      	ldr	r0, [pc, #52]	; (8002f04 <HAL_UART_RxCpltCallback+0xbc>)
 8002ece:	f000 ffb1 	bl	8003e34 <HAL_GPIO_TogglePin>
	}
	HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 8002ed2:	220c      	movs	r2, #12
 8002ed4:	4905      	ldr	r1, [pc, #20]	; (8002eec <HAL_UART_RxCpltCallback+0xa4>)
 8002ed6:	4803      	ldr	r0, [pc, #12]	; (8002ee4 <HAL_UART_RxCpltCallback+0x9c>)
 8002ed8:	f002 ffca 	bl	8005e70 <HAL_UART_Receive_IT>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	2000015c 	.word	0x2000015c
 8002ee8:	20000200 	.word	0x20000200
 8002eec:	200001ec 	.word	0x200001ec
 8002ef0:	200001f8 	.word	0x200001f8
 8002ef4:	20000218 	.word	0x20000218
 8002ef8:	200001fa 	.word	0x200001fa
 8002efc:	200001f9 	.word	0x200001f9
 8002f00:	200001fb 	.word	0x200001fb
 8002f04:	40011000 	.word	0x40011000

08002f08 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

	if (htim->Instance == TIM1)/*     CallBack    */
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a46      	ldr	r2, [pc, #280]	; (8003030 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d121      	bne.n	8002f5e <HAL_TIM_PeriodElapsedCallback+0x56>
	{
		cntImpulse1++;
 8002f1a:	4b46      	ldr	r3, [pc, #280]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	3301      	adds	r3, #1
 8002f20:	4a44      	ldr	r2, [pc, #272]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002f22:	6013      	str	r3, [r2, #0]
		if (cntImpulse1 >= arm.anglePsteps) {
 8002f24:	4b44      	ldr	r3, [pc, #272]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002f26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f28:	4b42      	ldr	r3, [pc, #264]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d87b      	bhi.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>

			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002f30:	2100      	movs	r1, #0
 8002f32:	4842      	ldr	r0, [pc, #264]	; (800303c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002f34:	f002 f960 	bl	80051f8 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002f38:	4840      	ldr	r0, [pc, #256]	; (800303c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8002f3a:	f002 f843 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
			arm.SetEnable(1, false);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2101      	movs	r1, #1
 8002f42:	483d      	ldr	r0, [pc, #244]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002f44:	f7ff f81b 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
			cntImpulse1 = 0;
 8002f48:	4b3a      	ldr	r3, [pc, #232]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]
			arm.stateMoveM1 = false;
 8002f4e:	4b3a      	ldr	r3, [pc, #232]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
			timerFT1 = true;
 8002f56:	4b3a      	ldr	r3, [pc, #232]	; (8003040 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
//    HAL_IncTick();
//  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f5c:	e064      	b.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>
	} else if (htim->Instance == TIM2) {
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f66:	d121      	bne.n	8002fac <HAL_TIM_PeriodElapsedCallback+0xa4>
		cntImpulse2++;
 8002f68:	4b36      	ldr	r3, [pc, #216]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	4a35      	ldr	r2, [pc, #212]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002f70:	6013      	str	r3, [r2, #0]
		if (cntImpulse2 >= arm.distPsteps) {
 8002f72:	4b31      	ldr	r3, [pc, #196]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f76:	4b33      	ldr	r3, [pc, #204]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d854      	bhi.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002f7e:	2104      	movs	r1, #4
 8002f80:	4831      	ldr	r0, [pc, #196]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002f82:	f002 f939 	bl	80051f8 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002f86:	4830      	ldr	r0, [pc, #192]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8002f88:	f002 f81c 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
			arm.SetEnable(2, false);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	2102      	movs	r1, #2
 8002f90:	4829      	ldr	r0, [pc, #164]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002f92:	f7fe fff4 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
			cntImpulse2 = 0;
 8002f96:	4b2b      	ldr	r3, [pc, #172]	; (8003044 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
			arm.stateMoveM2 = false;
 8002f9c:	4b26      	ldr	r3, [pc, #152]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
			timerFT2 = true;
 8002fa4:	4b29      	ldr	r3, [pc, #164]	; (800304c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	701a      	strb	r2, [r3, #0]
}
 8002faa:	e03d      	b.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>
	} else if (htim->Instance == TIM3) {
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a27      	ldr	r2, [pc, #156]	; (8003050 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d138      	bne.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>
		cntImpulse3++;
 8002fb6:	4b27      	ldr	r3, [pc, #156]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	4a25      	ldr	r2, [pc, #148]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002fbe:	6013      	str	r3, [r2, #0]
		if (cntImpulse3 >= arm.gripperPsteps) {
 8002fc0:	4b24      	ldr	r3, [pc, #144]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fd fe1f 	bl	8000c08 <__aeabi_ui2f>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	4b1a      	ldr	r3, [pc, #104]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	f7fe f822 	bl	800101c <__aeabi_fcmpge>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d100      	bne.n	8002fe0 <HAL_TIM_PeriodElapsedCallback+0xd8>
}
 8002fde:	e023      	b.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>
			HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8002fe0:	2104      	movs	r1, #4
 8002fe2:	481d      	ldr	r0, [pc, #116]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002fe4:	f002 f908 	bl	80051f8 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002fe8:	481b      	ldr	r0, [pc, #108]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8002fea:	f001 ffeb 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
			arm.SetEnable(3, false);
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2103      	movs	r1, #3
 8002ff2:	4811      	ldr	r0, [pc, #68]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002ff4:	f7fe ffc3 	bl	8001f7e <_ZN7RoboArm9SetEnableEtb>
			cntImpulse3 = 0;
 8002ff8:	4b16      	ldr	r3, [pc, #88]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	601a      	str	r2, [r3, #0]
			arm.stateMoveM3 = false;
 8002ffe:	4b0e      	ldr	r3, [pc, #56]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8003000:	2200      	movs	r2, #0
 8003002:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
			if (un_now.params.hold == 1) {
 8003006:	4b15      	ldr	r3, [pc, #84]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	2b01      	cmp	r3, #1
 800300c:	d106      	bne.n	800301c <HAL_TIM_PeriodElapsedCallback+0x114>
				allowMove = false;
 800300e:	4b14      	ldr	r3, [pc, #80]	; (8003060 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]
				gripperMoveFinished = true;
 8003014:	4b13      	ldr	r3, [pc, #76]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003016:	2201      	movs	r2, #1
 8003018:	701a      	strb	r2, [r3, #0]
}
 800301a:	e005      	b.n	8003028 <HAL_TIM_PeriodElapsedCallback+0x120>
				allowMove = true;
 800301c:	4b10      	ldr	r3, [pc, #64]	; (8003060 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800301e:	2201      	movs	r2, #1
 8003020:	701a      	strb	r2, [r3, #0]
				gripperMoveFinished = true;
 8003022:	4b10      	ldr	r3, [pc, #64]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003024:	2201      	movs	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40012c00 	.word	0x40012c00
 8003034:	20000230 	.word	0x20000230
 8003038:	2000023c 	.word	0x2000023c
 800303c:	20000084 	.word	0x20000084
 8003040:	200001fc 	.word	0x200001fc
 8003044:	20000234 	.word	0x20000234
 8003048:	200000cc 	.word	0x200000cc
 800304c:	200001fd 	.word	0x200001fd
 8003050:	40000400 	.word	0x40000400
 8003054:	20000238 	.word	0x20000238
 8003058:	20000114 	.word	0x20000114
 800305c:	20000224 	.word	0x20000224
 8003060:	20000000 	.word	0x20000000
 8003064:	20000001 	.word	0x20000001

08003068 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	4603      	mov	r3, r0
 8003070:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EndCap1_Pin) {
 8003072:	88fb      	ldrh	r3, [r7, #6]
 8003074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003078:	d106      	bne.n	8003088 <HAL_GPIO_EXTI_Callback+0x20>
	    //gripper is fully opened, no move allowed
		allowMove = false;
 800307a:	4b18      	ldr	r3, [pc, #96]	; (80030dc <HAL_GPIO_EXTI_Callback+0x74>)
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
		gripperMoveFinished = true;
 8003080:	4b17      	ldr	r3, [pc, #92]	; (80030e0 <HAL_GPIO_EXTI_Callback+0x78>)
 8003082:	2201      	movs	r2, #1
 8003084:	701a      	strb	r2, [r3, #0]
		  arm.stateMoveM2 = false;
		  timerFT2 = true;
	  } else {
	      __NOP();
	  }
}
 8003086:	e024      	b.n	80030d2 <HAL_GPIO_EXTI_Callback+0x6a>
	  } else if (GPIO_Pin == EndCap2_Pin) {
 8003088:	88fb      	ldrh	r3, [r7, #6]
 800308a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800308e:	d106      	bne.n	800309e <HAL_GPIO_EXTI_Callback+0x36>
		allowMove = true;
 8003090:	4b12      	ldr	r3, [pc, #72]	; (80030dc <HAL_GPIO_EXTI_Callback+0x74>)
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
		gripperMoveFinished = true;
 8003096:	4b12      	ldr	r3, [pc, #72]	; (80030e0 <HAL_GPIO_EXTI_Callback+0x78>)
 8003098:	2201      	movs	r2, #1
 800309a:	701a      	strb	r2, [r3, #0]
}
 800309c:	e019      	b.n	80030d2 <HAL_GPIO_EXTI_Callback+0x6a>
	  } else if (GPIO_Pin == EndCap3_Pin || GPIO_Pin == EndCap4_Pin) {
 800309e:	88fb      	ldrh	r3, [r7, #6]
 80030a0:	2b80      	cmp	r3, #128	; 0x80
 80030a2:	d003      	beq.n	80030ac <HAL_GPIO_EXTI_Callback+0x44>
 80030a4:	88fb      	ldrh	r3, [r7, #6]
 80030a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030aa:	d111      	bne.n	80030d0 <HAL_GPIO_EXTI_Callback+0x68>
		  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80030ac:	2104      	movs	r1, #4
 80030ae:	480d      	ldr	r0, [pc, #52]	; (80030e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 80030b0:	f002 f8a2 	bl	80051f8 <HAL_TIM_PWM_Stop>
		  HAL_TIM_Base_Stop_IT(&htim2);
 80030b4:	480b      	ldr	r0, [pc, #44]	; (80030e4 <HAL_GPIO_EXTI_Callback+0x7c>)
 80030b6:	f001 ff85 	bl	8004fc4 <HAL_TIM_Base_Stop_IT>
		  cntImpulse2 = 0;
 80030ba:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <HAL_GPIO_EXTI_Callback+0x80>)
 80030bc:	2200      	movs	r2, #0
 80030be:	601a      	str	r2, [r3, #0]
		  arm.stateMoveM2 = false;
 80030c0:	4b0a      	ldr	r3, [pc, #40]	; (80030ec <HAL_GPIO_EXTI_Callback+0x84>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 20f9 	strb.w	r2, [r3, #249]	; 0xf9
		  timerFT2 = true;
 80030c8:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <HAL_GPIO_EXTI_Callback+0x88>)
 80030ca:	2201      	movs	r2, #1
 80030cc:	701a      	strb	r2, [r3, #0]
}
 80030ce:	e000      	b.n	80030d2 <HAL_GPIO_EXTI_Callback+0x6a>
	      __NOP();
 80030d0:	bf00      	nop
}
 80030d2:	bf00      	nop
 80030d4:	3708      	adds	r7, #8
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	20000000 	.word	0x20000000
 80030e0:	20000001 	.word	0x20000001
 80030e4:	200000cc 	.word	0x200000cc
 80030e8:	20000234 	.word	0x20000234
 80030ec:	2000023c 	.word	0x2000023c
 80030f0:	200001fd 	.word	0x200001fd

080030f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030f8:	b672      	cpsid	i
}
 80030fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80030fc:	e7fe      	b.n	80030fc <Error_Handler+0x8>
	...

08003100 <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2b01      	cmp	r3, #1
 800310e:	d109      	bne.n	8003124 <_Z41__static_initialization_and_destruction_0ii+0x24>
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003116:	4293      	cmp	r3, r2
 8003118:	d104      	bne.n	8003124 <_Z41__static_initialization_and_destruction_0ii+0x24>
RoboArm arm(120, 124);
 800311a:	227c      	movs	r2, #124	; 0x7c
 800311c:	2178      	movs	r1, #120	; 0x78
 800311e:	4803      	ldr	r0, [pc, #12]	; (800312c <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8003120:	f7fe f968 	bl	80013f4 <_ZN7RoboArmC1Ehh>
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	2000023c 	.word	0x2000023c

08003130 <_GLOBAL__sub_I_hspi1>:
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
 8003134:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003138:	2001      	movs	r0, #1
 800313a:	f7ff ffe1 	bl	8003100 <_Z41__static_initialization_and_destruction_0ii>
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003146:	4b19      	ldr	r3, [pc, #100]	; (80031ac <HAL_MspInit+0x6c>)
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	4a18      	ldr	r2, [pc, #96]	; (80031ac <HAL_MspInit+0x6c>)
 800314c:	f043 0301 	orr.w	r3, r3, #1
 8003150:	6193      	str	r3, [r2, #24]
 8003152:	4b16      	ldr	r3, [pc, #88]	; (80031ac <HAL_MspInit+0x6c>)
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800315e:	4b13      	ldr	r3, [pc, #76]	; (80031ac <HAL_MspInit+0x6c>)
 8003160:	69db      	ldr	r3, [r3, #28]
 8003162:	4a12      	ldr	r2, [pc, #72]	; (80031ac <HAL_MspInit+0x6c>)
 8003164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003168:	61d3      	str	r3, [r2, #28]
 800316a:	4b10      	ldr	r3, [pc, #64]	; (80031ac <HAL_MspInit+0x6c>)
 800316c:	69db      	ldr	r3, [r3, #28]
 800316e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003172:	607b      	str	r3, [r7, #4]
 8003174:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8003176:	2200      	movs	r2, #0
 8003178:	2105      	movs	r1, #5
 800317a:	2005      	movs	r0, #5
 800317c:	f000 fbdd 	bl	800393a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003180:	2005      	movs	r0, #5
 8003182:	f000 fbf6 	bl	8003972 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003186:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <HAL_MspInit+0x70>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	4a04      	ldr	r2, [pc, #16]	; (80031b0 <HAL_MspInit+0x70>)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40021000 	.word	0x40021000
 80031b0:	40010000 	.word	0x40010000

080031b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b08a      	sub	sp, #40	; 0x28
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031bc:	f107 0314 	add.w	r3, r7, #20
 80031c0:	2200      	movs	r2, #0
 80031c2:	601a      	str	r2, [r3, #0]
 80031c4:	605a      	str	r2, [r3, #4]
 80031c6:	609a      	str	r2, [r3, #8]
 80031c8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a26      	ldr	r2, [pc, #152]	; (8003268 <HAL_SPI_MspInit+0xb4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d145      	bne.n	8003260 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031d4:	4b25      	ldr	r3, [pc, #148]	; (800326c <HAL_SPI_MspInit+0xb8>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	4a24      	ldr	r2, [pc, #144]	; (800326c <HAL_SPI_MspInit+0xb8>)
 80031da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80031de:	6193      	str	r3, [r2, #24]
 80031e0:	4b22      	ldr	r3, [pc, #136]	; (800326c <HAL_SPI_MspInit+0xb8>)
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ec:	4b1f      	ldr	r3, [pc, #124]	; (800326c <HAL_SPI_MspInit+0xb8>)
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	4a1e      	ldr	r2, [pc, #120]	; (800326c <HAL_SPI_MspInit+0xb8>)
 80031f2:	f043 0308 	orr.w	r3, r3, #8
 80031f6:	6193      	str	r3, [r2, #24]
 80031f8:	4b1c      	ldr	r3, [pc, #112]	; (800326c <HAL_SPI_MspInit+0xb8>)
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	f003 0308 	and.w	r3, r3, #8
 8003200:	60fb      	str	r3, [r7, #12]
 8003202:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8003204:	2328      	movs	r3, #40	; 0x28
 8003206:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003208:	2302      	movs	r3, #2
 800320a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800320c:	2303      	movs	r3, #3
 800320e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003210:	f107 0314 	add.w	r3, r7, #20
 8003214:	4619      	mov	r1, r3
 8003216:	4816      	ldr	r0, [pc, #88]	; (8003270 <HAL_SPI_MspInit+0xbc>)
 8003218:	f000 fc78 	bl	8003b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800321c:	2310      	movs	r3, #16
 800321e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003220:	2300      	movs	r3, #0
 8003222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003224:	2300      	movs	r3, #0
 8003226:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003228:	f107 0314 	add.w	r3, r7, #20
 800322c:	4619      	mov	r1, r3
 800322e:	4810      	ldr	r0, [pc, #64]	; (8003270 <HAL_SPI_MspInit+0xbc>)
 8003230:	f000 fc6c 	bl	8003b0c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8003234:	4b0f      	ldr	r3, [pc, #60]	; (8003274 <HAL_SPI_MspInit+0xc0>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	627b      	str	r3, [r7, #36]	; 0x24
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003240:	627b      	str	r3, [r7, #36]	; 0x24
 8003242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	627b      	str	r3, [r7, #36]	; 0x24
 800324a:	4a0a      	ldr	r2, [pc, #40]	; (8003274 <HAL_SPI_MspInit+0xc0>)
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	6053      	str	r3, [r2, #4]

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8003250:	2200      	movs	r2, #0
 8003252:	2105      	movs	r1, #5
 8003254:	2023      	movs	r0, #35	; 0x23
 8003256:	f000 fb70 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800325a:	2023      	movs	r0, #35	; 0x23
 800325c:	f000 fb89 	bl	8003972 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003260:	bf00      	nop
 8003262:	3728      	adds	r7, #40	; 0x28
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40013000 	.word	0x40013000
 800326c:	40021000 	.word	0x40021000
 8003270:	40010c00 	.word	0x40010c00
 8003274:	40010000 	.word	0x40010000

08003278 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a27      	ldr	r2, [pc, #156]	; (8003324 <HAL_TIM_PWM_MspInit+0xac>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d114      	bne.n	80032b4 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800328a:	4b27      	ldr	r3, [pc, #156]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	4a26      	ldr	r2, [pc, #152]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 8003290:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003294:	6193      	str	r3, [r2, #24]
 8003296:	4b24      	ldr	r3, [pc, #144]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 8003298:	699b      	ldr	r3, [r3, #24]
 800329a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800329e:	617b      	str	r3, [r7, #20]
 80032a0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80032a2:	2200      	movs	r2, #0
 80032a4:	2105      	movs	r1, #5
 80032a6:	2019      	movs	r0, #25
 80032a8:	f000 fb47 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80032ac:	2019      	movs	r0, #25
 80032ae:	f000 fb60 	bl	8003972 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80032b2:	e032      	b.n	800331a <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM2)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032bc:	d114      	bne.n	80032e8 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032be:	4b1a      	ldr	r3, [pc, #104]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	4a19      	ldr	r2, [pc, #100]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 80032c4:	f043 0301 	orr.w	r3, r3, #1
 80032c8:	61d3      	str	r3, [r2, #28]
 80032ca:	4b17      	ldr	r3, [pc, #92]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	613b      	str	r3, [r7, #16]
 80032d4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80032d6:	2200      	movs	r2, #0
 80032d8:	2105      	movs	r1, #5
 80032da:	201c      	movs	r0, #28
 80032dc:	f000 fb2d 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80032e0:	201c      	movs	r0, #28
 80032e2:	f000 fb46 	bl	8003972 <HAL_NVIC_EnableIRQ>
}
 80032e6:	e018      	b.n	800331a <HAL_TIM_PWM_MspInit+0xa2>
  else if(htim_pwm->Instance==TIM3)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a0f      	ldr	r2, [pc, #60]	; (800332c <HAL_TIM_PWM_MspInit+0xb4>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d113      	bne.n	800331a <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	4a0c      	ldr	r2, [pc, #48]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 80032f8:	f043 0302 	orr.w	r3, r3, #2
 80032fc:	61d3      	str	r3, [r2, #28]
 80032fe:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <HAL_TIM_PWM_MspInit+0xb0>)
 8003300:	69db      	ldr	r3, [r3, #28]
 8003302:	f003 0302 	and.w	r3, r3, #2
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800330a:	2200      	movs	r2, #0
 800330c:	2105      	movs	r1, #5
 800330e:	201d      	movs	r0, #29
 8003310:	f000 fb13 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003314:	201d      	movs	r0, #29
 8003316:	f000 fb2c 	bl	8003972 <HAL_NVIC_EnableIRQ>
}
 800331a:	bf00      	nop
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	40012c00 	.word	0x40012c00
 8003328:	40021000 	.word	0x40021000
 800332c:	40000400 	.word	0x40000400

08003330 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08a      	sub	sp, #40	; 0x28
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003338:	f107 0318 	add.w	r3, r7, #24
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	609a      	str	r2, [r3, #8]
 8003344:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a2e      	ldr	r2, [pc, #184]	; (8003404 <HAL_TIM_MspPostInit+0xd4>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d119      	bne.n	8003384 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003350:	4b2d      	ldr	r3, [pc, #180]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	4a2c      	ldr	r2, [pc, #176]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 8003356:	f043 0304 	orr.w	r3, r3, #4
 800335a:	6193      	str	r3, [r2, #24]
 800335c:	4b2a      	ldr	r3, [pc, #168]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	f003 0304 	and.w	r3, r3, #4
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003368:	f44f 7380 	mov.w	r3, #256	; 0x100
 800336c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336e:	2302      	movs	r3, #2
 8003370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003372:	2302      	movs	r3, #2
 8003374:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003376:	f107 0318 	add.w	r3, r7, #24
 800337a:	4619      	mov	r1, r3
 800337c:	4823      	ldr	r0, [pc, #140]	; (800340c <HAL_TIM_MspPostInit+0xdc>)
 800337e:	f000 fbc5 	bl	8003b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003382:	e03a      	b.n	80033fa <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM2)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800338c:	d118      	bne.n	80033c0 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800338e:	4b1e      	ldr	r3, [pc, #120]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	4a1d      	ldr	r2, [pc, #116]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 8003394:	f043 0304 	orr.w	r3, r3, #4
 8003398:	6193      	str	r3, [r2, #24]
 800339a:	4b1b      	ldr	r3, [pc, #108]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	613b      	str	r3, [r7, #16]
 80033a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80033a6:	2302      	movs	r3, #2
 80033a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033aa:	2302      	movs	r3, #2
 80033ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ae:	2302      	movs	r3, #2
 80033b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b2:	f107 0318 	add.w	r3, r7, #24
 80033b6:	4619      	mov	r1, r3
 80033b8:	4814      	ldr	r0, [pc, #80]	; (800340c <HAL_TIM_MspPostInit+0xdc>)
 80033ba:	f000 fba7 	bl	8003b0c <HAL_GPIO_Init>
}
 80033be:	e01c      	b.n	80033fa <HAL_TIM_MspPostInit+0xca>
  else if(htim->Instance==TIM3)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a12      	ldr	r2, [pc, #72]	; (8003410 <HAL_TIM_MspPostInit+0xe0>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d117      	bne.n	80033fa <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ca:	4b0f      	ldr	r3, [pc, #60]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	4a0e      	ldr	r2, [pc, #56]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 80033d0:	f043 0304 	orr.w	r3, r3, #4
 80033d4:	6193      	str	r3, [r2, #24]
 80033d6:	4b0c      	ldr	r3, [pc, #48]	; (8003408 <HAL_TIM_MspPostInit+0xd8>)
 80033d8:	699b      	ldr	r3, [r3, #24]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e6:	2302      	movs	r3, #2
 80033e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ea:	2302      	movs	r3, #2
 80033ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ee:	f107 0318 	add.w	r3, r7, #24
 80033f2:	4619      	mov	r1, r3
 80033f4:	4805      	ldr	r0, [pc, #20]	; (800340c <HAL_TIM_MspPostInit+0xdc>)
 80033f6:	f000 fb89 	bl	8003b0c <HAL_GPIO_Init>
}
 80033fa:	bf00      	nop
 80033fc:	3728      	adds	r7, #40	; 0x28
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40012c00 	.word	0x40012c00
 8003408:	40021000 	.word	0x40021000
 800340c:	40010800 	.word	0x40010800
 8003410:	40000400 	.word	0x40000400

08003414 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b08a      	sub	sp, #40	; 0x28
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800341c:	f107 0318 	add.w	r3, r7, #24
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	605a      	str	r2, [r3, #4]
 8003426:	609a      	str	r2, [r3, #8]
 8003428:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a3a      	ldr	r2, [pc, #232]	; (8003518 <HAL_UART_MspInit+0x104>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d13a      	bne.n	80034aa <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003434:	4b39      	ldr	r3, [pc, #228]	; (800351c <HAL_UART_MspInit+0x108>)
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	4a38      	ldr	r2, [pc, #224]	; (800351c <HAL_UART_MspInit+0x108>)
 800343a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800343e:	6193      	str	r3, [r2, #24]
 8003440:	4b36      	ldr	r3, [pc, #216]	; (800351c <HAL_UART_MspInit+0x108>)
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344c:	4b33      	ldr	r3, [pc, #204]	; (800351c <HAL_UART_MspInit+0x108>)
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	4a32      	ldr	r2, [pc, #200]	; (800351c <HAL_UART_MspInit+0x108>)
 8003452:	f043 0304 	orr.w	r3, r3, #4
 8003456:	6193      	str	r3, [r2, #24]
 8003458:	4b30      	ldr	r3, [pc, #192]	; (800351c <HAL_UART_MspInit+0x108>)
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	613b      	str	r3, [r7, #16]
 8003462:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003464:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346a:	2302      	movs	r3, #2
 800346c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800346e:	2303      	movs	r3, #3
 8003470:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003472:	f107 0318 	add.w	r3, r7, #24
 8003476:	4619      	mov	r1, r3
 8003478:	4829      	ldr	r0, [pc, #164]	; (8003520 <HAL_UART_MspInit+0x10c>)
 800347a:	f000 fb47 	bl	8003b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800347e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003482:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003484:	2300      	movs	r3, #0
 8003486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003488:	2300      	movs	r3, #0
 800348a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800348c:	f107 0318 	add.w	r3, r7, #24
 8003490:	4619      	mov	r1, r3
 8003492:	4823      	ldr	r0, [pc, #140]	; (8003520 <HAL_UART_MspInit+0x10c>)
 8003494:	f000 fb3a 	bl	8003b0c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003498:	2200      	movs	r2, #0
 800349a:	2105      	movs	r1, #5
 800349c:	2025      	movs	r0, #37	; 0x25
 800349e:	f000 fa4c 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80034a2:	2025      	movs	r0, #37	; 0x25
 80034a4:	f000 fa65 	bl	8003972 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80034a8:	e032      	b.n	8003510 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1d      	ldr	r2, [pc, #116]	; (8003524 <HAL_UART_MspInit+0x110>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d12d      	bne.n	8003510 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80034b4:	4b19      	ldr	r3, [pc, #100]	; (800351c <HAL_UART_MspInit+0x108>)
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	4a18      	ldr	r2, [pc, #96]	; (800351c <HAL_UART_MspInit+0x108>)
 80034ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034be:	61d3      	str	r3, [r2, #28]
 80034c0:	4b16      	ldr	r3, [pc, #88]	; (800351c <HAL_UART_MspInit+0x108>)
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c8:	60fb      	str	r3, [r7, #12]
 80034ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034cc:	4b13      	ldr	r3, [pc, #76]	; (800351c <HAL_UART_MspInit+0x108>)
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	4a12      	ldr	r2, [pc, #72]	; (800351c <HAL_UART_MspInit+0x108>)
 80034d2:	f043 0304 	orr.w	r3, r3, #4
 80034d6:	6193      	str	r3, [r2, #24]
 80034d8:	4b10      	ldr	r3, [pc, #64]	; (800351c <HAL_UART_MspInit+0x108>)
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80034e4:	2304      	movs	r3, #4
 80034e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034e8:	2312      	movs	r3, #18
 80034ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034ec:	2301      	movs	r3, #1
 80034ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034f0:	2303      	movs	r3, #3
 80034f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f4:	f107 0318 	add.w	r3, r7, #24
 80034f8:	4619      	mov	r1, r3
 80034fa:	4809      	ldr	r0, [pc, #36]	; (8003520 <HAL_UART_MspInit+0x10c>)
 80034fc:	f000 fb06 	bl	8003b0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003500:	2200      	movs	r2, #0
 8003502:	2105      	movs	r1, #5
 8003504:	2026      	movs	r0, #38	; 0x26
 8003506:	f000 fa18 	bl	800393a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800350a:	2026      	movs	r0, #38	; 0x26
 800350c:	f000 fa31 	bl	8003972 <HAL_NVIC_EnableIRQ>
}
 8003510:	bf00      	nop
 8003512:	3728      	adds	r7, #40	; 0x28
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	40013800 	.word	0x40013800
 800351c:	40021000 	.word	0x40021000
 8003520:	40010800 	.word	0x40010800
 8003524:	40004400 	.word	0x40004400

08003528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800352c:	e7fe      	b.n	800352c <NMI_Handler+0x4>

0800352e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800352e:	b480      	push	{r7}
 8003530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003532:	e7fe      	b.n	8003532 <HardFault_Handler+0x4>

08003534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003538:	e7fe      	b.n	8003538 <MemManage_Handler+0x4>

0800353a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800353a:	b480      	push	{r7}
 800353c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800353e:	e7fe      	b.n	800353e <BusFault_Handler+0x4>

08003540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003544:	e7fe      	b.n	8003544 <UsageFault_Handler+0x4>

08003546 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003546:	b480      	push	{r7}
 8003548:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr

08003552 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003552:	b480      	push	{r7}
 8003554:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003556:	bf00      	nop
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr

0800355e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800355e:	b480      	push	{r7}
 8003560:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr

0800356a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800356e:	f000 f8cd 	bl	800370c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}

08003576 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003576:	b480      	push	{r7}
 8003578:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800357a:	bf00      	nop
 800357c:	46bd      	mov	sp, r7
 800357e:	bc80      	pop	{r7}
 8003580:	4770      	bx	lr

08003582 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EndCap3_Pin);
 8003586:	2080      	movs	r0, #128	; 0x80
 8003588:	f000 fc6e 	bl	8003e68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800358c:	bf00      	nop
 800358e:	bd80      	pop	{r7, pc}

08003590 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003594:	4802      	ldr	r0, [pc, #8]	; (80035a0 <TIM1_UP_IRQHandler+0x10>)
 8003596:	f001 fe93 	bl	80052c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800359a:	bf00      	nop
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000084 	.word	0x20000084

080035a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80035a8:	4802      	ldr	r0, [pc, #8]	; (80035b4 <TIM2_IRQHandler+0x10>)
 80035aa:	f001 fe89 	bl	80052c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	200000cc 	.word	0x200000cc

080035b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035bc:	4802      	ldr	r0, [pc, #8]	; (80035c8 <TIM3_IRQHandler+0x10>)
 80035be:	f001 fe7f 	bl	80052c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80035c2:	bf00      	nop
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	20000114 	.word	0x20000114

080035cc <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80035d0:	4802      	ldr	r0, [pc, #8]	; (80035dc <SPI1_IRQHandler+0x10>)
 80035d2:	f001 fab1 	bl	8004b38 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80035d6:	bf00      	nop
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	2000002c 	.word	0x2000002c

080035e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80035e4:	4802      	ldr	r0, [pc, #8]	; (80035f0 <USART1_IRQHandler+0x10>)
 80035e6:	f002 fc69 	bl	8005ebc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	2000015c 	.word	0x2000015c

080035f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <USART2_IRQHandler+0x10>)
 80035fa:	f002 fc5f 	bl	8005ebc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	200001a4 	.word	0x200001a4

08003608 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EndCap4_Pin);
 800360c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003610:	f000 fc2a 	bl	8003e68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EndCap1_Pin);
 8003614:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003618:	f000 fc26 	bl	8003e68 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EndCap2_Pin);
 800361c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003620:	f000 fc22 	bl	8003e68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003624:	bf00      	nop
 8003626:	bd80      	pop	{r7, pc}

08003628 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800362c:	bf00      	nop
 800362e:	46bd      	mov	sp, r7
 8003630:	bc80      	pop	{r7}
 8003632:	4770      	bx	lr

08003634 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003634:	f7ff fff8 	bl	8003628 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003638:	480b      	ldr	r0, [pc, #44]	; (8003668 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800363a:	490c      	ldr	r1, [pc, #48]	; (800366c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800363c:	4a0c      	ldr	r2, [pc, #48]	; (8003670 <LoopFillZerobss+0x16>)
  movs r3, #0
 800363e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003640:	e002      	b.n	8003648 <LoopCopyDataInit>

08003642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003646:	3304      	adds	r3, #4

08003648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800364a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800364c:	d3f9      	bcc.n	8003642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800364e:	4a09      	ldr	r2, [pc, #36]	; (8003674 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003650:	4c09      	ldr	r4, [pc, #36]	; (8003678 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003654:	e001      	b.n	800365a <LoopFillZerobss>

08003656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003658:	3204      	adds	r2, #4

0800365a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800365a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800365c:	d3fb      	bcc.n	8003656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800365e:	f003 fa27 	bl	8006ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003662:	f7fe ff4d 	bl	8002500 <main>
  bx lr
 8003666:	4770      	bx	lr
  ldr r0, =_sdata
 8003668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800366c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8003670:	08006b48 	.word	0x08006b48
  ldr r2, =_sbss
 8003674:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8003678:	20000364 	.word	0x20000364

0800367c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800367c:	e7fe      	b.n	800367c <ADC1_2_IRQHandler>
	...

08003680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003684:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <HAL_Init+0x28>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a07      	ldr	r2, [pc, #28]	; (80036a8 <HAL_Init+0x28>)
 800368a:	f043 0310 	orr.w	r3, r3, #16
 800368e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003690:	2003      	movs	r0, #3
 8003692:	f000 f947 	bl	8003924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003696:	200f      	movs	r0, #15
 8003698:	f000 f808 	bl	80036ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800369c:	f7ff fd50 	bl	8003140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	40022000 	.word	0x40022000

080036ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036b4:	4b12      	ldr	r3, [pc, #72]	; (8003700 <HAL_InitTick+0x54>)
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	4b12      	ldr	r3, [pc, #72]	; (8003704 <HAL_InitTick+0x58>)
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	4619      	mov	r1, r3
 80036be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80036c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 f95f 	bl	800398e <HAL_SYSTICK_Config>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e00e      	b.n	80036f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b0f      	cmp	r3, #15
 80036de:	d80a      	bhi.n	80036f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036e0:	2200      	movs	r2, #0
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80036e8:	f000 f927 	bl	800393a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036ec:	4a06      	ldr	r2, [pc, #24]	; (8003708 <HAL_InitTick+0x5c>)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e000      	b.n	80036f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20000004 	.word	0x20000004
 8003704:	2000000c 	.word	0x2000000c
 8003708:	20000008 	.word	0x20000008

0800370c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003710:	4b05      	ldr	r3, [pc, #20]	; (8003728 <HAL_IncTick+0x1c>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	461a      	mov	r2, r3
 8003716:	4b05      	ldr	r3, [pc, #20]	; (800372c <HAL_IncTick+0x20>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4413      	add	r3, r2
 800371c:	4a03      	ldr	r2, [pc, #12]	; (800372c <HAL_IncTick+0x20>)
 800371e:	6013      	str	r3, [r2, #0]
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	2000000c 	.word	0x2000000c
 800372c:	20000360 	.word	0x20000360

08003730 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  return uwTick;
 8003734:	4b02      	ldr	r3, [pc, #8]	; (8003740 <HAL_GetTick+0x10>)
 8003736:	681b      	ldr	r3, [r3, #0]
}
 8003738:	4618      	mov	r0, r3
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr
 8003740:	20000360 	.word	0x20000360

08003744 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800374c:	f7ff fff0 	bl	8003730 <HAL_GetTick>
 8003750:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800375c:	d005      	beq.n	800376a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800375e:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <HAL_Delay+0x44>)
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	461a      	mov	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4413      	add	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800376a:	bf00      	nop
 800376c:	f7ff ffe0 	bl	8003730 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	429a      	cmp	r2, r3
 800377a:	d8f7      	bhi.n	800376c <HAL_Delay+0x28>
  {
  }
}
 800377c:	bf00      	nop
 800377e:	bf00      	nop
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	2000000c 	.word	0x2000000c

0800378c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800379c:	4b0c      	ldr	r3, [pc, #48]	; (80037d0 <__NVIC_SetPriorityGrouping+0x44>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037a8:	4013      	ands	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037be:	4a04      	ldr	r2, [pc, #16]	; (80037d0 <__NVIC_SetPriorityGrouping+0x44>)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	60d3      	str	r3, [r2, #12]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	e000ed00 	.word	0xe000ed00

080037d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d8:	4b04      	ldr	r3, [pc, #16]	; (80037ec <__NVIC_GetPriorityGrouping+0x18>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	0a1b      	lsrs	r3, r3, #8
 80037de:	f003 0307 	and.w	r3, r3, #7
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	e000ed00 	.word	0xe000ed00

080037f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	db0b      	blt.n	800381a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	f003 021f 	and.w	r2, r3, #31
 8003808:	4906      	ldr	r1, [pc, #24]	; (8003824 <__NVIC_EnableIRQ+0x34>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	2001      	movs	r0, #1
 8003812:	fa00 f202 	lsl.w	r2, r0, r2
 8003816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr
 8003824:	e000e100 	.word	0xe000e100

08003828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	6039      	str	r1, [r7, #0]
 8003832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003838:	2b00      	cmp	r3, #0
 800383a:	db0a      	blt.n	8003852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	b2da      	uxtb	r2, r3
 8003840:	490c      	ldr	r1, [pc, #48]	; (8003874 <__NVIC_SetPriority+0x4c>)
 8003842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003846:	0112      	lsls	r2, r2, #4
 8003848:	b2d2      	uxtb	r2, r2
 800384a:	440b      	add	r3, r1
 800384c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003850:	e00a      	b.n	8003868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	b2da      	uxtb	r2, r3
 8003856:	4908      	ldr	r1, [pc, #32]	; (8003878 <__NVIC_SetPriority+0x50>)
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	3b04      	subs	r3, #4
 8003860:	0112      	lsls	r2, r2, #4
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	440b      	add	r3, r1
 8003866:	761a      	strb	r2, [r3, #24]
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	e000e100 	.word	0xe000e100
 8003878:	e000ed00 	.word	0xe000ed00

0800387c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800387c:	b480      	push	{r7}
 800387e:	b089      	sub	sp, #36	; 0x24
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f003 0307 	and.w	r3, r3, #7
 800388e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	f1c3 0307 	rsb	r3, r3, #7
 8003896:	2b04      	cmp	r3, #4
 8003898:	bf28      	it	cs
 800389a:	2304      	movcs	r3, #4
 800389c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	3304      	adds	r3, #4
 80038a2:	2b06      	cmp	r3, #6
 80038a4:	d902      	bls.n	80038ac <NVIC_EncodePriority+0x30>
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	3b03      	subs	r3, #3
 80038aa:	e000      	b.n	80038ae <NVIC_EncodePriority+0x32>
 80038ac:	2300      	movs	r3, #0
 80038ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	43da      	mvns	r2, r3
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	401a      	ands	r2, r3
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	fa01 f303 	lsl.w	r3, r1, r3
 80038ce:	43d9      	mvns	r1, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d4:	4313      	orrs	r3, r2
         );
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3724      	adds	r7, #36	; 0x24
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr

080038e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	3b01      	subs	r3, #1
 80038ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038f0:	d301      	bcc.n	80038f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038f2:	2301      	movs	r3, #1
 80038f4:	e00f      	b.n	8003916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038f6:	4a0a      	ldr	r2, [pc, #40]	; (8003920 <SysTick_Config+0x40>)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	3b01      	subs	r3, #1
 80038fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038fe:	210f      	movs	r1, #15
 8003900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003904:	f7ff ff90 	bl	8003828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003908:	4b05      	ldr	r3, [pc, #20]	; (8003920 <SysTick_Config+0x40>)
 800390a:	2200      	movs	r2, #0
 800390c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800390e:	4b04      	ldr	r3, [pc, #16]	; (8003920 <SysTick_Config+0x40>)
 8003910:	2207      	movs	r2, #7
 8003912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	e000e010 	.word	0xe000e010

08003924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7ff ff2d 	bl	800378c <__NVIC_SetPriorityGrouping>
}
 8003932:	bf00      	nop
 8003934:	3708      	adds	r7, #8
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}

0800393a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800393a:	b580      	push	{r7, lr}
 800393c:	b086      	sub	sp, #24
 800393e:	af00      	add	r7, sp, #0
 8003940:	4603      	mov	r3, r0
 8003942:	60b9      	str	r1, [r7, #8]
 8003944:	607a      	str	r2, [r7, #4]
 8003946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003948:	2300      	movs	r3, #0
 800394a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800394c:	f7ff ff42 	bl	80037d4 <__NVIC_GetPriorityGrouping>
 8003950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	6978      	ldr	r0, [r7, #20]
 8003958:	f7ff ff90 	bl	800387c <NVIC_EncodePriority>
 800395c:	4602      	mov	r2, r0
 800395e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff ff5f 	bl	8003828 <__NVIC_SetPriority>
}
 800396a:	bf00      	nop
 800396c:	3718      	adds	r7, #24
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	4603      	mov	r3, r0
 800397a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800397c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff ff35 	bl	80037f0 <__NVIC_EnableIRQ>
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b082      	sub	sp, #8
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff ffa2 	bl	80038e0 <SysTick_Config>
 800399c:	4603      	mov	r3, r0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039a6:	b480      	push	{r7}
 80039a8:	b085      	sub	sp, #20
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d008      	beq.n	80039d0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2204      	movs	r2, #4
 80039c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e020      	b.n	8003a12 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 020e 	bic.w	r2, r2, #14
 80039de:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f022 0201 	bic.w	r2, r2, #1
 80039ee:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039f8:	2101      	movs	r1, #1
 80039fa:	fa01 f202 	lsl.w	r2, r1, r2
 80039fe:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc80      	pop	{r7}
 8003a1a:	4770      	bx	lr

08003a1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a24:	2300      	movs	r3, #0
 8003a26:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d005      	beq.n	8003a40 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2204      	movs	r2, #4
 8003a38:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	73fb      	strb	r3, [r7, #15]
 8003a3e:	e051      	b.n	8003ae4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 020e 	bic.w	r2, r2, #14
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0201 	bic.w	r2, r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a22      	ldr	r2, [pc, #136]	; (8003af0 <HAL_DMA_Abort_IT+0xd4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d029      	beq.n	8003abe <HAL_DMA_Abort_IT+0xa2>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a21      	ldr	r2, [pc, #132]	; (8003af4 <HAL_DMA_Abort_IT+0xd8>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d022      	beq.n	8003aba <HAL_DMA_Abort_IT+0x9e>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a1f      	ldr	r2, [pc, #124]	; (8003af8 <HAL_DMA_Abort_IT+0xdc>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d01a      	beq.n	8003ab4 <HAL_DMA_Abort_IT+0x98>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a1e      	ldr	r2, [pc, #120]	; (8003afc <HAL_DMA_Abort_IT+0xe0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d012      	beq.n	8003aae <HAL_DMA_Abort_IT+0x92>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a1c      	ldr	r2, [pc, #112]	; (8003b00 <HAL_DMA_Abort_IT+0xe4>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d00a      	beq.n	8003aa8 <HAL_DMA_Abort_IT+0x8c>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a1b      	ldr	r2, [pc, #108]	; (8003b04 <HAL_DMA_Abort_IT+0xe8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d102      	bne.n	8003aa2 <HAL_DMA_Abort_IT+0x86>
 8003a9c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aa0:	e00e      	b.n	8003ac0 <HAL_DMA_Abort_IT+0xa4>
 8003aa2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003aa6:	e00b      	b.n	8003ac0 <HAL_DMA_Abort_IT+0xa4>
 8003aa8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003aac:	e008      	b.n	8003ac0 <HAL_DMA_Abort_IT+0xa4>
 8003aae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ab2:	e005      	b.n	8003ac0 <HAL_DMA_Abort_IT+0xa4>
 8003ab4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ab8:	e002      	b.n	8003ac0 <HAL_DMA_Abort_IT+0xa4>
 8003aba:	2310      	movs	r3, #16
 8003abc:	e000      	b.n	8003ac0 <HAL_DMA_Abort_IT+0xa4>
 8003abe:	2301      	movs	r3, #1
 8003ac0:	4a11      	ldr	r2, [pc, #68]	; (8003b08 <HAL_DMA_Abort_IT+0xec>)
 8003ac2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d003      	beq.n	8003ae4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	4798      	blx	r3
    } 
  }
  return status;
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	40020008 	.word	0x40020008
 8003af4:	4002001c 	.word	0x4002001c
 8003af8:	40020030 	.word	0x40020030
 8003afc:	40020044 	.word	0x40020044
 8003b00:	40020058 	.word	0x40020058
 8003b04:	4002006c 	.word	0x4002006c
 8003b08:	40020000 	.word	0x40020000

08003b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b08b      	sub	sp, #44	; 0x2c
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b16:	2300      	movs	r3, #0
 8003b18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b1e:	e161      	b.n	8003de4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b20:	2201      	movs	r2, #1
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69fa      	ldr	r2, [r7, #28]
 8003b30:	4013      	ands	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	f040 8150 	bne.w	8003dde <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	4a97      	ldr	r2, [pc, #604]	; (8003da0 <HAL_GPIO_Init+0x294>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d05e      	beq.n	8003c06 <HAL_GPIO_Init+0xfa>
 8003b48:	4a95      	ldr	r2, [pc, #596]	; (8003da0 <HAL_GPIO_Init+0x294>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d875      	bhi.n	8003c3a <HAL_GPIO_Init+0x12e>
 8003b4e:	4a95      	ldr	r2, [pc, #596]	; (8003da4 <HAL_GPIO_Init+0x298>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d058      	beq.n	8003c06 <HAL_GPIO_Init+0xfa>
 8003b54:	4a93      	ldr	r2, [pc, #588]	; (8003da4 <HAL_GPIO_Init+0x298>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d86f      	bhi.n	8003c3a <HAL_GPIO_Init+0x12e>
 8003b5a:	4a93      	ldr	r2, [pc, #588]	; (8003da8 <HAL_GPIO_Init+0x29c>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d052      	beq.n	8003c06 <HAL_GPIO_Init+0xfa>
 8003b60:	4a91      	ldr	r2, [pc, #580]	; (8003da8 <HAL_GPIO_Init+0x29c>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d869      	bhi.n	8003c3a <HAL_GPIO_Init+0x12e>
 8003b66:	4a91      	ldr	r2, [pc, #580]	; (8003dac <HAL_GPIO_Init+0x2a0>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d04c      	beq.n	8003c06 <HAL_GPIO_Init+0xfa>
 8003b6c:	4a8f      	ldr	r2, [pc, #572]	; (8003dac <HAL_GPIO_Init+0x2a0>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d863      	bhi.n	8003c3a <HAL_GPIO_Init+0x12e>
 8003b72:	4a8f      	ldr	r2, [pc, #572]	; (8003db0 <HAL_GPIO_Init+0x2a4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d046      	beq.n	8003c06 <HAL_GPIO_Init+0xfa>
 8003b78:	4a8d      	ldr	r2, [pc, #564]	; (8003db0 <HAL_GPIO_Init+0x2a4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d85d      	bhi.n	8003c3a <HAL_GPIO_Init+0x12e>
 8003b7e:	2b12      	cmp	r3, #18
 8003b80:	d82a      	bhi.n	8003bd8 <HAL_GPIO_Init+0xcc>
 8003b82:	2b12      	cmp	r3, #18
 8003b84:	d859      	bhi.n	8003c3a <HAL_GPIO_Init+0x12e>
 8003b86:	a201      	add	r2, pc, #4	; (adr r2, 8003b8c <HAL_GPIO_Init+0x80>)
 8003b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8c:	08003c07 	.word	0x08003c07
 8003b90:	08003be1 	.word	0x08003be1
 8003b94:	08003bf3 	.word	0x08003bf3
 8003b98:	08003c35 	.word	0x08003c35
 8003b9c:	08003c3b 	.word	0x08003c3b
 8003ba0:	08003c3b 	.word	0x08003c3b
 8003ba4:	08003c3b 	.word	0x08003c3b
 8003ba8:	08003c3b 	.word	0x08003c3b
 8003bac:	08003c3b 	.word	0x08003c3b
 8003bb0:	08003c3b 	.word	0x08003c3b
 8003bb4:	08003c3b 	.word	0x08003c3b
 8003bb8:	08003c3b 	.word	0x08003c3b
 8003bbc:	08003c3b 	.word	0x08003c3b
 8003bc0:	08003c3b 	.word	0x08003c3b
 8003bc4:	08003c3b 	.word	0x08003c3b
 8003bc8:	08003c3b 	.word	0x08003c3b
 8003bcc:	08003c3b 	.word	0x08003c3b
 8003bd0:	08003be9 	.word	0x08003be9
 8003bd4:	08003bfd 	.word	0x08003bfd
 8003bd8:	4a76      	ldr	r2, [pc, #472]	; (8003db4 <HAL_GPIO_Init+0x2a8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d013      	beq.n	8003c06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003bde:	e02c      	b.n	8003c3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	623b      	str	r3, [r7, #32]
          break;
 8003be6:	e029      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	3304      	adds	r3, #4
 8003bee:	623b      	str	r3, [r7, #32]
          break;
 8003bf0:	e024      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	3308      	adds	r3, #8
 8003bf8:	623b      	str	r3, [r7, #32]
          break;
 8003bfa:	e01f      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	330c      	adds	r3, #12
 8003c02:	623b      	str	r3, [r7, #32]
          break;
 8003c04:	e01a      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c0e:	2304      	movs	r3, #4
 8003c10:	623b      	str	r3, [r7, #32]
          break;
 8003c12:	e013      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d105      	bne.n	8003c28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c1c:	2308      	movs	r3, #8
 8003c1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	69fa      	ldr	r2, [r7, #28]
 8003c24:	611a      	str	r2, [r3, #16]
          break;
 8003c26:	e009      	b.n	8003c3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c28:	2308      	movs	r3, #8
 8003c2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	69fa      	ldr	r2, [r7, #28]
 8003c30:	615a      	str	r2, [r3, #20]
          break;
 8003c32:	e003      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c34:	2300      	movs	r3, #0
 8003c36:	623b      	str	r3, [r7, #32]
          break;
 8003c38:	e000      	b.n	8003c3c <HAL_GPIO_Init+0x130>
          break;
 8003c3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2bff      	cmp	r3, #255	; 0xff
 8003c40:	d801      	bhi.n	8003c46 <HAL_GPIO_Init+0x13a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	e001      	b.n	8003c4a <HAL_GPIO_Init+0x13e>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	2bff      	cmp	r3, #255	; 0xff
 8003c50:	d802      	bhi.n	8003c58 <HAL_GPIO_Init+0x14c>
 8003c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	e002      	b.n	8003c5e <HAL_GPIO_Init+0x152>
 8003c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5a:	3b08      	subs	r3, #8
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	210f      	movs	r1, #15
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	fa01 f303 	lsl.w	r3, r1, r3
 8003c6c:	43db      	mvns	r3, r3
 8003c6e:	401a      	ands	r2, r3
 8003c70:	6a39      	ldr	r1, [r7, #32]
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	fa01 f303 	lsl.w	r3, r1, r3
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f000 80a9 	beq.w	8003dde <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c8c:	4b4a      	ldr	r3, [pc, #296]	; (8003db8 <HAL_GPIO_Init+0x2ac>)
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	4a49      	ldr	r2, [pc, #292]	; (8003db8 <HAL_GPIO_Init+0x2ac>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	6193      	str	r3, [r2, #24]
 8003c98:	4b47      	ldr	r3, [pc, #284]	; (8003db8 <HAL_GPIO_Init+0x2ac>)
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	60bb      	str	r3, [r7, #8]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ca4:	4a45      	ldr	r2, [pc, #276]	; (8003dbc <HAL_GPIO_Init+0x2b0>)
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	089b      	lsrs	r3, r3, #2
 8003caa:	3302      	adds	r3, #2
 8003cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb4:	f003 0303 	and.w	r3, r3, #3
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	220f      	movs	r2, #15
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	43db      	mvns	r3, r3
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3d      	ldr	r2, [pc, #244]	; (8003dc0 <HAL_GPIO_Init+0x2b4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00d      	beq.n	8003cec <HAL_GPIO_Init+0x1e0>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a3c      	ldr	r2, [pc, #240]	; (8003dc4 <HAL_GPIO_Init+0x2b8>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d007      	beq.n	8003ce8 <HAL_GPIO_Init+0x1dc>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a3b      	ldr	r2, [pc, #236]	; (8003dc8 <HAL_GPIO_Init+0x2bc>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d101      	bne.n	8003ce4 <HAL_GPIO_Init+0x1d8>
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	e004      	b.n	8003cee <HAL_GPIO_Init+0x1e2>
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e002      	b.n	8003cee <HAL_GPIO_Init+0x1e2>
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e000      	b.n	8003cee <HAL_GPIO_Init+0x1e2>
 8003cec:	2300      	movs	r3, #0
 8003cee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cf0:	f002 0203 	and.w	r2, r2, #3
 8003cf4:	0092      	lsls	r2, r2, #2
 8003cf6:	4093      	lsls	r3, r2
 8003cf8:	68fa      	ldr	r2, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003cfe:	492f      	ldr	r1, [pc, #188]	; (8003dbc <HAL_GPIO_Init+0x2b0>)
 8003d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d02:	089b      	lsrs	r3, r3, #2
 8003d04:	3302      	adds	r3, #2
 8003d06:	68fa      	ldr	r2, [r7, #12]
 8003d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d006      	beq.n	8003d26 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d18:	4b2c      	ldr	r3, [pc, #176]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	492b      	ldr	r1, [pc, #172]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	608b      	str	r3, [r1, #8]
 8003d24:	e006      	b.n	8003d34 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d26:	4b29      	ldr	r3, [pc, #164]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	43db      	mvns	r3, r3
 8003d2e:	4927      	ldr	r1, [pc, #156]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d006      	beq.n	8003d4e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d40:	4b22      	ldr	r3, [pc, #136]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	4921      	ldr	r1, [pc, #132]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60cb      	str	r3, [r1, #12]
 8003d4c:	e006      	b.n	8003d5c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d4e:	4b1f      	ldr	r3, [pc, #124]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d50:	68da      	ldr	r2, [r3, #12]
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	43db      	mvns	r3, r3
 8003d56:	491d      	ldr	r1, [pc, #116]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d006      	beq.n	8003d76 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d68:	4b18      	ldr	r3, [pc, #96]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	4917      	ldr	r1, [pc, #92]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	604b      	str	r3, [r1, #4]
 8003d74:	e006      	b.n	8003d84 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d76:	4b15      	ldr	r3, [pc, #84]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	4913      	ldr	r1, [pc, #76]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d80:	4013      	ands	r3, r2
 8003d82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d01f      	beq.n	8003dd0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d90:	4b0e      	ldr	r3, [pc, #56]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	490d      	ldr	r1, [pc, #52]	; (8003dcc <HAL_GPIO_Init+0x2c0>)
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	600b      	str	r3, [r1, #0]
 8003d9c:	e01f      	b.n	8003dde <HAL_GPIO_Init+0x2d2>
 8003d9e:	bf00      	nop
 8003da0:	10320000 	.word	0x10320000
 8003da4:	10310000 	.word	0x10310000
 8003da8:	10220000 	.word	0x10220000
 8003dac:	10210000 	.word	0x10210000
 8003db0:	10120000 	.word	0x10120000
 8003db4:	10110000 	.word	0x10110000
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	40010000 	.word	0x40010000
 8003dc0:	40010800 	.word	0x40010800
 8003dc4:	40010c00 	.word	0x40010c00
 8003dc8:	40011000 	.word	0x40011000
 8003dcc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <HAL_GPIO_Init+0x2f4>)
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	4909      	ldr	r1, [pc, #36]	; (8003e00 <HAL_GPIO_Init+0x2f4>)
 8003dda:	4013      	ands	r3, r2
 8003ddc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de0:	3301      	adds	r3, #1
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dea:	fa22 f303 	lsr.w	r3, r2, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f47f ae96 	bne.w	8003b20 <HAL_GPIO_Init+0x14>
  }
}
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop
 8003df8:	372c      	adds	r7, #44	; 0x2c
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bc80      	pop	{r7}
 8003dfe:	4770      	bx	lr
 8003e00:	40010400 	.word	0x40010400

08003e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	807b      	strh	r3, [r7, #2]
 8003e10:	4613      	mov	r3, r2
 8003e12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e14:	787b      	ldrb	r3, [r7, #1]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e1a:	887a      	ldrh	r2, [r7, #2]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e20:	e003      	b.n	8003e2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e22:	887b      	ldrh	r3, [r7, #2]
 8003e24:	041a      	lsls	r2, r3, #16
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	611a      	str	r2, [r3, #16]
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bc80      	pop	{r7}
 8003e32:	4770      	bx	lr

08003e34 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e46:	887a      	ldrh	r2, [r7, #2]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	041a      	lsls	r2, r3, #16
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	43d9      	mvns	r1, r3
 8003e52:	887b      	ldrh	r3, [r7, #2]
 8003e54:	400b      	ands	r3, r1
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	611a      	str	r2, [r3, #16]
}
 8003e5c:	bf00      	nop
 8003e5e:	3714      	adds	r7, #20
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bc80      	pop	{r7}
 8003e64:	4770      	bx	lr
	...

08003e68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e72:	4b08      	ldr	r3, [pc, #32]	; (8003e94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e74:	695a      	ldr	r2, [r3, #20]
 8003e76:	88fb      	ldrh	r3, [r7, #6]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d006      	beq.n	8003e8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e7e:	4a05      	ldr	r2, [pc, #20]	; (8003e94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e80:	88fb      	ldrh	r3, [r7, #6]
 8003e82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e84:	88fb      	ldrh	r3, [r7, #6]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7ff f8ee 	bl	8003068 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40010400 	.word	0x40010400

08003e98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e272      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 8087 	beq.w	8003fc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eb8:	4b92      	ldr	r3, [pc, #584]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f003 030c 	and.w	r3, r3, #12
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d00c      	beq.n	8003ede <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ec4:	4b8f      	ldr	r3, [pc, #572]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f003 030c 	and.w	r3, r3, #12
 8003ecc:	2b08      	cmp	r3, #8
 8003ece:	d112      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x5e>
 8003ed0:	4b8c      	ldr	r3, [pc, #560]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003edc:	d10b      	bne.n	8003ef6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ede:	4b89      	ldr	r3, [pc, #548]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d06c      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x12c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d168      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e24c      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003efe:	d106      	bne.n	8003f0e <HAL_RCC_OscConfig+0x76>
 8003f00:	4b80      	ldr	r3, [pc, #512]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a7f      	ldr	r2, [pc, #508]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f0a:	6013      	str	r3, [r2, #0]
 8003f0c:	e02e      	b.n	8003f6c <HAL_RCC_OscConfig+0xd4>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10c      	bne.n	8003f30 <HAL_RCC_OscConfig+0x98>
 8003f16:	4b7b      	ldr	r3, [pc, #492]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a7a      	ldr	r2, [pc, #488]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	4b78      	ldr	r3, [pc, #480]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a77      	ldr	r2, [pc, #476]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	e01d      	b.n	8003f6c <HAL_RCC_OscConfig+0xd4>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCC_OscConfig+0xbc>
 8003f3a:	4b72      	ldr	r3, [pc, #456]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a71      	ldr	r2, [pc, #452]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	4b6f      	ldr	r3, [pc, #444]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a6e      	ldr	r2, [pc, #440]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	e00b      	b.n	8003f6c <HAL_RCC_OscConfig+0xd4>
 8003f54:	4b6b      	ldr	r3, [pc, #428]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a6a      	ldr	r2, [pc, #424]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	4b68      	ldr	r3, [pc, #416]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a67      	ldr	r2, [pc, #412]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d013      	beq.n	8003f9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f74:	f7ff fbdc 	bl	8003730 <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f7c:	f7ff fbd8 	bl	8003730 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b64      	cmp	r3, #100	; 0x64
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e200      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f8e:	4b5d      	ldr	r3, [pc, #372]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0f0      	beq.n	8003f7c <HAL_RCC_OscConfig+0xe4>
 8003f9a:	e014      	b.n	8003fc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9c:	f7ff fbc8 	bl	8003730 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fa4:	f7ff fbc4 	bl	8003730 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b64      	cmp	r3, #100	; 0x64
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e1ec      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fb6:	4b53      	ldr	r3, [pc, #332]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1f0      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x10c>
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d063      	beq.n	800409a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fd2:	4b4c      	ldr	r3, [pc, #304]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f003 030c 	and.w	r3, r3, #12
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00b      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003fde:	4b49      	ldr	r3, [pc, #292]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f003 030c 	and.w	r3, r3, #12
 8003fe6:	2b08      	cmp	r3, #8
 8003fe8:	d11c      	bne.n	8004024 <HAL_RCC_OscConfig+0x18c>
 8003fea:	4b46      	ldr	r3, [pc, #280]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d116      	bne.n	8004024 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ff6:	4b43      	ldr	r3, [pc, #268]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d005      	beq.n	800400e <HAL_RCC_OscConfig+0x176>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d001      	beq.n	800400e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e1c0      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800400e:	4b3d      	ldr	r3, [pc, #244]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	4939      	ldr	r1, [pc, #228]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 800401e:	4313      	orrs	r3, r2
 8004020:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004022:	e03a      	b.n	800409a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d020      	beq.n	800406e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800402c:	4b36      	ldr	r3, [pc, #216]	; (8004108 <HAL_RCC_OscConfig+0x270>)
 800402e:	2201      	movs	r2, #1
 8004030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004032:	f7ff fb7d 	bl	8003730 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004038:	e008      	b.n	800404c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800403a:	f7ff fb79 	bl	8003730 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e1a1      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800404c:	4b2d      	ldr	r3, [pc, #180]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d0f0      	beq.n	800403a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004058:	4b2a      	ldr	r3, [pc, #168]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	4927      	ldr	r1, [pc, #156]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8004068:	4313      	orrs	r3, r2
 800406a:	600b      	str	r3, [r1, #0]
 800406c:	e015      	b.n	800409a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800406e:	4b26      	ldr	r3, [pc, #152]	; (8004108 <HAL_RCC_OscConfig+0x270>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004074:	f7ff fb5c 	bl	8003730 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800407c:	f7ff fb58 	bl	8003730 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e180      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800408e:	4b1d      	ldr	r3, [pc, #116]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f0      	bne.n	800407c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d03a      	beq.n	800411c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d019      	beq.n	80040e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040ae:	4b17      	ldr	r3, [pc, #92]	; (800410c <HAL_RCC_OscConfig+0x274>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040b4:	f7ff fb3c 	bl	8003730 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040bc:	f7ff fb38 	bl	8003730 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e160      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ce:	4b0d      	ldr	r3, [pc, #52]	; (8004104 <HAL_RCC_OscConfig+0x26c>)
 80040d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0f0      	beq.n	80040bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80040da:	2001      	movs	r0, #1
 80040dc:	f000 fada 	bl	8004694 <RCC_Delay>
 80040e0:	e01c      	b.n	800411c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040e2:	4b0a      	ldr	r3, [pc, #40]	; (800410c <HAL_RCC_OscConfig+0x274>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e8:	f7ff fb22 	bl	8003730 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040ee:	e00f      	b.n	8004110 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f0:	f7ff fb1e 	bl	8003730 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d908      	bls.n	8004110 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e146      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
 8004102:	bf00      	nop
 8004104:	40021000 	.word	0x40021000
 8004108:	42420000 	.word	0x42420000
 800410c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004110:	4b92      	ldr	r3, [pc, #584]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1e9      	bne.n	80040f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80a6 	beq.w	8004276 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800412a:	2300      	movs	r3, #0
 800412c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800412e:	4b8b      	ldr	r3, [pc, #556]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10d      	bne.n	8004156 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800413a:	4b88      	ldr	r3, [pc, #544]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	4a87      	ldr	r2, [pc, #540]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004140:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004144:	61d3      	str	r3, [r2, #28]
 8004146:	4b85      	ldr	r3, [pc, #532]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800414e:	60bb      	str	r3, [r7, #8]
 8004150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004152:	2301      	movs	r3, #1
 8004154:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004156:	4b82      	ldr	r3, [pc, #520]	; (8004360 <HAL_RCC_OscConfig+0x4c8>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800415e:	2b00      	cmp	r3, #0
 8004160:	d118      	bne.n	8004194 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004162:	4b7f      	ldr	r3, [pc, #508]	; (8004360 <HAL_RCC_OscConfig+0x4c8>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a7e      	ldr	r2, [pc, #504]	; (8004360 <HAL_RCC_OscConfig+0x4c8>)
 8004168:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800416c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800416e:	f7ff fadf 	bl	8003730 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004176:	f7ff fadb 	bl	8003730 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b64      	cmp	r3, #100	; 0x64
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e103      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004188:	4b75      	ldr	r3, [pc, #468]	; (8004360 <HAL_RCC_OscConfig+0x4c8>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	2b01      	cmp	r3, #1
 800419a:	d106      	bne.n	80041aa <HAL_RCC_OscConfig+0x312>
 800419c:	4b6f      	ldr	r3, [pc, #444]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	4a6e      	ldr	r2, [pc, #440]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041a2:	f043 0301 	orr.w	r3, r3, #1
 80041a6:	6213      	str	r3, [r2, #32]
 80041a8:	e02d      	b.n	8004206 <HAL_RCC_OscConfig+0x36e>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10c      	bne.n	80041cc <HAL_RCC_OscConfig+0x334>
 80041b2:	4b6a      	ldr	r3, [pc, #424]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	4a69      	ldr	r2, [pc, #420]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041b8:	f023 0301 	bic.w	r3, r3, #1
 80041bc:	6213      	str	r3, [r2, #32]
 80041be:	4b67      	ldr	r3, [pc, #412]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	4a66      	ldr	r2, [pc, #408]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041c4:	f023 0304 	bic.w	r3, r3, #4
 80041c8:	6213      	str	r3, [r2, #32]
 80041ca:	e01c      	b.n	8004206 <HAL_RCC_OscConfig+0x36e>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	2b05      	cmp	r3, #5
 80041d2:	d10c      	bne.n	80041ee <HAL_RCC_OscConfig+0x356>
 80041d4:	4b61      	ldr	r3, [pc, #388]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	4a60      	ldr	r2, [pc, #384]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041da:	f043 0304 	orr.w	r3, r3, #4
 80041de:	6213      	str	r3, [r2, #32]
 80041e0:	4b5e      	ldr	r3, [pc, #376]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	4a5d      	ldr	r2, [pc, #372]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041e6:	f043 0301 	orr.w	r3, r3, #1
 80041ea:	6213      	str	r3, [r2, #32]
 80041ec:	e00b      	b.n	8004206 <HAL_RCC_OscConfig+0x36e>
 80041ee:	4b5b      	ldr	r3, [pc, #364]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	4a5a      	ldr	r2, [pc, #360]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041f4:	f023 0301 	bic.w	r3, r3, #1
 80041f8:	6213      	str	r3, [r2, #32]
 80041fa:	4b58      	ldr	r3, [pc, #352]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	4a57      	ldr	r2, [pc, #348]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004200:	f023 0304 	bic.w	r3, r3, #4
 8004204:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d015      	beq.n	800423a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800420e:	f7ff fa8f 	bl	8003730 <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004214:	e00a      	b.n	800422c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004216:	f7ff fa8b 	bl	8003730 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	f241 3288 	movw	r2, #5000	; 0x1388
 8004224:	4293      	cmp	r3, r2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e0b1      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800422c:	4b4b      	ldr	r3, [pc, #300]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 800422e:	6a1b      	ldr	r3, [r3, #32]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0ee      	beq.n	8004216 <HAL_RCC_OscConfig+0x37e>
 8004238:	e014      	b.n	8004264 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423a:	f7ff fa79 	bl	8003730 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004240:	e00a      	b.n	8004258 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004242:	f7ff fa75 	bl	8003730 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004250:	4293      	cmp	r3, r2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e09b      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004258:	4b40      	ldr	r3, [pc, #256]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1ee      	bne.n	8004242 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004264:	7dfb      	ldrb	r3, [r7, #23]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d105      	bne.n	8004276 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800426a:	4b3c      	ldr	r3, [pc, #240]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	4a3b      	ldr	r2, [pc, #236]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004270:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004274:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	2b00      	cmp	r3, #0
 800427c:	f000 8087 	beq.w	800438e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004280:	4b36      	ldr	r3, [pc, #216]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f003 030c 	and.w	r3, r3, #12
 8004288:	2b08      	cmp	r3, #8
 800428a:	d061      	beq.n	8004350 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	2b02      	cmp	r3, #2
 8004292:	d146      	bne.n	8004322 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004294:	4b33      	ldr	r3, [pc, #204]	; (8004364 <HAL_RCC_OscConfig+0x4cc>)
 8004296:	2200      	movs	r2, #0
 8004298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800429a:	f7ff fa49 	bl	8003730 <HAL_GetTick>
 800429e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042a0:	e008      	b.n	80042b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042a2:	f7ff fa45 	bl	8003730 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d901      	bls.n	80042b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e06d      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042b4:	4b29      	ldr	r3, [pc, #164]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1f0      	bne.n	80042a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c8:	d108      	bne.n	80042dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042ca:	4b24      	ldr	r3, [pc, #144]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	4921      	ldr	r1, [pc, #132]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042dc:	4b1f      	ldr	r3, [pc, #124]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a19      	ldr	r1, [r3, #32]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ec:	430b      	orrs	r3, r1
 80042ee:	491b      	ldr	r1, [pc, #108]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042f4:	4b1b      	ldr	r3, [pc, #108]	; (8004364 <HAL_RCC_OscConfig+0x4cc>)
 80042f6:	2201      	movs	r2, #1
 80042f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042fa:	f7ff fa19 	bl	8003730 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004302:	f7ff fa15 	bl	8003730 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b02      	cmp	r3, #2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e03d      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004314:	4b11      	ldr	r3, [pc, #68]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x46a>
 8004320:	e035      	b.n	800438e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004322:	4b10      	ldr	r3, [pc, #64]	; (8004364 <HAL_RCC_OscConfig+0x4cc>)
 8004324:	2200      	movs	r2, #0
 8004326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004328:	f7ff fa02 	bl	8003730 <HAL_GetTick>
 800432c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004330:	f7ff f9fe 	bl	8003730 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e026      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004342:	4b06      	ldr	r3, [pc, #24]	; (800435c <HAL_RCC_OscConfig+0x4c4>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f0      	bne.n	8004330 <HAL_RCC_OscConfig+0x498>
 800434e:	e01e      	b.n	800438e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	69db      	ldr	r3, [r3, #28]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d107      	bne.n	8004368 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e019      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
 800435c:	40021000 	.word	0x40021000
 8004360:	40007000 	.word	0x40007000
 8004364:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004368:	4b0b      	ldr	r3, [pc, #44]	; (8004398 <HAL_RCC_OscConfig+0x500>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a1b      	ldr	r3, [r3, #32]
 8004378:	429a      	cmp	r2, r3
 800437a:	d106      	bne.n	800438a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004386:	429a      	cmp	r2, r3
 8004388:	d001      	beq.n	800438e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e000      	b.n	8004390 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40021000 	.word	0x40021000

0800439c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d101      	bne.n	80043b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043ac:	2301      	movs	r3, #1
 80043ae:	e0d0      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043b0:	4b6a      	ldr	r3, [pc, #424]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d910      	bls.n	80043e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043be:	4b67      	ldr	r3, [pc, #412]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f023 0207 	bic.w	r2, r3, #7
 80043c6:	4965      	ldr	r1, [pc, #404]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043ce:	4b63      	ldr	r3, [pc, #396]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0307 	and.w	r3, r3, #7
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d001      	beq.n	80043e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e0b8      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0302 	and.w	r3, r3, #2
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d020      	beq.n	800442e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d005      	beq.n	8004404 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043f8:	4b59      	ldr	r3, [pc, #356]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	4a58      	ldr	r2, [pc, #352]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 80043fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004402:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0308 	and.w	r3, r3, #8
 800440c:	2b00      	cmp	r3, #0
 800440e:	d005      	beq.n	800441c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004410:	4b53      	ldr	r3, [pc, #332]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	4a52      	ldr	r2, [pc, #328]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004416:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800441a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800441c:	4b50      	ldr	r3, [pc, #320]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	494d      	ldr	r1, [pc, #308]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 800442a:	4313      	orrs	r3, r2
 800442c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d040      	beq.n	80044bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d107      	bne.n	8004452 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004442:	4b47      	ldr	r3, [pc, #284]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444a:	2b00      	cmp	r3, #0
 800444c:	d115      	bne.n	800447a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e07f      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b02      	cmp	r3, #2
 8004458:	d107      	bne.n	800446a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800445a:	4b41      	ldr	r3, [pc, #260]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d109      	bne.n	800447a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e073      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800446a:	4b3d      	ldr	r3, [pc, #244]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e06b      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800447a:	4b39      	ldr	r3, [pc, #228]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f023 0203 	bic.w	r2, r3, #3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	4936      	ldr	r1, [pc, #216]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004488:	4313      	orrs	r3, r2
 800448a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800448c:	f7ff f950 	bl	8003730 <HAL_GetTick>
 8004490:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004492:	e00a      	b.n	80044aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004494:	f7ff f94c 	bl	8003730 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e053      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044aa:	4b2d      	ldr	r3, [pc, #180]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 020c 	and.w	r2, r3, #12
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d1eb      	bne.n	8004494 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044bc:	4b27      	ldr	r3, [pc, #156]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0307 	and.w	r3, r3, #7
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d210      	bcs.n	80044ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ca:	4b24      	ldr	r3, [pc, #144]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f023 0207 	bic.w	r2, r3, #7
 80044d2:	4922      	ldr	r1, [pc, #136]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044da:	4b20      	ldr	r3, [pc, #128]	; (800455c <HAL_RCC_ClockConfig+0x1c0>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0307 	and.w	r3, r3, #7
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d001      	beq.n	80044ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e032      	b.n	8004552 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044f8:	4b19      	ldr	r3, [pc, #100]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	4916      	ldr	r1, [pc, #88]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004506:	4313      	orrs	r3, r2
 8004508:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0308 	and.w	r3, r3, #8
 8004512:	2b00      	cmp	r3, #0
 8004514:	d009      	beq.n	800452a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004516:	4b12      	ldr	r3, [pc, #72]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	490e      	ldr	r1, [pc, #56]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004526:	4313      	orrs	r3, r2
 8004528:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800452a:	f000 f82d 	bl	8004588 <HAL_RCC_GetSysClockFreq>
 800452e:	4602      	mov	r2, r0
 8004530:	4b0b      	ldr	r3, [pc, #44]	; (8004560 <HAL_RCC_ClockConfig+0x1c4>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	091b      	lsrs	r3, r3, #4
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	490a      	ldr	r1, [pc, #40]	; (8004564 <HAL_RCC_ClockConfig+0x1c8>)
 800453c:	5ccb      	ldrb	r3, [r1, r3]
 800453e:	fa22 f303 	lsr.w	r3, r2, r3
 8004542:	4a09      	ldr	r2, [pc, #36]	; (8004568 <HAL_RCC_ClockConfig+0x1cc>)
 8004544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004546:	4b09      	ldr	r3, [pc, #36]	; (800456c <HAL_RCC_ClockConfig+0x1d0>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff f8ae 	bl	80036ac <HAL_InitTick>

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	40022000 	.word	0x40022000
 8004560:	40021000 	.word	0x40021000
 8004564:	08006b10 	.word	0x08006b10
 8004568:	20000004 	.word	0x20000004
 800456c:	20000008 	.word	0x20000008

08004570 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8004570:	b480      	push	{r7}
 8004572:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004574:	4b03      	ldr	r3, [pc, #12]	; (8004584 <HAL_RCC_EnableCSS+0x14>)
 8004576:	2201      	movs	r2, #1
 8004578:	601a      	str	r2, [r3, #0]
}
 800457a:	bf00      	nop
 800457c:	46bd      	mov	sp, r7
 800457e:	bc80      	pop	{r7}
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	4242004c 	.word	0x4242004c

08004588 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004588:	b480      	push	{r7}
 800458a:	b087      	sub	sp, #28
 800458c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800458e:	2300      	movs	r3, #0
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	2300      	movs	r3, #0
 8004594:	60bb      	str	r3, [r7, #8]
 8004596:	2300      	movs	r3, #0
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	2300      	movs	r3, #0
 800459c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800459e:	2300      	movs	r3, #0
 80045a0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80045a2:	4b1e      	ldr	r3, [pc, #120]	; (800461c <HAL_RCC_GetSysClockFreq+0x94>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	2b04      	cmp	r3, #4
 80045b0:	d002      	beq.n	80045b8 <HAL_RCC_GetSysClockFreq+0x30>
 80045b2:	2b08      	cmp	r3, #8
 80045b4:	d003      	beq.n	80045be <HAL_RCC_GetSysClockFreq+0x36>
 80045b6:	e027      	b.n	8004608 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045b8:	4b19      	ldr	r3, [pc, #100]	; (8004620 <HAL_RCC_GetSysClockFreq+0x98>)
 80045ba:	613b      	str	r3, [r7, #16]
      break;
 80045bc:	e027      	b.n	800460e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	0c9b      	lsrs	r3, r3, #18
 80045c2:	f003 030f 	and.w	r3, r3, #15
 80045c6:	4a17      	ldr	r2, [pc, #92]	; (8004624 <HAL_RCC_GetSysClockFreq+0x9c>)
 80045c8:	5cd3      	ldrb	r3, [r2, r3]
 80045ca:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d010      	beq.n	80045f8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045d6:	4b11      	ldr	r3, [pc, #68]	; (800461c <HAL_RCC_GetSysClockFreq+0x94>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	0c5b      	lsrs	r3, r3, #17
 80045dc:	f003 0301 	and.w	r3, r3, #1
 80045e0:	4a11      	ldr	r2, [pc, #68]	; (8004628 <HAL_RCC_GetSysClockFreq+0xa0>)
 80045e2:	5cd3      	ldrb	r3, [r2, r3]
 80045e4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a0d      	ldr	r2, [pc, #52]	; (8004620 <HAL_RCC_GetSysClockFreq+0x98>)
 80045ea:	fb03 f202 	mul.w	r2, r3, r2
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	617b      	str	r3, [r7, #20]
 80045f6:	e004      	b.n	8004602 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a0c      	ldr	r2, [pc, #48]	; (800462c <HAL_RCC_GetSysClockFreq+0xa4>)
 80045fc:	fb02 f303 	mul.w	r3, r2, r3
 8004600:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	613b      	str	r3, [r7, #16]
      break;
 8004606:	e002      	b.n	800460e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004608:	4b05      	ldr	r3, [pc, #20]	; (8004620 <HAL_RCC_GetSysClockFreq+0x98>)
 800460a:	613b      	str	r3, [r7, #16]
      break;
 800460c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800460e:	693b      	ldr	r3, [r7, #16]
}
 8004610:	4618      	mov	r0, r3
 8004612:	371c      	adds	r7, #28
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	40021000 	.word	0x40021000
 8004620:	007a1200 	.word	0x007a1200
 8004624:	08006b28 	.word	0x08006b28
 8004628:	08006b38 	.word	0x08006b38
 800462c:	003d0900 	.word	0x003d0900

08004630 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004634:	4b02      	ldr	r3, [pc, #8]	; (8004640 <HAL_RCC_GetHCLKFreq+0x10>)
 8004636:	681b      	ldr	r3, [r3, #0]
}
 8004638:	4618      	mov	r0, r3
 800463a:	46bd      	mov	sp, r7
 800463c:	bc80      	pop	{r7}
 800463e:	4770      	bx	lr
 8004640:	20000004 	.word	0x20000004

08004644 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004648:	f7ff fff2 	bl	8004630 <HAL_RCC_GetHCLKFreq>
 800464c:	4602      	mov	r2, r0
 800464e:	4b05      	ldr	r3, [pc, #20]	; (8004664 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	0a1b      	lsrs	r3, r3, #8
 8004654:	f003 0307 	and.w	r3, r3, #7
 8004658:	4903      	ldr	r1, [pc, #12]	; (8004668 <HAL_RCC_GetPCLK1Freq+0x24>)
 800465a:	5ccb      	ldrb	r3, [r1, r3]
 800465c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004660:	4618      	mov	r0, r3
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40021000 	.word	0x40021000
 8004668:	08006b20 	.word	0x08006b20

0800466c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004670:	f7ff ffde 	bl	8004630 <HAL_RCC_GetHCLKFreq>
 8004674:	4602      	mov	r2, r0
 8004676:	4b05      	ldr	r3, [pc, #20]	; (800468c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	0adb      	lsrs	r3, r3, #11
 800467c:	f003 0307 	and.w	r3, r3, #7
 8004680:	4903      	ldr	r1, [pc, #12]	; (8004690 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004682:	5ccb      	ldrb	r3, [r1, r3]
 8004684:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004688:	4618      	mov	r0, r3
 800468a:	bd80      	pop	{r7, pc}
 800468c:	40021000 	.word	0x40021000
 8004690:	08006b20 	.word	0x08006b20

08004694 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800469c:	4b0a      	ldr	r3, [pc, #40]	; (80046c8 <RCC_Delay+0x34>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a0a      	ldr	r2, [pc, #40]	; (80046cc <RCC_Delay+0x38>)
 80046a2:	fba2 2303 	umull	r2, r3, r2, r3
 80046a6:	0a5b      	lsrs	r3, r3, #9
 80046a8:	687a      	ldr	r2, [r7, #4]
 80046aa:	fb02 f303 	mul.w	r3, r2, r3
 80046ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046b0:	bf00      	nop
  }
  while (Delay --);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	1e5a      	subs	r2, r3, #1
 80046b6:	60fa      	str	r2, [r7, #12]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1f9      	bne.n	80046b0 <RCC_Delay+0x1c>
}
 80046bc:	bf00      	nop
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bc80      	pop	{r7}
 80046c6:	4770      	bx	lr
 80046c8:	20000004 	.word	0x20000004
 80046cc:	10624dd3 	.word	0x10624dd3

080046d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e076      	b.n	80047d0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d108      	bne.n	80046fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046f2:	d009      	beq.n	8004708 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	61da      	str	r2, [r3, #28]
 80046fa:	e005      	b.n	8004708 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b00      	cmp	r3, #0
 8004718:	d106      	bne.n	8004728 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f7fe fd46 	bl	80031b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800473e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	431a      	orrs	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	431a      	orrs	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004778:	431a      	orrs	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800478c:	ea42 0103 	orr.w	r1, r2, r3
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	0c1a      	lsrs	r2, r3, #16
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f002 0204 	and.w	r2, r2, #4
 80047ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69da      	ldr	r2, [r3, #28]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3708      	adds	r7, #8
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	; 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047e6:	2301      	movs	r3, #1
 80047e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d101      	bne.n	80047fe <HAL_SPI_TransmitReceive+0x26>
 80047fa:	2302      	movs	r3, #2
 80047fc:	e198      	b.n	8004b30 <HAL_SPI_TransmitReceive+0x358>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2201      	movs	r2, #1
 8004802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004806:	f7fe ff93 	bl	8003730 <HAL_GetTick>
 800480a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800481c:	887b      	ldrh	r3, [r7, #2]
 800481e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004820:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004824:	2b01      	cmp	r3, #1
 8004826:	d00f      	beq.n	8004848 <HAL_SPI_TransmitReceive+0x70>
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800482e:	d107      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d103      	bne.n	8004840 <HAL_SPI_TransmitReceive+0x68>
 8004838:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800483c:	2b04      	cmp	r3, #4
 800483e:	d003      	beq.n	8004848 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004840:	2302      	movs	r3, #2
 8004842:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004846:	e16d      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d005      	beq.n	800485a <HAL_SPI_TransmitReceive+0x82>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <HAL_SPI_TransmitReceive+0x82>
 8004854:	887b      	ldrh	r3, [r7, #2]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d103      	bne.n	8004862 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004860:	e160      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b04      	cmp	r3, #4
 800486c:	d003      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2205      	movs	r2, #5
 8004872:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	887a      	ldrh	r2, [r7, #2]
 8004886:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	887a      	ldrh	r2, [r7, #2]
 800488c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	68ba      	ldr	r2, [r7, #8]
 8004892:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	887a      	ldrh	r2, [r7, #2]
 8004898:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	887a      	ldrh	r2, [r7, #2]
 800489e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b6:	2b40      	cmp	r3, #64	; 0x40
 80048b8:	d007      	beq.n	80048ca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048d2:	d17c      	bne.n	80049ce <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d002      	beq.n	80048e2 <HAL_SPI_TransmitReceive+0x10a>
 80048dc:	8b7b      	ldrh	r3, [r7, #26]
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d16a      	bne.n	80049b8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e6:	881a      	ldrh	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	1c9a      	adds	r2, r3, #2
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004906:	e057      	b.n	80049b8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	f003 0302 	and.w	r3, r3, #2
 8004912:	2b02      	cmp	r3, #2
 8004914:	d11b      	bne.n	800494e <HAL_SPI_TransmitReceive+0x176>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800491a:	b29b      	uxth	r3, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	d016      	beq.n	800494e <HAL_SPI_TransmitReceive+0x176>
 8004920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004922:	2b01      	cmp	r3, #1
 8004924:	d113      	bne.n	800494e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492a:	881a      	ldrh	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004936:	1c9a      	adds	r2, r3, #2
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004940:	b29b      	uxth	r3, r3
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800494a:	2300      	movs	r3, #0
 800494c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b01      	cmp	r3, #1
 800495a:	d119      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x1b8>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004960:	b29b      	uxth	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d014      	beq.n	8004990 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004970:	b292      	uxth	r2, r2
 8004972:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004978:	1c9a      	adds	r2, r3, #2
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004982:	b29b      	uxth	r3, r3
 8004984:	3b01      	subs	r3, #1
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800498c:	2301      	movs	r3, #1
 800498e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004990:	f7fe fece 	bl	8003730 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800499c:	429a      	cmp	r2, r3
 800499e:	d80b      	bhi.n	80049b8 <HAL_SPI_TransmitReceive+0x1e0>
 80049a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049a6:	d007      	beq.n	80049b8 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80049b6:	e0b5      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049bc:	b29b      	uxth	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d1a2      	bne.n	8004908 <HAL_SPI_TransmitReceive+0x130>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d19d      	bne.n	8004908 <HAL_SPI_TransmitReceive+0x130>
 80049cc:	e080      	b.n	8004ad0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d002      	beq.n	80049dc <HAL_SPI_TransmitReceive+0x204>
 80049d6:	8b7b      	ldrh	r3, [r7, #26]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d16f      	bne.n	8004abc <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	330c      	adds	r3, #12
 80049e6:	7812      	ldrb	r2, [r2, #0]
 80049e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	1c5a      	adds	r2, r3, #1
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a02:	e05b      	b.n	8004abc <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f003 0302 	and.w	r3, r3, #2
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d11c      	bne.n	8004a4c <HAL_SPI_TransmitReceive+0x274>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d017      	beq.n	8004a4c <HAL_SPI_TransmitReceive+0x274>
 8004a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d114      	bne.n	8004a4c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	330c      	adds	r3, #12
 8004a2c:	7812      	ldrb	r2, [r2, #0]
 8004a2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a34:	1c5a      	adds	r2, r3, #1
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	3b01      	subs	r3, #1
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d119      	bne.n	8004a8e <HAL_SPI_TransmitReceive+0x2b6>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d014      	beq.n	8004a8e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a6e:	b2d2      	uxtb	r2, r2
 8004a70:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b29a      	uxth	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a8e:	f7fe fe4f 	bl	8003730 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d803      	bhi.n	8004aa6 <HAL_SPI_TransmitReceive+0x2ce>
 8004a9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aa4:	d102      	bne.n	8004aac <HAL_SPI_TransmitReceive+0x2d4>
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d107      	bne.n	8004abc <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004aba:	e033      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d19e      	bne.n	8004a04 <HAL_SPI_TransmitReceive+0x22c>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d199      	bne.n	8004a04 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ad2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 f9b3 	bl	8004e40 <SPI_EndRxTxTransaction>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d006      	beq.n	8004aee <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2220      	movs	r2, #32
 8004aea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004aec:	e01a      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10a      	bne.n	8004b0c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004af6:	2300      	movs	r3, #0
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	617b      	str	r3, [r7, #20]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	617b      	str	r3, [r7, #20]
 8004b0a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004b1a:	e003      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004b2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3730      	adds	r7, #48	; 0x30
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b088      	sub	sp, #32
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10e      	bne.n	8004b78 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d009      	beq.n	8004b78 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d004      	beq.n	8004b78 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	4798      	blx	r3
    return;
 8004b76:	e0b7      	b.n	8004ce8 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d009      	beq.n	8004b96 <HAL_SPI_IRQHandler+0x5e>
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d004      	beq.n	8004b96 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	4798      	blx	r3
    return;
 8004b94:	e0a8      	b.n	8004ce8 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	f003 0320 	and.w	r3, r3, #32
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d105      	bne.n	8004bac <HAL_SPI_IRQHandler+0x74>
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	f000 809e 	beq.w	8004ce8 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f003 0320 	and.w	r3, r3, #32
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 8098 	beq.w	8004ce8 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d023      	beq.n	8004c0a <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b03      	cmp	r3, #3
 8004bcc:	d011      	beq.n	8004bf2 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bd2:	f043 0204 	orr.w	r2, r3, #4
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bda:	2300      	movs	r3, #0
 8004bdc:	617b      	str	r3, [r7, #20]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	617b      	str	r3, [r7, #20]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	617b      	str	r3, [r7, #20]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	e00b      	b.n	8004c0a <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	613b      	str	r3, [r7, #16]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	613b      	str	r3, [r7, #16]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	693b      	ldr	r3, [r7, #16]
        return;
 8004c08:	e06e      	b.n	8004ce8 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	f003 0320 	and.w	r3, r3, #32
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d014      	beq.n	8004c3e <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c18:	f043 0201 	orr.w	r2, r3, #1
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004c20:	2300      	movs	r3, #0
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	60fb      	str	r3, [r7, #12]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c3a:	601a      	str	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d04f      	beq.n	8004ce6 <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c54:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d104      	bne.n	8004c72 <HAL_SPI_IRQHandler+0x13a>
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d034      	beq.n	8004cdc <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0203 	bic.w	r2, r2, #3
 8004c80:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d011      	beq.n	8004cae <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c8e:	4a18      	ldr	r2, [pc, #96]	; (8004cf0 <HAL_SPI_IRQHandler+0x1b8>)
 8004c90:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7fe fec0 	bl	8003a1c <HAL_DMA_Abort_IT>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d005      	beq.n	8004cae <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d016      	beq.n	8004ce4 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cba:	4a0d      	ldr	r2, [pc, #52]	; (8004cf0 <HAL_SPI_IRQHandler+0x1b8>)
 8004cbc:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7fe feaa 	bl	8003a1c <HAL_DMA_Abort_IT>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00a      	beq.n	8004ce4 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8004cda:	e003      	b.n	8004ce4 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f000 f809 	bl	8004cf4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004ce2:	e000      	b.n	8004ce6 <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8004ce4:	bf00      	nop
    return;
 8004ce6:	bf00      	nop
  }
}
 8004ce8:	3720      	adds	r7, #32
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	08004d07 	.word	0x08004d07

08004cf4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr

08004d06 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d06:	b580      	push	{r7, lr}
 8004d08:	b084      	sub	sp, #16
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d12:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2200      	movs	r2, #0
 8004d18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004d20:	68f8      	ldr	r0, [r7, #12]
 8004d22:	f7ff ffe7 	bl	8004cf4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004d26:	bf00      	nop
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
	...

08004d30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b088      	sub	sp, #32
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	603b      	str	r3, [r7, #0]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d40:	f7fe fcf6 	bl	8003730 <HAL_GetTick>
 8004d44:	4602      	mov	r2, r0
 8004d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d48:	1a9b      	subs	r3, r3, r2
 8004d4a:	683a      	ldr	r2, [r7, #0]
 8004d4c:	4413      	add	r3, r2
 8004d4e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d50:	f7fe fcee 	bl	8003730 <HAL_GetTick>
 8004d54:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d56:	4b39      	ldr	r3, [pc, #228]	; (8004e3c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	015b      	lsls	r3, r3, #5
 8004d5c:	0d1b      	lsrs	r3, r3, #20
 8004d5e:	69fa      	ldr	r2, [r7, #28]
 8004d60:	fb02 f303 	mul.w	r3, r2, r3
 8004d64:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d66:	e054      	b.n	8004e12 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d6e:	d050      	beq.n	8004e12 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d70:	f7fe fcde 	bl	8003730 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d902      	bls.n	8004d86 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d13d      	bne.n	8004e02 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d9e:	d111      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004da8:	d004      	beq.n	8004db4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004db2:	d107      	bne.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dcc:	d10f      	bne.n	8004dee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e017      	b.n	8004e32 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	bf0c      	ite	eq
 8004e22:	2301      	moveq	r3, #1
 8004e24:	2300      	movne	r3, #0
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	461a      	mov	r2, r3
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d19b      	bne.n	8004d68 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3720      	adds	r7, #32
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20000004 	.word	0x20000004

08004e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af02      	add	r7, sp, #8
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	2200      	movs	r2, #0
 8004e54:	2180      	movs	r1, #128	; 0x80
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f7ff ff6a 	bl	8004d30 <SPI_WaitFlagStateUntilTimeout>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d007      	beq.n	8004e72 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e66:	f043 0220 	orr.w	r2, r3, #32
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004e6e:	2303      	movs	r3, #3
 8004e70:	e000      	b.n	8004e74 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e041      	b.n	8004f12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d106      	bne.n	8004ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f839 	bl	8004f1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f000 fbee 	bl	800569c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr

08004f2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d001      	beq.n	8004f44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e035      	b.n	8004fb0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68da      	ldr	r2, [r3, #12]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0201 	orr.w	r2, r2, #1
 8004f5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a16      	ldr	r2, [pc, #88]	; (8004fbc <HAL_TIM_Base_Start_IT+0x90>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d009      	beq.n	8004f7a <HAL_TIM_Base_Start_IT+0x4e>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6e:	d004      	beq.n	8004f7a <HAL_TIM_Base_Start_IT+0x4e>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a12      	ldr	r2, [pc, #72]	; (8004fc0 <HAL_TIM_Base_Start_IT+0x94>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d111      	bne.n	8004f9e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f003 0307 	and.w	r3, r3, #7
 8004f84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2b06      	cmp	r3, #6
 8004f8a:	d010      	beq.n	8004fae <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f9c:	e007      	b.n	8004fae <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0201 	orr.w	r2, r2, #1
 8004fac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3714      	adds	r7, #20
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bc80      	pop	{r7}
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40012c00 	.word	0x40012c00
 8004fc0:	40000400 	.word	0x40000400

08004fc4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68da      	ldr	r2, [r3, #12]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f022 0201 	bic.w	r2, r2, #1
 8004fda:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6a1a      	ldr	r2, [r3, #32]
 8004fe2:	f241 1311 	movw	r3, #4369	; 0x1111
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10f      	bne.n	800500c <HAL_TIM_Base_Stop_IT+0x48>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6a1a      	ldr	r2, [r3, #32]
 8004ff2:	f240 4344 	movw	r3, #1092	; 0x444
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d107      	bne.n	800500c <HAL_TIM_Base_Stop_IT+0x48>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f022 0201 	bic.w	r2, r2, #1
 800500a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e041      	b.n	80050b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d106      	bne.n	800504c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7fe f916 	bl	8003278 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3304      	adds	r3, #4
 800505c:	4619      	mov	r1, r3
 800505e:	4610      	mov	r0, r2
 8005060:	f000 fb1c 	bl	800569c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
	...

080050c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d109      	bne.n	80050e4 <HAL_TIM_PWM_Start+0x24>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b01      	cmp	r3, #1
 80050da:	bf14      	ite	ne
 80050dc:	2301      	movne	r3, #1
 80050de:	2300      	moveq	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e022      	b.n	800512a <HAL_TIM_PWM_Start+0x6a>
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	d109      	bne.n	80050fe <HAL_TIM_PWM_Start+0x3e>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	bf14      	ite	ne
 80050f6:	2301      	movne	r3, #1
 80050f8:	2300      	moveq	r3, #0
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	e015      	b.n	800512a <HAL_TIM_PWM_Start+0x6a>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b08      	cmp	r3, #8
 8005102:	d109      	bne.n	8005118 <HAL_TIM_PWM_Start+0x58>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800510a:	b2db      	uxtb	r3, r3
 800510c:	2b01      	cmp	r3, #1
 800510e:	bf14      	ite	ne
 8005110:	2301      	movne	r3, #1
 8005112:	2300      	moveq	r3, #0
 8005114:	b2db      	uxtb	r3, r3
 8005116:	e008      	b.n	800512a <HAL_TIM_PWM_Start+0x6a>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b01      	cmp	r3, #1
 8005122:	bf14      	ite	ne
 8005124:	2301      	movne	r3, #1
 8005126:	2300      	moveq	r3, #0
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e059      	b.n	80051e6 <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d104      	bne.n	8005142 <HAL_TIM_PWM_Start+0x82>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2202      	movs	r2, #2
 800513c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005140:	e013      	b.n	800516a <HAL_TIM_PWM_Start+0xaa>
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b04      	cmp	r3, #4
 8005146:	d104      	bne.n	8005152 <HAL_TIM_PWM_Start+0x92>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2202      	movs	r2, #2
 800514c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005150:	e00b      	b.n	800516a <HAL_TIM_PWM_Start+0xaa>
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	2b08      	cmp	r3, #8
 8005156:	d104      	bne.n	8005162 <HAL_TIM_PWM_Start+0xa2>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005160:	e003      	b.n	800516a <HAL_TIM_PWM_Start+0xaa>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2201      	movs	r2, #1
 8005170:	6839      	ldr	r1, [r7, #0]
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fc72 	bl	8005a5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a1c      	ldr	r2, [pc, #112]	; (80051f0 <HAL_TIM_PWM_Start+0x130>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d107      	bne.n	8005192 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005190:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a16      	ldr	r2, [pc, #88]	; (80051f0 <HAL_TIM_PWM_Start+0x130>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d009      	beq.n	80051b0 <HAL_TIM_PWM_Start+0xf0>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051a4:	d004      	beq.n	80051b0 <HAL_TIM_PWM_Start+0xf0>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a12      	ldr	r2, [pc, #72]	; (80051f4 <HAL_TIM_PWM_Start+0x134>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d111      	bne.n	80051d4 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2b06      	cmp	r3, #6
 80051c0:	d010      	beq.n	80051e4 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f042 0201 	orr.w	r2, r2, #1
 80051d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d2:	e007      	b.n	80051e4 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0201 	orr.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051e4:	2300      	movs	r3, #0
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40012c00 	.word	0x40012c00
 80051f4:	40000400 	.word	0x40000400

080051f8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2200      	movs	r2, #0
 8005208:	6839      	ldr	r1, [r7, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fc26 	bl	8005a5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a29      	ldr	r2, [pc, #164]	; (80052bc <HAL_TIM_PWM_Stop+0xc4>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d117      	bne.n	800524a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	f241 1311 	movw	r3, #4369	; 0x1111
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10f      	bne.n	800524a <HAL_TIM_PWM_Stop+0x52>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	f240 4344 	movw	r3, #1092	; 0x444
 8005234:	4013      	ands	r3, r2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d107      	bne.n	800524a <HAL_TIM_PWM_Stop+0x52>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005248:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	6a1a      	ldr	r2, [r3, #32]
 8005250:	f241 1311 	movw	r3, #4369	; 0x1111
 8005254:	4013      	ands	r3, r2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10f      	bne.n	800527a <HAL_TIM_PWM_Stop+0x82>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	6a1a      	ldr	r2, [r3, #32]
 8005260:	f240 4344 	movw	r3, #1092	; 0x444
 8005264:	4013      	ands	r3, r2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d107      	bne.n	800527a <HAL_TIM_PWM_Stop+0x82>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0201 	bic.w	r2, r2, #1
 8005278:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d104      	bne.n	800528a <HAL_TIM_PWM_Stop+0x92>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005288:	e013      	b.n	80052b2 <HAL_TIM_PWM_Stop+0xba>
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b04      	cmp	r3, #4
 800528e:	d104      	bne.n	800529a <HAL_TIM_PWM_Stop+0xa2>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005298:	e00b      	b.n	80052b2 <HAL_TIM_PWM_Stop+0xba>
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b08      	cmp	r3, #8
 800529e:	d104      	bne.n	80052aa <HAL_TIM_PWM_Stop+0xb2>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052a8:	e003      	b.n	80052b2 <HAL_TIM_PWM_Stop+0xba>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3708      	adds	r7, #8
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40012c00 	.word	0x40012c00

080052c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d122      	bne.n	800531c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f003 0302 	and.w	r3, r3, #2
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d11b      	bne.n	800531c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f06f 0202 	mvn.w	r2, #2
 80052ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2201      	movs	r2, #1
 80052f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	f003 0303 	and.w	r3, r3, #3
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d003      	beq.n	800530a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f9af 	bl	8005666 <HAL_TIM_IC_CaptureCallback>
 8005308:	e005      	b.n	8005316 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f9a2 	bl	8005654 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f9b1 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	f003 0304 	and.w	r3, r3, #4
 8005326:	2b04      	cmp	r3, #4
 8005328:	d122      	bne.n	8005370 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	f003 0304 	and.w	r3, r3, #4
 8005334:	2b04      	cmp	r3, #4
 8005336:	d11b      	bne.n	8005370 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f06f 0204 	mvn.w	r2, #4
 8005340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2202      	movs	r2, #2
 8005346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f985 	bl	8005666 <HAL_TIM_IC_CaptureCallback>
 800535c:	e005      	b.n	800536a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f978 	bl	8005654 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 f987 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	f003 0308 	and.w	r3, r3, #8
 800537a:	2b08      	cmp	r3, #8
 800537c:	d122      	bne.n	80053c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b08      	cmp	r3, #8
 800538a:	d11b      	bne.n	80053c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f06f 0208 	mvn.w	r2, #8
 8005394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2204      	movs	r2, #4
 800539a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	69db      	ldr	r3, [r3, #28]
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f95b 	bl	8005666 <HAL_TIM_IC_CaptureCallback>
 80053b0:	e005      	b.n	80053be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f000 f94e 	bl	8005654 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f95d 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	2b10      	cmp	r3, #16
 80053d0:	d122      	bne.n	8005418 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	f003 0310 	and.w	r3, r3, #16
 80053dc:	2b10      	cmp	r3, #16
 80053de:	d11b      	bne.n	8005418 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f06f 0210 	mvn.w	r2, #16
 80053e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2208      	movs	r2, #8
 80053ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f931 	bl	8005666 <HAL_TIM_IC_CaptureCallback>
 8005404:	e005      	b.n	8005412 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f924 	bl	8005654 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f933 	bl	8005678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b01      	cmp	r3, #1
 8005424:	d10e      	bne.n	8005444 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b01      	cmp	r3, #1
 8005432:	d107      	bne.n	8005444 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0201 	mvn.w	r2, #1
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fd fd62 	bl	8002f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800544e:	2b80      	cmp	r3, #128	; 0x80
 8005450:	d10e      	bne.n	8005470 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545c:	2b80      	cmp	r3, #128	; 0x80
 800545e:	d107      	bne.n	8005470 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 fbcc 	bl	8005c08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547a:	2b40      	cmp	r3, #64	; 0x40
 800547c:	d10e      	bne.n	800549c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005488:	2b40      	cmp	r3, #64	; 0x40
 800548a:	d107      	bne.n	800549c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f8f7 	bl	800568a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f003 0320 	and.w	r3, r3, #32
 80054a6:	2b20      	cmp	r3, #32
 80054a8:	d10e      	bne.n	80054c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	f003 0320 	and.w	r3, r3, #32
 80054b4:	2b20      	cmp	r3, #32
 80054b6:	d107      	bne.n	80054c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0220 	mvn.w	r2, #32
 80054c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 fb97 	bl	8005bf6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054c8:	bf00      	nop
 80054ca:	3708      	adds	r7, #8
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054dc:	2300      	movs	r3, #0
 80054de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054e6:	2b01      	cmp	r3, #1
 80054e8:	d101      	bne.n	80054ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054ea:	2302      	movs	r3, #2
 80054ec:	e0ae      	b.n	800564c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b0c      	cmp	r3, #12
 80054fa:	f200 809f 	bhi.w	800563c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80054fe:	a201      	add	r2, pc, #4	; (adr r2, 8005504 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005504:	08005539 	.word	0x08005539
 8005508:	0800563d 	.word	0x0800563d
 800550c:	0800563d 	.word	0x0800563d
 8005510:	0800563d 	.word	0x0800563d
 8005514:	08005579 	.word	0x08005579
 8005518:	0800563d 	.word	0x0800563d
 800551c:	0800563d 	.word	0x0800563d
 8005520:	0800563d 	.word	0x0800563d
 8005524:	080055bb 	.word	0x080055bb
 8005528:	0800563d 	.word	0x0800563d
 800552c:	0800563d 	.word	0x0800563d
 8005530:	0800563d 	.word	0x0800563d
 8005534:	080055fb 	.word	0x080055fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68b9      	ldr	r1, [r7, #8]
 800553e:	4618      	mov	r0, r3
 8005540:	f000 f904 	bl	800574c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699a      	ldr	r2, [r3, #24]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0208 	orr.w	r2, r2, #8
 8005552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	699a      	ldr	r2, [r3, #24]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f022 0204 	bic.w	r2, r2, #4
 8005562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	6999      	ldr	r1, [r3, #24]
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	619a      	str	r2, [r3, #24]
      break;
 8005576:	e064      	b.n	8005642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68b9      	ldr	r1, [r7, #8]
 800557e:	4618      	mov	r0, r3
 8005580:	f000 f94a 	bl	8005818 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699a      	ldr	r2, [r3, #24]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	6999      	ldr	r1, [r3, #24]
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	021a      	lsls	r2, r3, #8
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	430a      	orrs	r2, r1
 80055b6:	619a      	str	r2, [r3, #24]
      break;
 80055b8:	e043      	b.n	8005642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68b9      	ldr	r1, [r7, #8]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f000 f993 	bl	80058ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f042 0208 	orr.w	r2, r2, #8
 80055d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0204 	bic.w	r2, r2, #4
 80055e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69d9      	ldr	r1, [r3, #28]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	691a      	ldr	r2, [r3, #16]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	61da      	str	r2, [r3, #28]
      break;
 80055f8:	e023      	b.n	8005642 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68b9      	ldr	r1, [r7, #8]
 8005600:	4618      	mov	r0, r3
 8005602:	f000 f9dd 	bl	80059c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69da      	ldr	r2, [r3, #28]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69da      	ldr	r2, [r3, #28]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	69d9      	ldr	r1, [r3, #28]
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	021a      	lsls	r2, r3, #8
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	61da      	str	r2, [r3, #28]
      break;
 800563a:	e002      	b.n	8005642 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	75fb      	strb	r3, [r7, #23]
      break;
 8005640:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800564a:	7dfb      	ldrb	r3, [r7, #23]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	bc80      	pop	{r7}
 8005664:	4770      	bx	lr

08005666 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800566e:	bf00      	nop
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	bc80      	pop	{r7}
 8005676:	4770      	bx	lr

08005678 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005680:	bf00      	nop
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	bc80      	pop	{r7}
 8005688:	4770      	bx	lr

0800568a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	bc80      	pop	{r7}
 800569a:	4770      	bx	lr

0800569c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800569c:	b480      	push	{r7}
 800569e:	b085      	sub	sp, #20
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a25      	ldr	r2, [pc, #148]	; (8005744 <TIM_Base_SetConfig+0xa8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d007      	beq.n	80056c4 <TIM_Base_SetConfig+0x28>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ba:	d003      	beq.n	80056c4 <TIM_Base_SetConfig+0x28>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a22      	ldr	r2, [pc, #136]	; (8005748 <TIM_Base_SetConfig+0xac>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d108      	bne.n	80056d6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	68fa      	ldr	r2, [r7, #12]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a1a      	ldr	r2, [pc, #104]	; (8005744 <TIM_Base_SetConfig+0xa8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d007      	beq.n	80056ee <TIM_Base_SetConfig+0x52>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056e4:	d003      	beq.n	80056ee <TIM_Base_SetConfig+0x52>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a17      	ldr	r2, [pc, #92]	; (8005748 <TIM_Base_SetConfig+0xac>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d108      	bne.n	8005700 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	4a07      	ldr	r2, [pc, #28]	; (8005744 <TIM_Base_SetConfig+0xa8>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d103      	bne.n	8005734 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	615a      	str	r2, [r3, #20]
}
 800573a:	bf00      	nop
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	bc80      	pop	{r7}
 8005742:	4770      	bx	lr
 8005744:	40012c00 	.word	0x40012c00
 8005748:	40000400 	.word	0x40000400

0800574c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6a1b      	ldr	r3, [r3, #32]
 8005760:	f023 0201 	bic.w	r2, r3, #1
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800577a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f023 0303 	bic.w	r3, r3, #3
 8005782:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	4313      	orrs	r3, r2
 800578c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	f023 0302 	bic.w	r3, r3, #2
 8005794:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	4313      	orrs	r3, r2
 800579e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a1c      	ldr	r2, [pc, #112]	; (8005814 <TIM_OC1_SetConfig+0xc8>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d10c      	bne.n	80057c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	f023 0308 	bic.w	r3, r3, #8
 80057ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	697a      	ldr	r2, [r7, #20]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f023 0304 	bic.w	r3, r3, #4
 80057c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a13      	ldr	r2, [pc, #76]	; (8005814 <TIM_OC1_SetConfig+0xc8>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d111      	bne.n	80057ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	695b      	ldr	r3, [r3, #20]
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	621a      	str	r2, [r3, #32]
}
 8005808:	bf00      	nop
 800580a:	371c      	adds	r7, #28
 800580c:	46bd      	mov	sp, r7
 800580e:	bc80      	pop	{r7}
 8005810:	4770      	bx	lr
 8005812:	bf00      	nop
 8005814:	40012c00 	.word	0x40012c00

08005818 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f023 0210 	bic.w	r2, r3, #16
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800584e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	021b      	lsls	r3, r3, #8
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4313      	orrs	r3, r2
 800585a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f023 0320 	bic.w	r3, r3, #32
 8005862:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	011b      	lsls	r3, r3, #4
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	4313      	orrs	r3, r2
 800586e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a1d      	ldr	r2, [pc, #116]	; (80058e8 <TIM_OC2_SetConfig+0xd0>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d10d      	bne.n	8005894 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800587e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	011b      	lsls	r3, r3, #4
 8005886:	697a      	ldr	r2, [r7, #20]
 8005888:	4313      	orrs	r3, r2
 800588a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005892:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	4a14      	ldr	r2, [pc, #80]	; (80058e8 <TIM_OC2_SetConfig+0xd0>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d113      	bne.n	80058c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	695b      	ldr	r3, [r3, #20]
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	009b      	lsls	r3, r3, #2
 80058be:	693a      	ldr	r2, [r7, #16]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68fa      	ldr	r2, [r7, #12]
 80058ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	621a      	str	r2, [r3, #32]
}
 80058de:	bf00      	nop
 80058e0:	371c      	adds	r7, #28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr
 80058e8:	40012c00 	.word	0x40012c00

080058ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b087      	sub	sp, #28
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a1b      	ldr	r3, [r3, #32]
 80058fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
 8005900:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800591a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0303 	bic.w	r3, r3, #3
 8005922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	4313      	orrs	r3, r2
 800592c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	021b      	lsls	r3, r3, #8
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	4313      	orrs	r3, r2
 8005940:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a1d      	ldr	r2, [pc, #116]	; (80059bc <TIM_OC3_SetConfig+0xd0>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d10d      	bne.n	8005966 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	021b      	lsls	r3, r3, #8
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a14      	ldr	r2, [pc, #80]	; (80059bc <TIM_OC3_SetConfig+0xd0>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d113      	bne.n	8005996 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005974:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800597c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	011b      	lsls	r3, r3, #4
 8005984:	693a      	ldr	r2, [r7, #16]
 8005986:	4313      	orrs	r3, r2
 8005988:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	011b      	lsls	r3, r3, #4
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	4313      	orrs	r3, r2
 8005994:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	693a      	ldr	r2, [r7, #16]
 800599a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	685a      	ldr	r2, [r3, #4]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	697a      	ldr	r2, [r7, #20]
 80059ae:	621a      	str	r2, [r3, #32]
}
 80059b0:	bf00      	nop
 80059b2:	371c      	adds	r7, #28
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bc80      	pop	{r7}
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40012c00 	.word	0x40012c00

080059c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
 80059ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	69db      	ldr	r3, [r3, #28]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	021b      	lsls	r3, r3, #8
 80059fe:	68fa      	ldr	r2, [r7, #12]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	031b      	lsls	r3, r3, #12
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a0f      	ldr	r2, [pc, #60]	; (8005a58 <TIM_OC4_SetConfig+0x98>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d109      	bne.n	8005a34 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	695b      	ldr	r3, [r3, #20]
 8005a2c:	019b      	lsls	r3, r3, #6
 8005a2e:	697a      	ldr	r2, [r7, #20]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	621a      	str	r2, [r3, #32]
}
 8005a4e:	bf00      	nop
 8005a50:	371c      	adds	r7, #28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bc80      	pop	{r7}
 8005a56:	4770      	bx	lr
 8005a58:	40012c00 	.word	0x40012c00

08005a5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f003 031f 	and.w	r3, r3, #31
 8005a6e:	2201      	movs	r2, #1
 8005a70:	fa02 f303 	lsl.w	r3, r2, r3
 8005a74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6a1a      	ldr	r2, [r3, #32]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	43db      	mvns	r3, r3
 8005a7e:	401a      	ands	r2, r3
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6a1a      	ldr	r2, [r3, #32]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	f003 031f 	and.w	r3, r3, #31
 8005a8e:	6879      	ldr	r1, [r7, #4]
 8005a90:	fa01 f303 	lsl.w	r3, r1, r3
 8005a94:	431a      	orrs	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	621a      	str	r2, [r3, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr

08005aa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d101      	bne.n	8005abc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ab8:	2302      	movs	r3, #2
 8005aba:	e041      	b.n	8005b40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2202      	movs	r2, #2
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ae2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a14      	ldr	r2, [pc, #80]	; (8005b4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d009      	beq.n	8005b14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b08:	d004      	beq.n	8005b14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a10      	ldr	r2, [pc, #64]	; (8005b50 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d10c      	bne.n	8005b2e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	4313      	orrs	r3, r2
 8005b24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3714      	adds	r7, #20
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bc80      	pop	{r7}
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	40012c00 	.word	0x40012c00
 8005b50:	40000400 	.word	0x40000400

08005b54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d101      	bne.n	8005b70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005b6c:	2302      	movs	r3, #2
 8005b6e:	e03d      	b.n	8005bec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68fa      	ldr	r2, [r7, #12]
 8005be0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3714      	adds	r7, #20
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bc80      	pop	{r7}
 8005bf4:	4770      	bx	lr

08005bf6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bc80      	pop	{r7}
 8005c06:	4770      	bx	lr

08005c08 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr

08005c1a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b082      	sub	sp, #8
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d101      	bne.n	8005c2c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e042      	b.n	8005cb2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c32:	b2db      	uxtb	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d106      	bne.n	8005c46 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f7fd fbe7 	bl	8003414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2224      	movs	r2, #36	; 0x24
 8005c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c5c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fe50 	bl	8006904 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691a      	ldr	r2, [r3, #16]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c72:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	695a      	ldr	r2, [r3, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c82:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	68da      	ldr	r2, [r3, #12]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c92:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2220      	movs	r2, #32
 8005ca6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3708      	adds	r7, #8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b082      	sub	sp, #8
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d101      	bne.n	8005ccc <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e04a      	b.n	8005d62 <HAL_HalfDuplex_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d106      	bne.n	8005ce6 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f7fd fb97 	bl	8003414 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2224      	movs	r2, #36	; 0x24
 8005cea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68da      	ldr	r2, [r3, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005cfc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 fe00 	bl	8006904 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	691a      	ldr	r2, [r3, #16]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d12:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	695a      	ldr	r2, [r3, #20]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8005d22:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	695a      	ldr	r2, [r3, #20]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f042 0208 	orr.w	r2, r2, #8
 8005d32:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68da      	ldr	r2, [r3, #12]
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d42:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2220      	movs	r2, #32
 8005d56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b08a      	sub	sp, #40	; 0x28
 8005d6e:	af02      	add	r7, sp, #8
 8005d70:	60f8      	str	r0, [r7, #12]
 8005d72:	60b9      	str	r1, [r7, #8]
 8005d74:	603b      	str	r3, [r7, #0]
 8005d76:	4613      	mov	r3, r2
 8005d78:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b20      	cmp	r3, #32
 8005d88:	d16d      	bne.n	8005e66 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d002      	beq.n	8005d96 <HAL_UART_Transmit+0x2c>
 8005d90:	88fb      	ldrh	r3, [r7, #6]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d101      	bne.n	8005d9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e066      	b.n	8005e68 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2221      	movs	r2, #33	; 0x21
 8005da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005da8:	f7fd fcc2 	bl	8003730 <HAL_GetTick>
 8005dac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	88fa      	ldrh	r2, [r7, #6]
 8005db2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	88fa      	ldrh	r2, [r7, #6]
 8005db8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dc2:	d108      	bne.n	8005dd6 <HAL_UART_Transmit+0x6c>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	61bb      	str	r3, [r7, #24]
 8005dd4:	e003      	b.n	8005dde <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005dde:	e02a      	b.n	8005e36 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	2200      	movs	r2, #0
 8005de8:	2180      	movs	r1, #128	; 0x80
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 fb48 	bl	8006480 <UART_WaitOnFlagUntilTimeout>
 8005df0:	4603      	mov	r3, r0
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d001      	beq.n	8005dfa <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005df6:	2303      	movs	r3, #3
 8005df8:	e036      	b.n	8005e68 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10b      	bne.n	8005e18 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	881b      	ldrh	r3, [r3, #0]
 8005e04:	461a      	mov	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e0e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	3302      	adds	r3, #2
 8005e14:	61bb      	str	r3, [r7, #24]
 8005e16:	e007      	b.n	8005e28 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	781a      	ldrb	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	3301      	adds	r3, #1
 8005e26:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d1cf      	bne.n	8005de0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	2200      	movs	r2, #0
 8005e48:	2140      	movs	r1, #64	; 0x40
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 fb18 	bl	8006480 <UART_WaitOnFlagUntilTimeout>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e006      	b.n	8005e68 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2220      	movs	r2, #32
 8005e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005e62:	2300      	movs	r3, #0
 8005e64:	e000      	b.n	8005e68 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005e66:	2302      	movs	r3, #2
  }
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3720      	adds	r7, #32
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	2b20      	cmp	r3, #32
 8005e88:	d112      	bne.n	8005eb0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_UART_Receive_IT+0x26>
 8005e90:	88fb      	ldrh	r3, [r7, #6]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e00b      	b.n	8005eb2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ea0:	88fb      	ldrh	r3, [r7, #6]
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	68b9      	ldr	r1, [r7, #8]
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f000 fb58 	bl	800655c <UART_Start_Receive_IT>
 8005eac:	4603      	mov	r3, r0
 8005eae:	e000      	b.n	8005eb2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005eb0:	2302      	movs	r3, #2
  }
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
	...

08005ebc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b0ba      	sub	sp, #232	; 0xe8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ef2:	f003 030f 	and.w	r3, r3, #15
 8005ef6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005efa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10f      	bne.n	8005f22 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f06:	f003 0320 	and.w	r3, r3, #32
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d009      	beq.n	8005f22 <HAL_UART_IRQHandler+0x66>
 8005f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d003      	beq.n	8005f22 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 fc34 	bl	8006788 <UART_Receive_IT>
      return;
 8005f20:	e25b      	b.n	80063da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005f22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	f000 80de 	beq.w	80060e8 <HAL_UART_IRQHandler+0x22c>
 8005f2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f30:	f003 0301 	and.w	r3, r3, #1
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d106      	bne.n	8005f46 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f3c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f000 80d1 	beq.w	80060e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005f46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f4a:	f003 0301 	and.w	r3, r3, #1
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00b      	beq.n	8005f6a <HAL_UART_IRQHandler+0xae>
 8005f52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d005      	beq.n	8005f6a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f62:	f043 0201 	orr.w	r2, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f6e:	f003 0304 	and.w	r3, r3, #4
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00b      	beq.n	8005f8e <HAL_UART_IRQHandler+0xd2>
 8005f76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f7a:	f003 0301 	and.w	r3, r3, #1
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d005      	beq.n	8005f8e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f86:	f043 0202 	orr.w	r2, r3, #2
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00b      	beq.n	8005fb2 <HAL_UART_IRQHandler+0xf6>
 8005f9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d005      	beq.n	8005fb2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005faa:	f043 0204 	orr.w	r2, r3, #4
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fb6:	f003 0308 	and.w	r3, r3, #8
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d011      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x126>
 8005fbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005fc2:	f003 0320 	and.w	r3, r3, #32
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d105      	bne.n	8005fd6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005fca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d005      	beq.n	8005fe2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fda:	f043 0208 	orr.w	r2, r3, #8
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 81f2 	beq.w	80063d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ff0:	f003 0320 	and.w	r3, r3, #32
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d008      	beq.n	800600a <HAL_UART_IRQHandler+0x14e>
 8005ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ffc:	f003 0320 	and.w	r3, r3, #32
 8006000:	2b00      	cmp	r3, #0
 8006002:	d002      	beq.n	800600a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f000 fbbf 	bl	8006788 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	bf14      	ite	ne
 8006018:	2301      	movne	r3, #1
 800601a:	2300      	moveq	r3, #0
 800601c:	b2db      	uxtb	r3, r3
 800601e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006026:	f003 0308 	and.w	r3, r3, #8
 800602a:	2b00      	cmp	r3, #0
 800602c:	d103      	bne.n	8006036 <HAL_UART_IRQHandler+0x17a>
 800602e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006032:	2b00      	cmp	r3, #0
 8006034:	d04f      	beq.n	80060d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 fac9 	bl	80065ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	695b      	ldr	r3, [r3, #20]
 8006042:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006046:	2b00      	cmp	r3, #0
 8006048:	d041      	beq.n	80060ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	3314      	adds	r3, #20
 8006050:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006054:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006058:	e853 3f00 	ldrex	r3, [r3]
 800605c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006060:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006064:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006068:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	3314      	adds	r3, #20
 8006072:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006076:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800607a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006082:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006086:	e841 2300 	strex	r3, r2, [r1]
 800608a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800608e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1d9      	bne.n	800604a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d013      	beq.n	80060c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060a2:	4a7e      	ldr	r2, [pc, #504]	; (800629c <HAL_UART_IRQHandler+0x3e0>)
 80060a4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fd fcb6 	bl	8003a1c <HAL_DMA_Abort_IT>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d016      	beq.n	80060e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80060c0:	4610      	mov	r0, r2
 80060c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060c4:	e00e      	b.n	80060e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 f993 	bl	80063f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060cc:	e00a      	b.n	80060e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f98f 	bl	80063f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060d4:	e006      	b.n	80060e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f98b 	bl	80063f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80060e2:	e175      	b.n	80063d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80060e4:	bf00      	nop
    return;
 80060e6:	e173      	b.n	80063d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	f040 814f 	bne.w	8006390 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80060f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060f6:	f003 0310 	and.w	r3, r3, #16
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	f000 8148 	beq.w	8006390 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006104:	f003 0310 	and.w	r3, r3, #16
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 8141 	beq.w	8006390 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800610e:	2300      	movs	r3, #0
 8006110:	60bb      	str	r3, [r7, #8]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	60bb      	str	r3, [r7, #8]
 8006122:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 80b6 	beq.w	80062a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006140:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006144:	2b00      	cmp	r3, #0
 8006146:	f000 8145 	beq.w	80063d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800614e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006152:	429a      	cmp	r2, r3
 8006154:	f080 813e 	bcs.w	80063d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800615e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	2b20      	cmp	r3, #32
 8006168:	f000 8088 	beq.w	800627c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	330c      	adds	r3, #12
 8006172:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006176:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800617a:	e853 3f00 	ldrex	r3, [r3]
 800617e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006182:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006186:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800618a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	330c      	adds	r3, #12
 8006194:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006198:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800619c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80061a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80061a8:	e841 2300 	strex	r3, r2, [r1]
 80061ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80061b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d1d9      	bne.n	800616c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	3314      	adds	r3, #20
 80061be:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061c2:	e853 3f00 	ldrex	r3, [r3]
 80061c6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80061c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061ca:	f023 0301 	bic.w	r3, r3, #1
 80061ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3314      	adds	r3, #20
 80061d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80061dc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80061e0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80061e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80061e8:	e841 2300 	strex	r3, r2, [r1]
 80061ec:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80061ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1e1      	bne.n	80061b8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	3314      	adds	r3, #20
 80061fa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80061fe:	e853 3f00 	ldrex	r3, [r3]
 8006202:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006204:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006206:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800620a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3314      	adds	r3, #20
 8006214:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006218:	66fa      	str	r2, [r7, #108]	; 0x6c
 800621a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800621c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800621e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006220:	e841 2300 	strex	r3, r2, [r1]
 8006224:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006226:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1e3      	bne.n	80061f4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2220      	movs	r2, #32
 8006230:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	330c      	adds	r3, #12
 8006240:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006242:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006244:	e853 3f00 	ldrex	r3, [r3]
 8006248:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800624a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800624c:	f023 0310 	bic.w	r3, r3, #16
 8006250:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	330c      	adds	r3, #12
 800625a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800625e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006260:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006262:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006264:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006266:	e841 2300 	strex	r3, r2, [r1]
 800626a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800626c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1e3      	bne.n	800623a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006276:	4618      	mov	r0, r3
 8006278:	f7fd fb95 	bl	80039a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2202      	movs	r2, #2
 8006280:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800628a:	b29b      	uxth	r3, r3
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	b29b      	uxth	r3, r3
 8006290:	4619      	mov	r1, r3
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f000 f8b6 	bl	8006404 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006298:	e09c      	b.n	80063d4 <HAL_UART_IRQHandler+0x518>
 800629a:	bf00      	nop
 800629c:	08006693 	.word	0x08006693
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 808e 	beq.w	80063d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80062bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	f000 8089 	beq.w	80063d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	330c      	adds	r3, #12
 80062cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d0:	e853 3f00 	ldrex	r3, [r3]
 80062d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80062d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80062dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	330c      	adds	r3, #12
 80062e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80062ea:	647a      	str	r2, [r7, #68]	; 0x44
 80062ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062f2:	e841 2300 	strex	r3, r2, [r1]
 80062f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1e3      	bne.n	80062c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	3314      	adds	r3, #20
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006308:	e853 3f00 	ldrex	r3, [r3]
 800630c:	623b      	str	r3, [r7, #32]
   return(result);
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	f023 0301 	bic.w	r3, r3, #1
 8006314:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3314      	adds	r3, #20
 800631e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006322:	633a      	str	r2, [r7, #48]	; 0x30
 8006324:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006326:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800632a:	e841 2300 	strex	r3, r2, [r1]
 800632e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1e3      	bne.n	80062fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2220      	movs	r2, #32
 800633a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	330c      	adds	r3, #12
 800634a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	e853 3f00 	ldrex	r3, [r3]
 8006352:	60fb      	str	r3, [r7, #12]
   return(result);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f023 0310 	bic.w	r3, r3, #16
 800635a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	330c      	adds	r3, #12
 8006364:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006368:	61fa      	str	r2, [r7, #28]
 800636a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636c:	69b9      	ldr	r1, [r7, #24]
 800636e:	69fa      	ldr	r2, [r7, #28]
 8006370:	e841 2300 	strex	r3, r2, [r1]
 8006374:	617b      	str	r3, [r7, #20]
   return(result);
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1e3      	bne.n	8006344 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006382:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006386:	4619      	mov	r1, r3
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 f83b 	bl	8006404 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800638e:	e023      	b.n	80063d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006398:	2b00      	cmp	r3, #0
 800639a:	d009      	beq.n	80063b0 <HAL_UART_IRQHandler+0x4f4>
 800639c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d003      	beq.n	80063b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80063a8:	6878      	ldr	r0, [r7, #4]
 80063aa:	f000 f986 	bl	80066ba <UART_Transmit_IT>
    return;
 80063ae:	e014      	b.n	80063da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00e      	beq.n	80063da <HAL_UART_IRQHandler+0x51e>
 80063bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f9c5 	bl	8006758 <UART_EndTransmit_IT>
    return;
 80063ce:	e004      	b.n	80063da <HAL_UART_IRQHandler+0x51e>
    return;
 80063d0:	bf00      	nop
 80063d2:	e002      	b.n	80063da <HAL_UART_IRQHandler+0x51e>
      return;
 80063d4:	bf00      	nop
 80063d6:	e000      	b.n	80063da <HAL_UART_IRQHandler+0x51e>
      return;
 80063d8:	bf00      	nop
  }
}
 80063da:	37e8      	adds	r7, #232	; 0xe8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b083      	sub	sp, #12
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063e8:	bf00      	nop
 80063ea:	370c      	adds	r7, #12
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bc80      	pop	{r7}
 80063f0:	4770      	bx	lr

080063f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063fa:	bf00      	nop
 80063fc:	370c      	adds	r7, #12
 80063fe:	46bd      	mov	sp, r7
 8006400:	bc80      	pop	{r7}
 8006402:	4770      	bx	lr

08006404 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
 800640c:	460b      	mov	r3, r1
 800640e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	bc80      	pop	{r7}
 8006418:	4770      	bx	lr

0800641a <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800641a:	b480      	push	{r7}
 800641c:	b085      	sub	sp, #20
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006422:	2300      	movs	r3, #0
 8006424:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800642c:	2b01      	cmp	r3, #1
 800642e:	d101      	bne.n	8006434 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8006430:	2302      	movs	r3, #2
 8006432:	e020      	b.n	8006476 <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2224      	movs	r2, #36	; 0x24
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f023 030c 	bic.w	r3, r3, #12
 8006452:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f043 0308 	orr.w	r3, r3, #8
 800645a:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2220      	movs	r2, #32
 8006468:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3714      	adds	r7, #20
 800647a:	46bd      	mov	sp, r7
 800647c:	bc80      	pop	{r7}
 800647e:	4770      	bx	lr

08006480 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b090      	sub	sp, #64	; 0x40
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	4613      	mov	r3, r2
 800648e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006490:	e050      	b.n	8006534 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006492:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006498:	d04c      	beq.n	8006534 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800649a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800649c:	2b00      	cmp	r3, #0
 800649e:	d007      	beq.n	80064b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80064a0:	f7fd f946 	bl	8003730 <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d241      	bcs.n	8006534 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	330c      	adds	r3, #12
 80064b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ba:	e853 3f00 	ldrex	r3, [r3]
 80064be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80064c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	330c      	adds	r3, #12
 80064ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064d0:	637a      	str	r2, [r7, #52]	; 0x34
 80064d2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064d8:	e841 2300 	strex	r3, r2, [r1]
 80064dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80064de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1e5      	bne.n	80064b0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3314      	adds	r3, #20
 80064ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	e853 3f00 	ldrex	r3, [r3]
 80064f2:	613b      	str	r3, [r7, #16]
   return(result);
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	f023 0301 	bic.w	r3, r3, #1
 80064fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	3314      	adds	r3, #20
 8006502:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006504:	623a      	str	r2, [r7, #32]
 8006506:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006508:	69f9      	ldr	r1, [r7, #28]
 800650a:	6a3a      	ldr	r2, [r7, #32]
 800650c:	e841 2300 	strex	r3, r2, [r1]
 8006510:	61bb      	str	r3, [r7, #24]
   return(result);
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1e5      	bne.n	80064e4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2220      	movs	r2, #32
 800651c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2220      	movs	r2, #32
 8006524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	e00f      	b.n	8006554 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	4013      	ands	r3, r2
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	429a      	cmp	r2, r3
 8006542:	bf0c      	ite	eq
 8006544:	2301      	moveq	r3, #1
 8006546:	2300      	movne	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	461a      	mov	r2, r3
 800654c:	79fb      	ldrb	r3, [r7, #7]
 800654e:	429a      	cmp	r2, r3
 8006550:	d09f      	beq.n	8006492 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006552:	2300      	movs	r3, #0
}
 8006554:	4618      	mov	r0, r3
 8006556:	3740      	adds	r7, #64	; 0x40
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	88fa      	ldrh	r2, [r7, #6]
 8006574:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	88fa      	ldrh	r2, [r7, #6]
 800657a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2222      	movs	r2, #34	; 0x22
 8006586:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	691b      	ldr	r3, [r3, #16]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d007      	beq.n	80065a2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	68da      	ldr	r2, [r3, #12]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065a0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	695a      	ldr	r2, [r3, #20]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f042 0201 	orr.w	r2, r2, #1
 80065b0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68da      	ldr	r2, [r3, #12]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f042 0220 	orr.w	r2, r2, #32
 80065c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bc80      	pop	{r7}
 80065cc:	4770      	bx	lr

080065ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b095      	sub	sp, #84	; 0x54
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	330c      	adds	r3, #12
 80065dc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065e0:	e853 3f00 	ldrex	r3, [r3]
 80065e4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	330c      	adds	r3, #12
 80065f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065f6:	643a      	str	r2, [r7, #64]	; 0x40
 80065f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80065fc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80065fe:	e841 2300 	strex	r3, r2, [r1]
 8006602:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1e5      	bne.n	80065d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3314      	adds	r3, #20
 8006610:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	e853 3f00 	ldrex	r3, [r3]
 8006618:	61fb      	str	r3, [r7, #28]
   return(result);
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	f023 0301 	bic.w	r3, r3, #1
 8006620:	64bb      	str	r3, [r7, #72]	; 0x48
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	3314      	adds	r3, #20
 8006628:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800662a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800662c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006630:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1e5      	bne.n	800660a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006642:	2b01      	cmp	r3, #1
 8006644:	d119      	bne.n	800667a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	330c      	adds	r3, #12
 800664c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	60bb      	str	r3, [r7, #8]
   return(result);
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f023 0310 	bic.w	r3, r3, #16
 800665c:	647b      	str	r3, [r7, #68]	; 0x44
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	330c      	adds	r3, #12
 8006664:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006666:	61ba      	str	r2, [r7, #24]
 8006668:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666a:	6979      	ldr	r1, [r7, #20]
 800666c:	69ba      	ldr	r2, [r7, #24]
 800666e:	e841 2300 	strex	r3, r2, [r1]
 8006672:	613b      	str	r3, [r7, #16]
   return(result);
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1e5      	bne.n	8006646 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2220      	movs	r2, #32
 800667e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006688:	bf00      	nop
 800668a:	3754      	adds	r7, #84	; 0x54
 800668c:	46bd      	mov	sp, r7
 800668e:	bc80      	pop	{r7}
 8006690:	4770      	bx	lr

08006692 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	2200      	movs	r2, #0
 80066aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f7ff fea0 	bl	80063f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066b2:	bf00      	nop
 80066b4:	3710      	adds	r7, #16
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066ba:	b480      	push	{r7}
 80066bc:	b085      	sub	sp, #20
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b21      	cmp	r3, #33	; 0x21
 80066cc:	d13e      	bne.n	800674c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066d6:	d114      	bne.n	8006702 <UART_Transmit_IT+0x48>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d110      	bne.n	8006702 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a1b      	ldr	r3, [r3, #32]
 80066e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	881b      	ldrh	r3, [r3, #0]
 80066ea:	461a      	mov	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	1c9a      	adds	r2, r3, #2
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	621a      	str	r2, [r3, #32]
 8006700:	e008      	b.n	8006714 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	1c59      	adds	r1, r3, #1
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	6211      	str	r1, [r2, #32]
 800670c:	781a      	ldrb	r2, [r3, #0]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006718:	b29b      	uxth	r3, r3
 800671a:	3b01      	subs	r3, #1
 800671c:	b29b      	uxth	r3, r3
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	4619      	mov	r1, r3
 8006722:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10f      	bne.n	8006748 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006736:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006746:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006748:	2300      	movs	r3, #0
 800674a:	e000      	b.n	800674e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800674c:	2302      	movs	r3, #2
  }
}
 800674e:	4618      	mov	r0, r3
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	bc80      	pop	{r7}
 8006756:	4770      	bx	lr

08006758 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800676e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2220      	movs	r2, #32
 8006774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f7ff fe31 	bl	80063e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08c      	sub	sp, #48	; 0x30
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b22      	cmp	r3, #34	; 0x22
 800679a:	f040 80ae 	bne.w	80068fa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067a6:	d117      	bne.n	80067d8 <UART_Receive_IT+0x50>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d113      	bne.n	80067d8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067b0:	2300      	movs	r3, #0
 80067b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d0:	1c9a      	adds	r2, r3, #2
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	629a      	str	r2, [r3, #40]	; 0x28
 80067d6:	e026      	b.n	8006826 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067dc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80067de:	2300      	movs	r3, #0
 80067e0:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	689b      	ldr	r3, [r3, #8]
 80067e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067ea:	d007      	beq.n	80067fc <UART_Receive_IT+0x74>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10a      	bne.n	800680a <UART_Receive_IT+0x82>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d106      	bne.n	800680a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	b2da      	uxtb	r2, r3
 8006804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006806:	701a      	strb	r2, [r3, #0]
 8006808:	e008      	b.n	800681c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	b2db      	uxtb	r3, r3
 8006812:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006816:	b2da      	uxtb	r2, r3
 8006818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800681a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006820:	1c5a      	adds	r2, r3, #1
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800682a:	b29b      	uxth	r3, r3
 800682c:	3b01      	subs	r3, #1
 800682e:	b29b      	uxth	r3, r3
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	4619      	mov	r1, r3
 8006834:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006836:	2b00      	cmp	r3, #0
 8006838:	d15d      	bne.n	80068f6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68da      	ldr	r2, [r3, #12]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 0220 	bic.w	r2, r2, #32
 8006848:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006858:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	695a      	ldr	r2, [r3, #20]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f022 0201 	bic.w	r2, r2, #1
 8006868:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2220      	movs	r2, #32
 800686e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800687c:	2b01      	cmp	r3, #1
 800687e:	d135      	bne.n	80068ec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	330c      	adds	r3, #12
 800688c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	e853 3f00 	ldrex	r3, [r3]
 8006894:	613b      	str	r3, [r7, #16]
   return(result);
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	f023 0310 	bic.w	r3, r3, #16
 800689c:	627b      	str	r3, [r7, #36]	; 0x24
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	330c      	adds	r3, #12
 80068a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a6:	623a      	str	r2, [r7, #32]
 80068a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068aa:	69f9      	ldr	r1, [r7, #28]
 80068ac:	6a3a      	ldr	r2, [r7, #32]
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e5      	bne.n	8006886 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0310 	and.w	r3, r3, #16
 80068c4:	2b10      	cmp	r3, #16
 80068c6:	d10a      	bne.n	80068de <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80068c8:	2300      	movs	r3, #0
 80068ca:	60fb      	str	r3, [r7, #12]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	60fb      	str	r3, [r7, #12]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	60fb      	str	r3, [r7, #12]
 80068dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80068e2:	4619      	mov	r1, r3
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f7ff fd8d 	bl	8006404 <HAL_UARTEx_RxEventCallback>
 80068ea:	e002      	b.n	80068f2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7fc faab 	bl	8002e48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	e002      	b.n	80068fc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	e000      	b.n	80068fc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80068fa:	2302      	movs	r3, #2
  }
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3730      	adds	r7, #48	; 0x30
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	691b      	ldr	r3, [r3, #16]
 8006912:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	68da      	ldr	r2, [r3, #12]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	689a      	ldr	r2, [r3, #8]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	431a      	orrs	r2, r3
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	4313      	orrs	r3, r2
 8006932:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800693e:	f023 030c 	bic.w	r3, r3, #12
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	6812      	ldr	r2, [r2, #0]
 8006946:	68b9      	ldr	r1, [r7, #8]
 8006948:	430b      	orrs	r3, r1
 800694a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	699a      	ldr	r2, [r3, #24]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	430a      	orrs	r2, r1
 8006960:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a2c      	ldr	r2, [pc, #176]	; (8006a18 <UART_SetConfig+0x114>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d103      	bne.n	8006974 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800696c:	f7fd fe7e 	bl	800466c <HAL_RCC_GetPCLK2Freq>
 8006970:	60f8      	str	r0, [r7, #12]
 8006972:	e002      	b.n	800697a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006974:	f7fd fe66 	bl	8004644 <HAL_RCC_GetPCLK1Freq>
 8006978:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	4613      	mov	r3, r2
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4413      	add	r3, r2
 8006982:	009a      	lsls	r2, r3, #2
 8006984:	441a      	add	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006990:	4a22      	ldr	r2, [pc, #136]	; (8006a1c <UART_SetConfig+0x118>)
 8006992:	fba2 2303 	umull	r2, r3, r2, r3
 8006996:	095b      	lsrs	r3, r3, #5
 8006998:	0119      	lsls	r1, r3, #4
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4613      	mov	r3, r2
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	009a      	lsls	r2, r3, #2
 80069a4:	441a      	add	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80069b0:	4b1a      	ldr	r3, [pc, #104]	; (8006a1c <UART_SetConfig+0x118>)
 80069b2:	fba3 0302 	umull	r0, r3, r3, r2
 80069b6:	095b      	lsrs	r3, r3, #5
 80069b8:	2064      	movs	r0, #100	; 0x64
 80069ba:	fb00 f303 	mul.w	r3, r0, r3
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	011b      	lsls	r3, r3, #4
 80069c2:	3332      	adds	r3, #50	; 0x32
 80069c4:	4a15      	ldr	r2, [pc, #84]	; (8006a1c <UART_SetConfig+0x118>)
 80069c6:	fba2 2303 	umull	r2, r3, r2, r3
 80069ca:	095b      	lsrs	r3, r3, #5
 80069cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80069d0:	4419      	add	r1, r3
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	4613      	mov	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4413      	add	r3, r2
 80069da:	009a      	lsls	r2, r3, #2
 80069dc:	441a      	add	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	009b      	lsls	r3, r3, #2
 80069e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80069e8:	4b0c      	ldr	r3, [pc, #48]	; (8006a1c <UART_SetConfig+0x118>)
 80069ea:	fba3 0302 	umull	r0, r3, r3, r2
 80069ee:	095b      	lsrs	r3, r3, #5
 80069f0:	2064      	movs	r0, #100	; 0x64
 80069f2:	fb00 f303 	mul.w	r3, r0, r3
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	3332      	adds	r3, #50	; 0x32
 80069fc:	4a07      	ldr	r2, [pc, #28]	; (8006a1c <UART_SetConfig+0x118>)
 80069fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006a02:	095b      	lsrs	r3, r3, #5
 8006a04:	f003 020f 	and.w	r2, r3, #15
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	440a      	add	r2, r1
 8006a0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006a10:	bf00      	nop
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}
 8006a18:	40013800 	.word	0x40013800
 8006a1c:	51eb851f 	.word	0x51eb851f

08006a20 <ceilf>:
 8006a20:	b570      	push	{r4, r5, r6, lr}
 8006a22:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8006a26:	3d7f      	subs	r5, #127	; 0x7f
 8006a28:	2d16      	cmp	r5, #22
 8006a2a:	4601      	mov	r1, r0
 8006a2c:	4604      	mov	r4, r0
 8006a2e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8006a32:	dc25      	bgt.n	8006a80 <ceilf+0x60>
 8006a34:	2d00      	cmp	r5, #0
 8006a36:	da0e      	bge.n	8006a56 <ceilf+0x36>
 8006a38:	4917      	ldr	r1, [pc, #92]	; (8006a98 <ceilf+0x78>)
 8006a3a:	f7fa f835 	bl	8000aa8 <__addsf3>
 8006a3e:	2100      	movs	r1, #0
 8006a40:	f7fa faf6 	bl	8001030 <__aeabi_fcmpgt>
 8006a44:	b128      	cbz	r0, 8006a52 <ceilf+0x32>
 8006a46:	2c00      	cmp	r4, #0
 8006a48:	db22      	blt.n	8006a90 <ceilf+0x70>
 8006a4a:	2e00      	cmp	r6, #0
 8006a4c:	bf18      	it	ne
 8006a4e:	f04f 547e 	movne.w	r4, #1065353216	; 0x3f800000
 8006a52:	4621      	mov	r1, r4
 8006a54:	e01a      	b.n	8006a8c <ceilf+0x6c>
 8006a56:	4e11      	ldr	r6, [pc, #68]	; (8006a9c <ceilf+0x7c>)
 8006a58:	412e      	asrs	r6, r5
 8006a5a:	4230      	tst	r0, r6
 8006a5c:	d016      	beq.n	8006a8c <ceilf+0x6c>
 8006a5e:	490e      	ldr	r1, [pc, #56]	; (8006a98 <ceilf+0x78>)
 8006a60:	f7fa f822 	bl	8000aa8 <__addsf3>
 8006a64:	2100      	movs	r1, #0
 8006a66:	f7fa fae3 	bl	8001030 <__aeabi_fcmpgt>
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	d0f1      	beq.n	8006a52 <ceilf+0x32>
 8006a6e:	2c00      	cmp	r4, #0
 8006a70:	bfc2      	ittt	gt
 8006a72:	f44f 0300 	movgt.w	r3, #8388608	; 0x800000
 8006a76:	412b      	asrgt	r3, r5
 8006a78:	18e4      	addgt	r4, r4, r3
 8006a7a:	ea24 0406 	bic.w	r4, r4, r6
 8006a7e:	e7e8      	b.n	8006a52 <ceilf+0x32>
 8006a80:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8006a84:	d302      	bcc.n	8006a8c <ceilf+0x6c>
 8006a86:	f7fa f80f 	bl	8000aa8 <__addsf3>
 8006a8a:	4601      	mov	r1, r0
 8006a8c:	4608      	mov	r0, r1
 8006a8e:	bd70      	pop	{r4, r5, r6, pc}
 8006a90:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006a94:	e7dd      	b.n	8006a52 <ceilf+0x32>
 8006a96:	bf00      	nop
 8006a98:	7149f2ca 	.word	0x7149f2ca
 8006a9c:	007fffff 	.word	0x007fffff

08006aa0 <memset>:
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	4402      	add	r2, r0
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d100      	bne.n	8006aaa <memset+0xa>
 8006aa8:	4770      	bx	lr
 8006aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8006aae:	e7f9      	b.n	8006aa4 <memset+0x4>

08006ab0 <__libc_init_array>:
 8006ab0:	b570      	push	{r4, r5, r6, lr}
 8006ab2:	2600      	movs	r6, #0
 8006ab4:	4d0c      	ldr	r5, [pc, #48]	; (8006ae8 <__libc_init_array+0x38>)
 8006ab6:	4c0d      	ldr	r4, [pc, #52]	; (8006aec <__libc_init_array+0x3c>)
 8006ab8:	1b64      	subs	r4, r4, r5
 8006aba:	10a4      	asrs	r4, r4, #2
 8006abc:	42a6      	cmp	r6, r4
 8006abe:	d109      	bne.n	8006ad4 <__libc_init_array+0x24>
 8006ac0:	f000 f81a 	bl	8006af8 <_init>
 8006ac4:	2600      	movs	r6, #0
 8006ac6:	4d0a      	ldr	r5, [pc, #40]	; (8006af0 <__libc_init_array+0x40>)
 8006ac8:	4c0a      	ldr	r4, [pc, #40]	; (8006af4 <__libc_init_array+0x44>)
 8006aca:	1b64      	subs	r4, r4, r5
 8006acc:	10a4      	asrs	r4, r4, #2
 8006ace:	42a6      	cmp	r6, r4
 8006ad0:	d105      	bne.n	8006ade <__libc_init_array+0x2e>
 8006ad2:	bd70      	pop	{r4, r5, r6, pc}
 8006ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ad8:	4798      	blx	r3
 8006ada:	3601      	adds	r6, #1
 8006adc:	e7ee      	b.n	8006abc <__libc_init_array+0xc>
 8006ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ae2:	4798      	blx	r3
 8006ae4:	3601      	adds	r6, #1
 8006ae6:	e7f2      	b.n	8006ace <__libc_init_array+0x1e>
 8006ae8:	08006b3c 	.word	0x08006b3c
 8006aec:	08006b3c 	.word	0x08006b3c
 8006af0:	08006b3c 	.word	0x08006b3c
 8006af4:	08006b44 	.word	0x08006b44

08006af8 <_init>:
 8006af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afa:	bf00      	nop
 8006afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006afe:	bc08      	pop	{r3}
 8006b00:	469e      	mov	lr, r3
 8006b02:	4770      	bx	lr

08006b04 <_fini>:
 8006b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b06:	bf00      	nop
 8006b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b0a:	bc08      	pop	{r3}
 8006b0c:	469e      	mov	lr, r3
 8006b0e:	4770      	bx	lr
