<!-- HTML header for doxygen 1.10.0-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mario Kart 64: include/PR/rcp.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="docs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Mario Kart 64
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('rcp_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">rcp.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="R4300_8h_source.html">PR/R4300.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="ultratypes_8h_source.html">PR/ultratypes.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for rcp.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="rcp_8h__incl.svg" width="166" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="rcp_8h__dep__incl.svg" width="100%" height="437"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
</div>
<p><a href="rcp_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae453b0de3bbf4085e78664491779ed44" id="r_ae453b0de3bbf4085e78664491779ed44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae453b0de3bbf4085e78664491779ed44">RDRAM_0_START</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ae453b0de3bbf4085e78664491779ed44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb7380e2fc99dc0e1417c55493e85ce" id="r_a9eb7380e2fc99dc0e1417c55493e85ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9eb7380e2fc99dc0e1417c55493e85ce">RDRAM_0_END</a>&#160;&#160;&#160;0x001FFFFF</td></tr>
<tr class="separator:a9eb7380e2fc99dc0e1417c55493e85ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c102ada71d77699582a0b09f6fc1f6" id="r_a20c102ada71d77699582a0b09f6fc1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20c102ada71d77699582a0b09f6fc1f6">RDRAM_1_START</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:a20c102ada71d77699582a0b09f6fc1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73ea4696ad005ddaae8c18f18a687af" id="r_ab73ea4696ad005ddaae8c18f18a687af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab73ea4696ad005ddaae8c18f18a687af">RDRAM_1_END</a>&#160;&#160;&#160;0x003FFFFF</td></tr>
<tr class="separator:ab73ea4696ad005ddaae8c18f18a687af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa2281fea86845c5b29a33a3064002b" id="r_acfa2281fea86845c5b29a33a3064002b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfa2281fea86845c5b29a33a3064002b">RDRAM_START</a>&#160;&#160;&#160;<a class="el" href="#ae453b0de3bbf4085e78664491779ed44">RDRAM_0_START</a></td></tr>
<tr class="separator:acfa2281fea86845c5b29a33a3064002b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5717c2dbe8788999e087a81e519028" id="r_a2b5717c2dbe8788999e087a81e519028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b5717c2dbe8788999e087a81e519028">RDRAM_END</a>&#160;&#160;&#160;<a class="el" href="#ab73ea4696ad005ddaae8c18f18a687af">RDRAM_1_END</a></td></tr>
<tr class="separator:a2b5717c2dbe8788999e087a81e519028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3cc872e4bc43c374ee1e9d283bf1609" id="r_ad3cc872e4bc43c374ee1e9d283bf1609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>&#160;&#160;&#160;0x03F00000</td></tr>
<tr class="separator:ad3cc872e4bc43c374ee1e9d283bf1609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace1e0746266bff43619c92cdd3fc3c68" id="r_ace1e0746266bff43619c92cdd3fc3c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace1e0746266bff43619c92cdd3fc3c68">RDRAM_CONFIG_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:ace1e0746266bff43619c92cdd3fc3c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bd99839e3936ecb13165f757c15619" id="r_ad9bd99839e3936ecb13165f757c15619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9bd99839e3936ecb13165f757c15619">RDRAM_DEVICE_TYPE_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:ad9bd99839e3936ecb13165f757c15619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28a0e021754f53b054a84accbb5298d" id="r_ab28a0e021754f53b054a84accbb5298d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab28a0e021754f53b054a84accbb5298d">RDRAM_DEVICE_ID_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:ab28a0e021754f53b054a84accbb5298d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c46c8decc6c2dd17711ac8801e6c0e" id="r_aa1c46c8decc6c2dd17711ac8801e6c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1c46c8decc6c2dd17711ac8801e6c0e">RDRAM_DELAY_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:aa1c46c8decc6c2dd17711ac8801e6c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa2b5d359a62a1ea6d056a91fefd82f" id="r_affa2b5d359a62a1ea6d056a91fefd82f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#affa2b5d359a62a1ea6d056a91fefd82f">RDRAM_MODE_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x0c)</td></tr>
<tr class="separator:affa2b5d359a62a1ea6d056a91fefd82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73452a20af8f85a66b07f2eda702a69c" id="r_a73452a20af8f85a66b07f2eda702a69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73452a20af8f85a66b07f2eda702a69c">RDRAM_REF_INTERVAL_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x10)</td></tr>
<tr class="separator:a73452a20af8f85a66b07f2eda702a69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc71013b056b579a798ac87a70cf31e" id="r_a9cc71013b056b579a798ac87a70cf31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9cc71013b056b579a798ac87a70cf31e">RDRAM_REF_ROW_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x14)</td></tr>
<tr class="separator:a9cc71013b056b579a798ac87a70cf31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d3c5f5d5761a8f181e71d2c116efcb" id="r_ac6d3c5f5d5761a8f181e71d2c116efcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6d3c5f5d5761a8f181e71d2c116efcb">RDRAM_RAS_INTERVAL_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x18)</td></tr>
<tr class="separator:ac6d3c5f5d5761a8f181e71d2c116efcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa906fbadf1ddeb4c2ae1e15ede7cbc8e" id="r_aa906fbadf1ddeb4c2ae1e15ede7cbc8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa906fbadf1ddeb4c2ae1e15ede7cbc8e">RDRAM_MIN_INTERVAL_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x1c)</td></tr>
<tr class="separator:aa906fbadf1ddeb4c2ae1e15ede7cbc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203ace020f485d630bab445281ceb04d" id="r_a203ace020f485d630bab445281ceb04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a203ace020f485d630bab445281ceb04d">RDRAM_ADDR_SELECT_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x20)</td></tr>
<tr class="separator:a203ace020f485d630bab445281ceb04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a35831e8b6a6765f2dc5f5d2c243832" id="r_a9a35831e8b6a6765f2dc5f5d2c243832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a35831e8b6a6765f2dc5f5d2c243832">RDRAM_DEVICE_MANUF_REG</a>&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x24)</td></tr>
<tr class="separator:a9a35831e8b6a6765f2dc5f5d2c243832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf96b5ddb14340d0317ce4760545f1d" id="r_a4cf96b5ddb14340d0317ce4760545f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cf96b5ddb14340d0317ce4760545f1d">RDRAM_0_DEVICE_ID</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4cf96b5ddb14340d0317ce4760545f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7471a708b72ad5835d6e885f95843469" id="r_a7471a708b72ad5835d6e885f95843469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7471a708b72ad5835d6e885f95843469">RDRAM_1_DEVICE_ID</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a7471a708b72ad5835d6e885f95843469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf2d52a2c6808da34ce1d115242b280" id="r_abdf2d52a2c6808da34ce1d115242b280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdf2d52a2c6808da34ce1d115242b280">RDRAM_RESET_MODE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:abdf2d52a2c6808da34ce1d115242b280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a009c690d247952815ea843a68547b" id="r_a85a009c690d247952815ea843a68547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85a009c690d247952815ea843a68547b">RDRAM_ACTIVE_MODE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a85a009c690d247952815ea843a68547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fed0691b1a36a9e119cc76dff8115a4" id="r_a3fed0691b1a36a9e119cc76dff8115a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fed0691b1a36a9e119cc76dff8115a4">RDRAM_STANDBY_MODE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a3fed0691b1a36a9e119cc76dff8115a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75bf5359d509184aeb681106843b1ed8" id="r_a75bf5359d509184aeb681106843b1ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75bf5359d509184aeb681106843b1ed8">RDRAM_LENGTH</a>&#160;&#160;&#160;(2*512*2048)</td></tr>
<tr class="separator:a75bf5359d509184aeb681106843b1ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6fbb942c3a3a5fe2fce00cca0bcfd3" id="r_a1d6fbb942c3a3a5fe2fce00cca0bcfd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d6fbb942c3a3a5fe2fce00cca0bcfd3">RDRAM_0_BASE_ADDRESS</a>&#160;&#160;&#160;(<a class="el" href="#a4cf96b5ddb14340d0317ce4760545f1d">RDRAM_0_DEVICE_ID</a>*<a class="el" href="#a75bf5359d509184aeb681106843b1ed8">RDRAM_LENGTH</a>)</td></tr>
<tr class="separator:a1d6fbb942c3a3a5fe2fce00cca0bcfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48e4713346d67b13160c76ba80e4c82" id="r_ae48e4713346d67b13160c76ba80e4c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae48e4713346d67b13160c76ba80e4c82">RDRAM_1_BASE_ADDRESS</a>&#160;&#160;&#160;(<a class="el" href="#a7471a708b72ad5835d6e885f95843469">RDRAM_1_DEVICE_ID</a>*<a class="el" href="#a75bf5359d509184aeb681106843b1ed8">RDRAM_LENGTH</a>)</td></tr>
<tr class="separator:ae48e4713346d67b13160c76ba80e4c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e41763bc0cb844153712d669e7911d" id="r_ac2e41763bc0cb844153712d669e7911d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac2e41763bc0cb844153712d669e7911d">RDRAM_0_CONFIG</a>&#160;&#160;&#160;0x00000</td></tr>
<tr class="separator:ac2e41763bc0cb844153712d669e7911d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016d01334066eda8f8f7b2b3d94fabf8" id="r_a016d01334066eda8f8f7b2b3d94fabf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a016d01334066eda8f8f7b2b3d94fabf8">RDRAM_1_CONFIG</a>&#160;&#160;&#160;0x00400</td></tr>
<tr class="separator:a016d01334066eda8f8f7b2b3d94fabf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd3a5c567662ce1ad14870c89cbba5e" id="r_a4cd3a5c567662ce1ad14870c89cbba5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cd3a5c567662ce1ad14870c89cbba5e">RDRAM_GLOBAL_CONFIG</a>&#160;&#160;&#160;0x80000</td></tr>
<tr class="separator:a4cd3a5c567662ce1ad14870c89cbba5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac48d888dceac6291d7500057c586ae8" id="r_aac48d888dceac6291d7500057c586ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac48d888dceac6291d7500057c586ae8">PIF_ROM_START</a>&#160;&#160;&#160;0x1FC00000</td></tr>
<tr class="separator:aac48d888dceac6291d7500057c586ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e71f59df046f0a1cbdc9eb2c1c7fb28" id="r_a1e71f59df046f0a1cbdc9eb2c1c7fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e71f59df046f0a1cbdc9eb2c1c7fb28">PIF_ROM_END</a>&#160;&#160;&#160;0x1FC007BF</td></tr>
<tr class="separator:a1e71f59df046f0a1cbdc9eb2c1c7fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5b9116cc01c9b0aad30c6a59e50e03" id="r_a3a5b9116cc01c9b0aad30c6a59e50e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a5b9116cc01c9b0aad30c6a59e50e03">PIF_RAM_START</a>&#160;&#160;&#160;0x1FC007C0</td></tr>
<tr class="separator:a3a5b9116cc01c9b0aad30c6a59e50e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3df0c03560ce90642a92857fdb9abb1" id="r_af3df0c03560ce90642a92857fdb9abb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3df0c03560ce90642a92857fdb9abb1">PIF_RAM_END</a>&#160;&#160;&#160;0x1FC007FF</td></tr>
<tr class="separator:af3df0c03560ce90642a92857fdb9abb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91484cc14f5308e68413b7f48d593d8" id="r_ad91484cc14f5308e68413b7f48d593d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad91484cc14f5308e68413b7f48d593d8">CHNL_ERR_NORESP</a>&#160;&#160;&#160;0x80	/* Bit 7 (Rx): No response error */</td></tr>
<tr class="separator:ad91484cc14f5308e68413b7f48d593d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021358f4eaae21094bb78ff24d1a8202" id="r_a021358f4eaae21094bb78ff24d1a8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a021358f4eaae21094bb78ff24d1a8202">CHNL_ERR_OVERRUN</a>&#160;&#160;&#160;0x40	/* Bit 6 (Rx): Overrun error */</td></tr>
<tr class="separator:a021358f4eaae21094bb78ff24d1a8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a713a1b528e0c686270808b4a3d79bdeb" id="r_a713a1b528e0c686270808b4a3d79bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a713a1b528e0c686270808b4a3d79bdeb">CHNL_ERR_FRAME</a>&#160;&#160;&#160;0x80	/* Bit 7 (Tx): Frame error */</td></tr>
<tr class="separator:a713a1b528e0c686270808b4a3d79bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66fd06fd304f8417d9a1e0994101229a" id="r_a66fd06fd304f8417d9a1e0994101229a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66fd06fd304f8417d9a1e0994101229a">CHNL_ERR_COLLISION</a>&#160;&#160;&#160;0x40	/* Bit 6 (Tx): <a class="el" href="structCollision.html">Collision</a> error */</td></tr>
<tr class="separator:a66fd06fd304f8417d9a1e0994101229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a476777e993dd8e1e337fa38cac7cfb47" id="r_a476777e993dd8e1e337fa38cac7cfb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a476777e993dd8e1e337fa38cac7cfb47">CHNL_ERR_MASK</a>&#160;&#160;&#160;0xC0	/* Bit 6-7: channel errors */</td></tr>
<tr class="separator:a476777e993dd8e1e337fa38cac7cfb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfad442d91d5c61753008d3bf13e48e" id="r_a8dfad442d91d5c61753008d3bf13e48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dfad442d91d5c61753008d3bf13e48e">DEVICE_TYPE_CART</a>&#160;&#160;&#160;0	/* ROM cartridge */</td></tr>
<tr class="separator:a8dfad442d91d5c61753008d3bf13e48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bd006fef57769520ccd8b47647d20e" id="r_a85bd006fef57769520ccd8b47647d20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a85bd006fef57769520ccd8b47647d20e">DEVICE_TYPE_BULK</a>&#160;&#160;&#160;1	/* ROM bulk */</td></tr>
<tr class="separator:a85bd006fef57769520ccd8b47647d20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae602d36eefe4cf9abfd70132997ceb7" id="r_aae602d36eefe4cf9abfd70132997ceb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae602d36eefe4cf9abfd70132997ceb7">DEVICE_TYPE_64DD</a>&#160;&#160;&#160;2	/* 64 Disk Drive */</td></tr>
<tr class="separator:aae602d36eefe4cf9abfd70132997ceb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6d69c08334e9127cc08b1cac4bd1db" id="r_aae6d69c08334e9127cc08b1cac4bd1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae6d69c08334e9127cc08b1cac4bd1db">DEVICE_TYPE_SRAM</a>&#160;&#160;&#160;3	/* SRAM */</td></tr>
<tr class="separator:aae6d69c08334e9127cc08b1cac4bd1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84862be46207412412a6cfa780963594" id="r_a84862be46207412412a6cfa780963594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84862be46207412412a6cfa780963594">SP_DMEM_START</a>&#160;&#160;&#160;0x04000000	/* read/write */</td></tr>
<tr class="separator:a84862be46207412412a6cfa780963594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c8549df7bd199d54eee76e7a71901f" id="r_ac9c8549df7bd199d54eee76e7a71901f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9c8549df7bd199d54eee76e7a71901f">SP_DMEM_END</a>&#160;&#160;&#160;0x04000FFF</td></tr>
<tr class="separator:ac9c8549df7bd199d54eee76e7a71901f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516a6a8811f1fe646481475b96fb783b" id="r_a516a6a8811f1fe646481475b96fb783b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a516a6a8811f1fe646481475b96fb783b">SP_IMEM_START</a>&#160;&#160;&#160;0x04001000	/* read/write */</td></tr>
<tr class="separator:a516a6a8811f1fe646481475b96fb783b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd220cb0448df5a63959661eebbf6644" id="r_acd220cb0448df5a63959661eebbf6644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd220cb0448df5a63959661eebbf6644">SP_IMEM_END</a>&#160;&#160;&#160;0x04001FFF</td></tr>
<tr class="separator:acd220cb0448df5a63959661eebbf6644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fb77eea70acb98e0424abf58e67698" id="r_a35fb77eea70acb98e0424abf58e67698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>&#160;&#160;&#160;0x04040000</td></tr>
<tr class="separator:a35fb77eea70acb98e0424abf58e67698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3990c5960e58f7a15e50b99881784a2d" id="r_a3990c5960e58f7a15e50b99881784a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3990c5960e58f7a15e50b99881784a2d">SP_MEM_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x00)	/* Master */</td></tr>
<tr class="separator:a3990c5960e58f7a15e50b99881784a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c404ee2d59387ef78d0f1e2caa0303" id="r_ab5c404ee2d59387ef78d0f1e2caa0303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5c404ee2d59387ef78d0f1e2caa0303">SP_DRAM_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x04)	/* Slave */</td></tr>
<tr class="separator:ab5c404ee2d59387ef78d0f1e2caa0303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1c40d95d5de54f094184b453af2b9d" id="r_a4b1c40d95d5de54f094184b453af2b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b1c40d95d5de54f094184b453af2b9d">SP_RD_LEN_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x08)	/* <a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba1784b1a3d7cbd43c45ff82c72d05e4ae">R</a>/W: read len */</td></tr>
<tr class="separator:a4b1c40d95d5de54f094184b453af2b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc91c55114550e6b26bf4136ba2faa7" id="r_a5bc91c55114550e6b26bf4136ba2faa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bc91c55114550e6b26bf4136ba2faa7">SP_WR_LEN_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x0C)	/* <a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba1784b1a3d7cbd43c45ff82c72d05e4ae">R</a>/W: write len */</td></tr>
<tr class="separator:a5bc91c55114550e6b26bf4136ba2faa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ff858eef4719c8ea2c6d45e8064a67" id="r_ac6ff858eef4719c8ea2c6d45e8064a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6ff858eef4719c8ea2c6d45e8064a67">SP_STATUS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x10)</td></tr>
<tr class="separator:ac6ff858eef4719c8ea2c6d45e8064a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa1cad51dc1cf99b10749ddea786799" id="r_aefa1cad51dc1cf99b10749ddea786799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aefa1cad51dc1cf99b10749ddea786799">SP_DMA_FULL_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x14)</td></tr>
<tr class="separator:aefa1cad51dc1cf99b10749ddea786799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38d907a9072dc23b3d44f0b89cdb9e8" id="r_ad38d907a9072dc23b3d44f0b89cdb9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad38d907a9072dc23b3d44f0b89cdb9e8">SP_DMA_BUSY_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x18)</td></tr>
<tr class="separator:ad38d907a9072dc23b3d44f0b89cdb9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee39033948587e52a855bab3e7a5230f" id="r_aee39033948587e52a855bab3e7a5230f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee39033948587e52a855bab3e7a5230f">SP_SEMAPHORE_REG</a>&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x1C)</td></tr>
<tr class="separator:aee39033948587e52a855bab3e7a5230f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabc3dd7a7988f71b714ce9f9fde3267" id="r_acabc3dd7a7988f71b714ce9f9fde3267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acabc3dd7a7988f71b714ce9f9fde3267">SP_PC_REG</a>&#160;&#160;&#160;0x04080000</td></tr>
<tr class="separator:acabc3dd7a7988f71b714ce9f9fde3267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51069eea716d482c358a5a34f4a89cae" id="r_a51069eea716d482c358a5a34f4a89cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51069eea716d482c358a5a34f4a89cae">SP_DMA_DMEM</a>&#160;&#160;&#160;0x0000		/* Bit 12: 0=DMEM, 1=IMEM */</td></tr>
<tr class="separator:a51069eea716d482c358a5a34f4a89cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e8751039fa86fd1a9957a50b6e43ba" id="r_a64e8751039fa86fd1a9957a50b6e43ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a64e8751039fa86fd1a9957a50b6e43ba">SP_DMA_IMEM</a>&#160;&#160;&#160;0x1000		/* Bit 12: 0=DMEM, 1=IMEM */</td></tr>
<tr class="separator:a64e8751039fa86fd1a9957a50b6e43ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc2fdfe035ce17277a0e283426015f8" id="r_a5fc2fdfe035ce17277a0e283426015f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fc2fdfe035ce17277a0e283426015f8">SP_CLR_HALT</a>&#160;&#160;&#160;0x00001	    /* Bit  0: clear halt */</td></tr>
<tr class="separator:a5fc2fdfe035ce17277a0e283426015f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb6016329a22e9181dc6069cd4536b7" id="r_a8eb6016329a22e9181dc6069cd4536b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8eb6016329a22e9181dc6069cd4536b7">SP_SET_HALT</a>&#160;&#160;&#160;0x00002	    /* Bit  1: set halt */</td></tr>
<tr class="separator:a8eb6016329a22e9181dc6069cd4536b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a39159b793a4f0780052a573c8692b" id="r_a29a39159b793a4f0780052a573c8692b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29a39159b793a4f0780052a573c8692b">SP_CLR_BROKE</a>&#160;&#160;&#160;0x00004	    /* Bit  2: clear broke */</td></tr>
<tr class="separator:a29a39159b793a4f0780052a573c8692b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5157ddfc6dcd0fbab1cad484d7205f54" id="r_a5157ddfc6dcd0fbab1cad484d7205f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5157ddfc6dcd0fbab1cad484d7205f54">SP_CLR_INTR</a>&#160;&#160;&#160;0x00008	    /* Bit  3: clear intr */</td></tr>
<tr class="separator:a5157ddfc6dcd0fbab1cad484d7205f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5ca3b15ebdb5b24cc81ae1bafe2985" id="r_adc5ca3b15ebdb5b24cc81ae1bafe2985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc5ca3b15ebdb5b24cc81ae1bafe2985">SP_SET_INTR</a>&#160;&#160;&#160;0x00010	    /* Bit  4: set intr */</td></tr>
<tr class="separator:adc5ca3b15ebdb5b24cc81ae1bafe2985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa2d253c0eb2d0e3213aa76f522670e" id="r_a4aa2d253c0eb2d0e3213aa76f522670e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4aa2d253c0eb2d0e3213aa76f522670e">SP_CLR_SSTEP</a>&#160;&#160;&#160;0x00020	    /* Bit  5: clear sstep */</td></tr>
<tr class="separator:a4aa2d253c0eb2d0e3213aa76f522670e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea09421447230704e49ff926f540c48" id="r_a6ea09421447230704e49ff926f540c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ea09421447230704e49ff926f540c48">SP_SET_SSTEP</a>&#160;&#160;&#160;0x00040	    /* Bit  6: set sstep */</td></tr>
<tr class="separator:a6ea09421447230704e49ff926f540c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d479cc2466621ffd0912269f86a5ba" id="r_a31d479cc2466621ffd0912269f86a5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31d479cc2466621ffd0912269f86a5ba">SP_CLR_INTR_BREAK</a>&#160;&#160;&#160;0x00080	    /* Bit  7: clear intr on break */</td></tr>
<tr class="separator:a31d479cc2466621ffd0912269f86a5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af243ff2c3f70cbfdb76c5311f70b5215" id="r_af243ff2c3f70cbfdb76c5311f70b5215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af243ff2c3f70cbfdb76c5311f70b5215">SP_SET_INTR_BREAK</a>&#160;&#160;&#160;0x00100	    /* Bit  8: set intr on break */</td></tr>
<tr class="separator:af243ff2c3f70cbfdb76c5311f70b5215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4637859fee93f1c09cf6a97a6102f348" id="r_a4637859fee93f1c09cf6a97a6102f348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4637859fee93f1c09cf6a97a6102f348">SP_CLR_SIG0</a>&#160;&#160;&#160;0x00200	    /* Bit  9: clear signal 0 */</td></tr>
<tr class="separator:a4637859fee93f1c09cf6a97a6102f348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad203a4676af920eb5d3b7d08e569bb7" id="r_aad203a4676af920eb5d3b7d08e569bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad203a4676af920eb5d3b7d08e569bb7">SP_SET_SIG0</a>&#160;&#160;&#160;0x00400	    /* Bit 10: set signal 0 */</td></tr>
<tr class="separator:aad203a4676af920eb5d3b7d08e569bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724605a0c25c4143935fe22443e39d3f" id="r_a724605a0c25c4143935fe22443e39d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a724605a0c25c4143935fe22443e39d3f">SP_CLR_SIG1</a>&#160;&#160;&#160;0x00800	    /* Bit 11: clear signal 1 */</td></tr>
<tr class="separator:a724605a0c25c4143935fe22443e39d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4fe145dff04bc55a73286c38b12554" id="r_a6b4fe145dff04bc55a73286c38b12554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b4fe145dff04bc55a73286c38b12554">SP_SET_SIG1</a>&#160;&#160;&#160;0x01000	    /* Bit 12: set signal 1 */</td></tr>
<tr class="separator:a6b4fe145dff04bc55a73286c38b12554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0db3b6704e14957bb0d42ca3eb6f6b4" id="r_aa0db3b6704e14957bb0d42ca3eb6f6b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0db3b6704e14957bb0d42ca3eb6f6b4">SP_CLR_SIG2</a>&#160;&#160;&#160;0x02000	    /* Bit 13: clear signal 2 */</td></tr>
<tr class="separator:aa0db3b6704e14957bb0d42ca3eb6f6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9bb414d14145e39c4c8806563e4102" id="r_a1d9bb414d14145e39c4c8806563e4102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d9bb414d14145e39c4c8806563e4102">SP_SET_SIG2</a>&#160;&#160;&#160;0x04000	    /* Bit 14: set signal 2 */</td></tr>
<tr class="separator:a1d9bb414d14145e39c4c8806563e4102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92b5b9d82b4639df1a636af7a79aa05" id="r_ae92b5b9d82b4639df1a636af7a79aa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae92b5b9d82b4639df1a636af7a79aa05">SP_CLR_SIG3</a>&#160;&#160;&#160;0x08000	    /* Bit 15: clear signal 3 */</td></tr>
<tr class="separator:ae92b5b9d82b4639df1a636af7a79aa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8ac536c681518c8f291381ab343f1b" id="r_a1d8ac536c681518c8f291381ab343f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d8ac536c681518c8f291381ab343f1b">SP_SET_SIG3</a>&#160;&#160;&#160;0x10000	    /* Bit 16: set signal 3 */</td></tr>
<tr class="separator:a1d8ac536c681518c8f291381ab343f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66d59fe87e5f2f98826b507c97215b3" id="r_ae66d59fe87e5f2f98826b507c97215b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae66d59fe87e5f2f98826b507c97215b3">SP_CLR_SIG4</a>&#160;&#160;&#160;0x20000	    /* Bit 17: clear signal 4 */</td></tr>
<tr class="separator:ae66d59fe87e5f2f98826b507c97215b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cae85562d26b471f533944457c484bb" id="r_a4cae85562d26b471f533944457c484bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4cae85562d26b471f533944457c484bb">SP_SET_SIG4</a>&#160;&#160;&#160;0x40000	    /* Bit 18: set signal 4 */</td></tr>
<tr class="separator:a4cae85562d26b471f533944457c484bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced08185770a697f5d1563e04af4d071" id="r_aced08185770a697f5d1563e04af4d071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aced08185770a697f5d1563e04af4d071">SP_CLR_SIG5</a>&#160;&#160;&#160;0x80000	    /* Bit 19: clear signal 5 */</td></tr>
<tr class="separator:aced08185770a697f5d1563e04af4d071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6254c2591a16ef61e28859b9772e8c" id="r_a9c6254c2591a16ef61e28859b9772e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c6254c2591a16ef61e28859b9772e8c">SP_SET_SIG5</a>&#160;&#160;&#160;0x100000	    /* Bit 20: set signal 5 */</td></tr>
<tr class="separator:a9c6254c2591a16ef61e28859b9772e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7470b439d68e685381fb25f4dba207ab" id="r_a7470b439d68e685381fb25f4dba207ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7470b439d68e685381fb25f4dba207ab">SP_CLR_SIG6</a>&#160;&#160;&#160;0x200000	    /* Bit 21: clear signal 6 */</td></tr>
<tr class="separator:a7470b439d68e685381fb25f4dba207ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad515106f3403a8f833d3eebedcc80700" id="r_ad515106f3403a8f833d3eebedcc80700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad515106f3403a8f833d3eebedcc80700">SP_SET_SIG6</a>&#160;&#160;&#160;0x400000	    /* Bit 22: set signal 6 */</td></tr>
<tr class="separator:ad515106f3403a8f833d3eebedcc80700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f72b571cd752458d580d9a0182eb42" id="r_a03f72b571cd752458d580d9a0182eb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03f72b571cd752458d580d9a0182eb42">SP_CLR_SIG7</a>&#160;&#160;&#160;0x800000	    /* Bit 23: clear signal 7 */</td></tr>
<tr class="separator:a03f72b571cd752458d580d9a0182eb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6063bef960329a6651fe2b907305da" id="r_a5f6063bef960329a6651fe2b907305da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f6063bef960329a6651fe2b907305da">SP_SET_SIG7</a>&#160;&#160;&#160;0x1000000	    /* Bit 24: set signal 7 */</td></tr>
<tr class="separator:a5f6063bef960329a6651fe2b907305da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4605e40aeb4f88b233c2b3a900dc7445" id="r_a4605e40aeb4f88b233c2b3a900dc7445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4605e40aeb4f88b233c2b3a900dc7445">SP_STATUS_HALT</a>&#160;&#160;&#160;0x001		/* Bit  0: halt */</td></tr>
<tr class="separator:a4605e40aeb4f88b233c2b3a900dc7445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c7c6fb240cdc327b4315c0c88bc353" id="r_ab9c7c6fb240cdc327b4315c0c88bc353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9c7c6fb240cdc327b4315c0c88bc353">SP_STATUS_BROKE</a>&#160;&#160;&#160;0x002		/* Bit  1: broke */</td></tr>
<tr class="separator:ab9c7c6fb240cdc327b4315c0c88bc353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b575d6a574ef70b4f7db0c49c432072" id="r_a9b575d6a574ef70b4f7db0c49c432072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b575d6a574ef70b4f7db0c49c432072">SP_STATUS_DMA_BUSY</a>&#160;&#160;&#160;0x004		/* Bit  2: dma busy */</td></tr>
<tr class="separator:a9b575d6a574ef70b4f7db0c49c432072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0b4b7b3d5991247e9ce0223ae94cb1" id="r_a4f0b4b7b3d5991247e9ce0223ae94cb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f0b4b7b3d5991247e9ce0223ae94cb1">SP_STATUS_DMA_FULL</a>&#160;&#160;&#160;0x008		/* Bit  3: dma full */</td></tr>
<tr class="separator:a4f0b4b7b3d5991247e9ce0223ae94cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8625096fce601229f166055d7a965a7d" id="r_a8625096fce601229f166055d7a965a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8625096fce601229f166055d7a965a7d">SP_STATUS_IO_FULL</a>&#160;&#160;&#160;0x010		/* Bit  4: io full */</td></tr>
<tr class="separator:a8625096fce601229f166055d7a965a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687dbee7b543c8424e90c854e80944e9" id="r_a687dbee7b543c8424e90c854e80944e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a687dbee7b543c8424e90c854e80944e9">SP_STATUS_SSTEP</a>&#160;&#160;&#160;0x020		/* Bit  5: single step */</td></tr>
<tr class="separator:a687dbee7b543c8424e90c854e80944e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0b7bd1308cac1f609f90d9f743e04e" id="r_a0c0b7bd1308cac1f609f90d9f743e04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0c0b7bd1308cac1f609f90d9f743e04e">SP_STATUS_INTR_BREAK</a>&#160;&#160;&#160;0x040		/* Bit  6: interrupt on break */</td></tr>
<tr class="separator:a0c0b7bd1308cac1f609f90d9f743e04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5302c5cbfbbef6e0698f1f830d1ec067" id="r_a5302c5cbfbbef6e0698f1f830d1ec067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5302c5cbfbbef6e0698f1f830d1ec067">SP_STATUS_SIG0</a>&#160;&#160;&#160;0x080		/* Bit  7: signal 0 set */</td></tr>
<tr class="separator:a5302c5cbfbbef6e0698f1f830d1ec067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc29153a69e755db73e6f59bb4d4556" id="r_acdc29153a69e755db73e6f59bb4d4556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdc29153a69e755db73e6f59bb4d4556">SP_STATUS_SIG1</a>&#160;&#160;&#160;0x100		/* Bit  8: signal 1 set */</td></tr>
<tr class="separator:acdc29153a69e755db73e6f59bb4d4556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4ec66566cfb039c23affecf46d795d" id="r_a5d4ec66566cfb039c23affecf46d795d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d4ec66566cfb039c23affecf46d795d">SP_STATUS_SIG2</a>&#160;&#160;&#160;0x200		/* Bit  9: signal 2 set */</td></tr>
<tr class="separator:a5d4ec66566cfb039c23affecf46d795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af87280ee17775e563f64ef233adfd3f9" id="r_af87280ee17775e563f64ef233adfd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af87280ee17775e563f64ef233adfd3f9">SP_STATUS_SIG3</a>&#160;&#160;&#160;0x400		/* Bit 10: signal 3 set */</td></tr>
<tr class="separator:af87280ee17775e563f64ef233adfd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0711809c90d46b208da8ee3d2ae3f2" id="r_a2f0711809c90d46b208da8ee3d2ae3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f0711809c90d46b208da8ee3d2ae3f2">SP_STATUS_SIG4</a>&#160;&#160;&#160;0x800		/* Bit 11: signal 4 set */</td></tr>
<tr class="separator:a2f0711809c90d46b208da8ee3d2ae3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9d2b3f10335066c07b99a91a319fa3" id="r_a6b9d2b3f10335066c07b99a91a319fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6b9d2b3f10335066c07b99a91a319fa3">SP_STATUS_SIG5</a>&#160;&#160;&#160;0x1000		/* Bit 12: signal 5 set */</td></tr>
<tr class="separator:a6b9d2b3f10335066c07b99a91a319fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f7b73a5b64ba963bb1b2fce8e8ff526" id="r_a0f7b73a5b64ba963bb1b2fce8e8ff526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f7b73a5b64ba963bb1b2fce8e8ff526">SP_STATUS_SIG6</a>&#160;&#160;&#160;0x2000		/* Bit 13: signal 6 set */</td></tr>
<tr class="separator:a0f7b73a5b64ba963bb1b2fce8e8ff526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438cc52b802a0d334bbab20ff7bd8f85" id="r_a438cc52b802a0d334bbab20ff7bd8f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a438cc52b802a0d334bbab20ff7bd8f85">SP_STATUS_SIG7</a>&#160;&#160;&#160;0x4000		/* Bit 14: signal 7 set */</td></tr>
<tr class="separator:a438cc52b802a0d334bbab20ff7bd8f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b89d404461e002130b22c700dc48c7" id="r_a46b89d404461e002130b22c700dc48c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46b89d404461e002130b22c700dc48c7">SP_CLR_YIELD</a>&#160;&#160;&#160;<a class="el" href="#a4637859fee93f1c09cf6a97a6102f348">SP_CLR_SIG0</a></td></tr>
<tr class="separator:a46b89d404461e002130b22c700dc48c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2370a27af43206582edee7f7638acc" id="r_a9a2370a27af43206582edee7f7638acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a2370a27af43206582edee7f7638acc">SP_SET_YIELD</a>&#160;&#160;&#160;<a class="el" href="#aad203a4676af920eb5d3b7d08e569bb7">SP_SET_SIG0</a></td></tr>
<tr class="separator:a9a2370a27af43206582edee7f7638acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37679bae34c1fe64914627a29504b1e" id="r_ae37679bae34c1fe64914627a29504b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae37679bae34c1fe64914627a29504b1e">SP_STATUS_YIELD</a>&#160;&#160;&#160;<a class="el" href="#a5302c5cbfbbef6e0698f1f830d1ec067">SP_STATUS_SIG0</a></td></tr>
<tr class="separator:ae37679bae34c1fe64914627a29504b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f06c9f05f8b4dbc0bb9761335da40e5" id="r_a6f06c9f05f8b4dbc0bb9761335da40e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f06c9f05f8b4dbc0bb9761335da40e5">SP_CLR_YIELDED</a>&#160;&#160;&#160;<a class="el" href="#a724605a0c25c4143935fe22443e39d3f">SP_CLR_SIG1</a></td></tr>
<tr class="separator:a6f06c9f05f8b4dbc0bb9761335da40e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1835f71320d20939adb3f016a6a5b761" id="r_a1835f71320d20939adb3f016a6a5b761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1835f71320d20939adb3f016a6a5b761">SP_SET_YIELDED</a>&#160;&#160;&#160;<a class="el" href="#a6b4fe145dff04bc55a73286c38b12554">SP_SET_SIG1</a></td></tr>
<tr class="separator:a1835f71320d20939adb3f016a6a5b761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9bc1350e1aefa2267dc0668f1dc343" id="r_a9e9bc1350e1aefa2267dc0668f1dc343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e9bc1350e1aefa2267dc0668f1dc343">SP_STATUS_YIELDED</a>&#160;&#160;&#160;<a class="el" href="#acdc29153a69e755db73e6f59bb4d4556">SP_STATUS_SIG1</a></td></tr>
<tr class="separator:a9e9bc1350e1aefa2267dc0668f1dc343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a41e7db2568023ecdda09246e2a98e" id="r_a88a41e7db2568023ecdda09246e2a98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a88a41e7db2568023ecdda09246e2a98e">SP_CLR_TASKDONE</a>&#160;&#160;&#160;<a class="el" href="#aa0db3b6704e14957bb0d42ca3eb6f6b4">SP_CLR_SIG2</a></td></tr>
<tr class="separator:a88a41e7db2568023ecdda09246e2a98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20ec5fa26a802d663ffed8b339875ce" id="r_ab20ec5fa26a802d663ffed8b339875ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab20ec5fa26a802d663ffed8b339875ce">SP_SET_TASKDONE</a>&#160;&#160;&#160;<a class="el" href="#a1d9bb414d14145e39c4c8806563e4102">SP_SET_SIG2</a></td></tr>
<tr class="separator:ab20ec5fa26a802d663ffed8b339875ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a67a38eb6531be29f3eb9812207f4a" id="r_a48a67a38eb6531be29f3eb9812207f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48a67a38eb6531be29f3eb9812207f4a">SP_STATUS_TASKDONE</a>&#160;&#160;&#160;<a class="el" href="#a5d4ec66566cfb039c23affecf46d795d">SP_STATUS_SIG2</a></td></tr>
<tr class="separator:a48a67a38eb6531be29f3eb9812207f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38829d2c0a5975ed18fc88ba5ade396c" id="r_a38829d2c0a5975ed18fc88ba5ade396c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38829d2c0a5975ed18fc88ba5ade396c">SP_CLR_RSPSIGNAL</a>&#160;&#160;&#160;<a class="el" href="#ae92b5b9d82b4639df1a636af7a79aa05">SP_CLR_SIG3</a></td></tr>
<tr class="separator:a38829d2c0a5975ed18fc88ba5ade396c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a5c9a1ee1c917e9e8e48e140a4f157" id="r_af0a5c9a1ee1c917e9e8e48e140a4f157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0a5c9a1ee1c917e9e8e48e140a4f157">SP_SET_RSPSIGNAL</a>&#160;&#160;&#160;<a class="el" href="#a1d8ac536c681518c8f291381ab343f1b">SP_SET_SIG3</a></td></tr>
<tr class="separator:af0a5c9a1ee1c917e9e8e48e140a4f157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6675b3b4342f1834cb102a653c508e83" id="r_a6675b3b4342f1834cb102a653c508e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6675b3b4342f1834cb102a653c508e83">SP_STATUS_RSPSIGNAL</a>&#160;&#160;&#160;<a class="el" href="#af87280ee17775e563f64ef233adfd3f9">SP_STATUS_SIG3</a></td></tr>
<tr class="separator:a6675b3b4342f1834cb102a653c508e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650ebceef85a5acb68f53232b93b41c4" id="r_a650ebceef85a5acb68f53232b93b41c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a650ebceef85a5acb68f53232b93b41c4">SP_CLR_CPUSIGNAL</a>&#160;&#160;&#160;<a class="el" href="#ae66d59fe87e5f2f98826b507c97215b3">SP_CLR_SIG4</a></td></tr>
<tr class="separator:a650ebceef85a5acb68f53232b93b41c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03008bedb486b7b0e15db7a0f41bfeb9" id="r_a03008bedb486b7b0e15db7a0f41bfeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03008bedb486b7b0e15db7a0f41bfeb9">SP_SET_CPUSIGNAL</a>&#160;&#160;&#160;<a class="el" href="#a4cae85562d26b471f533944457c484bb">SP_SET_SIG4</a></td></tr>
<tr class="separator:a03008bedb486b7b0e15db7a0f41bfeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f83c7fc846bb07e19efbeffe3343ab7" id="r_a3f83c7fc846bb07e19efbeffe3343ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f83c7fc846bb07e19efbeffe3343ab7">SP_STATUS_CPUSIGNAL</a>&#160;&#160;&#160;<a class="el" href="#a2f0711809c90d46b208da8ee3d2ae3f2">SP_STATUS_SIG4</a></td></tr>
<tr class="separator:a3f83c7fc846bb07e19efbeffe3343ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ca4e70cd7c2c9cb1d1e95dd2f9ae00" id="r_a28ca4e70cd7c2c9cb1d1e95dd2f9ae00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28ca4e70cd7c2c9cb1d1e95dd2f9ae00">SP_IBIST_REG</a>&#160;&#160;&#160;0x04080004</td></tr>
<tr class="separator:a28ca4e70cd7c2c9cb1d1e95dd2f9ae00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2a25189eee36e1822536627bc73af3" id="r_a2b2a25189eee36e1822536627bc73af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2b2a25189eee36e1822536627bc73af3">SP_IBIST_CHECK</a>&#160;&#160;&#160;0x01		/* Bit 0: BIST check */</td></tr>
<tr class="separator:a2b2a25189eee36e1822536627bc73af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875f95ee726ed654873c4100f7084a22" id="r_a875f95ee726ed654873c4100f7084a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875f95ee726ed654873c4100f7084a22">SP_IBIST_GO</a>&#160;&#160;&#160;0x02		/* Bit 1: BIST go */</td></tr>
<tr class="separator:a875f95ee726ed654873c4100f7084a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cc16f20655f57032de54fc8e5ddf82d" id="r_a8cc16f20655f57032de54fc8e5ddf82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cc16f20655f57032de54fc8e5ddf82d">SP_IBIST_CLEAR</a>&#160;&#160;&#160;0x04		/* Bit 2: BIST clear */</td></tr>
<tr class="separator:a8cc16f20655f57032de54fc8e5ddf82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0115cc6683a30cd42c0a9b007e398604" id="r_a0115cc6683a30cd42c0a9b007e398604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0115cc6683a30cd42c0a9b007e398604">SP_IBIST_DONE</a>&#160;&#160;&#160;0x04		/* Bit 2: BIST done */</td></tr>
<tr class="separator:a0115cc6683a30cd42c0a9b007e398604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7bb6dee3e003edb24682f3cd48633b6" id="r_af7bb6dee3e003edb24682f3cd48633b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7bb6dee3e003edb24682f3cd48633b6">SP_IBIST_FAILED</a>&#160;&#160;&#160;0x78		/* Bit [6:3]: BIST fail */</td></tr>
<tr class="separator:af7bb6dee3e003edb24682f3cd48633b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecfd97a0a11a3727f1c74bd9dc30a27" id="r_a0ecfd97a0a11a3727f1c74bd9dc30a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>&#160;&#160;&#160;0x04100000</td></tr>
<tr class="separator:a0ecfd97a0a11a3727f1c74bd9dc30a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4241d0984efd2111b157c34f9f5b37e2" id="r_a4241d0984efd2111b157c34f9f5b37e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4241d0984efd2111b157c34f9f5b37e2">DPC_START_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:a4241d0984efd2111b157c34f9f5b37e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddb53fb2064098d182d6bac5e8252c2" id="r_a2ddb53fb2064098d182d6bac5e8252c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ddb53fb2064098d182d6bac5e8252c2">DPC_END_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:a2ddb53fb2064098d182d6bac5e8252c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916002b9ab29227a2179506a2236b131" id="r_a916002b9ab29227a2179506a2236b131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a916002b9ab29227a2179506a2236b131">DPC_CURRENT_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:a916002b9ab29227a2179506a2236b131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad20ec164ffefe09f27a0a202dc2d640" id="r_aad20ec164ffefe09f27a0a202dc2d640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad20ec164ffefe09f27a0a202dc2d640">DPC_STATUS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x0C)</td></tr>
<tr class="separator:aad20ec164ffefe09f27a0a202dc2d640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314bebf72a7a8d67e5aeb22e24d4b2ad" id="r_a314bebf72a7a8d67e5aeb22e24d4b2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a314bebf72a7a8d67e5aeb22e24d4b2ad">DPC_CLOCK_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x10)</td></tr>
<tr class="separator:a314bebf72a7a8d67e5aeb22e24d4b2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfc9fe1a290c5811175c7dec530f5b6" id="r_a1bfc9fe1a290c5811175c7dec530f5b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1bfc9fe1a290c5811175c7dec530f5b6">DPC_BUFBUSY_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x14)</td></tr>
<tr class="separator:a1bfc9fe1a290c5811175c7dec530f5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b31b8a9854a5f99b36eee5d2725e2" id="r_a329b31b8a9854a5f99b36eee5d2725e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a329b31b8a9854a5f99b36eee5d2725e2">DPC_PIPEBUSY_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x18)</td></tr>
<tr class="separator:a329b31b8a9854a5f99b36eee5d2725e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1586580fccd0187be56bbfeefa299984" id="r_a1586580fccd0187be56bbfeefa299984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1586580fccd0187be56bbfeefa299984">DPC_TMEM_REG</a>&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x1C)</td></tr>
<tr class="separator:a1586580fccd0187be56bbfeefa299984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794ab68690dc5142c7b83ed72714321a" id="r_a794ab68690dc5142c7b83ed72714321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a794ab68690dc5142c7b83ed72714321a">DPC_CLR_XBUS_DMEM_DMA</a>&#160;&#160;&#160;0x0001		/* Bit 0: clear xbus_dmem_dma */</td></tr>
<tr class="separator:a794ab68690dc5142c7b83ed72714321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae337f42936c85d50d48fb526a5016f01" id="r_ae337f42936c85d50d48fb526a5016f01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae337f42936c85d50d48fb526a5016f01">DPC_SET_XBUS_DMEM_DMA</a>&#160;&#160;&#160;0x0002		/* Bit 1: set xbus_dmem_dma */</td></tr>
<tr class="separator:ae337f42936c85d50d48fb526a5016f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc41660aa37ffba0015c5c271827efbe" id="r_afc41660aa37ffba0015c5c271827efbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc41660aa37ffba0015c5c271827efbe">DPC_CLR_FREEZE</a>&#160;&#160;&#160;0x0004		/* Bit 2: clear freeze */</td></tr>
<tr class="separator:afc41660aa37ffba0015c5c271827efbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157f865526391e106e278a37929facce" id="r_a157f865526391e106e278a37929facce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a157f865526391e106e278a37929facce">DPC_SET_FREEZE</a>&#160;&#160;&#160;0x0008		/* Bit 3: set freeze */</td></tr>
<tr class="separator:a157f865526391e106e278a37929facce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe94e45ab8aebbfdf2abf6a307fadff2" id="r_abe94e45ab8aebbfdf2abf6a307fadff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe94e45ab8aebbfdf2abf6a307fadff2">DPC_CLR_FLUSH</a>&#160;&#160;&#160;0x0010		/* Bit 4: clear flush */</td></tr>
<tr class="separator:abe94e45ab8aebbfdf2abf6a307fadff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af22f79aa21709626bbc8994f70213ba4" id="r_af22f79aa21709626bbc8994f70213ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af22f79aa21709626bbc8994f70213ba4">DPC_SET_FLUSH</a>&#160;&#160;&#160;0x0020		/* Bit 5: set flush */</td></tr>
<tr class="separator:af22f79aa21709626bbc8994f70213ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed73fa36a8aad7bdf857aae30daf545" id="r_a0ed73fa36a8aad7bdf857aae30daf545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0ed73fa36a8aad7bdf857aae30daf545">DPC_CLR_TMEM_CTR</a>&#160;&#160;&#160;0x0040		/* Bit 6: clear tmem ctr */</td></tr>
<tr class="separator:a0ed73fa36a8aad7bdf857aae30daf545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5984c71a58b64e354033f7eb4035cb5b" id="r_a5984c71a58b64e354033f7eb4035cb5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5984c71a58b64e354033f7eb4035cb5b">DPC_CLR_PIPE_CTR</a>&#160;&#160;&#160;0x0080		/* Bit 7: clear pipe ctr */</td></tr>
<tr class="separator:a5984c71a58b64e354033f7eb4035cb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5cd64412fd76505f840b62f0acab8b1" id="r_aa5cd64412fd76505f840b62f0acab8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5cd64412fd76505f840b62f0acab8b1">DPC_CLR_CMD_CTR</a>&#160;&#160;&#160;0x0100		/* Bit 8: clear cmd ctr */</td></tr>
<tr class="separator:aa5cd64412fd76505f840b62f0acab8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8bfdc4d9eb85d6671f3224dea36f29e" id="r_ad8bfdc4d9eb85d6671f3224dea36f29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8bfdc4d9eb85d6671f3224dea36f29e">DPC_CLR_CLOCK_CTR</a>&#160;&#160;&#160;0x0200		/* Bit 9: clear clock ctr */</td></tr>
<tr class="separator:ad8bfdc4d9eb85d6671f3224dea36f29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1627dcceb39f4a1e7f3224523e2ed36b" id="r_a1627dcceb39f4a1e7f3224523e2ed36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1627dcceb39f4a1e7f3224523e2ed36b">DPC_STATUS_XBUS_DMEM_DMA</a>&#160;&#160;&#160;0x001	/* Bit  0: xbus_dmem_dma */</td></tr>
<tr class="separator:a1627dcceb39f4a1e7f3224523e2ed36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c26d838c8860b12af3f7c03865bbb2" id="r_a61c26d838c8860b12af3f7c03865bbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61c26d838c8860b12af3f7c03865bbb2">DPC_STATUS_FREEZE</a>&#160;&#160;&#160;0x002	/* Bit  1: freeze */</td></tr>
<tr class="separator:a61c26d838c8860b12af3f7c03865bbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d19860d8b22f9f84b78b83734ca545" id="r_a56d19860d8b22f9f84b78b83734ca545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56d19860d8b22f9f84b78b83734ca545">DPC_STATUS_FLUSH</a>&#160;&#160;&#160;0x004	/* Bit  2: flush */</td></tr>
<tr class="separator:a56d19860d8b22f9f84b78b83734ca545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de4d87784c0b41e3f7becaa1ec6b00c" id="r_a1de4d87784c0b41e3f7becaa1ec6b00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1de4d87784c0b41e3f7becaa1ec6b00c">DPC_STATUS_START_GCLK</a>&#160;&#160;&#160;0x008	/* Bit  3: start gclk */</td></tr>
<tr class="separator:a1de4d87784c0b41e3f7becaa1ec6b00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627013776727bffc031a6eb622af2e6b" id="r_a627013776727bffc031a6eb622af2e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a627013776727bffc031a6eb622af2e6b">DPC_STATUS_TMEM_BUSY</a>&#160;&#160;&#160;0x010	/* Bit  4: tmem busy */</td></tr>
<tr class="separator:a627013776727bffc031a6eb622af2e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21909ed991200580f3f887335356930b" id="r_a21909ed991200580f3f887335356930b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21909ed991200580f3f887335356930b">DPC_STATUS_PIPE_BUSY</a>&#160;&#160;&#160;0x020	/* Bit  5: pipe busy */</td></tr>
<tr class="separator:a21909ed991200580f3f887335356930b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e0436706bd4b12a735187d8575bef4" id="r_ae8e0436706bd4b12a735187d8575bef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8e0436706bd4b12a735187d8575bef4">DPC_STATUS_CMD_BUSY</a>&#160;&#160;&#160;0x040	/* Bit  6: cmd busy */</td></tr>
<tr class="separator:ae8e0436706bd4b12a735187d8575bef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a799259423063aa8d822df703b97436c0" id="r_a799259423063aa8d822df703b97436c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a799259423063aa8d822df703b97436c0">DPC_STATUS_CBUF_READY</a>&#160;&#160;&#160;0x080	/* Bit  7: cbuf ready */</td></tr>
<tr class="separator:a799259423063aa8d822df703b97436c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2b7bafbfa5bcb05ee69d6462fb22ce" id="r_a4d2b7bafbfa5bcb05ee69d6462fb22ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d2b7bafbfa5bcb05ee69d6462fb22ce">DPC_STATUS_DMA_BUSY</a>&#160;&#160;&#160;0x100	/* Bit  8: dma busy */</td></tr>
<tr class="separator:a4d2b7bafbfa5bcb05ee69d6462fb22ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618c7a8e8d4095767aedd9da858a2684" id="r_a618c7a8e8d4095767aedd9da858a2684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a618c7a8e8d4095767aedd9da858a2684">DPC_STATUS_END_VALID</a>&#160;&#160;&#160;0x200	/* Bit  9: end valid */</td></tr>
<tr class="separator:a618c7a8e8d4095767aedd9da858a2684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d56542ef94b118791df607f70946ba5" id="r_a8d56542ef94b118791df607f70946ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d56542ef94b118791df607f70946ba5">DPC_STATUS_START_VALID</a>&#160;&#160;&#160;0x400	/* Bit 10: start valid */</td></tr>
<tr class="separator:a8d56542ef94b118791df607f70946ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34da27e4ea309ab6cde81c5abefd5499" id="r_a34da27e4ea309ab6cde81c5abefd5499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>&#160;&#160;&#160;0x04200000</td></tr>
<tr class="separator:a34da27e4ea309ab6cde81c5abefd5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6320aa79249e08e8808e1d3c3f97d6a5" id="r_a6320aa79249e08e8808e1d3c3f97d6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6320aa79249e08e8808e1d3c3f97d6a5">DPS_TBIST_REG</a>&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:a6320aa79249e08e8808e1d3c3f97d6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cdd08ac590962d828a1570f53ccf0c" id="r_a69cdd08ac590962d828a1570f53ccf0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69cdd08ac590962d828a1570f53ccf0c">DPS_TEST_MODE_REG</a>&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:a69cdd08ac590962d828a1570f53ccf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f757bb67295a95dcd380e97d8c1423" id="r_a04f757bb67295a95dcd380e97d8c1423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04f757bb67295a95dcd380e97d8c1423">DPS_BUFTEST_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:a04f757bb67295a95dcd380e97d8c1423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc4508c4c58971d5632e458b6b820a0" id="r_a1dc4508c4c58971d5632e458b6b820a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dc4508c4c58971d5632e458b6b820a0">DPS_BUFTEST_DATA_REG</a>&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x0C)</td></tr>
<tr class="separator:a1dc4508c4c58971d5632e458b6b820a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c14e64fc9056de700d147e0e8add8da" id="r_a5c14e64fc9056de700d147e0e8add8da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c14e64fc9056de700d147e0e8add8da">DPS_TBIST_CHECK</a>&#160;&#160;&#160;0x01		/* Bit 0: BIST check */</td></tr>
<tr class="separator:a5c14e64fc9056de700d147e0e8add8da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f9075b0e2812973deb37ad033f6c9b" id="r_ad6f9075b0e2812973deb37ad033f6c9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6f9075b0e2812973deb37ad033f6c9b">DPS_TBIST_GO</a>&#160;&#160;&#160;0x02		/* Bit 1: BIST go */</td></tr>
<tr class="separator:ad6f9075b0e2812973deb37ad033f6c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b45e13a61f6248ad5175fc8744a7d4c" id="r_a0b45e13a61f6248ad5175fc8744a7d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b45e13a61f6248ad5175fc8744a7d4c">DPS_TBIST_CLEAR</a>&#160;&#160;&#160;0x04		/* Bit 2: BIST clear */</td></tr>
<tr class="separator:a0b45e13a61f6248ad5175fc8744a7d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e565fc48b7007a148d014b4dde06a52" id="r_a9e565fc48b7007a148d014b4dde06a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9e565fc48b7007a148d014b4dde06a52">DPS_TBIST_DONE</a>&#160;&#160;&#160;0x004		/* Bit 2: BIST done */</td></tr>
<tr class="separator:a9e565fc48b7007a148d014b4dde06a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76bcb992ee9eb2f64d2d3ccb636def15" id="r_a76bcb992ee9eb2f64d2d3ccb636def15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a76bcb992ee9eb2f64d2d3ccb636def15">DPS_TBIST_FAILED</a>&#160;&#160;&#160;0x7F8		/* Bit [10:3]: BIST fail */</td></tr>
<tr class="separator:a76bcb992ee9eb2f64d2d3ccb636def15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9b5cbae83feac41c2b268d9d01cda1" id="r_a9d9b5cbae83feac41c2b268d9d01cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>&#160;&#160;&#160;0x04300000</td></tr>
<tr class="separator:a9d9b5cbae83feac41c2b268d9d01cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad92df8715c06545824255c51ed469fe8" id="r_ad92df8715c06545824255c51ed469fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad92df8715c06545824255c51ed469fe8">MI_INIT_MODE_REG</a>&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:ad92df8715c06545824255c51ed469fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2f97f3aee1dfc54948a45084ec6cc3" id="r_a6a2f97f3aee1dfc54948a45084ec6cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a2f97f3aee1dfc54948a45084ec6cc3">MI_MODE_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#ad92df8715c06545824255c51ed469fe8">MI_INIT_MODE_REG</a></td></tr>
<tr class="separator:a6a2f97f3aee1dfc54948a45084ec6cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf059627e0a3300e9aae3b9c79f164ae" id="r_abf059627e0a3300e9aae3b9c79f164ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf059627e0a3300e9aae3b9c79f164ae">MI_CLR_INIT</a>&#160;&#160;&#160;0x0080		/* Bit  7: clear init mode */</td></tr>
<tr class="separator:abf059627e0a3300e9aae3b9c79f164ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c414d7ae9164c45f4b73c2cb0066ec" id="r_a16c414d7ae9164c45f4b73c2cb0066ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16c414d7ae9164c45f4b73c2cb0066ec">MI_SET_INIT</a>&#160;&#160;&#160;0x0100		/* Bit  8: set init mode */</td></tr>
<tr class="separator:a16c414d7ae9164c45f4b73c2cb0066ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93edff4b83b599fc0005c5234c937f75" id="r_a93edff4b83b599fc0005c5234c937f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93edff4b83b599fc0005c5234c937f75">MI_CLR_EBUS</a>&#160;&#160;&#160;0x0200		/* Bit  9: clear ebus <a class="el" href="structtest.html">test</a> */</td></tr>
<tr class="separator:a93edff4b83b599fc0005c5234c937f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ceab463ec128bcd5771b938b26763c" id="r_af0ceab463ec128bcd5771b938b26763c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0ceab463ec128bcd5771b938b26763c">MI_SET_EBUS</a>&#160;&#160;&#160;0x0400		/* Bit 10: set ebus <a class="el" href="structtest.html">test</a> mode */</td></tr>
<tr class="separator:af0ceab463ec128bcd5771b938b26763c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20dbee41a8ce84fcd8afff126a12f75" id="r_ac20dbee41a8ce84fcd8afff126a12f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac20dbee41a8ce84fcd8afff126a12f75">MI_CLR_DP_INTR</a>&#160;&#160;&#160;0x0800		/* Bit 11: clear dp interrupt */</td></tr>
<tr class="separator:ac20dbee41a8ce84fcd8afff126a12f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5801a484f8df536ad6573d21ecf715" id="r_aed5801a484f8df536ad6573d21ecf715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed5801a484f8df536ad6573d21ecf715">MI_CLR_RDRAM</a>&#160;&#160;&#160;0x1000		/* Bit 12: clear RDRAM reg */</td></tr>
<tr class="separator:aed5801a484f8df536ad6573d21ecf715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f567ae4139d0b1963eae6fce52f4c79" id="r_a6f567ae4139d0b1963eae6fce52f4c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6f567ae4139d0b1963eae6fce52f4c79">MI_SET_RDRAM</a>&#160;&#160;&#160;0x2000		/* Bit 13: set RDRAM reg mode */</td></tr>
<tr class="separator:a6f567ae4139d0b1963eae6fce52f4c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a361ce5f76558d9ad6e3dfc3acd1c06f4" id="r_a361ce5f76558d9ad6e3dfc3acd1c06f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a361ce5f76558d9ad6e3dfc3acd1c06f4">MI_MODE_INIT</a>&#160;&#160;&#160;0x0080		/* Bit  7: init mode */</td></tr>
<tr class="separator:a361ce5f76558d9ad6e3dfc3acd1c06f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9444e77dd8461488d8b73391ca0d7760" id="r_a9444e77dd8461488d8b73391ca0d7760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9444e77dd8461488d8b73391ca0d7760">MI_MODE_EBUS</a>&#160;&#160;&#160;0x0100		/* Bit  8: ebus <a class="el" href="structtest.html">test</a> mode */</td></tr>
<tr class="separator:a9444e77dd8461488d8b73391ca0d7760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2f7fe92e1638188a121ec4a4dfe0ac" id="r_a1a2f7fe92e1638188a121ec4a4dfe0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a2f7fe92e1638188a121ec4a4dfe0ac">MI_MODE_RDRAM</a>&#160;&#160;&#160;0x0200		/* Bit  9: RDRAM reg mode */</td></tr>
<tr class="separator:a1a2f7fe92e1638188a121ec4a4dfe0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62658a58ef0d576d720bd11d2c467305" id="r_a62658a58ef0d576d720bd11d2c467305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62658a58ef0d576d720bd11d2c467305">MI_VERSION_REG</a>&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:a62658a58ef0d576d720bd11d2c467305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39af55300ea2309f189f835003499cae" id="r_a39af55300ea2309f189f835003499cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a39af55300ea2309f189f835003499cae">MI_NOOP_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a62658a58ef0d576d720bd11d2c467305">MI_VERSION_REG</a></td></tr>
<tr class="separator:a39af55300ea2309f189f835003499cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2746c0015346c5d8efce63b1b8be95a" id="r_ab2746c0015346c5d8efce63b1b8be95a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab2746c0015346c5d8efce63b1b8be95a">MI_INTR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:ab2746c0015346c5d8efce63b1b8be95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb665f000c6b4fc53e2a5927ad2b9d45" id="r_abb665f000c6b4fc53e2a5927ad2b9d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb665f000c6b4fc53e2a5927ad2b9d45">MI_INTR_MASK_REG</a>&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x0C)</td></tr>
<tr class="separator:abb665f000c6b4fc53e2a5927ad2b9d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b21e494029fc8c3b282794e96e7285" id="r_a92b21e494029fc8c3b282794e96e7285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92b21e494029fc8c3b282794e96e7285">MI_INTR_SP</a>&#160;&#160;&#160;0x01		/* Bit 0: SP intr */</td></tr>
<tr class="separator:a92b21e494029fc8c3b282794e96e7285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34a484454f7cf060f985814d0af2c81" id="r_ac34a484454f7cf060f985814d0af2c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac34a484454f7cf060f985814d0af2c81">MI_INTR_SI</a>&#160;&#160;&#160;0x02		/* Bit 1: SI intr */</td></tr>
<tr class="separator:ac34a484454f7cf060f985814d0af2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d52d5c9f6c5c45685c10e40dd6df88b" id="r_a7d52d5c9f6c5c45685c10e40dd6df88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d52d5c9f6c5c45685c10e40dd6df88b">MI_INTR_AI</a>&#160;&#160;&#160;0x04		/* Bit 2: AI intr */</td></tr>
<tr class="separator:a7d52d5c9f6c5c45685c10e40dd6df88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9598982e34e5e13fed6dbb16890d1596" id="r_a9598982e34e5e13fed6dbb16890d1596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9598982e34e5e13fed6dbb16890d1596">MI_INTR_VI</a>&#160;&#160;&#160;0x08		/* Bit 3: VI intr */</td></tr>
<tr class="separator:a9598982e34e5e13fed6dbb16890d1596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29720422b6385bbb049db3b5b73255a9" id="r_a29720422b6385bbb049db3b5b73255a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29720422b6385bbb049db3b5b73255a9">MI_INTR_PI</a>&#160;&#160;&#160;0x10		/* Bit 4: PI intr */</td></tr>
<tr class="separator:a29720422b6385bbb049db3b5b73255a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa69a5f85f0b68ee2184b9cff279b833c" id="r_aa69a5f85f0b68ee2184b9cff279b833c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa69a5f85f0b68ee2184b9cff279b833c">MI_INTR_DP</a>&#160;&#160;&#160;0x20		/* Bit 5: DP intr */</td></tr>
<tr class="separator:aa69a5f85f0b68ee2184b9cff279b833c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4373ab01c71cc980acbf0fbbb8ca2d87" id="r_a4373ab01c71cc980acbf0fbbb8ca2d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4373ab01c71cc980acbf0fbbb8ca2d87">MI_INTR_MASK_CLR_SP</a>&#160;&#160;&#160;0x0001		/* Bit  0: clear SP mask */</td></tr>
<tr class="separator:a4373ab01c71cc980acbf0fbbb8ca2d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29231b9304ca42ae9c1a38ebbfdb4a6d" id="r_a29231b9304ca42ae9c1a38ebbfdb4a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29231b9304ca42ae9c1a38ebbfdb4a6d">MI_INTR_MASK_SET_SP</a>&#160;&#160;&#160;0x0002		/* Bit  1: set SP mask */</td></tr>
<tr class="separator:a29231b9304ca42ae9c1a38ebbfdb4a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab524ad693e6a005edf1159057848c158" id="r_ab524ad693e6a005edf1159057848c158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab524ad693e6a005edf1159057848c158">MI_INTR_MASK_CLR_SI</a>&#160;&#160;&#160;0x0004		/* Bit  2: clear SI mask */</td></tr>
<tr class="separator:ab524ad693e6a005edf1159057848c158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07f4c5d24d009d7b84ae77341fdc84f" id="r_ae07f4c5d24d009d7b84ae77341fdc84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae07f4c5d24d009d7b84ae77341fdc84f">MI_INTR_MASK_SET_SI</a>&#160;&#160;&#160;0x0008		/* Bit  3: set SI mask */</td></tr>
<tr class="separator:ae07f4c5d24d009d7b84ae77341fdc84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedefad6a1cdff2de93a7f64694541bf3" id="r_aedefad6a1cdff2de93a7f64694541bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedefad6a1cdff2de93a7f64694541bf3">MI_INTR_MASK_CLR_AI</a>&#160;&#160;&#160;0x0010		/* Bit  4: clear AI mask */</td></tr>
<tr class="separator:aedefad6a1cdff2de93a7f64694541bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44956e42a6cced0d6f49e0a20a53efbd" id="r_a44956e42a6cced0d6f49e0a20a53efbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44956e42a6cced0d6f49e0a20a53efbd">MI_INTR_MASK_SET_AI</a>&#160;&#160;&#160;0x0020		/* Bit  5: set AI mask */</td></tr>
<tr class="separator:a44956e42a6cced0d6f49e0a20a53efbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9624960675dba3253866c9f2176ebe5a" id="r_a9624960675dba3253866c9f2176ebe5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9624960675dba3253866c9f2176ebe5a">MI_INTR_MASK_CLR_VI</a>&#160;&#160;&#160;0x0040		/* Bit  6: clear VI mask */</td></tr>
<tr class="separator:a9624960675dba3253866c9f2176ebe5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae835ca0271aefb41f2049f1f56bc6f87" id="r_ae835ca0271aefb41f2049f1f56bc6f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae835ca0271aefb41f2049f1f56bc6f87">MI_INTR_MASK_SET_VI</a>&#160;&#160;&#160;0x0080		/* Bit  7: set VI mask */</td></tr>
<tr class="separator:ae835ca0271aefb41f2049f1f56bc6f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98142c73287a6e43c1a83c6529add3a4" id="r_a98142c73287a6e43c1a83c6529add3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98142c73287a6e43c1a83c6529add3a4">MI_INTR_MASK_CLR_PI</a>&#160;&#160;&#160;0x0100		/* Bit  8: clear PI mask */</td></tr>
<tr class="separator:a98142c73287a6e43c1a83c6529add3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5296e0f01f093ca274fd0a89b155ab4c" id="r_a5296e0f01f093ca274fd0a89b155ab4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5296e0f01f093ca274fd0a89b155ab4c">MI_INTR_MASK_SET_PI</a>&#160;&#160;&#160;0x0200		/* Bit  9: set PI mask */</td></tr>
<tr class="separator:a5296e0f01f093ca274fd0a89b155ab4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a570f49661f2ff5677a2bc5a1379dbcce" id="r_a570f49661f2ff5677a2bc5a1379dbcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a570f49661f2ff5677a2bc5a1379dbcce">MI_INTR_MASK_CLR_DP</a>&#160;&#160;&#160;0x0400		/* Bit 10: clear DP mask */</td></tr>
<tr class="separator:a570f49661f2ff5677a2bc5a1379dbcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d96e59d2cf113cd7e5bf993ccb2123" id="r_ae8d96e59d2cf113cd7e5bf993ccb2123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8d96e59d2cf113cd7e5bf993ccb2123">MI_INTR_MASK_SET_DP</a>&#160;&#160;&#160;0x0800		/* Bit 11: set DP mask */</td></tr>
<tr class="separator:ae8d96e59d2cf113cd7e5bf993ccb2123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af252248d94b43b973c4317a493e9518a" id="r_af252248d94b43b973c4317a493e9518a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af252248d94b43b973c4317a493e9518a">MI_INTR_MASK_SP</a>&#160;&#160;&#160;0x01		/* Bit 0: SP intr mask */</td></tr>
<tr class="separator:af252248d94b43b973c4317a493e9518a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9fdaad424116f796a38efb6e8aaf33" id="r_ace9fdaad424116f796a38efb6e8aaf33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace9fdaad424116f796a38efb6e8aaf33">MI_INTR_MASK_SI</a>&#160;&#160;&#160;0x02		/* Bit 1: SI intr mask */</td></tr>
<tr class="separator:ace9fdaad424116f796a38efb6e8aaf33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0017ef11ba676aa831a94d6f3bb0dc74" id="r_a0017ef11ba676aa831a94d6f3bb0dc74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0017ef11ba676aa831a94d6f3bb0dc74">MI_INTR_MASK_AI</a>&#160;&#160;&#160;0x04		/* Bit 2: AI intr mask */</td></tr>
<tr class="separator:a0017ef11ba676aa831a94d6f3bb0dc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf3cfc1208bd945b3894bc61ff2e4d3" id="r_a1cf3cfc1208bd945b3894bc61ff2e4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1cf3cfc1208bd945b3894bc61ff2e4d3">MI_INTR_MASK_VI</a>&#160;&#160;&#160;0x08		/* Bit 3: VI intr mask */</td></tr>
<tr class="separator:a1cf3cfc1208bd945b3894bc61ff2e4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53ed91fc6372fe5d62109ee98a03c3f4" id="r_a53ed91fc6372fe5d62109ee98a03c3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53ed91fc6372fe5d62109ee98a03c3f4">MI_INTR_MASK_PI</a>&#160;&#160;&#160;0x10		/* Bit 4: PI intr mask */</td></tr>
<tr class="separator:a53ed91fc6372fe5d62109ee98a03c3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb42c88f3c46a93d27784bf0f70a647" id="r_a2cb42c88f3c46a93d27784bf0f70a647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cb42c88f3c46a93d27784bf0f70a647">MI_INTR_MASK_DP</a>&#160;&#160;&#160;0x20		/* Bit 5: DP intr mask */</td></tr>
<tr class="separator:a2cb42c88f3c46a93d27784bf0f70a647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0837a008461f00deb30b1642ef0ed4" id="r_aae0837a008461f00deb30b1642ef0ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>&#160;&#160;&#160;0x04400000</td></tr>
<tr class="separator:aae0837a008461f00deb30b1642ef0ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7302c53297a8a9b2cde5bd71048e24" id="r_a5a7302c53297a8a9b2cde5bd71048e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a7302c53297a8a9b2cde5bd71048e24">VI_STATUS_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:a5a7302c53297a8a9b2cde5bd71048e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c5810c458fb6a9b597ff965f32e1d1" id="r_ae2c5810c458fb6a9b597ff965f32e1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2c5810c458fb6a9b597ff965f32e1d1">VI_CONTROL_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a5a7302c53297a8a9b2cde5bd71048e24">VI_STATUS_REG</a></td></tr>
<tr class="separator:ae2c5810c458fb6a9b597ff965f32e1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1719643f789249714343639beda6917a" id="r_a1719643f789249714343639beda6917a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1719643f789249714343639beda6917a">VI_ORIGIN_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:a1719643f789249714343639beda6917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01340d42f61864fc447129197c32302d" id="r_a01340d42f61864fc447129197c32302d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a01340d42f61864fc447129197c32302d">VI_DRAM_ADDR_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a1719643f789249714343639beda6917a">VI_ORIGIN_REG</a></td></tr>
<tr class="separator:a01340d42f61864fc447129197c32302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4138c8147efc92a9309dc2197ccac3bb" id="r_a4138c8147efc92a9309dc2197ccac3bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4138c8147efc92a9309dc2197ccac3bb">VI_WIDTH_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:a4138c8147efc92a9309dc2197ccac3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21e7407e4796159afbfe99714d116410" id="r_a21e7407e4796159afbfe99714d116410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21e7407e4796159afbfe99714d116410">VI_H_WIDTH_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a4138c8147efc92a9309dc2197ccac3bb">VI_WIDTH_REG</a></td></tr>
<tr class="separator:a21e7407e4796159afbfe99714d116410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15843286b09a49dff41ce29fd1560eaa" id="r_a15843286b09a49dff41ce29fd1560eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15843286b09a49dff41ce29fd1560eaa">VI_INTR_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x0C)</td></tr>
<tr class="separator:a15843286b09a49dff41ce29fd1560eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ede3034c477f227a8904cc548f099a" id="r_a08ede3034c477f227a8904cc548f099a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08ede3034c477f227a8904cc548f099a">VI_V_INTR_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a15843286b09a49dff41ce29fd1560eaa">VI_INTR_REG</a></td></tr>
<tr class="separator:a08ede3034c477f227a8904cc548f099a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d542452b93aa353a8ab53a60d1e9ad" id="r_a37d542452b93aa353a8ab53a60d1e9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37d542452b93aa353a8ab53a60d1e9ad">VI_CURRENT_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x10)</td></tr>
<tr class="separator:a37d542452b93aa353a8ab53a60d1e9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6bba18235eeebd0515cff53ca2d154" id="r_a0f6bba18235eeebd0515cff53ca2d154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f6bba18235eeebd0515cff53ca2d154">VI_V_CURRENT_LINE_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a37d542452b93aa353a8ab53a60d1e9ad">VI_CURRENT_REG</a></td></tr>
<tr class="separator:a0f6bba18235eeebd0515cff53ca2d154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c460023c679fc8935744bd7a915b773" id="r_a8c460023c679fc8935744bd7a915b773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c460023c679fc8935744bd7a915b773">VI_BURST_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x14)</td></tr>
<tr class="separator:a8c460023c679fc8935744bd7a915b773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7047ad9431943e334a4af90050c67b6e" id="r_a7047ad9431943e334a4af90050c67b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7047ad9431943e334a4af90050c67b6e">VI_TIMING_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a8c460023c679fc8935744bd7a915b773">VI_BURST_REG</a></td></tr>
<tr class="separator:a7047ad9431943e334a4af90050c67b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16465c417cc0231826fd02ba1f9894e7" id="r_a16465c417cc0231826fd02ba1f9894e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16465c417cc0231826fd02ba1f9894e7">VI_V_SYNC_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x18)</td></tr>
<tr class="separator:a16465c417cc0231826fd02ba1f9894e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a118172e25cb3a2553f6c995dc7d4c" id="r_ae8a118172e25cb3a2553f6c995dc7d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8a118172e25cb3a2553f6c995dc7d4c">VI_H_SYNC_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x1C)</td></tr>
<tr class="separator:ae8a118172e25cb3a2553f6c995dc7d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8061db4cd17cfe71ef5eb2510b10a9b9" id="r_a8061db4cd17cfe71ef5eb2510b10a9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8061db4cd17cfe71ef5eb2510b10a9b9">VI_LEAP_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x20)</td></tr>
<tr class="separator:a8061db4cd17cfe71ef5eb2510b10a9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77caee37c86a41ab6dc5723111c60ae3" id="r_a77caee37c86a41ab6dc5723111c60ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77caee37c86a41ab6dc5723111c60ae3">VI_H_SYNC_LEAP_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a8061db4cd17cfe71ef5eb2510b10a9b9">VI_LEAP_REG</a></td></tr>
<tr class="separator:a77caee37c86a41ab6dc5723111c60ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abadfe4519bb6146b068907a7828b21f0" id="r_abadfe4519bb6146b068907a7828b21f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abadfe4519bb6146b068907a7828b21f0">VI_H_START_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x24)</td></tr>
<tr class="separator:abadfe4519bb6146b068907a7828b21f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61d1af3a62d01e09cd758dc219b0bfd" id="r_aa61d1af3a62d01e09cd758dc219b0bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa61d1af3a62d01e09cd758dc219b0bfd">VI_H_VIDEO_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#abadfe4519bb6146b068907a7828b21f0">VI_H_START_REG</a></td></tr>
<tr class="separator:aa61d1af3a62d01e09cd758dc219b0bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cf08cec537e733ed36b65b696fbe70" id="r_a55cf08cec537e733ed36b65b696fbe70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55cf08cec537e733ed36b65b696fbe70">VI_V_START_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x28)</td></tr>
<tr class="separator:a55cf08cec537e733ed36b65b696fbe70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a541cf76b43fd32bf48831b57671e83" id="r_a9a541cf76b43fd32bf48831b57671e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a541cf76b43fd32bf48831b57671e83">VI_V_VIDEO_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a55cf08cec537e733ed36b65b696fbe70">VI_V_START_REG</a></td></tr>
<tr class="separator:a9a541cf76b43fd32bf48831b57671e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36f8f0b6740474ae0881d44e3a093330" id="r_a36f8f0b6740474ae0881d44e3a093330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a36f8f0b6740474ae0881d44e3a093330">VI_V_BURST_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x2C)</td></tr>
<tr class="separator:a36f8f0b6740474ae0881d44e3a093330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ddd799f7135fd0d9195166d8d04f6ed" id="r_a6ddd799f7135fd0d9195166d8d04f6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ddd799f7135fd0d9195166d8d04f6ed">VI_X_SCALE_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x30)</td></tr>
<tr class="separator:a6ddd799f7135fd0d9195166d8d04f6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38ee0ea45ba06bb669cdbd889a7672cc" id="r_a38ee0ea45ba06bb669cdbd889a7672cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a38ee0ea45ba06bb669cdbd889a7672cc">VI_Y_SCALE_REG</a>&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x34)</td></tr>
<tr class="separator:a38ee0ea45ba06bb669cdbd889a7672cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388c57dd9b8c0f1be370a761f3ed0452" id="r_a388c57dd9b8c0f1be370a761f3ed0452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a388c57dd9b8c0f1be370a761f3ed0452">VI_CTRL_TYPE_16</a>&#160;&#160;&#160;0x00002    /* Bit [1:0] pixel size: 16 bit */</td></tr>
<tr class="separator:a388c57dd9b8c0f1be370a761f3ed0452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450553af9305d088bdea908f2db5493d" id="r_a450553af9305d088bdea908f2db5493d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a450553af9305d088bdea908f2db5493d">VI_CTRL_TYPE_32</a>&#160;&#160;&#160;0x00003    /* Bit [1:0] pixel size: 32 bit */</td></tr>
<tr class="separator:a450553af9305d088bdea908f2db5493d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9205c771a4eca2269256c157f278f38a" id="r_a9205c771a4eca2269256c157f278f38a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9205c771a4eca2269256c157f278f38a">VI_CTRL_GAMMA_DITHER_ON</a>&#160;&#160;&#160;0x00004    /* Bit 2: default = on */</td></tr>
<tr class="separator:a9205c771a4eca2269256c157f278f38a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5815935def9cbfb7c5659cf01ddfedbc" id="r_a5815935def9cbfb7c5659cf01ddfedbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5815935def9cbfb7c5659cf01ddfedbc">VI_CTRL_GAMMA_ON</a>&#160;&#160;&#160;0x00008    /* Bit 3: default = on */</td></tr>
<tr class="separator:a5815935def9cbfb7c5659cf01ddfedbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec164e29c4fe891dd2c41b64bbc6d8bb" id="r_aec164e29c4fe891dd2c41b64bbc6d8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aec164e29c4fe891dd2c41b64bbc6d8bb">VI_CTRL_DIVOT_ON</a>&#160;&#160;&#160;0x00010    /* Bit 4: default = on */</td></tr>
<tr class="separator:aec164e29c4fe891dd2c41b64bbc6d8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7255445e5eb8437c239ebaef911e166b" id="r_a7255445e5eb8437c239ebaef911e166b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7255445e5eb8437c239ebaef911e166b">VI_CTRL_SERRATE_ON</a>&#160;&#160;&#160;0x00040    /* Bit 6: on if interlaced */</td></tr>
<tr class="separator:a7255445e5eb8437c239ebaef911e166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f3567a79ce1b440dd40f9b17bd4f9f" id="r_a22f3567a79ce1b440dd40f9b17bd4f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22f3567a79ce1b440dd40f9b17bd4f9f">VI_CTRL_ANTIALIAS_MASK</a>&#160;&#160;&#160;0x00300    /* Bit [9:8] anti-alias mode */</td></tr>
<tr class="separator:a22f3567a79ce1b440dd40f9b17bd4f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6a2894022a065f572de76ee3e5bacd" id="r_aab6a2894022a065f572de76ee3e5bacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab6a2894022a065f572de76ee3e5bacd">VI_CTRL_DITHER_FILTER_ON</a>&#160;&#160;&#160;0x10000    /* Bit 16: dither-filter mode */</td></tr>
<tr class="separator:aab6a2894022a065f572de76ee3e5bacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1be396cdf6e24425c1712606d335187" id="r_ad1be396cdf6e24425c1712606d335187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1be396cdf6e24425c1712606d335187">VI_NTSC_CLOCK</a>&#160;&#160;&#160;48681812        /* Hz = 48.681812 MHz */</td></tr>
<tr class="separator:ad1be396cdf6e24425c1712606d335187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e99cab896d06af4ee750b3f17c3faa" id="r_af2e99cab896d06af4ee750b3f17c3faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2e99cab896d06af4ee750b3f17c3faa">VI_PAL_CLOCK</a>&#160;&#160;&#160;49656530        /* Hz = 49.656530 MHz */</td></tr>
<tr class="separator:af2e99cab896d06af4ee750b3f17c3faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23593ac9889f5064035ba6ce92495736" id="r_a23593ac9889f5064035ba6ce92495736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23593ac9889f5064035ba6ce92495736">VI_MPAL_CLOCK</a>&#160;&#160;&#160;48628316        /* Hz = 48.628316 MHz */</td></tr>
<tr class="separator:a23593ac9889f5064035ba6ce92495736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c69d504f5861e5cdf00aed955e68253" id="r_a8c69d504f5861e5cdf00aed955e68253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>&#160;&#160;&#160;0x04500000</td></tr>
<tr class="separator:a8c69d504f5861e5cdf00aed955e68253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073eb5f8ab6db71f47cc21486e9b1b3a" id="r_a073eb5f8ab6db71f47cc21486e9b1b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a073eb5f8ab6db71f47cc21486e9b1b3a">AI_DRAM_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x00)	/* R0: DRAM address */</td></tr>
<tr class="separator:a073eb5f8ab6db71f47cc21486e9b1b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90158662a6bae7dd93fcf74bc0f56d87" id="r_a90158662a6bae7dd93fcf74bc0f56d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a90158662a6bae7dd93fcf74bc0f56d87">AI_LEN_REG</a>&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x04)	/* R1: Length */</td></tr>
<tr class="separator:a90158662a6bae7dd93fcf74bc0f56d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351b999fbd86e5af0a665a34056e0fa5" id="r_a351b999fbd86e5af0a665a34056e0fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a351b999fbd86e5af0a665a34056e0fa5">AI_CONTROL_REG</a>&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x08)	/* R2: DMA Control */</td></tr>
<tr class="separator:a351b999fbd86e5af0a665a34056e0fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e6489c61d96cc6ec53403b87f26042" id="r_ae1e6489c61d96cc6ec53403b87f26042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1e6489c61d96cc6ec53403b87f26042">AI_STATUS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x0C)	/* R3: Status */</td></tr>
<tr class="separator:ae1e6489c61d96cc6ec53403b87f26042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62db4a56ad4feb0f9114573f526ed7c1" id="r_a62db4a56ad4feb0f9114573f526ed7c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62db4a56ad4feb0f9114573f526ed7c1">AI_DACRATE_REG</a>&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x10)	/* R4: DAC rate 14-lsb*/</td></tr>
<tr class="separator:a62db4a56ad4feb0f9114573f526ed7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206f2314e9af042cc5dc4ed9f71b05f8" id="r_a206f2314e9af042cc5dc4ed9f71b05f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a206f2314e9af042cc5dc4ed9f71b05f8">AI_BITRATE_REG</a>&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x14)	/* R5: Bit rate 4-lsb */</td></tr>
<tr class="separator:a206f2314e9af042cc5dc4ed9f71b05f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275e5b0e0197a2931f5998d7cbbefbda" id="r_a275e5b0e0197a2931f5998d7cbbefbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a275e5b0e0197a2931f5998d7cbbefbda">AI_CONTROL_DMA_ON</a>&#160;&#160;&#160;0x01			/* LSB = 1: DMA enable*/</td></tr>
<tr class="separator:a275e5b0e0197a2931f5998d7cbbefbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d180eaedab99911b274fd922033f99" id="r_a08d180eaedab99911b274fd922033f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08d180eaedab99911b274fd922033f99">AI_CONTROL_DMA_OFF</a>&#160;&#160;&#160;0x00			/* LSB = 1: DMA enable*/</td></tr>
<tr class="separator:a08d180eaedab99911b274fd922033f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d91aec840d383e5cbae1464ad0e950" id="r_af3d91aec840d383e5cbae1464ad0e950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af3d91aec840d383e5cbae1464ad0e950">AI_STATUS_FIFO_FULL</a>&#160;&#160;&#160;0x80000000		/* Bit 31: full */</td></tr>
<tr class="separator:af3d91aec840d383e5cbae1464ad0e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0422b30c77f7c7f0508bbed98fca6ebe" id="r_a0422b30c77f7c7f0508bbed98fca6ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0422b30c77f7c7f0508bbed98fca6ebe">AI_STATUS_DMA_BUSY</a>&#160;&#160;&#160;0x40000000		/* Bit 30: busy */</td></tr>
<tr class="separator:a0422b30c77f7c7f0508bbed98fca6ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35893fac37963f65b70860bff7dd724" id="r_af35893fac37963f65b70860bff7dd724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af35893fac37963f65b70860bff7dd724">AI_MAX_DAC_RATE</a>&#160;&#160;&#160;16384           /* 14-bit+1 */</td></tr>
<tr class="separator:af35893fac37963f65b70860bff7dd724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3586def10527e46257f8c65aff44a7e" id="r_ae3586def10527e46257f8c65aff44a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3586def10527e46257f8c65aff44a7e">AI_MIN_DAC_RATE</a>&#160;&#160;&#160;132</td></tr>
<tr class="separator:ae3586def10527e46257f8c65aff44a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a776ce61b8e7aea5173fa3ba57a648" id="r_af6a776ce61b8e7aea5173fa3ba57a648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af6a776ce61b8e7aea5173fa3ba57a648">AI_MAX_BIT_RATE</a>&#160;&#160;&#160;16              /* 4-bit+1 */</td></tr>
<tr class="separator:af6a776ce61b8e7aea5173fa3ba57a648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41f5f7740e707bef321757b5b5895dc" id="r_af41f5f7740e707bef321757b5b5895dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af41f5f7740e707bef321757b5b5895dc">AI_MIN_BIT_RATE</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:af41f5f7740e707bef321757b5b5895dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b9dc5d02f7409913b6258bdf3c2be4" id="r_ae6b9dc5d02f7409913b6258bdf3c2be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6b9dc5d02f7409913b6258bdf3c2be4">AI_NTSC_MAX_FREQ</a>&#160;&#160;&#160;368000          /* 368 KHz */</td></tr>
<tr class="separator:ae6b9dc5d02f7409913b6258bdf3c2be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0931d7858c58576044e2428078b6d3aa" id="r_a0931d7858c58576044e2428078b6d3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0931d7858c58576044e2428078b6d3aa">AI_NTSC_MIN_FREQ</a>&#160;&#160;&#160;3000            /*   3 KHz ~ 2971 Hz */</td></tr>
<tr class="separator:a0931d7858c58576044e2428078b6d3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1eef3f015328fd0c1f70f89fd322e5" id="r_a9a1eef3f015328fd0c1f70f89fd322e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a1eef3f015328fd0c1f70f89fd322e5">AI_PAL_MAX_FREQ</a>&#160;&#160;&#160;376000          /* 376 KHz */</td></tr>
<tr class="separator:a9a1eef3f015328fd0c1f70f89fd322e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902afc19ba9cd4d097b59a248e096f49" id="r_a902afc19ba9cd4d097b59a248e096f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902afc19ba9cd4d097b59a248e096f49">AI_PAL_MIN_FREQ</a>&#160;&#160;&#160;3050            /*   3 KHz ~ 3031 Hz */</td></tr>
<tr class="separator:a902afc19ba9cd4d097b59a248e096f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a293fb50f8a3d426378c2215d13d19" id="r_aa0a293fb50f8a3d426378c2215d13d19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa0a293fb50f8a3d426378c2215d13d19">AI_MPAL_MAX_FREQ</a>&#160;&#160;&#160;368000          /* 368 KHz */</td></tr>
<tr class="separator:aa0a293fb50f8a3d426378c2215d13d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404628e3f4f1a8c29b324eaf59e4a120" id="r_a404628e3f4f1a8c29b324eaf59e4a120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a404628e3f4f1a8c29b324eaf59e4a120">AI_MPAL_MIN_FREQ</a>&#160;&#160;&#160;3000            /*   3 KHz ~ 2968 Hz */</td></tr>
<tr class="separator:a404628e3f4f1a8c29b324eaf59e4a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37112e4dd2141c5dd3399d6285b00ad0" id="r_a37112e4dd2141c5dd3399d6285b00ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>&#160;&#160;&#160;0x04600000</td></tr>
<tr class="separator:a37112e4dd2141c5dd3399d6285b00ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9449529cf83b7331e5b9a08b2b0c51" id="r_ace9449529cf83b7331e5b9a08b2b0c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace9449529cf83b7331e5b9a08b2b0c51">PI_DRAM_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x00)	/* DRAM address */</td></tr>
<tr class="separator:ace9449529cf83b7331e5b9a08b2b0c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed0be9d1b2f9b67d2032e8d584d4661" id="r_a2ed0be9d1b2f9b67d2032e8d584d4661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ed0be9d1b2f9b67d2032e8d584d4661">PI_CART_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:a2ed0be9d1b2f9b67d2032e8d584d4661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f6a5b61722c565cb43ca7040a7da91" id="r_a69f6a5b61722c565cb43ca7040a7da91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a69f6a5b61722c565cb43ca7040a7da91">PI_RD_LEN_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:a69f6a5b61722c565cb43ca7040a7da91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb4ca496bff03076a9f899ffa87f993" id="r_acbb4ca496bff03076a9f899ffa87f993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbb4ca496bff03076a9f899ffa87f993">PI_WR_LEN_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x0C)</td></tr>
<tr class="separator:acbb4ca496bff03076a9f899ffa87f993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99410e380b8e68ae6c1ee53ad70ab920" id="r_a99410e380b8e68ae6c1ee53ad70ab920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99410e380b8e68ae6c1ee53ad70ab920">PI_STATUS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x10)</td></tr>
<tr class="separator:a99410e380b8e68ae6c1ee53ad70ab920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542644a8d4207743fc96528c181c5601" id="r_a542644a8d4207743fc96528c181c5601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a542644a8d4207743fc96528c181c5601">PI_BSD_DOM1_LAT_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x14)</td></tr>
<tr class="separator:a542644a8d4207743fc96528c181c5601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6aa222b5a81bd1a22cce49a02dbb763" id="r_ab6aa222b5a81bd1a22cce49a02dbb763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6aa222b5a81bd1a22cce49a02dbb763">PI_BSD_DOM1_PWD_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x18)</td></tr>
<tr class="separator:ab6aa222b5a81bd1a22cce49a02dbb763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583792bb4f77e267e0ef549445f46449" id="r_a583792bb4f77e267e0ef549445f46449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a583792bb4f77e267e0ef549445f46449">PI_BSD_DOM1_PGS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x1C)    /*   page size */</td></tr>
<tr class="separator:a583792bb4f77e267e0ef549445f46449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9822249967b69783b775f1abc2d165" id="r_afb9822249967b69783b775f1abc2d165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb9822249967b69783b775f1abc2d165">PI_BSD_DOM1_RLS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x20)</td></tr>
<tr class="separator:afb9822249967b69783b775f1abc2d165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa6c9bf7ce7dae3c1445138aaf9d3c0" id="r_a5fa6c9bf7ce7dae3c1445138aaf9d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fa6c9bf7ce7dae3c1445138aaf9d3c0">PI_BSD_DOM2_LAT_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x24)    /* Domain 2 latency */</td></tr>
<tr class="separator:a5fa6c9bf7ce7dae3c1445138aaf9d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46eef774c6670d30da448d344d12295f" id="r_a46eef774c6670d30da448d344d12295f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46eef774c6670d30da448d344d12295f">PI_BSD_DOM2_PWD_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x28)    /*   pulse width */</td></tr>
<tr class="separator:a46eef774c6670d30da448d344d12295f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fd8bab4a431b3faeee37e9a019c7034" id="r_a1fd8bab4a431b3faeee37e9a019c7034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1fd8bab4a431b3faeee37e9a019c7034">PI_BSD_DOM2_PGS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x2C)    /*   page size */</td></tr>
<tr class="separator:a1fd8bab4a431b3faeee37e9a019c7034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f2148aabc848539b94fe0c5ab79166" id="r_a99f2148aabc848539b94fe0c5ab79166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99f2148aabc848539b94fe0c5ab79166">PI_BSD_DOM2_RLS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x30)    /*   release duration */</td></tr>
<tr class="separator:a99f2148aabc848539b94fe0c5ab79166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309c0be63f412940c58fd0249a4caaa2" id="r_a309c0be63f412940c58fd0249a4caaa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a309c0be63f412940c58fd0249a4caaa2">PI_DOMAIN1_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a542644a8d4207743fc96528c181c5601">PI_BSD_DOM1_LAT_REG</a></td></tr>
<tr class="separator:a309c0be63f412940c58fd0249a4caaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9348385256f5bce23191e12442578f5" id="r_ae9348385256f5bce23191e12442578f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9348385256f5bce23191e12442578f5">PI_DOMAIN2_REG</a>&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a5fa6c9bf7ce7dae3c1445138aaf9d3c0">PI_BSD_DOM2_LAT_REG</a></td></tr>
<tr class="separator:ae9348385256f5bce23191e12442578f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36db9026ad87645945271ed906be7de" id="r_ad36db9026ad87645945271ed906be7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad36db9026ad87645945271ed906be7de">PI_DOM_LAT_OFS</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ad36db9026ad87645945271ed906be7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10332577af657891ebdb8afe916e4848" id="r_a10332577af657891ebdb8afe916e4848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10332577af657891ebdb8afe916e4848">PI_DOM_PWD_OFS</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a10332577af657891ebdb8afe916e4848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9f882cc6dbb88c3d554ea851fe27bf" id="r_aab9f882cc6dbb88c3d554ea851fe27bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab9f882cc6dbb88c3d554ea851fe27bf">PI_DOM_PGS_OFS</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:aab9f882cc6dbb88c3d554ea851fe27bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7fdf422e5aded78bf620ed8efa73a6" id="r_a1a7fdf422e5aded78bf620ed8efa73a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a7fdf422e5aded78bf620ed8efa73a6">PI_DOM_RLS_OFS</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:a1a7fdf422e5aded78bf620ed8efa73a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af401a56499cca3cc25b19defa3d5dcc8" id="r_af401a56499cca3cc25b19defa3d5dcc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af401a56499cca3cc25b19defa3d5dcc8">PI_STATUS_ERROR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:af401a56499cca3cc25b19defa3d5dcc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd66f53b97aed895b5d032c824bf384a" id="r_acd66f53b97aed895b5d032c824bf384a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd66f53b97aed895b5d032c824bf384a">PI_STATUS_IO_BUSY</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:acd66f53b97aed895b5d032c824bf384a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d5ee8aff563bfe2a9a39fe86b524aa" id="r_a60d5ee8aff563bfe2a9a39fe86b524aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60d5ee8aff563bfe2a9a39fe86b524aa">PI_STATUS_DMA_BUSY</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a60d5ee8aff563bfe2a9a39fe86b524aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d9632f52d464a1d5be7e9c12c4c4fac" id="r_a9d9632f52d464a1d5be7e9c12c4c4fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d9632f52d464a1d5be7e9c12c4c4fac">PI_STATUS_RESET</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="separator:a9d9632f52d464a1d5be7e9c12c4c4fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19d8b00973b8de7b244a46f07ed16ae3" id="r_a19d8b00973b8de7b244a46f07ed16ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19d8b00973b8de7b244a46f07ed16ae3">PI_SET_RESET</a>&#160;&#160;&#160;<a class="el" href="#a9d9632f52d464a1d5be7e9c12c4c4fac">PI_STATUS_RESET</a></td></tr>
<tr class="separator:a19d8b00973b8de7b244a46f07ed16ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56e63d845e94523e700307d5b9e8513" id="r_af56e63d845e94523e700307d5b9e8513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af56e63d845e94523e700307d5b9e8513">PI_STATUS_CLR_INTR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="separator:af56e63d845e94523e700307d5b9e8513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78c18377f92fa344889e82c4e7d3492" id="r_af78c18377f92fa344889e82c4e7d3492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af78c18377f92fa344889e82c4e7d3492">PI_CLR_INTR</a>&#160;&#160;&#160;<a class="el" href="#af56e63d845e94523e700307d5b9e8513">PI_STATUS_CLR_INTR</a></td></tr>
<tr class="separator:af78c18377f92fa344889e82c4e7d3492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c74bc439d8f2dcecdafa0f9e721a31c" id="r_a9c74bc439d8f2dcecdafa0f9e721a31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c74bc439d8f2dcecdafa0f9e721a31c">PI_DMA_BUFFER_SIZE</a>&#160;&#160;&#160;128</td></tr>
<tr class="separator:a9c74bc439d8f2dcecdafa0f9e721a31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d836094b3fa873f7ba55b66d2c8ed5f" id="r_a8d836094b3fa873f7ba55b66d2c8ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8d836094b3fa873f7ba55b66d2c8ed5f">PI_DOM1_ADDR1</a>&#160;&#160;&#160;0x06000000	/* to 0x07FFFFFF */</td></tr>
<tr class="separator:a8d836094b3fa873f7ba55b66d2c8ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1030eecbc5ece35f5910a0281aafd0d" id="r_ac1030eecbc5ece35f5910a0281aafd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1030eecbc5ece35f5910a0281aafd0d">PI_DOM1_ADDR2</a>&#160;&#160;&#160;0x10000000	/* to 0x1FBFFFFF */</td></tr>
<tr class="separator:ac1030eecbc5ece35f5910a0281aafd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c45867d5be1b8a6fc24432c7589964" id="r_a51c45867d5be1b8a6fc24432c7589964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51c45867d5be1b8a6fc24432c7589964">PI_DOM1_ADDR3</a>&#160;&#160;&#160;0x1FD00000	/* to 0x7FFFFFFF */</td></tr>
<tr class="separator:a51c45867d5be1b8a6fc24432c7589964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f4c84eacfb9659b57e65408a481b02" id="r_a15f4c84eacfb9659b57e65408a481b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15f4c84eacfb9659b57e65408a481b02">PI_DOM2_ADDR1</a>&#160;&#160;&#160;0x05000000	/* to 0x05FFFFFF */</td></tr>
<tr class="separator:a15f4c84eacfb9659b57e65408a481b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e6fb2c916e1a42a99c7fcf1a07160c" id="r_a31e6fb2c916e1a42a99c7fcf1a07160c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31e6fb2c916e1a42a99c7fcf1a07160c">PI_DOM2_ADDR2</a>&#160;&#160;&#160;0x08000000	/* to 0x0FFFFFFF */</td></tr>
<tr class="separator:a31e6fb2c916e1a42a99c7fcf1a07160c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25eb1b24e0be39a1ffd6a93c01424bf" id="r_ae25eb1b24e0be39a1ffd6a93c01424bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>&#160;&#160;&#160;0x04700000</td></tr>
<tr class="separator:ae25eb1b24e0be39a1ffd6a93c01424bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa83cf90503b2687867117fa38f7d1b" id="r_aeaa83cf90503b2687867117fa38f7d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeaa83cf90503b2687867117fa38f7d1b">RI_MODE_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x00)</td></tr>
<tr class="separator:aeaa83cf90503b2687867117fa38f7d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf2bb0e29e87e3faa475a63b31ff2d1" id="r_aedf2bb0e29e87e3faa475a63b31ff2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedf2bb0e29e87e3faa475a63b31ff2d1">RI_CONFIG_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x04)</td></tr>
<tr class="separator:aedf2bb0e29e87e3faa475a63b31ff2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0162c2b550241d56fdaff4feaa2da3bf" id="r_a0162c2b550241d56fdaff4feaa2da3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0162c2b550241d56fdaff4feaa2da3bf">RI_CURRENT_LOAD_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x08)</td></tr>
<tr class="separator:a0162c2b550241d56fdaff4feaa2da3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30704a217cd3ad451f297d9d0a6f5156" id="r_a30704a217cd3ad451f297d9d0a6f5156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30704a217cd3ad451f297d9d0a6f5156">RI_SELECT_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x0C)</td></tr>
<tr class="separator:a30704a217cd3ad451f297d9d0a6f5156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a6b06129fe89e0148cf33999235759" id="r_a08a6b06129fe89e0148cf33999235759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08a6b06129fe89e0148cf33999235759">RI_REFRESH_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x10)</td></tr>
<tr class="separator:a08a6b06129fe89e0148cf33999235759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db48cbe780e318818ec4e39384507f9" id="r_a6db48cbe780e318818ec4e39384507f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6db48cbe780e318818ec4e39384507f9">RI_COUNT_REG</a>&#160;&#160;&#160;<a class="el" href="#a08a6b06129fe89e0148cf33999235759">RI_REFRESH_REG</a></td></tr>
<tr class="separator:a6db48cbe780e318818ec4e39384507f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1901f75b2ed05c6ae8e87fcd918c35c2" id="r_a1901f75b2ed05c6ae8e87fcd918c35c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1901f75b2ed05c6ae8e87fcd918c35c2">RI_LATENCY_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x14)</td></tr>
<tr class="separator:a1901f75b2ed05c6ae8e87fcd918c35c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364e5b8609ee52af4553cc4807b9b4af" id="r_a364e5b8609ee52af4553cc4807b9b4af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a364e5b8609ee52af4553cc4807b9b4af">RI_RERROR_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x18)</td></tr>
<tr class="separator:a364e5b8609ee52af4553cc4807b9b4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf327e3c1435e6b20851faf9e13dcba1" id="r_abf327e3c1435e6b20851faf9e13dcba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf327e3c1435e6b20851faf9e13dcba1">RI_WERROR_REG</a>&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x1C)</td></tr>
<tr class="separator:abf327e3c1435e6b20851faf9e13dcba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef030e93866510dca67df1be8263ba4" id="r_a2ef030e93866510dca67df1be8263ba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>&#160;&#160;&#160;0x04800000</td></tr>
<tr class="separator:a2ef030e93866510dca67df1be8263ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ea938e38e20461aa376f6f4f218bbe" id="r_a20ea938e38e20461aa376f6f4f218bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20ea938e38e20461aa376f6f4f218bbe">SI_DRAM_ADDR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x00)	/* R0: DRAM address */</td></tr>
<tr class="separator:a20ea938e38e20461aa376f6f4f218bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445fa45861dbf8a5dbabb9c2ea8618f6" id="r_a445fa45861dbf8a5dbabb9c2ea8618f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a445fa45861dbf8a5dbabb9c2ea8618f6">SI_PIF_ADDR_RD64B_REG</a>&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x04)	/* R1: 64<a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba3f2a77ecd272aa6d6b5902faa5e5fc68">B</a> PIF-&gt;DRAM */</td></tr>
<tr class="separator:a445fa45861dbf8a5dbabb9c2ea8618f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec10ec12587faee2fa7a14b1afb56c0" id="r_a5ec10ec12587faee2fa7a14b1afb56c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5ec10ec12587faee2fa7a14b1afb56c0">SI_PIF_ADDR_WR64B_REG</a>&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x10)	/* R4: 64<a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba3f2a77ecd272aa6d6b5902faa5e5fc68">B</a> DRAM-&gt;PIF */</td></tr>
<tr class="separator:a5ec10ec12587faee2fa7a14b1afb56c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab557675b7c6ec208fb67fae9c4119f00" id="r_ab557675b7c6ec208fb67fae9c4119f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab557675b7c6ec208fb67fae9c4119f00">SI_STATUS_REG</a>&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x18)	/* R6: Status */</td></tr>
<tr class="separator:ab557675b7c6ec208fb67fae9c4119f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa522bd708d3dd1df64a630a520db3b4c" id="r_aa522bd708d3dd1df64a630a520db3b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa522bd708d3dd1df64a630a520db3b4c">SI_STATUS_DMA_BUSY</a>&#160;&#160;&#160;0x0001</td></tr>
<tr class="separator:aa522bd708d3dd1df64a630a520db3b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597e7606f5c49e5d2cebc263841da20e" id="r_a597e7606f5c49e5d2cebc263841da20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a597e7606f5c49e5d2cebc263841da20e">SI_STATUS_RD_BUSY</a>&#160;&#160;&#160;0x0002</td></tr>
<tr class="separator:a597e7606f5c49e5d2cebc263841da20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cf3de7e8a68a3bc0ba2fcaae369f28e" id="r_a5cf3de7e8a68a3bc0ba2fcaae369f28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5cf3de7e8a68a3bc0ba2fcaae369f28e">SI_STATUS_DMA_ERROR</a>&#160;&#160;&#160;0x0008</td></tr>
<tr class="separator:a5cf3de7e8a68a3bc0ba2fcaae369f28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1062eb5b79c8719ec104d7ca9168c78" id="r_ad1062eb5b79c8719ec104d7ca9168c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad1062eb5b79c8719ec104d7ca9168c78">SI_STATUS_INTERRUPT</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="separator:ad1062eb5b79c8719ec104d7ca9168c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1344e531a7df5e25dd57463af8728ba7" id="r_a1344e531a7df5e25dd57463af8728ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>&#160;&#160;&#160;0x18000000</td></tr>
<tr class="separator:a1344e531a7df5e25dd57463af8728ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74fc0e4c95fb4432082b3b275f6e2f3c" id="r_a74fc0e4c95fb4432082b3b275f6e2f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74fc0e4c95fb4432082b3b275f6e2f3c">GIO_GIO_INTR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>+0x000)</td></tr>
<tr class="separator:a74fc0e4c95fb4432082b3b275f6e2f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4272a6fb3ae92ca00f0cada28e7bf8" id="r_ace4272a6fb3ae92ca00f0cada28e7bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ace4272a6fb3ae92ca00f0cada28e7bf8">GIO_GIO_SYNC_REG</a>&#160;&#160;&#160;(<a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>+0x400)</td></tr>
<tr class="separator:ace4272a6fb3ae92ca00f0cada28e7bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ca72121fddf27e6612482f221e9e68" id="r_a23ca72121fddf27e6612482f221e9e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23ca72121fddf27e6612482f221e9e68">GIO_CART_INTR_REG</a>&#160;&#160;&#160;(<a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>+0x800)</td></tr>
<tr class="separator:a23ca72121fddf27e6612482f221e9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a8c69d504f5861e5cdf00aed955e68253" name="a8c69d504f5861e5cdf00aed955e68253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c69d504f5861e5cdf00aed955e68253">&#9670;&#160;</a></span>AI_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_BASE_REG&#160;&#160;&#160;0x04500000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a206f2314e9af042cc5dc4ed9f71b05f8" name="a206f2314e9af042cc5dc4ed9f71b05f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206f2314e9af042cc5dc4ed9f71b05f8">&#9670;&#160;</a></span>AI_BITRATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_BITRATE_REG&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x14)	/* R5: Bit rate 4-lsb */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08d180eaedab99911b274fd922033f99" name="a08d180eaedab99911b274fd922033f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d180eaedab99911b274fd922033f99">&#9670;&#160;</a></span>AI_CONTROL_DMA_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_CONTROL_DMA_OFF&#160;&#160;&#160;0x00			/* LSB = 1: DMA enable*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275e5b0e0197a2931f5998d7cbbefbda" name="a275e5b0e0197a2931f5998d7cbbefbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275e5b0e0197a2931f5998d7cbbefbda">&#9670;&#160;</a></span>AI_CONTROL_DMA_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_CONTROL_DMA_ON&#160;&#160;&#160;0x01			/* LSB = 1: DMA enable*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a351b999fbd86e5af0a665a34056e0fa5" name="a351b999fbd86e5af0a665a34056e0fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351b999fbd86e5af0a665a34056e0fa5">&#9670;&#160;</a></span>AI_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_CONTROL_REG&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x08)	/* R2: DMA Control */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62db4a56ad4feb0f9114573f526ed7c1" name="a62db4a56ad4feb0f9114573f526ed7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62db4a56ad4feb0f9114573f526ed7c1">&#9670;&#160;</a></span>AI_DACRATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_DACRATE_REG&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x10)	/* R4: DAC rate 14-lsb*/</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a073eb5f8ab6db71f47cc21486e9b1b3a" name="a073eb5f8ab6db71f47cc21486e9b1b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073eb5f8ab6db71f47cc21486e9b1b3a">&#9670;&#160;</a></span>AI_DRAM_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_DRAM_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x00)	/* R0: DRAM address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90158662a6bae7dd93fcf74bc0f56d87" name="a90158662a6bae7dd93fcf74bc0f56d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90158662a6bae7dd93fcf74bc0f56d87">&#9670;&#160;</a></span>AI_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_LEN_REG&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x04)	/* R1: Length */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6a776ce61b8e7aea5173fa3ba57a648" name="af6a776ce61b8e7aea5173fa3ba57a648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a776ce61b8e7aea5173fa3ba57a648">&#9670;&#160;</a></span>AI_MAX_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_MAX_BIT_RATE&#160;&#160;&#160;16              /* 4-bit+1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af35893fac37963f65b70860bff7dd724" name="af35893fac37963f65b70860bff7dd724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35893fac37963f65b70860bff7dd724">&#9670;&#160;</a></span>AI_MAX_DAC_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_MAX_DAC_RATE&#160;&#160;&#160;16384           /* 14-bit+1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af41f5f7740e707bef321757b5b5895dc" name="af41f5f7740e707bef321757b5b5895dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af41f5f7740e707bef321757b5b5895dc">&#9670;&#160;</a></span>AI_MIN_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_MIN_BIT_RATE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3586def10527e46257f8c65aff44a7e" name="ae3586def10527e46257f8c65aff44a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3586def10527e46257f8c65aff44a7e">&#9670;&#160;</a></span>AI_MIN_DAC_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_MIN_DAC_RATE&#160;&#160;&#160;132</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a293fb50f8a3d426378c2215d13d19" name="aa0a293fb50f8a3d426378c2215d13d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a293fb50f8a3d426378c2215d13d19">&#9670;&#160;</a></span>AI_MPAL_MAX_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_MPAL_MAX_FREQ&#160;&#160;&#160;368000          /* 368 KHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a404628e3f4f1a8c29b324eaf59e4a120" name="a404628e3f4f1a8c29b324eaf59e4a120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404628e3f4f1a8c29b324eaf59e4a120">&#9670;&#160;</a></span>AI_MPAL_MIN_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_MPAL_MIN_FREQ&#160;&#160;&#160;3000            /*   3 KHz ~ 2968 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6b9dc5d02f7409913b6258bdf3c2be4" name="ae6b9dc5d02f7409913b6258bdf3c2be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b9dc5d02f7409913b6258bdf3c2be4">&#9670;&#160;</a></span>AI_NTSC_MAX_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_NTSC_MAX_FREQ&#160;&#160;&#160;368000          /* 368 KHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0931d7858c58576044e2428078b6d3aa" name="a0931d7858c58576044e2428078b6d3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0931d7858c58576044e2428078b6d3aa">&#9670;&#160;</a></span>AI_NTSC_MIN_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_NTSC_MIN_FREQ&#160;&#160;&#160;3000            /*   3 KHz ~ 2971 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a1eef3f015328fd0c1f70f89fd322e5" name="a9a1eef3f015328fd0c1f70f89fd322e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1eef3f015328fd0c1f70f89fd322e5">&#9670;&#160;</a></span>AI_PAL_MAX_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_PAL_MAX_FREQ&#160;&#160;&#160;376000          /* 376 KHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a902afc19ba9cd4d097b59a248e096f49" name="a902afc19ba9cd4d097b59a248e096f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902afc19ba9cd4d097b59a248e096f49">&#9670;&#160;</a></span>AI_PAL_MIN_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_PAL_MIN_FREQ&#160;&#160;&#160;3050            /*   3 KHz ~ 3031 Hz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0422b30c77f7c7f0508bbed98fca6ebe" name="a0422b30c77f7c7f0508bbed98fca6ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0422b30c77f7c7f0508bbed98fca6ebe">&#9670;&#160;</a></span>AI_STATUS_DMA_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_STATUS_DMA_BUSY&#160;&#160;&#160;0x40000000		/* Bit 30: busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3d91aec840d383e5cbae1464ad0e950" name="af3d91aec840d383e5cbae1464ad0e950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3d91aec840d383e5cbae1464ad0e950">&#9670;&#160;</a></span>AI_STATUS_FIFO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_STATUS_FIFO_FULL&#160;&#160;&#160;0x80000000		/* Bit 31: full */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1e6489c61d96cc6ec53403b87f26042" name="ae1e6489c61d96cc6ec53403b87f26042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e6489c61d96cc6ec53403b87f26042">&#9670;&#160;</a></span>AI_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AI_STATUS_REG&#160;&#160;&#160;(<a class="el" href="#a8c69d504f5861e5cdf00aed955e68253">AI_BASE_REG</a>+0x0C)	/* R3: Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66fd06fd304f8417d9a1e0994101229a" name="a66fd06fd304f8417d9a1e0994101229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66fd06fd304f8417d9a1e0994101229a">&#9670;&#160;</a></span>CHNL_ERR_COLLISION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHNL_ERR_COLLISION&#160;&#160;&#160;0x40	/* Bit 6 (Tx): <a class="el" href="structCollision.html">Collision</a> error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a713a1b528e0c686270808b4a3d79bdeb" name="a713a1b528e0c686270808b4a3d79bdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a713a1b528e0c686270808b4a3d79bdeb">&#9670;&#160;</a></span>CHNL_ERR_FRAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHNL_ERR_FRAME&#160;&#160;&#160;0x80	/* Bit 7 (Tx): Frame error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a476777e993dd8e1e337fa38cac7cfb47" name="a476777e993dd8e1e337fa38cac7cfb47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a476777e993dd8e1e337fa38cac7cfb47">&#9670;&#160;</a></span>CHNL_ERR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHNL_ERR_MASK&#160;&#160;&#160;0xC0	/* Bit 6-7: channel errors */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad91484cc14f5308e68413b7f48d593d8" name="ad91484cc14f5308e68413b7f48d593d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91484cc14f5308e68413b7f48d593d8">&#9670;&#160;</a></span>CHNL_ERR_NORESP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHNL_ERR_NORESP&#160;&#160;&#160;0x80	/* Bit 7 (Rx): No response error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a021358f4eaae21094bb78ff24d1a8202" name="a021358f4eaae21094bb78ff24d1a8202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021358f4eaae21094bb78ff24d1a8202">&#9670;&#160;</a></span>CHNL_ERR_OVERRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CHNL_ERR_OVERRUN&#160;&#160;&#160;0x40	/* Bit 6 (Rx): Overrun error */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae602d36eefe4cf9abfd70132997ceb7" name="aae602d36eefe4cf9abfd70132997ceb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae602d36eefe4cf9abfd70132997ceb7">&#9670;&#160;</a></span>DEVICE_TYPE_64DD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_TYPE_64DD&#160;&#160;&#160;2	/* 64 Disk Drive */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85bd006fef57769520ccd8b47647d20e" name="a85bd006fef57769520ccd8b47647d20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85bd006fef57769520ccd8b47647d20e">&#9670;&#160;</a></span>DEVICE_TYPE_BULK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_TYPE_BULK&#160;&#160;&#160;1	/* ROM bulk */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dfad442d91d5c61753008d3bf13e48e" name="a8dfad442d91d5c61753008d3bf13e48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfad442d91d5c61753008d3bf13e48e">&#9670;&#160;</a></span>DEVICE_TYPE_CART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_TYPE_CART&#160;&#160;&#160;0	/* ROM cartridge */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae6d69c08334e9127cc08b1cac4bd1db" name="aae6d69c08334e9127cc08b1cac4bd1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6d69c08334e9127cc08b1cac4bd1db">&#9670;&#160;</a></span>DEVICE_TYPE_SRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEVICE_TYPE_SRAM&#160;&#160;&#160;3	/* SRAM */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecfd97a0a11a3727f1c74bd9dc30a27" name="a0ecfd97a0a11a3727f1c74bd9dc30a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">&#9670;&#160;</a></span>DPC_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_BASE_REG&#160;&#160;&#160;0x04100000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bfc9fe1a290c5811175c7dec530f5b6" name="a1bfc9fe1a290c5811175c7dec530f5b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bfc9fe1a290c5811175c7dec530f5b6">&#9670;&#160;</a></span>DPC_BUFBUSY_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_BUFBUSY_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314bebf72a7a8d67e5aeb22e24d4b2ad" name="a314bebf72a7a8d67e5aeb22e24d4b2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314bebf72a7a8d67e5aeb22e24d4b2ad">&#9670;&#160;</a></span>DPC_CLOCK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLOCK_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8bfdc4d9eb85d6671f3224dea36f29e" name="ad8bfdc4d9eb85d6671f3224dea36f29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8bfdc4d9eb85d6671f3224dea36f29e">&#9670;&#160;</a></span>DPC_CLR_CLOCK_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_CLOCK_CTR&#160;&#160;&#160;0x0200		/* Bit 9: clear clock ctr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5cd64412fd76505f840b62f0acab8b1" name="aa5cd64412fd76505f840b62f0acab8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5cd64412fd76505f840b62f0acab8b1">&#9670;&#160;</a></span>DPC_CLR_CMD_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_CMD_CTR&#160;&#160;&#160;0x0100		/* Bit 8: clear cmd ctr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe94e45ab8aebbfdf2abf6a307fadff2" name="abe94e45ab8aebbfdf2abf6a307fadff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe94e45ab8aebbfdf2abf6a307fadff2">&#9670;&#160;</a></span>DPC_CLR_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_FLUSH&#160;&#160;&#160;0x0010		/* Bit 4: clear flush */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc41660aa37ffba0015c5c271827efbe" name="afc41660aa37ffba0015c5c271827efbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc41660aa37ffba0015c5c271827efbe">&#9670;&#160;</a></span>DPC_CLR_FREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_FREEZE&#160;&#160;&#160;0x0004		/* Bit 2: clear freeze */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5984c71a58b64e354033f7eb4035cb5b" name="a5984c71a58b64e354033f7eb4035cb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5984c71a58b64e354033f7eb4035cb5b">&#9670;&#160;</a></span>DPC_CLR_PIPE_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_PIPE_CTR&#160;&#160;&#160;0x0080		/* Bit 7: clear pipe ctr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ed73fa36a8aad7bdf857aae30daf545" name="a0ed73fa36a8aad7bdf857aae30daf545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed73fa36a8aad7bdf857aae30daf545">&#9670;&#160;</a></span>DPC_CLR_TMEM_CTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_TMEM_CTR&#160;&#160;&#160;0x0040		/* Bit 6: clear tmem ctr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794ab68690dc5142c7b83ed72714321a" name="a794ab68690dc5142c7b83ed72714321a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794ab68690dc5142c7b83ed72714321a">&#9670;&#160;</a></span>DPC_CLR_XBUS_DMEM_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CLR_XBUS_DMEM_DMA&#160;&#160;&#160;0x0001		/* Bit 0: clear xbus_dmem_dma */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a916002b9ab29227a2179506a2236b131" name="a916002b9ab29227a2179506a2236b131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916002b9ab29227a2179506a2236b131">&#9670;&#160;</a></span>DPC_CURRENT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_CURRENT_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ddb53fb2064098d182d6bac5e8252c2" name="a2ddb53fb2064098d182d6bac5e8252c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddb53fb2064098d182d6bac5e8252c2">&#9670;&#160;</a></span>DPC_END_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_END_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a329b31b8a9854a5f99b36eee5d2725e2" name="a329b31b8a9854a5f99b36eee5d2725e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329b31b8a9854a5f99b36eee5d2725e2">&#9670;&#160;</a></span>DPC_PIPEBUSY_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_PIPEBUSY_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af22f79aa21709626bbc8994f70213ba4" name="af22f79aa21709626bbc8994f70213ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af22f79aa21709626bbc8994f70213ba4">&#9670;&#160;</a></span>DPC_SET_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_SET_FLUSH&#160;&#160;&#160;0x0020		/* Bit 5: set flush */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a157f865526391e106e278a37929facce" name="a157f865526391e106e278a37929facce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157f865526391e106e278a37929facce">&#9670;&#160;</a></span>DPC_SET_FREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_SET_FREEZE&#160;&#160;&#160;0x0008		/* Bit 3: set freeze */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae337f42936c85d50d48fb526a5016f01" name="ae337f42936c85d50d48fb526a5016f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae337f42936c85d50d48fb526a5016f01">&#9670;&#160;</a></span>DPC_SET_XBUS_DMEM_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_SET_XBUS_DMEM_DMA&#160;&#160;&#160;0x0002		/* Bit 1: set xbus_dmem_dma */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4241d0984efd2111b157c34f9f5b37e2" name="a4241d0984efd2111b157c34f9f5b37e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4241d0984efd2111b157c34f9f5b37e2">&#9670;&#160;</a></span>DPC_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_START_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a799259423063aa8d822df703b97436c0" name="a799259423063aa8d822df703b97436c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a799259423063aa8d822df703b97436c0">&#9670;&#160;</a></span>DPC_STATUS_CBUF_READY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_CBUF_READY&#160;&#160;&#160;0x080	/* Bit  7: cbuf ready */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8e0436706bd4b12a735187d8575bef4" name="ae8e0436706bd4b12a735187d8575bef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e0436706bd4b12a735187d8575bef4">&#9670;&#160;</a></span>DPC_STATUS_CMD_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_CMD_BUSY&#160;&#160;&#160;0x040	/* Bit  6: cmd busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d2b7bafbfa5bcb05ee69d6462fb22ce" name="a4d2b7bafbfa5bcb05ee69d6462fb22ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2b7bafbfa5bcb05ee69d6462fb22ce">&#9670;&#160;</a></span>DPC_STATUS_DMA_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_DMA_BUSY&#160;&#160;&#160;0x100	/* Bit  8: dma busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a618c7a8e8d4095767aedd9da858a2684" name="a618c7a8e8d4095767aedd9da858a2684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a618c7a8e8d4095767aedd9da858a2684">&#9670;&#160;</a></span>DPC_STATUS_END_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_END_VALID&#160;&#160;&#160;0x200	/* Bit  9: end valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56d19860d8b22f9f84b78b83734ca545" name="a56d19860d8b22f9f84b78b83734ca545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d19860d8b22f9f84b78b83734ca545">&#9670;&#160;</a></span>DPC_STATUS_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_FLUSH&#160;&#160;&#160;0x004	/* Bit  2: flush */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c26d838c8860b12af3f7c03865bbb2" name="a61c26d838c8860b12af3f7c03865bbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c26d838c8860b12af3f7c03865bbb2">&#9670;&#160;</a></span>DPC_STATUS_FREEZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_FREEZE&#160;&#160;&#160;0x002	/* Bit  1: freeze */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21909ed991200580f3f887335356930b" name="a21909ed991200580f3f887335356930b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21909ed991200580f3f887335356930b">&#9670;&#160;</a></span>DPC_STATUS_PIPE_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_PIPE_BUSY&#160;&#160;&#160;0x020	/* Bit  5: pipe busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad20ec164ffefe09f27a0a202dc2d640" name="aad20ec164ffefe09f27a0a202dc2d640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad20ec164ffefe09f27a0a202dc2d640">&#9670;&#160;</a></span>DPC_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1de4d87784c0b41e3f7becaa1ec6b00c" name="a1de4d87784c0b41e3f7becaa1ec6b00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de4d87784c0b41e3f7becaa1ec6b00c">&#9670;&#160;</a></span>DPC_STATUS_START_GCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_START_GCLK&#160;&#160;&#160;0x008	/* Bit  3: start gclk */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d56542ef94b118791df607f70946ba5" name="a8d56542ef94b118791df607f70946ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d56542ef94b118791df607f70946ba5">&#9670;&#160;</a></span>DPC_STATUS_START_VALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_START_VALID&#160;&#160;&#160;0x400	/* Bit 10: start valid */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a627013776727bffc031a6eb622af2e6b" name="a627013776727bffc031a6eb622af2e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627013776727bffc031a6eb622af2e6b">&#9670;&#160;</a></span>DPC_STATUS_TMEM_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_TMEM_BUSY&#160;&#160;&#160;0x010	/* Bit  4: tmem busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1627dcceb39f4a1e7f3224523e2ed36b" name="a1627dcceb39f4a1e7f3224523e2ed36b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1627dcceb39f4a1e7f3224523e2ed36b">&#9670;&#160;</a></span>DPC_STATUS_XBUS_DMEM_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_STATUS_XBUS_DMEM_DMA&#160;&#160;&#160;0x001	/* Bit  0: xbus_dmem_dma */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1586580fccd0187be56bbfeefa299984" name="a1586580fccd0187be56bbfeefa299984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1586580fccd0187be56bbfeefa299984">&#9670;&#160;</a></span>DPC_TMEM_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPC_TMEM_REG&#160;&#160;&#160;(<a class="el" href="#a0ecfd97a0a11a3727f1c74bd9dc30a27">DPC_BASE_REG</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34da27e4ea309ab6cde81c5abefd5499" name="a34da27e4ea309ab6cde81c5abefd5499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34da27e4ea309ab6cde81c5abefd5499">&#9670;&#160;</a></span>DPS_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_BASE_REG&#160;&#160;&#160;0x04200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04f757bb67295a95dcd380e97d8c1423" name="a04f757bb67295a95dcd380e97d8c1423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f757bb67295a95dcd380e97d8c1423">&#9670;&#160;</a></span>DPS_BUFTEST_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_BUFTEST_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc4508c4c58971d5632e458b6b820a0" name="a1dc4508c4c58971d5632e458b6b820a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc4508c4c58971d5632e458b6b820a0">&#9670;&#160;</a></span>DPS_BUFTEST_DATA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_BUFTEST_DATA_REG&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c14e64fc9056de700d147e0e8add8da" name="a5c14e64fc9056de700d147e0e8add8da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c14e64fc9056de700d147e0e8add8da">&#9670;&#160;</a></span>DPS_TBIST_CHECK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TBIST_CHECK&#160;&#160;&#160;0x01		/* Bit 0: BIST check */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b45e13a61f6248ad5175fc8744a7d4c" name="a0b45e13a61f6248ad5175fc8744a7d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b45e13a61f6248ad5175fc8744a7d4c">&#9670;&#160;</a></span>DPS_TBIST_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TBIST_CLEAR&#160;&#160;&#160;0x04		/* Bit 2: BIST clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e565fc48b7007a148d014b4dde06a52" name="a9e565fc48b7007a148d014b4dde06a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e565fc48b7007a148d014b4dde06a52">&#9670;&#160;</a></span>DPS_TBIST_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TBIST_DONE&#160;&#160;&#160;0x004		/* Bit 2: BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76bcb992ee9eb2f64d2d3ccb636def15" name="a76bcb992ee9eb2f64d2d3ccb636def15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76bcb992ee9eb2f64d2d3ccb636def15">&#9670;&#160;</a></span>DPS_TBIST_FAILED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TBIST_FAILED&#160;&#160;&#160;0x7F8		/* Bit [10:3]: BIST fail */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f9075b0e2812973deb37ad033f6c9b" name="ad6f9075b0e2812973deb37ad033f6c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f9075b0e2812973deb37ad033f6c9b">&#9670;&#160;</a></span>DPS_TBIST_GO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TBIST_GO&#160;&#160;&#160;0x02		/* Bit 1: BIST go */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6320aa79249e08e8808e1d3c3f97d6a5" name="a6320aa79249e08e8808e1d3c3f97d6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6320aa79249e08e8808e1d3c3f97d6a5">&#9670;&#160;</a></span>DPS_TBIST_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TBIST_REG&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69cdd08ac590962d828a1570f53ccf0c" name="a69cdd08ac590962d828a1570f53ccf0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69cdd08ac590962d828a1570f53ccf0c">&#9670;&#160;</a></span>DPS_TEST_MODE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DPS_TEST_MODE_REG&#160;&#160;&#160;(<a class="el" href="#a34da27e4ea309ab6cde81c5abefd5499">DPS_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1344e531a7df5e25dd57463af8728ba7" name="a1344e531a7df5e25dd57463af8728ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1344e531a7df5e25dd57463af8728ba7">&#9670;&#160;</a></span>GIO_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIO_BASE_REG&#160;&#160;&#160;0x18000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23ca72121fddf27e6612482f221e9e68" name="a23ca72121fddf27e6612482f221e9e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ca72121fddf27e6612482f221e9e68">&#9670;&#160;</a></span>GIO_CART_INTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIO_CART_INTR_REG&#160;&#160;&#160;(<a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>+0x800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74fc0e4c95fb4432082b3b275f6e2f3c" name="a74fc0e4c95fb4432082b3b275f6e2f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74fc0e4c95fb4432082b3b275f6e2f3c">&#9670;&#160;</a></span>GIO_GIO_INTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIO_GIO_INTR_REG&#160;&#160;&#160;(<a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>+0x000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace4272a6fb3ae92ca00f0cada28e7bf8" name="ace4272a6fb3ae92ca00f0cada28e7bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4272a6fb3ae92ca00f0cada28e7bf8">&#9670;&#160;</a></span>GIO_GIO_SYNC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GIO_GIO_SYNC_REG&#160;&#160;&#160;(<a class="el" href="#a1344e531a7df5e25dd57463af8728ba7">GIO_BASE_REG</a>+0x400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d9b5cbae83feac41c2b268d9d01cda1" name="a9d9b5cbae83feac41c2b268d9d01cda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9b5cbae83feac41c2b268d9d01cda1">&#9670;&#160;</a></span>MI_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_BASE_REG&#160;&#160;&#160;0x04300000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac20dbee41a8ce84fcd8afff126a12f75" name="ac20dbee41a8ce84fcd8afff126a12f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20dbee41a8ce84fcd8afff126a12f75">&#9670;&#160;</a></span>MI_CLR_DP_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_CLR_DP_INTR&#160;&#160;&#160;0x0800		/* Bit 11: clear dp interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93edff4b83b599fc0005c5234c937f75" name="a93edff4b83b599fc0005c5234c937f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93edff4b83b599fc0005c5234c937f75">&#9670;&#160;</a></span>MI_CLR_EBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_CLR_EBUS&#160;&#160;&#160;0x0200		/* Bit  9: clear ebus <a class="el" href="structtest.html">test</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf059627e0a3300e9aae3b9c79f164ae" name="abf059627e0a3300e9aae3b9c79f164ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf059627e0a3300e9aae3b9c79f164ae">&#9670;&#160;</a></span>MI_CLR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_CLR_INIT&#160;&#160;&#160;0x0080		/* Bit  7: clear init mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed5801a484f8df536ad6573d21ecf715" name="aed5801a484f8df536ad6573d21ecf715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5801a484f8df536ad6573d21ecf715">&#9670;&#160;</a></span>MI_CLR_RDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_CLR_RDRAM&#160;&#160;&#160;0x1000		/* Bit 12: clear RDRAM reg */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad92df8715c06545824255c51ed469fe8" name="ad92df8715c06545824255c51ed469fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad92df8715c06545824255c51ed469fe8">&#9670;&#160;</a></span>MI_INIT_MODE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INIT_MODE_REG&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d52d5c9f6c5c45685c10e40dd6df88b" name="a7d52d5c9f6c5c45685c10e40dd6df88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d52d5c9f6c5c45685c10e40dd6df88b">&#9670;&#160;</a></span>MI_INTR_AI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_AI&#160;&#160;&#160;0x04		/* Bit 2: AI intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa69a5f85f0b68ee2184b9cff279b833c" name="aa69a5f85f0b68ee2184b9cff279b833c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa69a5f85f0b68ee2184b9cff279b833c">&#9670;&#160;</a></span>MI_INTR_DP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_DP&#160;&#160;&#160;0x20		/* Bit 5: DP intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0017ef11ba676aa831a94d6f3bb0dc74" name="a0017ef11ba676aa831a94d6f3bb0dc74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0017ef11ba676aa831a94d6f3bb0dc74">&#9670;&#160;</a></span>MI_INTR_MASK_AI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_AI&#160;&#160;&#160;0x04		/* Bit 2: AI intr mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedefad6a1cdff2de93a7f64694541bf3" name="aedefad6a1cdff2de93a7f64694541bf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedefad6a1cdff2de93a7f64694541bf3">&#9670;&#160;</a></span>MI_INTR_MASK_CLR_AI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_CLR_AI&#160;&#160;&#160;0x0010		/* Bit  4: clear AI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a570f49661f2ff5677a2bc5a1379dbcce" name="a570f49661f2ff5677a2bc5a1379dbcce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a570f49661f2ff5677a2bc5a1379dbcce">&#9670;&#160;</a></span>MI_INTR_MASK_CLR_DP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_CLR_DP&#160;&#160;&#160;0x0400		/* Bit 10: clear DP mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98142c73287a6e43c1a83c6529add3a4" name="a98142c73287a6e43c1a83c6529add3a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98142c73287a6e43c1a83c6529add3a4">&#9670;&#160;</a></span>MI_INTR_MASK_CLR_PI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_CLR_PI&#160;&#160;&#160;0x0100		/* Bit  8: clear PI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab524ad693e6a005edf1159057848c158" name="ab524ad693e6a005edf1159057848c158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab524ad693e6a005edf1159057848c158">&#9670;&#160;</a></span>MI_INTR_MASK_CLR_SI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_CLR_SI&#160;&#160;&#160;0x0004		/* Bit  2: clear SI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4373ab01c71cc980acbf0fbbb8ca2d87" name="a4373ab01c71cc980acbf0fbbb8ca2d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4373ab01c71cc980acbf0fbbb8ca2d87">&#9670;&#160;</a></span>MI_INTR_MASK_CLR_SP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_CLR_SP&#160;&#160;&#160;0x0001		/* Bit  0: clear SP mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9624960675dba3253866c9f2176ebe5a" name="a9624960675dba3253866c9f2176ebe5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9624960675dba3253866c9f2176ebe5a">&#9670;&#160;</a></span>MI_INTR_MASK_CLR_VI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_CLR_VI&#160;&#160;&#160;0x0040		/* Bit  6: clear VI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cb42c88f3c46a93d27784bf0f70a647" name="a2cb42c88f3c46a93d27784bf0f70a647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb42c88f3c46a93d27784bf0f70a647">&#9670;&#160;</a></span>MI_INTR_MASK_DP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_DP&#160;&#160;&#160;0x20		/* Bit 5: DP intr mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53ed91fc6372fe5d62109ee98a03c3f4" name="a53ed91fc6372fe5d62109ee98a03c3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53ed91fc6372fe5d62109ee98a03c3f4">&#9670;&#160;</a></span>MI_INTR_MASK_PI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_PI&#160;&#160;&#160;0x10		/* Bit 4: PI intr mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb665f000c6b4fc53e2a5927ad2b9d45" name="abb665f000c6b4fc53e2a5927ad2b9d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb665f000c6b4fc53e2a5927ad2b9d45">&#9670;&#160;</a></span>MI_INTR_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_REG&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44956e42a6cced0d6f49e0a20a53efbd" name="a44956e42a6cced0d6f49e0a20a53efbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44956e42a6cced0d6f49e0a20a53efbd">&#9670;&#160;</a></span>MI_INTR_MASK_SET_AI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SET_AI&#160;&#160;&#160;0x0020		/* Bit  5: set AI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8d96e59d2cf113cd7e5bf993ccb2123" name="ae8d96e59d2cf113cd7e5bf993ccb2123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d96e59d2cf113cd7e5bf993ccb2123">&#9670;&#160;</a></span>MI_INTR_MASK_SET_DP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SET_DP&#160;&#160;&#160;0x0800		/* Bit 11: set DP mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5296e0f01f093ca274fd0a89b155ab4c" name="a5296e0f01f093ca274fd0a89b155ab4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5296e0f01f093ca274fd0a89b155ab4c">&#9670;&#160;</a></span>MI_INTR_MASK_SET_PI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SET_PI&#160;&#160;&#160;0x0200		/* Bit  9: set PI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae07f4c5d24d009d7b84ae77341fdc84f" name="ae07f4c5d24d009d7b84ae77341fdc84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae07f4c5d24d009d7b84ae77341fdc84f">&#9670;&#160;</a></span>MI_INTR_MASK_SET_SI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SET_SI&#160;&#160;&#160;0x0008		/* Bit  3: set SI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29231b9304ca42ae9c1a38ebbfdb4a6d" name="a29231b9304ca42ae9c1a38ebbfdb4a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29231b9304ca42ae9c1a38ebbfdb4a6d">&#9670;&#160;</a></span>MI_INTR_MASK_SET_SP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SET_SP&#160;&#160;&#160;0x0002		/* Bit  1: set SP mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae835ca0271aefb41f2049f1f56bc6f87" name="ae835ca0271aefb41f2049f1f56bc6f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae835ca0271aefb41f2049f1f56bc6f87">&#9670;&#160;</a></span>MI_INTR_MASK_SET_VI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SET_VI&#160;&#160;&#160;0x0080		/* Bit  7: set VI mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace9fdaad424116f796a38efb6e8aaf33" name="ace9fdaad424116f796a38efb6e8aaf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9fdaad424116f796a38efb6e8aaf33">&#9670;&#160;</a></span>MI_INTR_MASK_SI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SI&#160;&#160;&#160;0x02		/* Bit 1: SI intr mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af252248d94b43b973c4317a493e9518a" name="af252248d94b43b973c4317a493e9518a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af252248d94b43b973c4317a493e9518a">&#9670;&#160;</a></span>MI_INTR_MASK_SP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_SP&#160;&#160;&#160;0x01		/* Bit 0: SP intr mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cf3cfc1208bd945b3894bc61ff2e4d3" name="a1cf3cfc1208bd945b3894bc61ff2e4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf3cfc1208bd945b3894bc61ff2e4d3">&#9670;&#160;</a></span>MI_INTR_MASK_VI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_MASK_VI&#160;&#160;&#160;0x08		/* Bit 3: VI intr mask */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29720422b6385bbb049db3b5b73255a9" name="a29720422b6385bbb049db3b5b73255a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29720422b6385bbb049db3b5b73255a9">&#9670;&#160;</a></span>MI_INTR_PI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_PI&#160;&#160;&#160;0x10		/* Bit 4: PI intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2746c0015346c5d8efce63b1b8be95a" name="ab2746c0015346c5d8efce63b1b8be95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2746c0015346c5d8efce63b1b8be95a">&#9670;&#160;</a></span>MI_INTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_REG&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac34a484454f7cf060f985814d0af2c81" name="ac34a484454f7cf060f985814d0af2c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34a484454f7cf060f985814d0af2c81">&#9670;&#160;</a></span>MI_INTR_SI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_SI&#160;&#160;&#160;0x02		/* Bit 1: SI intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92b21e494029fc8c3b282794e96e7285" name="a92b21e494029fc8c3b282794e96e7285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b21e494029fc8c3b282794e96e7285">&#9670;&#160;</a></span>MI_INTR_SP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_SP&#160;&#160;&#160;0x01		/* Bit 0: SP intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9598982e34e5e13fed6dbb16890d1596" name="a9598982e34e5e13fed6dbb16890d1596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9598982e34e5e13fed6dbb16890d1596">&#9670;&#160;</a></span>MI_INTR_VI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_INTR_VI&#160;&#160;&#160;0x08		/* Bit 3: VI intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9444e77dd8461488d8b73391ca0d7760" name="a9444e77dd8461488d8b73391ca0d7760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9444e77dd8461488d8b73391ca0d7760">&#9670;&#160;</a></span>MI_MODE_EBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_MODE_EBUS&#160;&#160;&#160;0x0100		/* Bit  8: ebus <a class="el" href="structtest.html">test</a> mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a361ce5f76558d9ad6e3dfc3acd1c06f4" name="a361ce5f76558d9ad6e3dfc3acd1c06f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a361ce5f76558d9ad6e3dfc3acd1c06f4">&#9670;&#160;</a></span>MI_MODE_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_MODE_INIT&#160;&#160;&#160;0x0080		/* Bit  7: init mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a2f7fe92e1638188a121ec4a4dfe0ac" name="a1a2f7fe92e1638188a121ec4a4dfe0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2f7fe92e1638188a121ec4a4dfe0ac">&#9670;&#160;</a></span>MI_MODE_RDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_MODE_RDRAM&#160;&#160;&#160;0x0200		/* Bit  9: RDRAM reg mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a2f97f3aee1dfc54948a45084ec6cc3" name="a6a2f97f3aee1dfc54948a45084ec6cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2f97f3aee1dfc54948a45084ec6cc3">&#9670;&#160;</a></span>MI_MODE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_MODE_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#ad92df8715c06545824255c51ed469fe8">MI_INIT_MODE_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39af55300ea2309f189f835003499cae" name="a39af55300ea2309f189f835003499cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39af55300ea2309f189f835003499cae">&#9670;&#160;</a></span>MI_NOOP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_NOOP_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a62658a58ef0d576d720bd11d2c467305">MI_VERSION_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0ceab463ec128bcd5771b938b26763c" name="af0ceab463ec128bcd5771b938b26763c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ceab463ec128bcd5771b938b26763c">&#9670;&#160;</a></span>MI_SET_EBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_SET_EBUS&#160;&#160;&#160;0x0400		/* Bit 10: set ebus <a class="el" href="structtest.html">test</a> mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c414d7ae9164c45f4b73c2cb0066ec" name="a16c414d7ae9164c45f4b73c2cb0066ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c414d7ae9164c45f4b73c2cb0066ec">&#9670;&#160;</a></span>MI_SET_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_SET_INIT&#160;&#160;&#160;0x0100		/* Bit  8: set init mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f567ae4139d0b1963eae6fce52f4c79" name="a6f567ae4139d0b1963eae6fce52f4c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f567ae4139d0b1963eae6fce52f4c79">&#9670;&#160;</a></span>MI_SET_RDRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_SET_RDRAM&#160;&#160;&#160;0x2000		/* Bit 13: set RDRAM reg mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62658a58ef0d576d720bd11d2c467305" name="a62658a58ef0d576d720bd11d2c467305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62658a58ef0d576d720bd11d2c467305">&#9670;&#160;</a></span>MI_VERSION_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MI_VERSION_REG&#160;&#160;&#160;(<a class="el" href="#a9d9b5cbae83feac41c2b268d9d01cda1">MI_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37112e4dd2141c5dd3399d6285b00ad0" name="a37112e4dd2141c5dd3399d6285b00ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37112e4dd2141c5dd3399d6285b00ad0">&#9670;&#160;</a></span>PI_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BASE_REG&#160;&#160;&#160;0x04600000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a542644a8d4207743fc96528c181c5601" name="a542644a8d4207743fc96528c181c5601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542644a8d4207743fc96528c181c5601">&#9670;&#160;</a></span>PI_BSD_DOM1_LAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM1_LAT_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a583792bb4f77e267e0ef549445f46449" name="a583792bb4f77e267e0ef549445f46449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583792bb4f77e267e0ef549445f46449">&#9670;&#160;</a></span>PI_BSD_DOM1_PGS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM1_PGS_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x1C)    /*   page size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6aa222b5a81bd1a22cce49a02dbb763" name="ab6aa222b5a81bd1a22cce49a02dbb763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6aa222b5a81bd1a22cce49a02dbb763">&#9670;&#160;</a></span>PI_BSD_DOM1_PWD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM1_PWD_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb9822249967b69783b775f1abc2d165" name="afb9822249967b69783b775f1abc2d165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9822249967b69783b775f1abc2d165">&#9670;&#160;</a></span>PI_BSD_DOM1_RLS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM1_RLS_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa6c9bf7ce7dae3c1445138aaf9d3c0" name="a5fa6c9bf7ce7dae3c1445138aaf9d3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa6c9bf7ce7dae3c1445138aaf9d3c0">&#9670;&#160;</a></span>PI_BSD_DOM2_LAT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM2_LAT_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x24)    /* Domain 2 latency */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fd8bab4a431b3faeee37e9a019c7034" name="a1fd8bab4a431b3faeee37e9a019c7034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fd8bab4a431b3faeee37e9a019c7034">&#9670;&#160;</a></span>PI_BSD_DOM2_PGS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM2_PGS_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x2C)    /*   page size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46eef774c6670d30da448d344d12295f" name="a46eef774c6670d30da448d344d12295f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46eef774c6670d30da448d344d12295f">&#9670;&#160;</a></span>PI_BSD_DOM2_PWD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM2_PWD_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x28)    /*   pulse width */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99f2148aabc848539b94fe0c5ab79166" name="a99f2148aabc848539b94fe0c5ab79166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f2148aabc848539b94fe0c5ab79166">&#9670;&#160;</a></span>PI_BSD_DOM2_RLS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_BSD_DOM2_RLS_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x30)    /*   release duration */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ed0be9d1b2f9b67d2032e8d584d4661" name="a2ed0be9d1b2f9b67d2032e8d584d4661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed0be9d1b2f9b67d2032e8d584d4661">&#9670;&#160;</a></span>PI_CART_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_CART_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78c18377f92fa344889e82c4e7d3492" name="af78c18377f92fa344889e82c4e7d3492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78c18377f92fa344889e82c4e7d3492">&#9670;&#160;</a></span>PI_CLR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_CLR_INTR&#160;&#160;&#160;<a class="el" href="#af56e63d845e94523e700307d5b9e8513">PI_STATUS_CLR_INTR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c74bc439d8f2dcecdafa0f9e721a31c" name="a9c74bc439d8f2dcecdafa0f9e721a31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c74bc439d8f2dcecdafa0f9e721a31c">&#9670;&#160;</a></span>PI_DMA_BUFFER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DMA_BUFFER_SIZE&#160;&#160;&#160;128</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d836094b3fa873f7ba55b66d2c8ed5f" name="a8d836094b3fa873f7ba55b66d2c8ed5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d836094b3fa873f7ba55b66d2c8ed5f">&#9670;&#160;</a></span>PI_DOM1_ADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM1_ADDR1&#160;&#160;&#160;0x06000000	/* to 0x07FFFFFF */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1030eecbc5ece35f5910a0281aafd0d" name="ac1030eecbc5ece35f5910a0281aafd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1030eecbc5ece35f5910a0281aafd0d">&#9670;&#160;</a></span>PI_DOM1_ADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM1_ADDR2&#160;&#160;&#160;0x10000000	/* to 0x1FBFFFFF */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51c45867d5be1b8a6fc24432c7589964" name="a51c45867d5be1b8a6fc24432c7589964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c45867d5be1b8a6fc24432c7589964">&#9670;&#160;</a></span>PI_DOM1_ADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM1_ADDR3&#160;&#160;&#160;0x1FD00000	/* to 0x7FFFFFFF */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f4c84eacfb9659b57e65408a481b02" name="a15f4c84eacfb9659b57e65408a481b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f4c84eacfb9659b57e65408a481b02">&#9670;&#160;</a></span>PI_DOM2_ADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM2_ADDR1&#160;&#160;&#160;0x05000000	/* to 0x05FFFFFF */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31e6fb2c916e1a42a99c7fcf1a07160c" name="a31e6fb2c916e1a42a99c7fcf1a07160c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31e6fb2c916e1a42a99c7fcf1a07160c">&#9670;&#160;</a></span>PI_DOM2_ADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM2_ADDR2&#160;&#160;&#160;0x08000000	/* to 0x0FFFFFFF */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad36db9026ad87645945271ed906be7de" name="ad36db9026ad87645945271ed906be7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad36db9026ad87645945271ed906be7de">&#9670;&#160;</a></span>PI_DOM_LAT_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM_LAT_OFS&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab9f882cc6dbb88c3d554ea851fe27bf" name="aab9f882cc6dbb88c3d554ea851fe27bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9f882cc6dbb88c3d554ea851fe27bf">&#9670;&#160;</a></span>PI_DOM_PGS_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM_PGS_OFS&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10332577af657891ebdb8afe916e4848" name="a10332577af657891ebdb8afe916e4848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10332577af657891ebdb8afe916e4848">&#9670;&#160;</a></span>PI_DOM_PWD_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM_PWD_OFS&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a7fdf422e5aded78bf620ed8efa73a6" name="a1a7fdf422e5aded78bf620ed8efa73a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7fdf422e5aded78bf620ed8efa73a6">&#9670;&#160;</a></span>PI_DOM_RLS_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOM_RLS_OFS&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a309c0be63f412940c58fd0249a4caaa2" name="a309c0be63f412940c58fd0249a4caaa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a309c0be63f412940c58fd0249a4caaa2">&#9670;&#160;</a></span>PI_DOMAIN1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOMAIN1_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a542644a8d4207743fc96528c181c5601">PI_BSD_DOM1_LAT_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9348385256f5bce23191e12442578f5" name="ae9348385256f5bce23191e12442578f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9348385256f5bce23191e12442578f5">&#9670;&#160;</a></span>PI_DOMAIN2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DOMAIN2_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a5fa6c9bf7ce7dae3c1445138aaf9d3c0">PI_BSD_DOM2_LAT_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace9449529cf83b7331e5b9a08b2b0c51" name="ace9449529cf83b7331e5b9a08b2b0c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9449529cf83b7331e5b9a08b2b0c51">&#9670;&#160;</a></span>PI_DRAM_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_DRAM_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x00)	/* DRAM address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f6a5b61722c565cb43ca7040a7da91" name="a69f6a5b61722c565cb43ca7040a7da91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f6a5b61722c565cb43ca7040a7da91">&#9670;&#160;</a></span>PI_RD_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_RD_LEN_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19d8b00973b8de7b244a46f07ed16ae3" name="a19d8b00973b8de7b244a46f07ed16ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d8b00973b8de7b244a46f07ed16ae3">&#9670;&#160;</a></span>PI_SET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_SET_RESET&#160;&#160;&#160;<a class="el" href="#a9d9632f52d464a1d5be7e9c12c4c4fac">PI_STATUS_RESET</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af56e63d845e94523e700307d5b9e8513" name="af56e63d845e94523e700307d5b9e8513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56e63d845e94523e700307d5b9e8513">&#9670;&#160;</a></span>PI_STATUS_CLR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_STATUS_CLR_INTR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60d5ee8aff563bfe2a9a39fe86b524aa" name="a60d5ee8aff563bfe2a9a39fe86b524aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60d5ee8aff563bfe2a9a39fe86b524aa">&#9670;&#160;</a></span>PI_STATUS_DMA_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_STATUS_DMA_BUSY&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af401a56499cca3cc25b19defa3d5dcc8" name="af401a56499cca3cc25b19defa3d5dcc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af401a56499cca3cc25b19defa3d5dcc8">&#9670;&#160;</a></span>PI_STATUS_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_STATUS_ERROR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd66f53b97aed895b5d032c824bf384a" name="acd66f53b97aed895b5d032c824bf384a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd66f53b97aed895b5d032c824bf384a">&#9670;&#160;</a></span>PI_STATUS_IO_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_STATUS_IO_BUSY&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99410e380b8e68ae6c1ee53ad70ab920" name="a99410e380b8e68ae6c1ee53ad70ab920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99410e380b8e68ae6c1ee53ad70ab920">&#9670;&#160;</a></span>PI_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_STATUS_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d9632f52d464a1d5be7e9c12c4c4fac" name="a9d9632f52d464a1d5be7e9c12c4c4fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d9632f52d464a1d5be7e9c12c4c4fac">&#9670;&#160;</a></span>PI_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_STATUS_RESET&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbb4ca496bff03076a9f899ffa87f993" name="acbb4ca496bff03076a9f899ffa87f993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbb4ca496bff03076a9f899ffa87f993">&#9670;&#160;</a></span>PI_WR_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PI_WR_LEN_REG&#160;&#160;&#160;(<a class="el" href="#a37112e4dd2141c5dd3399d6285b00ad0">PI_BASE_REG</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3df0c03560ce90642a92857fdb9abb1" name="af3df0c03560ce90642a92857fdb9abb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3df0c03560ce90642a92857fdb9abb1">&#9670;&#160;</a></span>PIF_RAM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIF_RAM_END&#160;&#160;&#160;0x1FC007FF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a5b9116cc01c9b0aad30c6a59e50e03" name="a3a5b9116cc01c9b0aad30c6a59e50e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a5b9116cc01c9b0aad30c6a59e50e03">&#9670;&#160;</a></span>PIF_RAM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIF_RAM_START&#160;&#160;&#160;0x1FC007C0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e71f59df046f0a1cbdc9eb2c1c7fb28" name="a1e71f59df046f0a1cbdc9eb2c1c7fb28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e71f59df046f0a1cbdc9eb2c1c7fb28">&#9670;&#160;</a></span>PIF_ROM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIF_ROM_END&#160;&#160;&#160;0x1FC007BF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac48d888dceac6291d7500057c586ae8" name="aac48d888dceac6291d7500057c586ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac48d888dceac6291d7500057c586ae8">&#9670;&#160;</a></span>PIF_ROM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PIF_ROM_START&#160;&#160;&#160;0x1FC00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d6fbb942c3a3a5fe2fce00cca0bcfd3" name="a1d6fbb942c3a3a5fe2fce00cca0bcfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6fbb942c3a3a5fe2fce00cca0bcfd3">&#9670;&#160;</a></span>RDRAM_0_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_0_BASE_ADDRESS&#160;&#160;&#160;(<a class="el" href="#a4cf96b5ddb14340d0317ce4760545f1d">RDRAM_0_DEVICE_ID</a>*<a class="el" href="#a75bf5359d509184aeb681106843b1ed8">RDRAM_LENGTH</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2e41763bc0cb844153712d669e7911d" name="ac2e41763bc0cb844153712d669e7911d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2e41763bc0cb844153712d669e7911d">&#9670;&#160;</a></span>RDRAM_0_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_0_CONFIG&#160;&#160;&#160;0x00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf96b5ddb14340d0317ce4760545f1d" name="a4cf96b5ddb14340d0317ce4760545f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf96b5ddb14340d0317ce4760545f1d">&#9670;&#160;</a></span>RDRAM_0_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_0_DEVICE_ID&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9eb7380e2fc99dc0e1417c55493e85ce" name="a9eb7380e2fc99dc0e1417c55493e85ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb7380e2fc99dc0e1417c55493e85ce">&#9670;&#160;</a></span>RDRAM_0_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_0_END&#160;&#160;&#160;0x001FFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae453b0de3bbf4085e78664491779ed44" name="ae453b0de3bbf4085e78664491779ed44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae453b0de3bbf4085e78664491779ed44">&#9670;&#160;</a></span>RDRAM_0_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_0_START&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae48e4713346d67b13160c76ba80e4c82" name="ae48e4713346d67b13160c76ba80e4c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48e4713346d67b13160c76ba80e4c82">&#9670;&#160;</a></span>RDRAM_1_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_1_BASE_ADDRESS&#160;&#160;&#160;(<a class="el" href="#a7471a708b72ad5835d6e885f95843469">RDRAM_1_DEVICE_ID</a>*<a class="el" href="#a75bf5359d509184aeb681106843b1ed8">RDRAM_LENGTH</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016d01334066eda8f8f7b2b3d94fabf8" name="a016d01334066eda8f8f7b2b3d94fabf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016d01334066eda8f8f7b2b3d94fabf8">&#9670;&#160;</a></span>RDRAM_1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_1_CONFIG&#160;&#160;&#160;0x00400</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7471a708b72ad5835d6e885f95843469" name="a7471a708b72ad5835d6e885f95843469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7471a708b72ad5835d6e885f95843469">&#9670;&#160;</a></span>RDRAM_1_DEVICE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_1_DEVICE_ID&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab73ea4696ad005ddaae8c18f18a687af" name="ab73ea4696ad005ddaae8c18f18a687af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab73ea4696ad005ddaae8c18f18a687af">&#9670;&#160;</a></span>RDRAM_1_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_1_END&#160;&#160;&#160;0x003FFFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20c102ada71d77699582a0b09f6fc1f6" name="a20c102ada71d77699582a0b09f6fc1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c102ada71d77699582a0b09f6fc1f6">&#9670;&#160;</a></span>RDRAM_1_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_1_START&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85a009c690d247952815ea843a68547b" name="a85a009c690d247952815ea843a68547b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a009c690d247952815ea843a68547b">&#9670;&#160;</a></span>RDRAM_ACTIVE_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_ACTIVE_MODE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a203ace020f485d630bab445281ceb04d" name="a203ace020f485d630bab445281ceb04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203ace020f485d630bab445281ceb04d">&#9670;&#160;</a></span>RDRAM_ADDR_SELECT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_ADDR_SELECT_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3cc872e4bc43c374ee1e9d283bf1609" name="ad3cc872e4bc43c374ee1e9d283bf1609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3cc872e4bc43c374ee1e9d283bf1609">&#9670;&#160;</a></span>RDRAM_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_BASE_REG&#160;&#160;&#160;0x03F00000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace1e0746266bff43619c92cdd3fc3c68" name="ace1e0746266bff43619c92cdd3fc3c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace1e0746266bff43619c92cdd3fc3c68">&#9670;&#160;</a></span>RDRAM_CONFIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_CONFIG_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1c46c8decc6c2dd17711ac8801e6c0e" name="aa1c46c8decc6c2dd17711ac8801e6c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c46c8decc6c2dd17711ac8801e6c0e">&#9670;&#160;</a></span>RDRAM_DELAY_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_DELAY_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab28a0e021754f53b054a84accbb5298d" name="ab28a0e021754f53b054a84accbb5298d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28a0e021754f53b054a84accbb5298d">&#9670;&#160;</a></span>RDRAM_DEVICE_ID_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_DEVICE_ID_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a35831e8b6a6765f2dc5f5d2c243832" name="a9a35831e8b6a6765f2dc5f5d2c243832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a35831e8b6a6765f2dc5f5d2c243832">&#9670;&#160;</a></span>RDRAM_DEVICE_MANUF_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_DEVICE_MANUF_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9bd99839e3936ecb13165f757c15619" name="ad9bd99839e3936ecb13165f757c15619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bd99839e3936ecb13165f757c15619">&#9670;&#160;</a></span>RDRAM_DEVICE_TYPE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_DEVICE_TYPE_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b5717c2dbe8788999e087a81e519028" name="a2b5717c2dbe8788999e087a81e519028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5717c2dbe8788999e087a81e519028">&#9670;&#160;</a></span>RDRAM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_END&#160;&#160;&#160;<a class="el" href="#ab73ea4696ad005ddaae8c18f18a687af">RDRAM_1_END</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cd3a5c567662ce1ad14870c89cbba5e" name="a4cd3a5c567662ce1ad14870c89cbba5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd3a5c567662ce1ad14870c89cbba5e">&#9670;&#160;</a></span>RDRAM_GLOBAL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_GLOBAL_CONFIG&#160;&#160;&#160;0x80000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75bf5359d509184aeb681106843b1ed8" name="a75bf5359d509184aeb681106843b1ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75bf5359d509184aeb681106843b1ed8">&#9670;&#160;</a></span>RDRAM_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_LENGTH&#160;&#160;&#160;(2*512*2048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa906fbadf1ddeb4c2ae1e15ede7cbc8e" name="aa906fbadf1ddeb4c2ae1e15ede7cbc8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa906fbadf1ddeb4c2ae1e15ede7cbc8e">&#9670;&#160;</a></span>RDRAM_MIN_INTERVAL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_MIN_INTERVAL_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x1c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affa2b5d359a62a1ea6d056a91fefd82f" name="affa2b5d359a62a1ea6d056a91fefd82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa2b5d359a62a1ea6d056a91fefd82f">&#9670;&#160;</a></span>RDRAM_MODE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_MODE_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6d3c5f5d5761a8f181e71d2c116efcb" name="ac6d3c5f5d5761a8f181e71d2c116efcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d3c5f5d5761a8f181e71d2c116efcb">&#9670;&#160;</a></span>RDRAM_RAS_INTERVAL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_RAS_INTERVAL_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73452a20af8f85a66b07f2eda702a69c" name="a73452a20af8f85a66b07f2eda702a69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73452a20af8f85a66b07f2eda702a69c">&#9670;&#160;</a></span>RDRAM_REF_INTERVAL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_REF_INTERVAL_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc71013b056b579a798ac87a70cf31e" name="a9cc71013b056b579a798ac87a70cf31e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc71013b056b579a798ac87a70cf31e">&#9670;&#160;</a></span>RDRAM_REF_ROW_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_REF_ROW_REG&#160;&#160;&#160;(<a class="el" href="#ad3cc872e4bc43c374ee1e9d283bf1609">RDRAM_BASE_REG</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdf2d52a2c6808da34ce1d115242b280" name="abdf2d52a2c6808da34ce1d115242b280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf2d52a2c6808da34ce1d115242b280">&#9670;&#160;</a></span>RDRAM_RESET_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_RESET_MODE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fed0691b1a36a9e119cc76dff8115a4" name="a3fed0691b1a36a9e119cc76dff8115a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fed0691b1a36a9e119cc76dff8115a4">&#9670;&#160;</a></span>RDRAM_STANDBY_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_STANDBY_MODE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa2281fea86845c5b29a33a3064002b" name="acfa2281fea86845c5b29a33a3064002b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa2281fea86845c5b29a33a3064002b">&#9670;&#160;</a></span>RDRAM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RDRAM_START&#160;&#160;&#160;<a class="el" href="#ae453b0de3bbf4085e78664491779ed44">RDRAM_0_START</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae25eb1b24e0be39a1ffd6a93c01424bf" name="ae25eb1b24e0be39a1ffd6a93c01424bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25eb1b24e0be39a1ffd6a93c01424bf">&#9670;&#160;</a></span>RI_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_BASE_REG&#160;&#160;&#160;0x04700000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedf2bb0e29e87e3faa475a63b31ff2d1" name="aedf2bb0e29e87e3faa475a63b31ff2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf2bb0e29e87e3faa475a63b31ff2d1">&#9670;&#160;</a></span>RI_CONFIG_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CONFIG_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6db48cbe780e318818ec4e39384507f9" name="a6db48cbe780e318818ec4e39384507f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db48cbe780e318818ec4e39384507f9">&#9670;&#160;</a></span>RI_COUNT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_COUNT_REG&#160;&#160;&#160;<a class="el" href="#a08a6b06129fe89e0148cf33999235759">RI_REFRESH_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0162c2b550241d56fdaff4feaa2da3bf" name="a0162c2b550241d56fdaff4feaa2da3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0162c2b550241d56fdaff4feaa2da3bf">&#9670;&#160;</a></span>RI_CURRENT_LOAD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_CURRENT_LOAD_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1901f75b2ed05c6ae8e87fcd918c35c2" name="a1901f75b2ed05c6ae8e87fcd918c35c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1901f75b2ed05c6ae8e87fcd918c35c2">&#9670;&#160;</a></span>RI_LATENCY_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_LATENCY_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa83cf90503b2687867117fa38f7d1b" name="aeaa83cf90503b2687867117fa38f7d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa83cf90503b2687867117fa38f7d1b">&#9670;&#160;</a></span>RI_MODE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_MODE_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08a6b06129fe89e0148cf33999235759" name="a08a6b06129fe89e0148cf33999235759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a6b06129fe89e0148cf33999235759">&#9670;&#160;</a></span>RI_REFRESH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_REFRESH_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a364e5b8609ee52af4553cc4807b9b4af" name="a364e5b8609ee52af4553cc4807b9b4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364e5b8609ee52af4553cc4807b9b4af">&#9670;&#160;</a></span>RI_RERROR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_RERROR_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30704a217cd3ad451f297d9d0a6f5156" name="a30704a217cd3ad451f297d9d0a6f5156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30704a217cd3ad451f297d9d0a6f5156">&#9670;&#160;</a></span>RI_SELECT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_SELECT_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf327e3c1435e6b20851faf9e13dcba1" name="abf327e3c1435e6b20851faf9e13dcba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf327e3c1435e6b20851faf9e13dcba1">&#9670;&#160;</a></span>RI_WERROR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RI_WERROR_REG&#160;&#160;&#160;(<a class="el" href="#ae25eb1b24e0be39a1ffd6a93c01424bf">RI_BASE_REG</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ef030e93866510dca67df1be8263ba4" name="a2ef030e93866510dca67df1be8263ba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef030e93866510dca67df1be8263ba4">&#9670;&#160;</a></span>SI_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_BASE_REG&#160;&#160;&#160;0x04800000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20ea938e38e20461aa376f6f4f218bbe" name="a20ea938e38e20461aa376f6f4f218bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ea938e38e20461aa376f6f4f218bbe">&#9670;&#160;</a></span>SI_DRAM_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_DRAM_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x00)	/* R0: DRAM address */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a445fa45861dbf8a5dbabb9c2ea8618f6" name="a445fa45861dbf8a5dbabb9c2ea8618f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445fa45861dbf8a5dbabb9c2ea8618f6">&#9670;&#160;</a></span>SI_PIF_ADDR_RD64B_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_PIF_ADDR_RD64B_REG&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x04)	/* R1: 64<a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba3f2a77ecd272aa6d6b5902faa5e5fc68">B</a> PIF-&gt;DRAM */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec10ec12587faee2fa7a14b1afb56c0" name="a5ec10ec12587faee2fa7a14b1afb56c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec10ec12587faee2fa7a14b1afb56c0">&#9670;&#160;</a></span>SI_PIF_ADDR_WR64B_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_PIF_ADDR_WR64B_REG&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x10)	/* R4: 64<a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba3f2a77ecd272aa6d6b5902faa5e5fc68">B</a> DRAM-&gt;PIF */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa522bd708d3dd1df64a630a520db3b4c" name="aa522bd708d3dd1df64a630a520db3b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa522bd708d3dd1df64a630a520db3b4c">&#9670;&#160;</a></span>SI_STATUS_DMA_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_STATUS_DMA_BUSY&#160;&#160;&#160;0x0001</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cf3de7e8a68a3bc0ba2fcaae369f28e" name="a5cf3de7e8a68a3bc0ba2fcaae369f28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cf3de7e8a68a3bc0ba2fcaae369f28e">&#9670;&#160;</a></span>SI_STATUS_DMA_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_STATUS_DMA_ERROR&#160;&#160;&#160;0x0008</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1062eb5b79c8719ec104d7ca9168c78" name="ad1062eb5b79c8719ec104d7ca9168c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1062eb5b79c8719ec104d7ca9168c78">&#9670;&#160;</a></span>SI_STATUS_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_STATUS_INTERRUPT&#160;&#160;&#160;0x1000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a597e7606f5c49e5d2cebc263841da20e" name="a597e7606f5c49e5d2cebc263841da20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597e7606f5c49e5d2cebc263841da20e">&#9670;&#160;</a></span>SI_STATUS_RD_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_STATUS_RD_BUSY&#160;&#160;&#160;0x0002</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab557675b7c6ec208fb67fae9c4119f00" name="ab557675b7c6ec208fb67fae9c4119f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab557675b7c6ec208fb67fae9c4119f00">&#9670;&#160;</a></span>SI_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SI_STATUS_REG&#160;&#160;&#160;(<a class="el" href="#a2ef030e93866510dca67df1be8263ba4">SI_BASE_REG</a>+0x18)	/* R6: Status */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35fb77eea70acb98e0424abf58e67698" name="a35fb77eea70acb98e0424abf58e67698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fb77eea70acb98e0424abf58e67698">&#9670;&#160;</a></span>SP_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_BASE_REG&#160;&#160;&#160;0x04040000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29a39159b793a4f0780052a573c8692b" name="a29a39159b793a4f0780052a573c8692b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a39159b793a4f0780052a573c8692b">&#9670;&#160;</a></span>SP_CLR_BROKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_BROKE&#160;&#160;&#160;0x00004	    /* Bit  2: clear broke */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650ebceef85a5acb68f53232b93b41c4" name="a650ebceef85a5acb68f53232b93b41c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650ebceef85a5acb68f53232b93b41c4">&#9670;&#160;</a></span>SP_CLR_CPUSIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_CPUSIGNAL&#160;&#160;&#160;<a class="el" href="#ae66d59fe87e5f2f98826b507c97215b3">SP_CLR_SIG4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fc2fdfe035ce17277a0e283426015f8" name="a5fc2fdfe035ce17277a0e283426015f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc2fdfe035ce17277a0e283426015f8">&#9670;&#160;</a></span>SP_CLR_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_HALT&#160;&#160;&#160;0x00001	    /* Bit  0: clear halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5157ddfc6dcd0fbab1cad484d7205f54" name="a5157ddfc6dcd0fbab1cad484d7205f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5157ddfc6dcd0fbab1cad484d7205f54">&#9670;&#160;</a></span>SP_CLR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_INTR&#160;&#160;&#160;0x00008	    /* Bit  3: clear intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31d479cc2466621ffd0912269f86a5ba" name="a31d479cc2466621ffd0912269f86a5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d479cc2466621ffd0912269f86a5ba">&#9670;&#160;</a></span>SP_CLR_INTR_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_INTR_BREAK&#160;&#160;&#160;0x00080	    /* Bit  7: clear intr on break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38829d2c0a5975ed18fc88ba5ade396c" name="a38829d2c0a5975ed18fc88ba5ade396c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38829d2c0a5975ed18fc88ba5ade396c">&#9670;&#160;</a></span>SP_CLR_RSPSIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_RSPSIGNAL&#160;&#160;&#160;<a class="el" href="#ae92b5b9d82b4639df1a636af7a79aa05">SP_CLR_SIG3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4637859fee93f1c09cf6a97a6102f348" name="a4637859fee93f1c09cf6a97a6102f348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4637859fee93f1c09cf6a97a6102f348">&#9670;&#160;</a></span>SP_CLR_SIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG0&#160;&#160;&#160;0x00200	    /* Bit  9: clear signal 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a724605a0c25c4143935fe22443e39d3f" name="a724605a0c25c4143935fe22443e39d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724605a0c25c4143935fe22443e39d3f">&#9670;&#160;</a></span>SP_CLR_SIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG1&#160;&#160;&#160;0x00800	    /* Bit 11: clear signal 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0db3b6704e14957bb0d42ca3eb6f6b4" name="aa0db3b6704e14957bb0d42ca3eb6f6b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0db3b6704e14957bb0d42ca3eb6f6b4">&#9670;&#160;</a></span>SP_CLR_SIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG2&#160;&#160;&#160;0x02000	    /* Bit 13: clear signal 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae92b5b9d82b4639df1a636af7a79aa05" name="ae92b5b9d82b4639df1a636af7a79aa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92b5b9d82b4639df1a636af7a79aa05">&#9670;&#160;</a></span>SP_CLR_SIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG3&#160;&#160;&#160;0x08000	    /* Bit 15: clear signal 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66d59fe87e5f2f98826b507c97215b3" name="ae66d59fe87e5f2f98826b507c97215b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66d59fe87e5f2f98826b507c97215b3">&#9670;&#160;</a></span>SP_CLR_SIG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG4&#160;&#160;&#160;0x20000	    /* Bit 17: clear signal 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aced08185770a697f5d1563e04af4d071" name="aced08185770a697f5d1563e04af4d071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced08185770a697f5d1563e04af4d071">&#9670;&#160;</a></span>SP_CLR_SIG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG5&#160;&#160;&#160;0x80000	    /* Bit 19: clear signal 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7470b439d68e685381fb25f4dba207ab" name="a7470b439d68e685381fb25f4dba207ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7470b439d68e685381fb25f4dba207ab">&#9670;&#160;</a></span>SP_CLR_SIG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG6&#160;&#160;&#160;0x200000	    /* Bit 21: clear signal 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f72b571cd752458d580d9a0182eb42" name="a03f72b571cd752458d580d9a0182eb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f72b571cd752458d580d9a0182eb42">&#9670;&#160;</a></span>SP_CLR_SIG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SIG7&#160;&#160;&#160;0x800000	    /* Bit 23: clear signal 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aa2d253c0eb2d0e3213aa76f522670e" name="a4aa2d253c0eb2d0e3213aa76f522670e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa2d253c0eb2d0e3213aa76f522670e">&#9670;&#160;</a></span>SP_CLR_SSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_SSTEP&#160;&#160;&#160;0x00020	    /* Bit  5: clear sstep */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88a41e7db2568023ecdda09246e2a98e" name="a88a41e7db2568023ecdda09246e2a98e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a41e7db2568023ecdda09246e2a98e">&#9670;&#160;</a></span>SP_CLR_TASKDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_TASKDONE&#160;&#160;&#160;<a class="el" href="#aa0db3b6704e14957bb0d42ca3eb6f6b4">SP_CLR_SIG2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46b89d404461e002130b22c700dc48c7" name="a46b89d404461e002130b22c700dc48c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b89d404461e002130b22c700dc48c7">&#9670;&#160;</a></span>SP_CLR_YIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_YIELD&#160;&#160;&#160;<a class="el" href="#a4637859fee93f1c09cf6a97a6102f348">SP_CLR_SIG0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f06c9f05f8b4dbc0bb9761335da40e5" name="a6f06c9f05f8b4dbc0bb9761335da40e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f06c9f05f8b4dbc0bb9761335da40e5">&#9670;&#160;</a></span>SP_CLR_YIELDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_CLR_YIELDED&#160;&#160;&#160;<a class="el" href="#a724605a0c25c4143935fe22443e39d3f">SP_CLR_SIG1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad38d907a9072dc23b3d44f0b89cdb9e8" name="ad38d907a9072dc23b3d44f0b89cdb9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38d907a9072dc23b3d44f0b89cdb9e8">&#9670;&#160;</a></span>SP_DMA_BUSY_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DMA_BUSY_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51069eea716d482c358a5a34f4a89cae" name="a51069eea716d482c358a5a34f4a89cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51069eea716d482c358a5a34f4a89cae">&#9670;&#160;</a></span>SP_DMA_DMEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DMA_DMEM&#160;&#160;&#160;0x0000		/* Bit 12: 0=DMEM, 1=IMEM */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa1cad51dc1cf99b10749ddea786799" name="aefa1cad51dc1cf99b10749ddea786799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa1cad51dc1cf99b10749ddea786799">&#9670;&#160;</a></span>SP_DMA_FULL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DMA_FULL_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64e8751039fa86fd1a9957a50b6e43ba" name="a64e8751039fa86fd1a9957a50b6e43ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e8751039fa86fd1a9957a50b6e43ba">&#9670;&#160;</a></span>SP_DMA_IMEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DMA_IMEM&#160;&#160;&#160;0x1000		/* Bit 12: 0=DMEM, 1=IMEM */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c8549df7bd199d54eee76e7a71901f" name="ac9c8549df7bd199d54eee76e7a71901f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c8549df7bd199d54eee76e7a71901f">&#9670;&#160;</a></span>SP_DMEM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DMEM_END&#160;&#160;&#160;0x04000FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84862be46207412412a6cfa780963594" name="a84862be46207412412a6cfa780963594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84862be46207412412a6cfa780963594">&#9670;&#160;</a></span>SP_DMEM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DMEM_START&#160;&#160;&#160;0x04000000	/* read/write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c404ee2d59387ef78d0f1e2caa0303" name="ab5c404ee2d59387ef78d0f1e2caa0303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c404ee2d59387ef78d0f1e2caa0303">&#9670;&#160;</a></span>SP_DRAM_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DRAM_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x04)	/* Slave */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b2a25189eee36e1822536627bc73af3" name="a2b2a25189eee36e1822536627bc73af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b2a25189eee36e1822536627bc73af3">&#9670;&#160;</a></span>SP_IBIST_CHECK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IBIST_CHECK&#160;&#160;&#160;0x01		/* Bit 0: BIST check */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cc16f20655f57032de54fc8e5ddf82d" name="a8cc16f20655f57032de54fc8e5ddf82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cc16f20655f57032de54fc8e5ddf82d">&#9670;&#160;</a></span>SP_IBIST_CLEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IBIST_CLEAR&#160;&#160;&#160;0x04		/* Bit 2: BIST clear */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0115cc6683a30cd42c0a9b007e398604" name="a0115cc6683a30cd42c0a9b007e398604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0115cc6683a30cd42c0a9b007e398604">&#9670;&#160;</a></span>SP_IBIST_DONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IBIST_DONE&#160;&#160;&#160;0x04		/* Bit 2: BIST done */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7bb6dee3e003edb24682f3cd48633b6" name="af7bb6dee3e003edb24682f3cd48633b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7bb6dee3e003edb24682f3cd48633b6">&#9670;&#160;</a></span>SP_IBIST_FAILED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IBIST_FAILED&#160;&#160;&#160;0x78		/* Bit [6:3]: BIST fail */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a875f95ee726ed654873c4100f7084a22" name="a875f95ee726ed654873c4100f7084a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875f95ee726ed654873c4100f7084a22">&#9670;&#160;</a></span>SP_IBIST_GO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IBIST_GO&#160;&#160;&#160;0x02		/* Bit 1: BIST go */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ca4e70cd7c2c9cb1d1e95dd2f9ae00" name="a28ca4e70cd7c2c9cb1d1e95dd2f9ae00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ca4e70cd7c2c9cb1d1e95dd2f9ae00">&#9670;&#160;</a></span>SP_IBIST_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IBIST_REG&#160;&#160;&#160;0x04080004</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd220cb0448df5a63959661eebbf6644" name="acd220cb0448df5a63959661eebbf6644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd220cb0448df5a63959661eebbf6644">&#9670;&#160;</a></span>SP_IMEM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IMEM_END&#160;&#160;&#160;0x04001FFF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a516a6a8811f1fe646481475b96fb783b" name="a516a6a8811f1fe646481475b96fb783b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516a6a8811f1fe646481475b96fb783b">&#9670;&#160;</a></span>SP_IMEM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IMEM_START&#160;&#160;&#160;0x04001000	/* read/write */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3990c5960e58f7a15e50b99881784a2d" name="a3990c5960e58f7a15e50b99881784a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3990c5960e58f7a15e50b99881784a2d">&#9670;&#160;</a></span>SP_MEM_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_MEM_ADDR_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x00)	/* Master */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acabc3dd7a7988f71b714ce9f9fde3267" name="acabc3dd7a7988f71b714ce9f9fde3267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabc3dd7a7988f71b714ce9f9fde3267">&#9670;&#160;</a></span>SP_PC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_PC_REG&#160;&#160;&#160;0x04080000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b1c40d95d5de54f094184b453af2b9d" name="a4b1c40d95d5de54f094184b453af2b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1c40d95d5de54f094184b453af2b9d">&#9670;&#160;</a></span>SP_RD_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_RD_LEN_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x08)	/* <a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba1784b1a3d7cbd43c45ff82c72d05e4ae">R</a>/W: read len */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee39033948587e52a855bab3e7a5230f" name="aee39033948587e52a855bab3e7a5230f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee39033948587e52a855bab3e7a5230f">&#9670;&#160;</a></span>SP_SEMAPHORE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SEMAPHORE_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03008bedb486b7b0e15db7a0f41bfeb9" name="a03008bedb486b7b0e15db7a0f41bfeb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03008bedb486b7b0e15db7a0f41bfeb9">&#9670;&#160;</a></span>SP_SET_CPUSIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_CPUSIGNAL&#160;&#160;&#160;<a class="el" href="#a4cae85562d26b471f533944457c484bb">SP_SET_SIG4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eb6016329a22e9181dc6069cd4536b7" name="a8eb6016329a22e9181dc6069cd4536b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb6016329a22e9181dc6069cd4536b7">&#9670;&#160;</a></span>SP_SET_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_HALT&#160;&#160;&#160;0x00002	    /* Bit  1: set halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc5ca3b15ebdb5b24cc81ae1bafe2985" name="adc5ca3b15ebdb5b24cc81ae1bafe2985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5ca3b15ebdb5b24cc81ae1bafe2985">&#9670;&#160;</a></span>SP_SET_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_INTR&#160;&#160;&#160;0x00010	    /* Bit  4: set intr */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af243ff2c3f70cbfdb76c5311f70b5215" name="af243ff2c3f70cbfdb76c5311f70b5215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af243ff2c3f70cbfdb76c5311f70b5215">&#9670;&#160;</a></span>SP_SET_INTR_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_INTR_BREAK&#160;&#160;&#160;0x00100	    /* Bit  8: set intr on break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0a5c9a1ee1c917e9e8e48e140a4f157" name="af0a5c9a1ee1c917e9e8e48e140a4f157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0a5c9a1ee1c917e9e8e48e140a4f157">&#9670;&#160;</a></span>SP_SET_RSPSIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_RSPSIGNAL&#160;&#160;&#160;<a class="el" href="#a1d8ac536c681518c8f291381ab343f1b">SP_SET_SIG3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad203a4676af920eb5d3b7d08e569bb7" name="aad203a4676af920eb5d3b7d08e569bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad203a4676af920eb5d3b7d08e569bb7">&#9670;&#160;</a></span>SP_SET_SIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG0&#160;&#160;&#160;0x00400	    /* Bit 10: set signal 0 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4fe145dff04bc55a73286c38b12554" name="a6b4fe145dff04bc55a73286c38b12554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4fe145dff04bc55a73286c38b12554">&#9670;&#160;</a></span>SP_SET_SIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG1&#160;&#160;&#160;0x01000	    /* Bit 12: set signal 1 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d9bb414d14145e39c4c8806563e4102" name="a1d9bb414d14145e39c4c8806563e4102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d9bb414d14145e39c4c8806563e4102">&#9670;&#160;</a></span>SP_SET_SIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG2&#160;&#160;&#160;0x04000	    /* Bit 14: set signal 2 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d8ac536c681518c8f291381ab343f1b" name="a1d8ac536c681518c8f291381ab343f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8ac536c681518c8f291381ab343f1b">&#9670;&#160;</a></span>SP_SET_SIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG3&#160;&#160;&#160;0x10000	    /* Bit 16: set signal 3 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cae85562d26b471f533944457c484bb" name="a4cae85562d26b471f533944457c484bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cae85562d26b471f533944457c484bb">&#9670;&#160;</a></span>SP_SET_SIG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG4&#160;&#160;&#160;0x40000	    /* Bit 18: set signal 4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6254c2591a16ef61e28859b9772e8c" name="a9c6254c2591a16ef61e28859b9772e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6254c2591a16ef61e28859b9772e8c">&#9670;&#160;</a></span>SP_SET_SIG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG5&#160;&#160;&#160;0x100000	    /* Bit 20: set signal 5 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad515106f3403a8f833d3eebedcc80700" name="ad515106f3403a8f833d3eebedcc80700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad515106f3403a8f833d3eebedcc80700">&#9670;&#160;</a></span>SP_SET_SIG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG6&#160;&#160;&#160;0x400000	    /* Bit 22: set signal 6 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f6063bef960329a6651fe2b907305da" name="a5f6063bef960329a6651fe2b907305da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6063bef960329a6651fe2b907305da">&#9670;&#160;</a></span>SP_SET_SIG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SIG7&#160;&#160;&#160;0x1000000	    /* Bit 24: set signal 7 */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea09421447230704e49ff926f540c48" name="a6ea09421447230704e49ff926f540c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea09421447230704e49ff926f540c48">&#9670;&#160;</a></span>SP_SET_SSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_SSTEP&#160;&#160;&#160;0x00040	    /* Bit  6: set sstep */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab20ec5fa26a802d663ffed8b339875ce" name="ab20ec5fa26a802d663ffed8b339875ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20ec5fa26a802d663ffed8b339875ce">&#9670;&#160;</a></span>SP_SET_TASKDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_TASKDONE&#160;&#160;&#160;<a class="el" href="#a1d9bb414d14145e39c4c8806563e4102">SP_SET_SIG2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a2370a27af43206582edee7f7638acc" name="a9a2370a27af43206582edee7f7638acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2370a27af43206582edee7f7638acc">&#9670;&#160;</a></span>SP_SET_YIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_YIELD&#160;&#160;&#160;<a class="el" href="#aad203a4676af920eb5d3b7d08e569bb7">SP_SET_SIG0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1835f71320d20939adb3f016a6a5b761" name="a1835f71320d20939adb3f016a6a5b761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1835f71320d20939adb3f016a6a5b761">&#9670;&#160;</a></span>SP_SET_YIELDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SET_YIELDED&#160;&#160;&#160;<a class="el" href="#a6b4fe145dff04bc55a73286c38b12554">SP_SET_SIG1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c7c6fb240cdc327b4315c0c88bc353" name="ab9c7c6fb240cdc327b4315c0c88bc353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c7c6fb240cdc327b4315c0c88bc353">&#9670;&#160;</a></span>SP_STATUS_BROKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_BROKE&#160;&#160;&#160;0x002		/* Bit  1: broke */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f83c7fc846bb07e19efbeffe3343ab7" name="a3f83c7fc846bb07e19efbeffe3343ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f83c7fc846bb07e19efbeffe3343ab7">&#9670;&#160;</a></span>SP_STATUS_CPUSIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_CPUSIGNAL&#160;&#160;&#160;<a class="el" href="#a2f0711809c90d46b208da8ee3d2ae3f2">SP_STATUS_SIG4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b575d6a574ef70b4f7db0c49c432072" name="a9b575d6a574ef70b4f7db0c49c432072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b575d6a574ef70b4f7db0c49c432072">&#9670;&#160;</a></span>SP_STATUS_DMA_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_DMA_BUSY&#160;&#160;&#160;0x004		/* Bit  2: dma busy */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f0b4b7b3d5991247e9ce0223ae94cb1" name="a4f0b4b7b3d5991247e9ce0223ae94cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f0b4b7b3d5991247e9ce0223ae94cb1">&#9670;&#160;</a></span>SP_STATUS_DMA_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_DMA_FULL&#160;&#160;&#160;0x008		/* Bit  3: dma full */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4605e40aeb4f88b233c2b3a900dc7445" name="a4605e40aeb4f88b233c2b3a900dc7445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4605e40aeb4f88b233c2b3a900dc7445">&#9670;&#160;</a></span>SP_STATUS_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_HALT&#160;&#160;&#160;0x001		/* Bit  0: halt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c0b7bd1308cac1f609f90d9f743e04e" name="a0c0b7bd1308cac1f609f90d9f743e04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0b7bd1308cac1f609f90d9f743e04e">&#9670;&#160;</a></span>SP_STATUS_INTR_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_INTR_BREAK&#160;&#160;&#160;0x040		/* Bit  6: interrupt on break */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8625096fce601229f166055d7a965a7d" name="a8625096fce601229f166055d7a965a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8625096fce601229f166055d7a965a7d">&#9670;&#160;</a></span>SP_STATUS_IO_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_IO_FULL&#160;&#160;&#160;0x010		/* Bit  4: io full */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ff858eef4719c8ea2c6d45e8064a67" name="ac6ff858eef4719c8ea2c6d45e8064a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ff858eef4719c8ea2c6d45e8064a67">&#9670;&#160;</a></span>SP_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6675b3b4342f1834cb102a653c508e83" name="a6675b3b4342f1834cb102a653c508e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6675b3b4342f1834cb102a653c508e83">&#9670;&#160;</a></span>SP_STATUS_RSPSIGNAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_RSPSIGNAL&#160;&#160;&#160;<a class="el" href="#af87280ee17775e563f64ef233adfd3f9">SP_STATUS_SIG3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5302c5cbfbbef6e0698f1f830d1ec067" name="a5302c5cbfbbef6e0698f1f830d1ec067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5302c5cbfbbef6e0698f1f830d1ec067">&#9670;&#160;</a></span>SP_STATUS_SIG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG0&#160;&#160;&#160;0x080		/* Bit  7: signal 0 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdc29153a69e755db73e6f59bb4d4556" name="acdc29153a69e755db73e6f59bb4d4556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc29153a69e755db73e6f59bb4d4556">&#9670;&#160;</a></span>SP_STATUS_SIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG1&#160;&#160;&#160;0x100		/* Bit  8: signal 1 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d4ec66566cfb039c23affecf46d795d" name="a5d4ec66566cfb039c23affecf46d795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4ec66566cfb039c23affecf46d795d">&#9670;&#160;</a></span>SP_STATUS_SIG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG2&#160;&#160;&#160;0x200		/* Bit  9: signal 2 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af87280ee17775e563f64ef233adfd3f9" name="af87280ee17775e563f64ef233adfd3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af87280ee17775e563f64ef233adfd3f9">&#9670;&#160;</a></span>SP_STATUS_SIG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG3&#160;&#160;&#160;0x400		/* Bit 10: signal 3 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f0711809c90d46b208da8ee3d2ae3f2" name="a2f0711809c90d46b208da8ee3d2ae3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0711809c90d46b208da8ee3d2ae3f2">&#9670;&#160;</a></span>SP_STATUS_SIG4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG4&#160;&#160;&#160;0x800		/* Bit 11: signal 4 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b9d2b3f10335066c07b99a91a319fa3" name="a6b9d2b3f10335066c07b99a91a319fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9d2b3f10335066c07b99a91a319fa3">&#9670;&#160;</a></span>SP_STATUS_SIG5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG5&#160;&#160;&#160;0x1000		/* Bit 12: signal 5 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f7b73a5b64ba963bb1b2fce8e8ff526" name="a0f7b73a5b64ba963bb1b2fce8e8ff526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f7b73a5b64ba963bb1b2fce8e8ff526">&#9670;&#160;</a></span>SP_STATUS_SIG6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG6&#160;&#160;&#160;0x2000		/* Bit 13: signal 6 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a438cc52b802a0d334bbab20ff7bd8f85" name="a438cc52b802a0d334bbab20ff7bd8f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438cc52b802a0d334bbab20ff7bd8f85">&#9670;&#160;</a></span>SP_STATUS_SIG7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SIG7&#160;&#160;&#160;0x4000		/* Bit 14: signal 7 set */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a687dbee7b543c8424e90c854e80944e9" name="a687dbee7b543c8424e90c854e80944e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687dbee7b543c8424e90c854e80944e9">&#9670;&#160;</a></span>SP_STATUS_SSTEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_SSTEP&#160;&#160;&#160;0x020		/* Bit  5: single step */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48a67a38eb6531be29f3eb9812207f4a" name="a48a67a38eb6531be29f3eb9812207f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48a67a38eb6531be29f3eb9812207f4a">&#9670;&#160;</a></span>SP_STATUS_TASKDONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_TASKDONE&#160;&#160;&#160;<a class="el" href="#a5d4ec66566cfb039c23affecf46d795d">SP_STATUS_SIG2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae37679bae34c1fe64914627a29504b1e" name="ae37679bae34c1fe64914627a29504b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae37679bae34c1fe64914627a29504b1e">&#9670;&#160;</a></span>SP_STATUS_YIELD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_YIELD&#160;&#160;&#160;<a class="el" href="#a5302c5cbfbbef6e0698f1f830d1ec067">SP_STATUS_SIG0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e9bc1350e1aefa2267dc0668f1dc343" name="a9e9bc1350e1aefa2267dc0668f1dc343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9bc1350e1aefa2267dc0668f1dc343">&#9670;&#160;</a></span>SP_STATUS_YIELDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STATUS_YIELDED&#160;&#160;&#160;<a class="el" href="#acdc29153a69e755db73e6f59bb4d4556">SP_STATUS_SIG1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc91c55114550e6b26bf4136ba2faa7" name="a5bc91c55114550e6b26bf4136ba2faa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc91c55114550e6b26bf4136ba2faa7">&#9670;&#160;</a></span>SP_WR_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_WR_LEN_REG&#160;&#160;&#160;(<a class="el" href="#a35fb77eea70acb98e0424abf58e67698">SP_BASE_REG</a>+0x0C)	/* <a class="el" href="common__structs_8h.html#a5d202d94ae5f52685624a11fe72ecc7ba1784b1a3d7cbd43c45ff82c72d05e4ae">R</a>/W: write len */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae0837a008461f00deb30b1642ef0ed4" name="aae0837a008461f00deb30b1642ef0ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae0837a008461f00deb30b1642ef0ed4">&#9670;&#160;</a></span>VI_BASE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_BASE_REG&#160;&#160;&#160;0x04400000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c460023c679fc8935744bd7a915b773" name="a8c460023c679fc8935744bd7a915b773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c460023c679fc8935744bd7a915b773">&#9670;&#160;</a></span>VI_BURST_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_BURST_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2c5810c458fb6a9b597ff965f32e1d1" name="ae2c5810c458fb6a9b597ff965f32e1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c5810c458fb6a9b597ff965f32e1d1">&#9670;&#160;</a></span>VI_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CONTROL_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a5a7302c53297a8a9b2cde5bd71048e24">VI_STATUS_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22f3567a79ce1b440dd40f9b17bd4f9f" name="a22f3567a79ce1b440dd40f9b17bd4f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f3567a79ce1b440dd40f9b17bd4f9f">&#9670;&#160;</a></span>VI_CTRL_ANTIALIAS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_ANTIALIAS_MASK&#160;&#160;&#160;0x00300    /* Bit [9:8] anti-alias mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab6a2894022a065f572de76ee3e5bacd" name="aab6a2894022a065f572de76ee3e5bacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab6a2894022a065f572de76ee3e5bacd">&#9670;&#160;</a></span>VI_CTRL_DITHER_FILTER_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_DITHER_FILTER_ON&#160;&#160;&#160;0x10000    /* Bit 16: dither-filter mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec164e29c4fe891dd2c41b64bbc6d8bb" name="aec164e29c4fe891dd2c41b64bbc6d8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec164e29c4fe891dd2c41b64bbc6d8bb">&#9670;&#160;</a></span>VI_CTRL_DIVOT_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_DIVOT_ON&#160;&#160;&#160;0x00010    /* Bit 4: default = on */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9205c771a4eca2269256c157f278f38a" name="a9205c771a4eca2269256c157f278f38a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9205c771a4eca2269256c157f278f38a">&#9670;&#160;</a></span>VI_CTRL_GAMMA_DITHER_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_GAMMA_DITHER_ON&#160;&#160;&#160;0x00004    /* Bit 2: default = on */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5815935def9cbfb7c5659cf01ddfedbc" name="a5815935def9cbfb7c5659cf01ddfedbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5815935def9cbfb7c5659cf01ddfedbc">&#9670;&#160;</a></span>VI_CTRL_GAMMA_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_GAMMA_ON&#160;&#160;&#160;0x00008    /* Bit 3: default = on */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7255445e5eb8437c239ebaef911e166b" name="a7255445e5eb8437c239ebaef911e166b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7255445e5eb8437c239ebaef911e166b">&#9670;&#160;</a></span>VI_CTRL_SERRATE_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_SERRATE_ON&#160;&#160;&#160;0x00040    /* Bit 6: on if interlaced */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a388c57dd9b8c0f1be370a761f3ed0452" name="a388c57dd9b8c0f1be370a761f3ed0452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388c57dd9b8c0f1be370a761f3ed0452">&#9670;&#160;</a></span>VI_CTRL_TYPE_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_TYPE_16&#160;&#160;&#160;0x00002    /* Bit [1:0] pixel size: 16 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a450553af9305d088bdea908f2db5493d" name="a450553af9305d088bdea908f2db5493d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450553af9305d088bdea908f2db5493d">&#9670;&#160;</a></span>VI_CTRL_TYPE_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CTRL_TYPE_32&#160;&#160;&#160;0x00003    /* Bit [1:0] pixel size: 32 bit */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d542452b93aa353a8ab53a60d1e9ad" name="a37d542452b93aa353a8ab53a60d1e9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d542452b93aa353a8ab53a60d1e9ad">&#9670;&#160;</a></span>VI_CURRENT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_CURRENT_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01340d42f61864fc447129197c32302d" name="a01340d42f61864fc447129197c32302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01340d42f61864fc447129197c32302d">&#9670;&#160;</a></span>VI_DRAM_ADDR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_DRAM_ADDR_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a1719643f789249714343639beda6917a">VI_ORIGIN_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abadfe4519bb6146b068907a7828b21f0" name="abadfe4519bb6146b068907a7828b21f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abadfe4519bb6146b068907a7828b21f0">&#9670;&#160;</a></span>VI_H_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_H_START_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77caee37c86a41ab6dc5723111c60ae3" name="a77caee37c86a41ab6dc5723111c60ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77caee37c86a41ab6dc5723111c60ae3">&#9670;&#160;</a></span>VI_H_SYNC_LEAP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_H_SYNC_LEAP_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a8061db4cd17cfe71ef5eb2510b10a9b9">VI_LEAP_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8a118172e25cb3a2553f6c995dc7d4c" name="ae8a118172e25cb3a2553f6c995dc7d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a118172e25cb3a2553f6c995dc7d4c">&#9670;&#160;</a></span>VI_H_SYNC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_H_SYNC_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa61d1af3a62d01e09cd758dc219b0bfd" name="aa61d1af3a62d01e09cd758dc219b0bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61d1af3a62d01e09cd758dc219b0bfd">&#9670;&#160;</a></span>VI_H_VIDEO_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_H_VIDEO_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#abadfe4519bb6146b068907a7828b21f0">VI_H_START_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21e7407e4796159afbfe99714d116410" name="a21e7407e4796159afbfe99714d116410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21e7407e4796159afbfe99714d116410">&#9670;&#160;</a></span>VI_H_WIDTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_H_WIDTH_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a4138c8147efc92a9309dc2197ccac3bb">VI_WIDTH_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15843286b09a49dff41ce29fd1560eaa" name="a15843286b09a49dff41ce29fd1560eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15843286b09a49dff41ce29fd1560eaa">&#9670;&#160;</a></span>VI_INTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_INTR_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8061db4cd17cfe71ef5eb2510b10a9b9" name="a8061db4cd17cfe71ef5eb2510b10a9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8061db4cd17cfe71ef5eb2510b10a9b9">&#9670;&#160;</a></span>VI_LEAP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_LEAP_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23593ac9889f5064035ba6ce92495736" name="a23593ac9889f5064035ba6ce92495736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23593ac9889f5064035ba6ce92495736">&#9670;&#160;</a></span>VI_MPAL_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_MPAL_CLOCK&#160;&#160;&#160;48628316        /* Hz = 48.628316 MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1be396cdf6e24425c1712606d335187" name="ad1be396cdf6e24425c1712606d335187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1be396cdf6e24425c1712606d335187">&#9670;&#160;</a></span>VI_NTSC_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_NTSC_CLOCK&#160;&#160;&#160;48681812        /* Hz = 48.681812 MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1719643f789249714343639beda6917a" name="a1719643f789249714343639beda6917a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1719643f789249714343639beda6917a">&#9670;&#160;</a></span>VI_ORIGIN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_ORIGIN_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2e99cab896d06af4ee750b3f17c3faa" name="af2e99cab896d06af4ee750b3f17c3faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e99cab896d06af4ee750b3f17c3faa">&#9670;&#160;</a></span>VI_PAL_CLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_PAL_CLOCK&#160;&#160;&#160;49656530        /* Hz = 49.656530 MHz */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a7302c53297a8a9b2cde5bd71048e24" name="a5a7302c53297a8a9b2cde5bd71048e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a7302c53297a8a9b2cde5bd71048e24">&#9670;&#160;</a></span>VI_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_STATUS_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7047ad9431943e334a4af90050c67b6e" name="a7047ad9431943e334a4af90050c67b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7047ad9431943e334a4af90050c67b6e">&#9670;&#160;</a></span>VI_TIMING_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_TIMING_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a8c460023c679fc8935744bd7a915b773">VI_BURST_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36f8f0b6740474ae0881d44e3a093330" name="a36f8f0b6740474ae0881d44e3a093330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36f8f0b6740474ae0881d44e3a093330">&#9670;&#160;</a></span>VI_V_BURST_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_V_BURST_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f6bba18235eeebd0515cff53ca2d154" name="a0f6bba18235eeebd0515cff53ca2d154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6bba18235eeebd0515cff53ca2d154">&#9670;&#160;</a></span>VI_V_CURRENT_LINE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_V_CURRENT_LINE_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a37d542452b93aa353a8ab53a60d1e9ad">VI_CURRENT_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08ede3034c477f227a8904cc548f099a" name="a08ede3034c477f227a8904cc548f099a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ede3034c477f227a8904cc548f099a">&#9670;&#160;</a></span>VI_V_INTR_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_V_INTR_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a15843286b09a49dff41ce29fd1560eaa">VI_INTR_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cf08cec537e733ed36b65b696fbe70" name="a55cf08cec537e733ed36b65b696fbe70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cf08cec537e733ed36b65b696fbe70">&#9670;&#160;</a></span>VI_V_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_V_START_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16465c417cc0231826fd02ba1f9894e7" name="a16465c417cc0231826fd02ba1f9894e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16465c417cc0231826fd02ba1f9894e7">&#9670;&#160;</a></span>VI_V_SYNC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_V_SYNC_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a541cf76b43fd32bf48831b57671e83" name="a9a541cf76b43fd32bf48831b57671e83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a541cf76b43fd32bf48831b57671e83">&#9670;&#160;</a></span>VI_V_VIDEO_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_V_VIDEO_REG&#160;&#160;&#160;<a class="el" href="hardware_8h.html#a55cf08cec537e733ed36b65b696fbe70">VI_V_START_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4138c8147efc92a9309dc2197ccac3bb" name="a4138c8147efc92a9309dc2197ccac3bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4138c8147efc92a9309dc2197ccac3bb">&#9670;&#160;</a></span>VI_WIDTH_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_WIDTH_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ddd799f7135fd0d9195166d8d04f6ed" name="a6ddd799f7135fd0d9195166d8d04f6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ddd799f7135fd0d9195166d8d04f6ed">&#9670;&#160;</a></span>VI_X_SCALE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_X_SCALE_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38ee0ea45ba06bb669cdbd889a7672cc" name="a38ee0ea45ba06bb669cdbd889a7672cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38ee0ea45ba06bb669cdbd889a7672cc">&#9670;&#160;</a></span>VI_Y_SCALE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VI_Y_SCALE_REG&#160;&#160;&#160;(<a class="el" href="#aae0837a008461f00deb30b1642ef0ed4">VI_BASE_REG</a>+0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_83efb4269fa89047a37e895c24f65331.html">PR</a></li><li class="navelem"><a class="el" href="rcp_8h.html">rcp.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.11.0 </li>
  </ul>
</div>
</body>
</html>
