
*** Running vivado
    with args -log axi_stream_loop_v2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_loop_v2_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_stream_loop_v2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/vivadocode/axi_stream_dma/axi_dma_loop/stream_ip/managed_ip_project/managed_ip_project.tmp/axi_stream_loop_v2_0_project/axi_stream_loop_v2_0_project.cache/ip 
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_ctrl_AXIlite.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:]
Command: synth_design -top axi_stream_loop_v2_0 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5436 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_loop_v2_0_M_AXIS with formal parameter declaration list [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_loop_v2_0_S_AXIS with formal parameter declaration list [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:58]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 478.512 ; gain = 114.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v2_0' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
	Parameter C_ctrl_AXIlite_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ctrl_AXIlite_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v2_0_ctrl_AXIlite' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_ctrl_AXIlite.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_ctrl_AXIlite.v:233]
INFO: [Synth 8-226] default block is never used [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_ctrl_AXIlite.v:374]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v2_0_ctrl_AXIlite' (1#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_ctrl_AXIlite.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v2_0_S_AXIS' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:45]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:45]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:45]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v2_0_S_AXIS' (2#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_S_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_loop_v2_0_M_AXIS' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 1 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 0 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:111]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:50]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v2_0_M_AXIS' (3#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:4]
WARNING: [Synth 8-6104] Input port 'm_axis_tvalid' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:128]
WARNING: [Synth 8-6104] Input port 'm_axis_tdata' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:129]
WARNING: [Synth 8-6104] Input port 'm_axis_tstrb' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:130]
WARNING: [Synth 8-6104] Input port 'm_axis_tlast' has an internal driver [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:131]
WARNING: [Synth 8-3848] Net m_axis_tready in module/entity axi_stream_loop_v2_0 does not have driver. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:64]
WARNING: [Synth 8-3848] Net read_pointer in module/entity axi_stream_loop_v2_0 does not have driver. [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:104]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_loop_v2_0' (4#1) [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_ctrl_AXIlite has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_ctrl_AXIlite has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_ctrl_AXIlite has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_ctrl_AXIlite has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_ctrl_AXIlite has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0_ctrl_AXIlite has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port m_axis_tready
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.227 ; gain = 148.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.227 ; gain = 148.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.227 ; gain = 148.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'axi_stream_loop_v2_0_M_AXIS'
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
             SEND_STREAM |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'axi_stream_loop_v2_0_M_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 512.227 ; gain = 148.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_stream_loop_v2_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module axi_stream_loop_v2_0_ctrl_AXIlite 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module axi_stream_loop_v2_0_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_stream_loop_v2_0_M_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design axi_stream_loop_v2_0 has port m_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design axi_stream_loop_v2_0 has port m_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design axi_stream_loop_v2_0 has port m_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design axi_stream_loop_v2_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port m_axis_tready
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port ctrl_axilite_awprot[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port ctrl_axilite_awprot[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port ctrl_axilite_awprot[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port ctrl_axilite_arprot[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port ctrl_axilite_arprot[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port ctrl_axilite_arprot[0]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port s_axis_tstrb[3]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port s_axis_tstrb[2]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port s_axis_tstrb[1]
WARNING: [Synth 8-3331] design axi_stream_loop_v2_0 has unconnected port s_axis_tstrb[0]
INFO: [Synth 8-3886] merging instance 'axi_stream_loop_v2_0_ctrl_AXIlite_inst/axi_rresp_reg[0]' (FDRE) to 'axi_stream_loop_v2_0_ctrl_AXIlite_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_stream_loop_v2_0_ctrl_AXIlite_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_stream_loop_v2_0_ctrl_AXIlite_inst/axi_bresp_reg[0]' (FDRE) to 'axi_stream_loop_v2_0_ctrl_AXIlite_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_stream_loop_v2_0_ctrl_AXIlite_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_stream_loop_v2_0_M_AXIS_inst/FSM_sequential_mst_exec_state_reg) is unused and will be removed from module axi_stream_loop_v2_0.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tvalid with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/FSM_sequential_mst_exec_state_reg/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:107]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tvalid with 2nd driver pin 'm_axis_tvalid' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[31] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[31]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[31] with 2nd driver pin 'm_axis_tdata[31]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[30] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[30]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[30] with 2nd driver pin 'm_axis_tdata[30]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[29] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[29]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[29] with 2nd driver pin 'm_axis_tdata[29]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[28] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[28]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[28] with 2nd driver pin 'm_axis_tdata[28]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[27] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[27]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[27] with 2nd driver pin 'm_axis_tdata[27]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[26] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[26]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[26] with 2nd driver pin 'm_axis_tdata[26]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[25] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[25]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[25] with 2nd driver pin 'm_axis_tdata[25]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[24] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[24]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[24] with 2nd driver pin 'm_axis_tdata[24]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[23] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[23]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[23] with 2nd driver pin 'm_axis_tdata[23]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[22] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[22]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[22] with 2nd driver pin 'm_axis_tdata[22]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[21] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[21]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[21] with 2nd driver pin 'm_axis_tdata[21]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[20] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[20]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[20] with 2nd driver pin 'm_axis_tdata[20]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[19] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[19]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[19] with 2nd driver pin 'm_axis_tdata[19]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[18] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[18]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[18] with 2nd driver pin 'm_axis_tdata[18]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[17] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[17]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[17] with 2nd driver pin 'm_axis_tdata[17]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[16] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[16]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[16] with 2nd driver pin 'm_axis_tdata[16]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[15] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[15]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[15] with 2nd driver pin 'm_axis_tdata[15]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[14] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[14]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[14] with 2nd driver pin 'm_axis_tdata[14]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[13] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[13]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[13] with 2nd driver pin 'm_axis_tdata[13]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[12] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[12]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[12] with 2nd driver pin 'm_axis_tdata[12]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[11] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[11]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[11] with 2nd driver pin 'm_axis_tdata[11]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[10] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[10]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[10] with 2nd driver pin 'm_axis_tdata[10]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[9] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[9]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[9] with 2nd driver pin 'm_axis_tdata[9]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[8] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[8]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[8] with 2nd driver pin 'm_axis_tdata[8]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[7] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[7]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[7] with 2nd driver pin 'm_axis_tdata[7]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[6] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[6]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[6] with 2nd driver pin 'm_axis_tdata[6]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[5] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[5]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[5] with 2nd driver pin 'm_axis_tdata[5]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[4] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[4]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[4] with 2nd driver pin 'm_axis_tdata[4]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[3] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[3]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[3] with 2nd driver pin 'm_axis_tdata[3]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[2] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[2]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[2] with 2nd driver pin 'm_axis_tdata[2]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[1] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[1]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[1] with 2nd driver pin 'm_axis_tdata[1]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[0] with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/stream_data_out_reg[0]/Q' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:96]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tdata[0] with 2nd driver pin 'm_axis_tdata[0]' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tlast with 1st driver pin 'axi_stream_loop_v2_0_M_AXIS_inst/axis_tlast_inferred/axis_tlast' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0_M_AXIS.v:165]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin m_axis_tlast with 2nd driver pin 'm_axis_tlast' [d:/VivadoCode/AXI_Stream_DMA/AXI_DMA_loop/Stream_ip/ip_repo/axi_stream_loop_2.0/hdl/axi_stream_loop_v2_0.v:4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 688.703 ; gain = 324.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 688.703 ; gain = 324.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 688.703 ; gain = 324.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin m_axis_tstrb[3] is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 688.703 ; gain = 324.977
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 55 Warnings, 68 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 22:17:39 2022...
