{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417511909665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417511909670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 01:18:29 2014 " "Processing started: Tue Dec 02 01:18:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417511909670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417511909670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417511909670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_85c_slow.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_85c_slow.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511911767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_0c_slow.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_0c_slow.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511912606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_min_1200mv_0c_fast.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_min_1200mv_0c_fast.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511913420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS.svo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS.svo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511914282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_85c_v_slow.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_85c_v_slow.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511914787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_8_1200mv_0c_v_slow.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_8_1200mv_0c_v_slow.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511915300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_min_1200mv_0c_v_fast.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_min_1200mv_0c_v_fast.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511915793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_DS_v.sdo H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/ simulation " "Generated file vga_DS_v.sdo in folder \"H:/dshim/My Documents/GitHub/Microprocessor-Final-Project/vga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417511916360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417511916638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 01:18:36 2014 " "Processing ended: Tue Dec 02 01:18:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417511916638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417511916638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417511916638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417511916638 ""}
