/*
 *  CLRadeonExtender - Unofficial OpenCL Radeon Extensions Library
 *  Copyright (C) 2014 Mateusz Szpakowski
 *
 *  This library is free software; you can redistribute it and/or
 *  modify it under the terms of the GNU Lesser General Public
 *  License as published by the Free Software Foundation; either
 *  version 2.1 of the License, or (at your option) any later version.
 *
 *  This library is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 *  Lesser General Public License for more details.
 *
 *  You should have received a copy of the GNU Lesser General Public
 *  License along with this library; if not, write to the Free Software
 *  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
 */

#include <CLRX/Config.h>
#include "AsmInternals.h"

using namespace CLRX;

const GCNInstruction CLRX::gcnInstrsTable[] =
{
    { "s_add_u32",           GCNENC_SOP2,   GCN_STDMODE,              0,    ARCH_GCN_ALL  },
    { "s_sub_u32",           GCNENC_SOP2,   GCN_STDMODE,              1,    ARCH_GCN_ALL  },
    { "s_add_i32",           GCNENC_SOP2,   GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "s_sub_i32",           GCNENC_SOP2,   GCN_STDMODE,              3,    ARCH_GCN_ALL  },
    { "s_addc_u32",          GCNENC_SOP2,   GCN_STDMODE,              4,    ARCH_GCN_ALL  },
    { "s_subb_u32",          GCNENC_SOP2,   GCN_STDMODE,              5,    ARCH_GCN_ALL  },
    { "s_min_i32",           GCNENC_SOP2,   GCN_STDMODE,              6,    ARCH_GCN_ALL  },
    { "s_min_u32",           GCNENC_SOP2,   GCN_STDMODE,              7,    ARCH_GCN_ALL  },
    { "s_max_i32",           GCNENC_SOP2,   GCN_STDMODE,              8,    ARCH_GCN_ALL  },
    { "s_max_u32",           GCNENC_SOP2,   GCN_STDMODE,              9,    ARCH_GCN_ALL  },
    { "s_cselect_b32",       GCNENC_SOP2,   GCN_STDMODE,              10,   ARCH_GCN_ALL  },
    { "s_cselect_b64",       GCNENC_SOP2,   GCN_REG_ALL_64,           11,   ARCH_GCN_ALL  },
    { "s_and_b32",           GCNENC_SOP2,   GCN_STDMODE,              14,   ARCH_GCN_ALL  },
    { "s_and_b64",           GCNENC_SOP2,   GCN_REG_ALL_64,           15,   ARCH_GCN_ALL  },
    { "s_or_b32",            GCNENC_SOP2,   GCN_STDMODE,              16,   ARCH_GCN_ALL  },
    { "s_or_b64",            GCNENC_SOP2,   GCN_REG_ALL_64,           17,   ARCH_GCN_ALL  },
    { "s_xor_b32",           GCNENC_SOP2,   GCN_STDMODE,              18,   ARCH_GCN_ALL  },
    { "s_xor_b64",           GCNENC_SOP2,   GCN_REG_ALL_64,           19,   ARCH_GCN_ALL  },
    { "s_andn2_b32",         GCNENC_SOP2,   GCN_STDMODE,              20,   ARCH_GCN_ALL  },
    { "s_andn2_b64",         GCNENC_SOP2,   GCN_REG_ALL_64,           21,   ARCH_GCN_ALL  },
    { "s_orn2_b32",          GCNENC_SOP2,   GCN_STDMODE,              22,   ARCH_GCN_ALL  },
    { "s_orn2_b64",          GCNENC_SOP2,   GCN_REG_ALL_64,           23,   ARCH_GCN_ALL  },
    { "s_nand_b32",          GCNENC_SOP2,   GCN_STDMODE,              24,   ARCH_GCN_ALL  },
    { "s_nand_b64",          GCNENC_SOP2,   GCN_REG_ALL_64,           25,   ARCH_GCN_ALL  },
    { "s_nor_b32",           GCNENC_SOP2,   GCN_STDMODE,              26,   ARCH_GCN_ALL  },
    { "s_nor_b64",           GCNENC_SOP2,   GCN_REG_ALL_64,           27,   ARCH_GCN_ALL  },
    { "s_xnor_b32",          GCNENC_SOP2,   GCN_STDMODE,              28,   ARCH_GCN_ALL  },
    { "s_xnor_b64",          GCNENC_SOP2,   GCN_REG_ALL_64,           29,   ARCH_GCN_ALL  },
    { "s_lshl_b32",          GCNENC_SOP2,   GCN_STDMODE,              30,   ARCH_GCN_ALL  },
    { "s_lshl_b64",          GCNENC_SOP2,   GCN_REG_DS0_64,           31,   ARCH_GCN_ALL  },
    { "s_lshr_b32",          GCNENC_SOP2,   GCN_STDMODE,              32,   ARCH_GCN_ALL  },
    { "s_lshr_b64",          GCNENC_SOP2,   GCN_REG_DS0_64,           33,   ARCH_GCN_ALL  },
    { "s_ashr_i32",          GCNENC_SOP2,   GCN_STDMODE,              34,   ARCH_GCN_ALL  },
    { "s_ashr_i64",          GCNENC_SOP2,   GCN_REG_DS0_64,           35,   ARCH_GCN_ALL  },
    { "s_bfm_b32",           GCNENC_SOP2,   GCN_STDMODE,              36,   ARCH_GCN_ALL  },
    { "s_bfm_b64",           GCNENC_SOP2,   GCN_REG_DST_64,           37,   ARCH_GCN_ALL  },
    { "s_mul_i32",           GCNENC_SOP2,   GCN_STDMODE,              38,   ARCH_GCN_ALL  },
    { "s_bfe_u32",           GCNENC_SOP2,   GCN_STDMODE,              39,   ARCH_GCN_ALL  },
    { "s_bfe_i32",           GCNENC_SOP2,   GCN_STDMODE,              40,   ARCH_GCN_ALL  },
    { "s_bfe_u64",           GCNENC_SOP2,   GCN_REG_DS0_64,           41,   ARCH_GCN_ALL  },
    { "s_bfe_i64",           GCNENC_SOP2,   GCN_REG_DS0_64,           42,   ARCH_GCN_ALL  },
    { "s_cbranch_g_fork",    GCNENC_SOP2,   GCN_REG_ALL_64|GCN_REG_S1_JMP,43,   ARCH_GCN_ALL  },
    { "s_absdiff_i32",       GCNENC_SOP2,   GCN_STDMODE,              44,   ARCH_GCN_ALL  },
    { "s_movk_i32",          GCNENC_SOPK,   GCN_STDMODE,              0,    ARCH_GCN_ALL  },
    { "s_cmovk_i32",         GCNENC_SOPK,   GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "s_cmpk_eq_i32",       GCNENC_SOPK,   GCN_STDMODE,              3,    ARCH_GCN_ALL  },
    { "s_cmpk_lg_i32",       GCNENC_SOPK,   GCN_STDMODE,              4,    ARCH_GCN_ALL  },
    { "s_cmpk_gt_i32",       GCNENC_SOPK,   GCN_STDMODE,              5,    ARCH_GCN_ALL  },
    { "s_cmpk_ge_i32",       GCNENC_SOPK,   GCN_STDMODE,              6,    ARCH_GCN_ALL  },
    { "s_cmpk_lt_i32",       GCNENC_SOPK,   GCN_STDMODE,              7,    ARCH_GCN_ALL  },
    { "s_cmpk_le_i32",       GCNENC_SOPK,   GCN_STDMODE,              8,    ARCH_GCN_ALL  },
    { "s_cmpk_eq_u32",       GCNENC_SOPK,   GCN_STDMODE,              9,    ARCH_GCN_ALL  },
    { "s_cmpk_lg_u32",       GCNENC_SOPK,   GCN_STDMODE,              10,   ARCH_GCN_ALL  },
    { "s_cmpk_gt_u32",       GCNENC_SOPK,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "s_cmpk_ge_u32",       GCNENC_SOPK,   GCN_STDMODE,              12,   ARCH_GCN_ALL  },
    { "s_cmpk_lt_u32",       GCNENC_SOPK,   GCN_STDMODE,              13,   ARCH_GCN_ALL  },
    { "s_cmpk_le_u32",       GCNENC_SOPK,   GCN_STDMODE,              14,   ARCH_GCN_ALL  },
    { "s_addk_i32",          GCNENC_SOPK,   GCN_STDMODE,              15,   ARCH_GCN_ALL  },
    { "s_mulk_i32",          GCNENC_SOPK,   GCN_STDMODE,              16,   ARCH_GCN_ALL  },
    { "s_cbranch_i_fork",    GCNENC_SOPK,   GCN_REG_DST_64|GCN_IMM_REL,17,   ARCH_GCN_ALL  },
    { "s_getreg_b32",        GCNENC_SOPK,   GCN_IMM_SREG,             18,   ARCH_GCN_ALL  },
    { "s_setreg_b32",        GCNENC_SOPK,   GCN_IMM_SREG|GCN_IMM_DST, 19,   ARCH_GCN_ALL  },
    { "s_getreg_regrd_b32",  GCNENC_SOPK,   GCN_IMM_SREG,             20,   ARCH_GCN_ALL  },
    { "s_setreg_imm32_b32",  GCNENC_SOPK,   GCN_IMM_SREG|GCN_SOPK_SRIMM32, 21,   ARCH_GCN_ALL  },
    { "s_mov_b32",           GCNENC_SOP1,   GCN_STDMODE,              3,    ARCH_GCN_ALL  },
    { "s_mov_b64",           GCNENC_SOP1,   GCN_REG_ALL_64,           4,    ARCH_GCN_ALL  },
    { "s_cmov_b32",          GCNENC_SOP1,   GCN_STDMODE,              5,    ARCH_GCN_ALL  },
    { "s_cmov_b64",          GCNENC_SOP1,   GCN_REG_ALL_64,           6,    ARCH_GCN_ALL  },
    { "s_not_b32",           GCNENC_SOP1,   GCN_STDMODE,              7,    ARCH_GCN_ALL  },
    { "s_not_b64",           GCNENC_SOP1,   GCN_REG_ALL_64,           8,    ARCH_GCN_ALL  },
    { "s_wqm_b32",           GCNENC_SOP1,   GCN_STDMODE,              9,    ARCH_GCN_ALL  },
    { "s_wqm_b64",           GCNENC_SOP1,   GCN_REG_ALL_64,           10,   ARCH_GCN_ALL  },
    { "s_brev_b32",          GCNENC_SOP1,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "s_brev_b64",          GCNENC_SOP1,   GCN_REG_ALL_64,           12,   ARCH_GCN_ALL  },
    { "s_bcnt0_i32_b32",     GCNENC_SOP1,   GCN_STDMODE,              13,   ARCH_GCN_ALL  },
    { "s_bcnt0_i32_b64",     GCNENC_SOP1,   GCN_REG_SRC0_64,          14,   ARCH_GCN_ALL  },
    { "s_bcnt1_i32_b32",     GCNENC_SOP1,   GCN_STDMODE,              15,   ARCH_GCN_ALL  },
    { "s_bcnt1_i32_b64",     GCNENC_SOP1,   GCN_REG_SRC0_64,          16,   ARCH_GCN_ALL  },
    { "s_ff0_i32_b32",       GCNENC_SOP1,   GCN_STDMODE,              17,   ARCH_GCN_ALL  },
    { "s_ff0_i32_b64",       GCNENC_SOP1,   GCN_REG_SRC0_64,          18,   ARCH_GCN_ALL  },
    { "s_ff1_i32_b32",       GCNENC_SOP1,   GCN_STDMODE,              19,   ARCH_GCN_ALL  },
    { "s_ff1_i32_b64",       GCNENC_SOP1,   GCN_REG_SRC0_64,          20,   ARCH_GCN_ALL  },
    { "s_flbit_i32_b32",     GCNENC_SOP1,   GCN_STDMODE,              21,   ARCH_GCN_ALL  },
    { "s_flbit_i32_b64",     GCNENC_SOP1,   GCN_REG_ALL_64,           22,   ARCH_GCN_ALL  },
    { "s_flbit_i32",         GCNENC_SOP1,   GCN_STDMODE,              23,   ARCH_GCN_ALL  },
    { "s_flbit_i32_i64",     GCNENC_SOP1,   GCN_REG_ALL_64,           24,   ARCH_GCN_ALL  },
    { "s_sext_32_i8",        GCNENC_SOP1,   GCN_STDMODE,              25,   ARCH_GCN_ALL  },
    { "s_sext_32_i16",       GCNENC_SOP1,   GCN_STDMODE,              26,   ARCH_GCN_ALL  },
    { "s_bitset0_b32",       GCNENC_SOP1,   GCN_STDMODE,              27,   ARCH_GCN_ALL  },
    { "s_bitset0_b64",       GCNENC_SOP1,   GCN_REG_DST_64,           28,   ARCH_GCN_ALL  },
    { "s_bitset1_b32",       GCNENC_SOP1,   GCN_STDMODE,              29,   ARCH_GCN_ALL  },
    { "s_bitset1_b64",       GCNENC_SOP1,   GCN_REG_DST_64,           30,   ARCH_GCN_ALL  },
    { "s_getpc_b64",         GCNENC_SOP1,   GCN_REG_ALL_64,           31,   ARCH_GCN_ALL  },
    { "s_setpc_b64",         GCNENC_SOP1,   GCN_REG_ALL_64,           32,   ARCH_GCN_ALL  },
    { "s_swappc_b64",        GCNENC_SOP1,   GCN_REG_ALL_64,           33,   ARCH_GCN_ALL  },
    { "s_rfe_b64",           GCNENC_SOP1,   GCN_REG_ALL_64,           34,   ARCH_GCN_ALL  },
    { "s_and_saveexec_b64",  GCNENC_SOP1,   GCN_REG_ALL_64,           36,   ARCH_GCN_ALL  },
    { "s_or_saveexec_b64",   GCNENC_SOP1,   GCN_REG_ALL_64,           37,   ARCH_GCN_ALL  },
    { "s_xor_saveexec_b64",  GCNENC_SOP1,   GCN_REG_ALL_64,           38,   ARCH_GCN_ALL  },
    { "s_andn2_saveexec_b64",GCNENC_SOP1,   GCN_REG_ALL_64,           39,   ARCH_GCN_ALL  },
    { "s_andn2_saveexec_b64",GCNENC_SOP1,   GCN_REG_ALL_64,           40,   ARCH_GCN_ALL  },
    { "s_nand_saveexec_b64", GCNENC_SOP1,   GCN_REG_ALL_64,           41,   ARCH_GCN_ALL  },
    { "s_nor_saveexec_b64",  GCNENC_SOP1,   GCN_REG_ALL_64,           42,   ARCH_GCN_ALL  },
    { "s_xnor_saveexec_b64", GCNENC_SOP1,   GCN_REG_ALL_64,           43,   ARCH_GCN_ALL  },
    { "s_quadmask_b32",      GCNENC_SOP1,   GCN_STDMODE,              44,   ARCH_GCN_ALL  },
    { "s_quadmask_b64",      GCNENC_SOP1,   GCN_REG_ALL_64,           45,   ARCH_GCN_ALL  },
    { "s_movrels_b32",       GCNENC_SOP1,   GCN_STDMODE,              46,   ARCH_GCN_ALL  },
    { "s_movrels_b64",       GCNENC_SOP1,   GCN_REG_ALL_64,           47,   ARCH_GCN_ALL  },
    { "s_movreld_b32",       GCNENC_SOP1,   GCN_STDMODE,              48,   ARCH_GCN_ALL  },
    { "s_movreld_b64",       GCNENC_SOP1,   GCN_REG_ALL_64,           49,   ARCH_GCN_ALL  },
    { "s_cbranch_join",      GCNENC_SOP1,   GCN_STDMODE,              50,   ARCH_GCN_ALL  },
    { "s_abs_i32",           GCNENC_SOP1,   GCN_STDMODE,              52,   ARCH_GCN_ALL  },
    { "s_mov_fed_b32",       GCNENC_SOP1,   GCN_STDMODE,              53,   ARCH_HD7X00   },
    { "s_cmp_eq_i32",        GCNENC_SOPC,   GCN_STDMODE,              0,    ARCH_GCN_ALL  },
    { "s_cmp_lg_i32",        GCNENC_SOPC,   GCN_STDMODE,              1,    ARCH_GCN_ALL  },
    { "s_cmp_gt_i32",        GCNENC_SOPC,   GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "s_cmp_ge_i32",        GCNENC_SOPC,   GCN_STDMODE,              3,    ARCH_GCN_ALL  },
    { "s_cmp_lt_i32",        GCNENC_SOPC,   GCN_STDMODE,              4,    ARCH_GCN_ALL  },
    { "s_cmp_le_i32",        GCNENC_SOPC,   GCN_STDMODE,              5,    ARCH_GCN_ALL  },
    { "s_cmp_eq_u32",        GCNENC_SOPC,   GCN_STDMODE,              6,    ARCH_GCN_ALL  },
    { "s_cmp_lg_u32",        GCNENC_SOPC,   GCN_STDMODE,              7,    ARCH_GCN_ALL  },
    { "s_cmp_gt_u32",        GCNENC_SOPC,   GCN_STDMODE,              8,    ARCH_GCN_ALL  },
    { "s_cmp_ge_u32",        GCNENC_SOPC,   GCN_STDMODE,              9,    ARCH_GCN_ALL  },
    { "s_cmp_lt_u32",        GCNENC_SOPC,   GCN_STDMODE,              10,   ARCH_GCN_ALL  },
    { "s_cmp_le_u32",        GCNENC_SOPC,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "s_bitcmp0_b32",       GCNENC_SOPC,   GCN_STDMODE,              12,   ARCH_GCN_ALL  },
    { "s_bitcmp1_b32",       GCNENC_SOPC,   GCN_STDMODE,              13,   ARCH_GCN_ALL  },
    { "s_bitcmp0_b64",       GCNENC_SOPC,   GCN_REG_DS0_64,           14,   ARCH_GCN_ALL  },
    { "s_bitcmp1_b64",       GCNENC_SOPC,   GCN_REG_DS0_64,           15,   ARCH_GCN_ALL  },
    { "s_setvskip",          GCNENC_SOPC,   GCN_STDMODE,              16,   ARCH_GCN_ALL  },
    { "s_nop",               GCNENC_SOPP,   GCN_STDMODE,              0,    ARCH_GCN_ALL  },
    { "s_endpgm",            GCNENC_SOPP,   GCN_IMM_NONE,             1,    ARCH_GCN_ALL  },
    { "s_branch",            GCNENC_SOPP,   GCN_IMM_REL,              2,    ARCH_GCN_ALL  },
    { "s_cbranch_scc0",      GCNENC_SOPP,   GCN_IMM_REL,              4,    ARCH_GCN_ALL  },
    { "s_cbranch_scc1",      GCNENC_SOPP,   GCN_IMM_REL,              5,    ARCH_GCN_ALL  },
    { "s_cbranch_vccz",      GCNENC_SOPP,   GCN_IMM_REL,              6,    ARCH_GCN_ALL  },
    { "s_cbranch_vccnz",     GCNENC_SOPP,   GCN_IMM_REL,              7,    ARCH_GCN_ALL  },
    { "s_cbranch_execz",     GCNENC_SOPP,   GCN_IMM_REL,              8,    ARCH_GCN_ALL  },
    { "s_cbranch_execnz",    GCNENC_SOPP,   GCN_IMM_REL,              9,    ARCH_GCN_ALL  },
    { "s_barrier",           GCNENC_SOPP,   GCN_IMM_NONE,             10,   ARCH_GCN_ALL  },
    { "s_setkill",           GCNENC_SOPP,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "s_waitcnt",           GCNENC_SOPP,   GCN_IMM_LOCKS,            12,   ARCH_GCN_ALL  },
    { "s_sethalt",           GCNENC_SOPP,   GCN_STDMODE,              13,   ARCH_GCN_ALL  },
    { "s_sleep",             GCNENC_SOPP,   GCN_STDMODE,              14,   ARCH_GCN_ALL  },
    { "s_setprio",           GCNENC_SOPP,   GCN_STDMODE,              15,   ARCH_GCN_ALL  },
    { "s_sendmsg",           GCNENC_SOPP,   GCN_IMM_MSGS,             16,   ARCH_GCN_ALL  },
    { "s_sendmsghalt",       GCNENC_SOPP,   GCN_IMM_MSGS,             17,   ARCH_GCN_ALL  },
    { "s_trap",              GCNENC_SOPP,   GCN_STDMODE,              18,   ARCH_GCN_ALL  },
    { "s_icache_inv",        GCNENC_SOPP,   GCN_IMM_NONE,             19,   ARCH_GCN_ALL  },
    { "s_incperflevel",      GCNENC_SOPP,   GCN_STDMODE,              20,   ARCH_GCN_ALL  },
    { "s_decperflevel",      GCNENC_SOPP,   GCN_STDMODE,              21,   ARCH_GCN_ALL  },
    { "s_tracedata",         GCNENC_SOPP,   GCN_IMM_NONE,             22,   ARCH_GCN_ALL  },
    { "s_cbranch_cdbgsys",   GCNENC_SOPP,   GCN_IMM_REL,              23,   ARCH_RX2X0    },
    { "s_cbranch_cdbguser",  GCNENC_SOPP,   GCN_IMM_REL,              24,   ARCH_RX2X0    },
    { "s_cbranch_cdbgsys_or_user",GCNENC_SOPP,   GCN_IMM_REL,              25,   ARCH_RX2X0    },
    { "s_cbranch_cdbgsys_and_user",GCNENC_SOPP,   GCN_IMM_REL,              26,   ARCH_RX2X0    },
    { "s_load_dword",        GCNENC_SMRD,   GCN_MEMOP_MX1,            0,    ARCH_GCN_ALL  },
    { "s_load_dwordx2",      GCNENC_SMRD,   GCN_MEMOP_MX2,            1,    ARCH_GCN_ALL  },
    { "s_load_dwordx4",      GCNENC_SMRD,   GCN_MEMOP_MX4,            2,    ARCH_GCN_ALL  },
    { "s_load_dwordx8",      GCNENC_SMRD,   GCN_MEMOP_MX8,            3,    ARCH_GCN_ALL  },
    { "s_load_dwordx16",     GCNENC_SMRD,   GCN_MEMOP_MX16,           4,    ARCH_GCN_ALL  },
    { "s_buffer_load_dword", GCNENC_SMRD,   GCN_MEMOP_MX1|GCN_SBASE4,  8,    ARCH_GCN_ALL  },
    { "s_buffer_load_dwordx2",GCNENC_SMRD,   GCN_MEMOP_MX2|GCN_SBASE4, 9,    ARCH_GCN_ALL  },
    { "s_buffer_load_dwordx4",GCNENC_SMRD,   GCN_MEMOP_MX4|GCN_SBASE4, 10,   ARCH_GCN_ALL  },
    { "s_buffer_load_dwordx8",GCNENC_SMRD,   GCN_MEMOP_MX8|GCN_SBASE4, 11,   ARCH_GCN_ALL  },
    { "s_buffer_load_dwordx16",GCNENC_SMRD,   GCN_MEMOP_MX16|GCN_SBASE4, 12,   ARCH_GCN_ALL  },
    { "s_memtime",           GCNENC_SMRD,   GCN_REG_DST_64,           30,   ARCH_GCN_ALL  },
    { "s_dcache_inv",        GCNENC_SMRD,   GCN_ARG_NONE,             31,   ARCH_GCN_ALL  },
    { "v_cndmask_b32",       GCNENC_VOP2,   GCN_SRC2_VCC,             0,    ARCH_GCN_ALL  },
    { "v_cndmask_b32",       GCNENC_VOP3A,  GCN_SRC2_VCC,             256,  ARCH_GCN_ALL  },
    { "v_readlane_b32",      GCNENC_VOP2,   GCN_STDMODE,              1,    ARCH_GCN_ALL  },
    { "v_readlane_b32",      GCNENC_VOP3A,  GCN_SRC2_NONE,            257,  ARCH_GCN_ALL  },
    { "v_writelane_b32",     GCNENC_VOP2,   GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "v_writelane_b32",     GCNENC_VOP3A,  GCN_SRC2_NONE,            258,  ARCH_GCN_ALL  },
    { "v_add_f32",           GCNENC_VOP2,   GCN_FLOATLIT,             3,    ARCH_GCN_ALL  },
    { "v_add_f32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            259,  ARCH_GCN_ALL  },
    { "v_sub_f32",           GCNENC_VOP2,   GCN_FLOATLIT,             4,    ARCH_GCN_ALL  },
    { "v_sub_f32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            260,  ARCH_GCN_ALL  },
    { "v_subrev_f32",        GCNENC_VOP2,   GCN_FLOATLIT,             5,    ARCH_GCN_ALL  },
    { "v_subrev_f32",        GCNENC_VOP3A,  GCN_SRC2_NONE,            261,  ARCH_GCN_ALL  },
    { "v_mac_legacy_f32",    GCNENC_VOP2,   GCN_FLOATLIT,             6,    ARCH_GCN_ALL  },
    { "v_mac_legacy_f32",    GCNENC_VOP3A,  GCN_SRC2_NONE,            262,  ARCH_GCN_ALL  },
    { "v_mul_legacy_f32",    GCNENC_VOP2,   GCN_FLOATLIT,             7,    ARCH_GCN_ALL  },
    { "v_mul_legacy_f32",    GCNENC_VOP3A,  GCN_SRC2_NONE,            263,  ARCH_GCN_ALL  },
    { "v_mul_f32",           GCNENC_VOP2,   GCN_FLOATLIT,             8,    ARCH_GCN_ALL  },
    { "v_mul_f32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            264,  ARCH_GCN_ALL  },
    { "v_mul_i32_i24",       GCNENC_VOP2,   GCN_STDMODE,              9,    ARCH_GCN_ALL  },
    { "v_mul_i32_i24",       GCNENC_VOP3A,  GCN_SRC2_NONE,            265,  ARCH_GCN_ALL  },
    { "v_mul_hi_i32_i24",    GCNENC_VOP2,   GCN_STDMODE,              10,   ARCH_GCN_ALL  },
    { "v_mul_hi_i32_i24",    GCNENC_VOP3A,  GCN_SRC2_NONE,            266,  ARCH_GCN_ALL  },
    { "v_mul_u32_u24",       GCNENC_VOP2,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "v_mul_u32_u24",       GCNENC_VOP3A,  GCN_SRC2_NONE,            267,  ARCH_GCN_ALL  },
    { "v_mul_hi_u32_u24",    GCNENC_VOP2,   GCN_STDMODE,              12,   ARCH_GCN_ALL  },
    { "v_mul_hi_u32_u24",    GCNENC_VOP3A,  GCN_SRC2_NONE,            268,  ARCH_GCN_ALL  },
    { "v_min_legacy_f32",    GCNENC_VOP2,   GCN_FLOATLIT,             13,   ARCH_GCN_ALL  },
    { "v_min_legacy_f32",    GCNENC_VOP3A,  GCN_SRC2_NONE,            269,  ARCH_GCN_ALL  },
    { "v_max_legacy_f32",    GCNENC_VOP2,   GCN_FLOATLIT,             14,   ARCH_GCN_ALL  },
    { "v_max_legacy_f32",    GCNENC_VOP3A,  GCN_SRC2_NONE,            270,  ARCH_GCN_ALL  },
    { "v_min_f32",           GCNENC_VOP2,   GCN_FLOATLIT,             15,   ARCH_GCN_ALL  },
    { "v_min_f32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            271,  ARCH_GCN_ALL  },
    { "v_max_f32",           GCNENC_VOP2,   GCN_FLOATLIT,             16,   ARCH_GCN_ALL  },
    { "v_max_f32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            272,  ARCH_GCN_ALL  },
    { "v_min_i32",           GCNENC_VOP2,   GCN_STDMODE,              17,   ARCH_GCN_ALL  },
    { "v_min_i32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            273,  ARCH_GCN_ALL  },
    { "v_max_i32",           GCNENC_VOP2,   GCN_STDMODE,              18,   ARCH_GCN_ALL  },
    { "v_max_i32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            274,  ARCH_GCN_ALL  },
    { "v_min_u32",           GCNENC_VOP2,   GCN_STDMODE,              19,   ARCH_GCN_ALL  },
    { "v_min_u32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            275,  ARCH_GCN_ALL  },
    { "v_max_u32",           GCNENC_VOP2,   GCN_STDMODE,              20,   ARCH_GCN_ALL  },
    { "v_max_u32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            276,  ARCH_GCN_ALL  },
    { "v_lshr_b32",          GCNENC_VOP2,   GCN_STDMODE,              21,   ARCH_GCN_ALL  },
    { "v_lshr_b32",          GCNENC_VOP3A,  GCN_SRC2_NONE,            277,  ARCH_GCN_ALL  },
    { "v_lshrrev_b32",       GCNENC_VOP2,   GCN_STDMODE,              22,   ARCH_GCN_ALL  },
    { "v_lshrrev_b32",       GCNENC_VOP3A,  GCN_SRC2_NONE,            278,  ARCH_GCN_ALL  },
    { "v_ashr_i32",          GCNENC_VOP2,   GCN_STDMODE,              23,   ARCH_GCN_ALL  },
    { "v_ashr_i32",          GCNENC_VOP3A,  GCN_SRC2_NONE,            279,  ARCH_GCN_ALL  },
    { "v_ashrrev_i32",       GCNENC_VOP2,   GCN_STDMODE,              24,   ARCH_GCN_ALL  },
    { "v_ashrrev_i32",       GCNENC_VOP3A,  GCN_SRC2_NONE,            280,  ARCH_GCN_ALL  },
    { "v_lshl_b32",          GCNENC_VOP2,   GCN_STDMODE,              25,   ARCH_GCN_ALL  },
    { "v_lshl_b32",          GCNENC_VOP3A,  GCN_SRC2_NONE,            281,  ARCH_GCN_ALL  },
    { "v_lshlrev_b32",       GCNENC_VOP2,   GCN_STDMODE,              26,   ARCH_GCN_ALL  },
    { "v_lshlrev_b32",       GCNENC_VOP3A,  GCN_SRC2_NONE,            282,  ARCH_GCN_ALL  },
    { "v_and_b32",           GCNENC_VOP2,   GCN_STDMODE,              27,   ARCH_GCN_ALL  },
    { "v_and_b32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            283,  ARCH_GCN_ALL  },
    { "v_or_b32",            GCNENC_VOP2,   GCN_STDMODE,              28,   ARCH_GCN_ALL  },
    { "v_or_b32",            GCNENC_VOP3A,  GCN_SRC2_NONE,            284,  ARCH_GCN_ALL  },
    { "v_xor_b32",           GCNENC_VOP2,   GCN_STDMODE,              29,   ARCH_GCN_ALL  },
    { "v_xor_b32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            285,  ARCH_GCN_ALL  },
    { "v_bfm_b32",           GCNENC_VOP2,   GCN_STDMODE,              30,   ARCH_GCN_ALL  },
    { "v_bfm_b32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            286,  ARCH_GCN_ALL  },
    { "v_mac_f32",           GCNENC_VOP2,   GCN_FLOATLIT,             31,   ARCH_GCN_ALL  },
    { "v_mac_f32",           GCNENC_VOP3A,  GCN_SRC2_NONE,            287,  ARCH_GCN_ALL  },
    { "v_madmk_f32",         GCNENC_VOP2,   GCN_FLOATLIT|GCN_ARG1_IMM,32,   ARCH_GCN_ALL  },
    { "v_madmk_f32",         GCNENC_VOP3A,  GCN_STDMODE|GCN_ARG1_IMM, 288,  ARCH_GCN_ALL  },
    { "v_madak_f32",         GCNENC_VOP2,   GCN_FLOATLIT|GCN_ARG2_IMM,33,   ARCH_GCN_ALL  },
    { "v_madak_f32",         GCNENC_VOP3A,  GCN_STDMODE|GCN_ARG2_IMM, 289,  ARCH_GCN_ALL  },
    { "v_bcnt_u32_b32",      GCNENC_VOP2,   GCN_STDMODE,              34,   ARCH_GCN_ALL  },
    { "v_bcnt_u32_b32",      GCNENC_VOP3A,  GCN_SRC2_NONE,            290,  ARCH_GCN_ALL  },
    { "v_mbcnt_lo_u32_b32",  GCNENC_VOP2,   GCN_STDMODE,              35,   ARCH_GCN_ALL  },
    { "v_mbcnt_lo_u32_b32",  GCNENC_VOP3A,  GCN_SRC2_NONE,            291,  ARCH_GCN_ALL  },
    { "v_mbcnt_lo_u32_b32",  GCNENC_VOP2,   GCN_STDMODE,              36,   ARCH_GCN_ALL  },
    { "v_mbcnt_hi_u32_b32",  GCNENC_VOP3A,  GCN_SRC2_NONE,            292,  ARCH_GCN_ALL  },
    { "v_add_i32",           GCNENC_VOP2,   GCN_DST_VCC,              37,   ARCH_GCN_ALL  },
    { "v_add_i32",           GCNENC_VOP3A,  GCN_DST_VCC,             293,  ARCH_GCN_ALL  },
    { "v_sub_i32",           GCNENC_VOP2,   GCN_DST_VCC,              38,   ARCH_GCN_ALL  },
    { "v_sub_i32",           GCNENC_VOP3B,  GCN_DST_VCC,             294,  ARCH_GCN_ALL  },
    { "v_subrev_i32",        GCNENC_VOP2,   GCN_DST_VCC,              39,   ARCH_GCN_ALL  },
    { "v_subrev_i32",        GCNENC_VOP3B,  GCN_DST_VCC,             295,  ARCH_GCN_ALL  },
    { "v_addc_u32",          GCNENC_VOP2,   GCN_DS2_VCC,              40,   ARCH_GCN_ALL  },
    { "v_addc_u32",          GCNENC_VOP3B,  GCN_DS2_VCC,             296,  ARCH_GCN_ALL  },
    { "v_subb_u32",          GCNENC_VOP2,   GCN_DS2_VCC,              41,   ARCH_GCN_ALL  },
    { "v_subb_u32",          GCNENC_VOP3B,  GCN_DS2_VCC,             297,  ARCH_GCN_ALL  },
    { "v_subbrev_u32",       GCNENC_VOP2,   GCN_DS2_VCC,              42,   ARCH_GCN_ALL  },
    { "v_subbrev_u32",       GCNENC_VOP3B,  GCN_DS2_VCC,             298,  ARCH_GCN_ALL  },
    { "v_ldexp_f32",         GCNENC_VOP2,   GCN_FLOATLIT,             43,   ARCH_GCN_ALL  },
    { "v_ldexp_f32",         GCNENC_VOP3A,  GCN_SRC2_NONE,            299,  ARCH_GCN_ALL  },
    { "v_cvt_pkaccum_u8_f32",GCNENC_VOP2,   GCN_FLOATLIT,             44,   ARCH_GCN_ALL  },
    { "v_cvt_pkaccum_u8_f32",GCNENC_VOP3A,  GCN_SRC2_NONE,            300,  ARCH_GCN_ALL  },
    { "v_cvt_pknorm_i16_f32",GCNENC_VOP2,   GCN_FLOATLIT,             45,   ARCH_GCN_ALL  },
    { "v_cvt_pknorm_i16_f32",GCNENC_VOP3A,  GCN_SRC2_NONE,            301,  ARCH_GCN_ALL  },
    { "v_cvt_pknorm_u16_f32",GCNENC_VOP2,   GCN_FLOATLIT,             46,   ARCH_GCN_ALL  },
    { "v_cvt_pknorm_u16_f32",GCNENC_VOP3A,  GCN_SRC2_NONE,            302,  ARCH_GCN_ALL  },
    { "v_cvt_pkrtz_f16_f32", GCNENC_VOP2,   GCN_FLOATLIT,             47,   ARCH_GCN_ALL  },
    { "v_cvt_pkrtz_f16_f32", GCNENC_VOP3A,  GCN_SRC2_NONE,            303,  ARCH_GCN_ALL  },
    { "v_cvt_pk_u16_u32",    GCNENC_VOP2,   GCN_STDMODE,              48,   ARCH_GCN_ALL  },
    { "v_cvt_pk_u16_u32",    GCNENC_VOP3A,  GCN_SRC2_NONE,            304,  ARCH_GCN_ALL  },
    { "v_cvt_pk_i16_i32",    GCNENC_VOP2,   GCN_STDMODE,              49,   ARCH_GCN_ALL  },
    { "v_cvt_pk_i16_i32",    GCNENC_VOP3A,  GCN_SRC2_NONE,            305,  ARCH_GCN_ALL  },
    { "v_nop",               GCNENC_VOP1,   GCN_ARG_NONE,             0,    ARCH_GCN_ALL  },
    { "v_nop",               GCNENC_VOP3A,  GCN_ARG_NONE,             384,  ARCH_GCN_ALL  },
    { "v_mov_b32",           GCNENC_VOP1,   GCN_STDMODE,              1,    ARCH_GCN_ALL  },
    { "v_mov_b32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           385,  ARCH_GCN_ALL  },
    { "v_readfirstlane_b32", GCNENC_VOP1,   GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "v_readfirstlane_b32", GCNENC_VOP3A,  GCN_SRC12_NONE,           386,  ARCH_GCN_ALL  },
    { "v_cvt_i32_f64",       GCNENC_VOP1,   GCN_REG_SRC0_64,          3,    ARCH_GCN_ALL  },
    { "v_cvt_i32_f64",       GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_SRC0_64,387,  ARCH_GCN_ALL  },
    { "v_cvt_f64_i32",       GCNENC_VOP1,   GCN_REG_DST_64,           4,    ARCH_GCN_ALL  },
    { "v_cvt_f64_i32",       GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DST_64,388,  ARCH_GCN_ALL  },
    { "v_cvt_f32_i32",       GCNENC_VOP1,   GCN_STDMODE,              5,    ARCH_GCN_ALL  },
    { "v_cvt_f32_i32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           389,  ARCH_GCN_ALL  },
    { "v_cvt_f32_u32",       GCNENC_VOP1,   GCN_STDMODE,              6,    ARCH_GCN_ALL  },
    { "v_cvt_f32_u32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           390,  ARCH_GCN_ALL  },
    { "v_cvt_ui32_f32",      GCNENC_VOP1,   GCN_FLOATLIT,             7,    ARCH_GCN_ALL  },
    { "v_cvt_u32_f32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           391,  ARCH_GCN_ALL  },
    { "v_cvt_i32_f32",       GCNENC_VOP1,   GCN_FLOATLIT,             8,    ARCH_GCN_ALL  },
    { "v_cvt_i32_f32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           392,  ARCH_GCN_ALL  },
    { "v_mov_fed_b32",       GCNENC_VOP1,   GCN_STDMODE,              9,    ARCH_HD7X00   },
    { "v_mov_fed_b32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           393,  ARCH_HD7X00   },
    { "v_cvt_f16_f32",       GCNENC_VOP1,   GCN_FLOATLIT,             10,   ARCH_GCN_ALL  },
    { "v_cvt_f16_f32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           394,  ARCH_GCN_ALL  },
    { "v_cvt_f32_f16",       GCNENC_VOP1,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "v_cvt_f32_f16",       GCNENC_VOP3A,  GCN_SRC12_NONE,           395,  ARCH_GCN_ALL  },
    { "v_cvt_rpi_i32_f32",   GCNENC_VOP1,   GCN_FLOATLIT,             12,   ARCH_GCN_ALL  },
    { "v_cvt_rpi_i32_f32",   GCNENC_VOP3A,  GCN_SRC12_NONE,           396,  ARCH_GCN_ALL  },
    { "v_cvt_flr_i32_f32",   GCNENC_VOP1,   GCN_FLOATLIT,             13,   ARCH_GCN_ALL  },
    { "v_cvt_flr_i32_f32",   GCNENC_VOP3A,  GCN_SRC12_NONE,           397,  ARCH_GCN_ALL  },
    { "v_cvt_off_f32_i4",    GCNENC_VOP1,   GCN_STDMODE,              14,   ARCH_GCN_ALL  },
    { "v_cvt_off_f32_i4",    GCNENC_VOP3A,  GCN_SRC12_NONE,           398,  ARCH_GCN_ALL  },
    { "v_cvt_f32_f64",       GCNENC_VOP1,   GCN_REG_SRC0_64,          15,   ARCH_GCN_ALL  },
    { "v_cvt_f32_f64",       GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_SRC0_64,399,  ARCH_GCN_ALL  },
    { "v_cvt_f64_f32",       GCNENC_VOP1,   GCN_REG_DST_64|GCN_FLOATLIT,16,   ARCH_GCN_ALL  },
    { "v_cvt_f64_f32",       GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DST_64,400,  ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte0",    GCNENC_VOP1,   GCN_STDMODE,              17,   ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte0",    GCNENC_VOP3A,  GCN_SRC12_NONE,           401,  ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte1",    GCNENC_VOP1,   GCN_STDMODE,              18,   ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte1",    GCNENC_VOP3A,  GCN_SRC12_NONE,           402,  ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte2",    GCNENC_VOP1,   GCN_STDMODE,              19,   ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte2",    GCNENC_VOP3A,  GCN_SRC12_NONE,           403,  ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte3",    GCNENC_VOP1,   GCN_STDMODE,              20,   ARCH_GCN_ALL  },
    { "v_cvt_f32_ubyte3",    GCNENC_VOP3A,  GCN_SRC12_NONE,           404,  ARCH_GCN_ALL  },
    { "v_cvt_u32_f64",       GCNENC_VOP1,   GCN_REG_SRC0_64,          21,   ARCH_GCN_ALL  },
    { "v_cvt_u32_f64",       GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_SRC0_64,405,  ARCH_GCN_ALL  },
    { "v_cvt_f64_u32",       GCNENC_VOP1,   GCN_REG_DST_64,           22,   ARCH_GCN_ALL  },
    { "v_cvt_f64_u32",       GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DST_64,406,  ARCH_GCN_ALL  },
    { "v_trunc_f64",         GCNENC_VOP1,   GCN_REG_DS0_64,           23,   ARCH_RX2X0    },
    { "v_trunc_f64",         GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64, 407,  ARCH_RX2X0    },
    { "v_ceil_f64",          GCNENC_VOP1,   GCN_REG_DS0_64,           24,   ARCH_RX2X0    },
    { "v_ceil_f64",          GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64, 408,  ARCH_RX2X0    },
    { "v_rndne_f64",         GCNENC_VOP1,   GCN_REG_DS0_64,           25,   ARCH_RX2X0    },
    { "v_rndne_f64",         GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64, 409,  ARCH_RX2X0    },
    { "v_floor_f64",         GCNENC_VOP1,   GCN_REG_DS0_64,           26,   ARCH_RX2X0    },
    { "v_floor_f64",         GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64, 410,  ARCH_RX2X0    },
    { "v_fract_f32",         GCNENC_VOP1,   GCN_FLOATLIT,             32,   ARCH_GCN_ALL  },
    { "v_fract_f32",         GCNENC_VOP3A,  GCN_SRC12_NONE,           416,  ARCH_GCN_ALL  },
    { "v_trunc_f32",         GCNENC_VOP1,   GCN_FLOATLIT,             33,   ARCH_GCN_ALL  },
    { "v_trunc_f32",         GCNENC_VOP3A,  GCN_SRC12_NONE,           417,  ARCH_GCN_ALL  },
    { "v_ceil_f32",          GCNENC_VOP1,   GCN_FLOATLIT,             34,   ARCH_GCN_ALL  },
    { "v_ceil_f32",          GCNENC_VOP3A,  GCN_SRC12_NONE,           418,  ARCH_GCN_ALL  },
    { "v_rndne_f32",         GCNENC_VOP1,   GCN_FLOATLIT,             35,   ARCH_GCN_ALL  },
    { "v_rndne_f32",         GCNENC_VOP3A,  GCN_SRC12_NONE,           419,  ARCH_GCN_ALL  },
    { "v_floor_f32",         GCNENC_VOP1,   GCN_FLOATLIT,             36,   ARCH_GCN_ALL  },
    { "v_floor_f32",         GCNENC_VOP3A,  GCN_SRC12_NONE,           420,  ARCH_GCN_ALL  },
    { "v_exp_f32",           GCNENC_VOP1,   GCN_FLOATLIT,             37,   ARCH_GCN_ALL  },
    { "v_exp_f32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           421,  ARCH_GCN_ALL  },
    { "v_log_clamp_f32",     GCNENC_VOP1,   GCN_FLOATLIT,             38,   ARCH_GCN_ALL  },
    { "v_log_clamp_f32",     GCNENC_VOP3A,  GCN_SRC12_NONE,           422,  ARCH_GCN_ALL  },
    { "v_log_f32",           GCNENC_VOP1,   GCN_FLOATLIT,             39,   ARCH_GCN_ALL  },
    { "v_log_f32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           423,  ARCH_GCN_ALL  },
    { "v_rcp_clamp_f32",     GCNENC_VOP1,   GCN_FLOATLIT,             40,   ARCH_GCN_ALL  },
    { "v_rcp_clamp_f32",     GCNENC_VOP3A,  GCN_SRC12_NONE,           424,  ARCH_GCN_ALL  },
    { "v_rcp_legacy_f32",    GCNENC_VOP1,   GCN_FLOATLIT,             41,   ARCH_GCN_ALL  },
    { "v_rcp_legacy_f32",    GCNENC_VOP3A,  GCN_SRC12_NONE,           425,  ARCH_GCN_ALL  },
    { "v_rcp_f32",           GCNENC_VOP1,   GCN_FLOATLIT,             42,   ARCH_GCN_ALL  },
    { "v_rcp_f32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           426,  ARCH_GCN_ALL  },
    { "v_rcp_iflag_f32",     GCNENC_VOP1,   GCN_FLOATLIT,             43,   ARCH_GCN_ALL  },
    { "v_rcp_iflag_f32",     GCNENC_VOP3A,  GCN_SRC12_NONE,           427,  ARCH_GCN_ALL  },
    { "v_rsq_clamp_f32",     GCNENC_VOP1,   GCN_FLOATLIT,             44,   ARCH_GCN_ALL  },
    { "v_rsq_clamp_f32",     GCNENC_VOP3A,  GCN_SRC12_NONE,           428,  ARCH_GCN_ALL  },
    { "v_rsq_legacy_f32",    GCNENC_VOP1,   GCN_FLOATLIT,             45,   ARCH_GCN_ALL  },
    { "v_rsq_legacy_f32",    GCNENC_VOP3A,  GCN_SRC12_NONE,           429,  ARCH_GCN_ALL  },
    { "v_rsq_f32",           GCNENC_VOP1,   GCN_FLOATLIT,             46,   ARCH_GCN_ALL  },
    { "v_rsq_f32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           430,  ARCH_GCN_ALL  },
    { "v_rcp_f64",           GCNENC_VOP1,   GCN_REG_DS0_64,           47,   ARCH_GCN_ALL  },
    { "v_rcp_f64",           GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,431,  ARCH_GCN_ALL  },
    { "v_rcp_clamp_f64",     GCNENC_VOP1,   GCN_REG_DS0_64,           48,   ARCH_GCN_ALL  },
    { "v_rcp_clamp_f64",     GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,432,  ARCH_GCN_ALL  },
    { "v_rsq_f64",           GCNENC_VOP1,   GCN_REG_DS0_64,           49,   ARCH_GCN_ALL  },
    { "v_rsq_f64",           GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,433,  ARCH_GCN_ALL  },
    { "v_rsq_clamp_f64",     GCNENC_VOP1,   GCN_REG_DS0_64,           50,   ARCH_GCN_ALL  },
    { "v_rsq_clamp_f64",     GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,434,  ARCH_GCN_ALL  },
    { "v_sqrt_f32",          GCNENC_VOP1,   GCN_FLOATLIT,             51,   ARCH_GCN_ALL  },
    { "v_sqrt_f32",          GCNENC_VOP3A,  GCN_SRC12_NONE,           435,  ARCH_GCN_ALL  },
    { "v_sqrt_f64",          GCNENC_VOP1,   GCN_REG_DS0_64,           52,   ARCH_GCN_ALL  },
    { "v_sqrt_f64",          GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,436,  ARCH_GCN_ALL  },
    { "v_sin_f32",           GCNENC_VOP1,   GCN_FLOATLIT,             53,   ARCH_GCN_ALL  },
    { "v_sin_f32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           437,  ARCH_GCN_ALL  },
    { "v_cos_f32",           GCNENC_VOP1,   GCN_FLOATLIT,             54,   ARCH_GCN_ALL  },
    { "v_cos_f32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           438,  ARCH_GCN_ALL  },
    { "v_not_b32",           GCNENC_VOP1,   GCN_STDMODE,              55,   ARCH_GCN_ALL  },
    { "v_not_b32",           GCNENC_VOP3A,  GCN_SRC12_NONE,           439,  ARCH_GCN_ALL  },
    { "v_brev_b32",          GCNENC_VOP1,   GCN_STDMODE,              56,   ARCH_GCN_ALL  },
    { "v_brev_b32",          GCNENC_VOP3A,  GCN_SRC12_NONE,           440,  ARCH_GCN_ALL  },
    { "v_ffbh_b32",          GCNENC_VOP1,   GCN_STDMODE,              57,   ARCH_GCN_ALL  },
    { "v_ffbh_b32",          GCNENC_VOP3A,  GCN_SRC12_NONE,           441,  ARCH_GCN_ALL  },
    { "v_ffbl_b32",          GCNENC_VOP1,   GCN_STDMODE,              58,   ARCH_GCN_ALL  },
    { "v_ffbl_b32",          GCNENC_VOP3A,  GCN_SRC12_NONE,           442,  ARCH_GCN_ALL  },
    { "v_ffbh_i32",          GCNENC_VOP1,   GCN_STDMODE,              59,   ARCH_GCN_ALL  },
    { "v_ffbh_i32",          GCNENC_VOP3A,  GCN_SRC12_NONE,           443,  ARCH_GCN_ALL  },
    { "v_frexp_exp_i32_f64", GCNENC_VOP1,   GCN_REG_SRC0_64,          60,   ARCH_GCN_ALL  },
    { "v_frexp_exp_i32_f64", GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_SRC0_64,444,  ARCH_GCN_ALL  },
    { "v_frexp_mant_f64",    GCNENC_VOP1,   GCN_REG_DS0_64,           61,   ARCH_GCN_ALL  },
    { "v_frexp_mant_f64",    GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,445,  ARCH_GCN_ALL  },
    { "v_fract_f64",         GCNENC_VOP1,   GCN_REG_DS0_64,           62,   ARCH_GCN_ALL  },
    { "v_fract_f64",         GCNENC_VOP3A,  GCN_SRC12_NONE|GCN_REG_DS0_64,446,  ARCH_GCN_ALL  },
    { "v_frexp_exp_i32_f32", GCNENC_VOP1,   GCN_FLOATLIT,             63,   ARCH_GCN_ALL  },
    { "v_frexp_exp_i32_f32", GCNENC_VOP3A,  GCN_SRC12_NONE,           447,  ARCH_GCN_ALL  },
    { "v_frexp_mant_f32",    GCNENC_VOP1,   GCN_FLOATLIT,             64,   ARCH_GCN_ALL  },
    { "v_frexp_mant_f32",    GCNENC_VOP3A,  GCN_SRC12_NONE,           448,  ARCH_GCN_ALL  },
    { "v_clrexcp",           GCNENC_VOP1,   GCN_STDMODE,              65,   ARCH_GCN_ALL  },
    { "v_clrexcp",           GCNENC_VOP3A,  GCN_SRC12_NONE,           449,  ARCH_GCN_ALL  },
    { "v_movreld_b32",       GCNENC_VOP1,   GCN_STDMODE,              66,   ARCH_GCN_ALL  },
    { "v_movreld_b32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           450,  ARCH_GCN_ALL  },
    { "v_movrels_b32",       GCNENC_VOP1,   GCN_STDMODE,              67,   ARCH_GCN_ALL  },
    { "v_movrels_b32",       GCNENC_VOP3A,  GCN_SRC12_NONE,           451,  ARCH_GCN_ALL  },
    { "v_movrelsd_b32",      GCNENC_VOP1,   GCN_STDMODE,              68,   ARCH_GCN_ALL  },
    { "v_movrelsd_b32",      GCNENC_VOP3A,  GCN_SRC12_NONE,           452,  ARCH_GCN_ALL  },
    { "v_legacy_log_f32",    GCNENC_VOP1,   GCN_STDMODE,              69,   ARCH_RX2X0    },
    { "v_legacy_log_f32",    GCNENC_VOP3A,  GCN_SRC12_NONE,           453,  ARCH_RX2X0    },
    { "v_legacy_exp_f32",    GCNENC_VOP1,   GCN_STDMODE,              70,   ARCH_RX2X0    },
    { "v_legacy_exp_f32",    GCNENC_VOP3A,  GCN_SRC12_NONE,           454,  ARCH_RX2X0    },
    { "v_cmp_f_f32",         GCNENC_VOPC,   GCN_FLOATLIT,             0x00, ARCH_GCN_ALL  },
    { "v_cmp_f_f32",         GCNENC_VOP3A,  GCN_STDMODE,            0x00, ARCH_GCN_ALL  },
    { "v_cmp_lt_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x01, ARCH_GCN_ALL  },
    { "v_cmp_lt_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x01, ARCH_GCN_ALL  },
    { "v_cmp_eq_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x02, ARCH_GCN_ALL  },
    { "v_cmp_eq_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x02, ARCH_GCN_ALL  },
    { "v_cmp_le_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x03, ARCH_GCN_ALL  },
    { "v_cmp_le_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x03, ARCH_GCN_ALL  },
    { "v_cmp_gt_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x04, ARCH_GCN_ALL  },
    { "v_cmp_gt_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x04, ARCH_GCN_ALL  },
    { "v_cmp_lg_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x05, ARCH_GCN_ALL  },
    { "v_cmp_lg_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x05, ARCH_GCN_ALL  },
    { "v_cmp_ge_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x06, ARCH_GCN_ALL  },
    { "v_cmp_ge_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x06, ARCH_GCN_ALL  },
    { "v_cmp_o_f32",         GCNENC_VOPC,   GCN_FLOATLIT,             0x07, ARCH_GCN_ALL  },
    { "v_cmp_o_f32",         GCNENC_VOP3A,  GCN_STDMODE,            0x07, ARCH_GCN_ALL  },
    { "v_cmp_u_f32",         GCNENC_VOPC,   GCN_FLOATLIT,             0x08, ARCH_GCN_ALL  },
    { "v_cmp_u_f32",         GCNENC_VOP3A,  GCN_STDMODE,            0x08, ARCH_GCN_ALL  },
    { "v_cmp_nge_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x09, ARCH_GCN_ALL  },
    { "v_cmp_nge_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x09, ARCH_GCN_ALL  },
    { "v_cmp_nlg_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x0a, ARCH_GCN_ALL  },
    { "v_cmp_nlg_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x0a, ARCH_GCN_ALL  },
    { "v_cmp_ngt_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x0b, ARCH_GCN_ALL  },
    { "v_cmp_ngt_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x0b, ARCH_GCN_ALL  },
    { "v_cmp_nle_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x0c, ARCH_GCN_ALL  },
    { "v_cmp_nle_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x0c, ARCH_GCN_ALL  },
    { "v_cmp_neq_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x0d, ARCH_GCN_ALL  },
    { "v_cmp_neq_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x0d, ARCH_GCN_ALL  },
    { "v_cmp_nlt_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x0e, ARCH_GCN_ALL  },
    { "v_cmp_nlt_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x0e, ARCH_GCN_ALL  },
    { "v_cmp_tru_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x0f, ARCH_GCN_ALL  },
    { "v_cmp_tru_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x0f, ARCH_GCN_ALL  },
    { "v_cmpx_f_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x10, ARCH_GCN_ALL  },
    { "v_cmpx_f_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x10, ARCH_GCN_ALL  },
    { "v_cmpx_lt_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x11, ARCH_GCN_ALL  },
    { "v_cmpx_lt_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x11, ARCH_GCN_ALL  },
    { "v_cmpx_eq_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x12, ARCH_GCN_ALL  },
    { "v_cmpx_eq_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x12, ARCH_GCN_ALL  },
    { "v_cmpx_le_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x13, ARCH_GCN_ALL  },
    { "v_cmpx_le_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x13, ARCH_GCN_ALL  },
    { "v_cmpx_gt_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x14, ARCH_GCN_ALL  },
    { "v_cmpx_gt_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x14, ARCH_GCN_ALL  },
    { "v_cmpx_lg_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x15, ARCH_GCN_ALL  },
    { "v_cmpx_lg_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x15, ARCH_GCN_ALL  },
    { "v_cmpx_ge_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x16, ARCH_GCN_ALL  },
    { "v_cmpx_ge_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x16, ARCH_GCN_ALL  },
    { "v_cmpx_o_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x17, ARCH_GCN_ALL  },
    { "v_cmpx_o_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x17, ARCH_GCN_ALL  },
    { "v_cmpx_u_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x18, ARCH_GCN_ALL  },
    { "v_cmpx_u_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x18, ARCH_GCN_ALL  },
    { "v_cmpx_nge_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x19, ARCH_GCN_ALL  },
    { "v_cmpx_nge_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x19, ARCH_GCN_ALL  },
    { "v_cmpx_nlg_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x1a, ARCH_GCN_ALL  },
    { "v_cmpx_nlg_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x1a, ARCH_GCN_ALL  },
    { "v_cmpx_ngt_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x1b, ARCH_GCN_ALL  },
    { "v_cmpx_ngt_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x1b, ARCH_GCN_ALL  },
    { "v_cmpx_nle_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x1c, ARCH_GCN_ALL  },
    { "v_cmpx_nle_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x1c, ARCH_GCN_ALL  },
    { "v_cmpx_neq_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x1d, ARCH_GCN_ALL  },
    { "v_cmpx_neq_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x1d, ARCH_GCN_ALL  },
    { "v_cmpx_nlt_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x1e, ARCH_GCN_ALL  },
    { "v_cmpx_nlt_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x1e, ARCH_GCN_ALL  },
    { "v_cmpx_tru_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x1f, ARCH_GCN_ALL  },
    { "v_cmpx_tru_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x1f, ARCH_GCN_ALL  },
    { "v_cmp_f_f64",         GCNENC_VOPC,   GCN_REG_ALL_64,           0x20, ARCH_GCN_ALL  },
    { "v_cmp_f_f64",         GCNENC_VOP3A,  GCN_REG_ALL_64,          0x20, ARCH_GCN_ALL  },
    { "v_cmp_lt_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x21, ARCH_GCN_ALL  },
    { "v_cmp_lt_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x21, ARCH_GCN_ALL  },
    { "v_cmp_eq_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x22, ARCH_GCN_ALL  },
    { "v_cmp_eq_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x22, ARCH_GCN_ALL  },
    { "v_cmp_le_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x23, ARCH_GCN_ALL  },
    { "v_cmp_le_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x23, ARCH_GCN_ALL  },
    { "v_cmp_gt_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x24, ARCH_GCN_ALL  },
    { "v_cmp_gt_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x24, ARCH_GCN_ALL  },
    { "v_cmp_lg_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x25, ARCH_GCN_ALL  },
    { "v_cmp_lg_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x25, ARCH_GCN_ALL  },
    { "v_cmp_ge_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x26, ARCH_GCN_ALL  },
    { "v_cmp_ge_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x26, ARCH_GCN_ALL  },
    { "v_cmp_o_f64",         GCNENC_VOPC,   GCN_REG_ALL_64,           0x27, ARCH_GCN_ALL  },
    { "v_cmp_o_f64",         GCNENC_VOP3A,  GCN_REG_ALL_64,          0x27, ARCH_GCN_ALL  },
    { "v_cmp_u_f64",         GCNENC_VOPC,   GCN_REG_ALL_64,           0x28, ARCH_GCN_ALL  },
    { "v_cmp_u_f64",         GCNENC_VOP3A,  GCN_REG_ALL_64,          0x28, ARCH_GCN_ALL  },
    { "v_cmp_nge_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x29, ARCH_GCN_ALL  },
    { "v_cmp_nge_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x29, ARCH_GCN_ALL  },
    { "v_cmp_nlg_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x2a, ARCH_GCN_ALL  },
    { "v_cmp_nlg_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x2a, ARCH_GCN_ALL  },
    { "v_cmp_ngt_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x2b, ARCH_GCN_ALL  },
    { "v_cmp_ngt_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x2b, ARCH_GCN_ALL  },
    { "v_cmp_nle_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x2c, ARCH_GCN_ALL  },
    { "v_cmp_nle_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x2c, ARCH_GCN_ALL  },
    { "v_cmp_neq_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x2d, ARCH_GCN_ALL  },
    { "v_cmp_neq_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x2d, ARCH_GCN_ALL  },
    { "v_cmp_nlt_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x2e, ARCH_GCN_ALL  },
    { "v_cmp_nlt_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x2e, ARCH_GCN_ALL  },
    { "v_cmp_tru_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x2f, ARCH_GCN_ALL  },
    { "v_cmp_tru_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x2f, ARCH_GCN_ALL  },
    { "v_cmpx_f_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x30, ARCH_GCN_ALL  },
    { "v_cmpx_f_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x30, ARCH_GCN_ALL  },
    { "v_cmpx_lt_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x31, ARCH_GCN_ALL  },
    { "v_cmpx_lt_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x31, ARCH_GCN_ALL  },
    { "v_cmpx_eq_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x32, ARCH_GCN_ALL  },
    { "v_cmpx_eq_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x32, ARCH_GCN_ALL  },
    { "v_cmpx_le_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x33, ARCH_GCN_ALL  },
    { "v_cmpx_le_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x33, ARCH_GCN_ALL  },
    { "v_cmpx_gt_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x34, ARCH_GCN_ALL  },
    { "v_cmpx_gt_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x34, ARCH_GCN_ALL  },
    { "v_cmpx_lg_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x35, ARCH_GCN_ALL  },
    { "v_cmpx_lg_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x35, ARCH_GCN_ALL  },
    { "v_cmpx_ge_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x36, ARCH_GCN_ALL  },
    { "v_cmpx_ge_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x36, ARCH_GCN_ALL  },
    { "v_cmpx_o_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x37, ARCH_GCN_ALL  },
    { "v_cmpx_o_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x37, ARCH_GCN_ALL  },
    { "v_cmpx_u_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x38, ARCH_GCN_ALL  },
    { "v_cmpx_u_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x38, ARCH_GCN_ALL  },
    { "v_cmpx_nge_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x39, ARCH_GCN_ALL  },
    { "v_cmpx_nge_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x39, ARCH_GCN_ALL  },
    { "v_cmpx_nlg_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x3a, ARCH_GCN_ALL  },
    { "v_cmpx_nlg_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x3a, ARCH_GCN_ALL  },
    { "v_cmpx_ngt_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x3b, ARCH_GCN_ALL  },
    { "v_cmpx_ngt_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x3b, ARCH_GCN_ALL  },
    { "v_cmpx_nle_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x3c, ARCH_GCN_ALL  },
    { "v_cmpx_nle_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x3c, ARCH_GCN_ALL  },
    { "v_cmpx_neq_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x3d, ARCH_GCN_ALL  },
    { "v_cmpx_neq_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x3d, ARCH_GCN_ALL  },
    { "v_cmpx_nlt_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x3e, ARCH_GCN_ALL  },
    { "v_cmpx_nlt_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x3e, ARCH_GCN_ALL  },
    { "v_cmpx_tru_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x3f, ARCH_GCN_ALL  },
    { "v_cmpx_tru_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x3f, ARCH_GCN_ALL  },
    { "v_cmps_f_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x40, ARCH_GCN_ALL  },
    { "v_cmps_f_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x40, ARCH_GCN_ALL  },
    { "v_cmps_lt_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x41, ARCH_GCN_ALL  },
    { "v_cmps_lt_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x41, ARCH_GCN_ALL  },
    { "v_cmps_eq_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x42, ARCH_GCN_ALL  },
    { "v_cmps_eq_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x42, ARCH_GCN_ALL  },
    { "v_cmps_le_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x43, ARCH_GCN_ALL  },
    { "v_cmps_le_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x43, ARCH_GCN_ALL  },
    { "v_cmps_gt_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x44, ARCH_GCN_ALL  },
    { "v_cmps_gt_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x44, ARCH_GCN_ALL  },
    { "v_cmps_lg_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x45, ARCH_GCN_ALL  },
    { "v_cmps_lg_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x45, ARCH_GCN_ALL  },
    { "v_cmps_ge_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x46, ARCH_GCN_ALL  },
    { "v_cmps_ge_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x46, ARCH_GCN_ALL  },
    { "v_cmps_o_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x47, ARCH_GCN_ALL  },
    { "v_cmps_o_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x47, ARCH_GCN_ALL  },
    { "v_cmps_u_f32",        GCNENC_VOPC,   GCN_FLOATLIT,             0x48, ARCH_GCN_ALL  },
    { "v_cmps_u_f32",        GCNENC_VOP3A,  GCN_STDMODE,            0x48, ARCH_GCN_ALL  },
    { "v_cmps_nge_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x49, ARCH_GCN_ALL  },
    { "v_cmps_nge_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x49, ARCH_GCN_ALL  },
    { "v_cmps_nlg_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x4a, ARCH_GCN_ALL  },
    { "v_cmps_nlg_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x4a, ARCH_GCN_ALL  },
    { "v_cmps_ngt_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x4b, ARCH_GCN_ALL  },
    { "v_cmps_ngt_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x4b, ARCH_GCN_ALL  },
    { "v_cmps_nle_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x4c, ARCH_GCN_ALL  },
    { "v_cmps_nle_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x4c, ARCH_GCN_ALL  },
    { "v_cmps_neq_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x4d, ARCH_GCN_ALL  },
    { "v_cmps_neq_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x4d, ARCH_GCN_ALL  },
    { "v_cmps_nlt_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x4e, ARCH_GCN_ALL  },
    { "v_cmps_nlt_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x4e, ARCH_GCN_ALL  },
    { "v_cmps_tru_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x4f, ARCH_GCN_ALL  },
    { "v_cmps_tru_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x4f, ARCH_GCN_ALL  },
    { "v_cmpsx_f_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x50, ARCH_GCN_ALL  },
    { "v_cmpsx_f_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x50, ARCH_GCN_ALL  },
    { "v_cmpsx_lt_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x51, ARCH_GCN_ALL  },
    { "v_cmpsx_lt_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x51, ARCH_GCN_ALL  },
    { "v_cmpsx_eq_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x52, ARCH_GCN_ALL  },
    { "v_cmpsx_eq_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x52, ARCH_GCN_ALL  },
    { "v_cmpsx_le_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x53, ARCH_GCN_ALL  },
    { "v_cmpsx_le_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x53, ARCH_GCN_ALL  },
    { "v_cmpsx_gt_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x54, ARCH_GCN_ALL  },
    { "v_cmpsx_gt_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x54, ARCH_GCN_ALL  },
    { "v_cmpsx_lg_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x55, ARCH_GCN_ALL  },
    { "v_cmpsx_lg_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x55, ARCH_GCN_ALL  },
    { "v_cmpsx_ge_f32",      GCNENC_VOPC,   GCN_FLOATLIT,             0x56, ARCH_GCN_ALL  },
    { "v_cmpsx_ge_f32",      GCNENC_VOP3A,  GCN_STDMODE,            0x56, ARCH_GCN_ALL  },
    { "v_cmpsx_o_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x57, ARCH_GCN_ALL  },
    { "v_cmpsx_o_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x57, ARCH_GCN_ALL  },
    { "v_cmpsx_u_f32",       GCNENC_VOPC,   GCN_FLOATLIT,             0x58, ARCH_GCN_ALL  },
    { "v_cmpsx_u_f32",       GCNENC_VOP3A,  GCN_STDMODE,            0x58, ARCH_GCN_ALL  },
    { "v_cmpsx_nge_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x59, ARCH_GCN_ALL  },
    { "v_cmpsx_nge_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x59, ARCH_GCN_ALL  },
    { "v_cmpsx_nlg_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x5a, ARCH_GCN_ALL  },
    { "v_cmpsx_nlg_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x5a, ARCH_GCN_ALL  },
    { "v_cmpsx_ngt_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x5b, ARCH_GCN_ALL  },
    { "v_cmpsx_ngt_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x5b, ARCH_GCN_ALL  },
    { "v_cmpsx_nle_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x5c, ARCH_GCN_ALL  },
    { "v_cmpsx_nle_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x5c, ARCH_GCN_ALL  },
    { "v_cmpsx_neq_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x5d, ARCH_GCN_ALL  },
    { "v_cmpsx_neq_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x5d, ARCH_GCN_ALL  },
    { "v_cmpsx_nlt_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x5e, ARCH_GCN_ALL  },
    { "v_cmpsx_nlt_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x5e, ARCH_GCN_ALL  },
    { "v_cmpsx_tru_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x5f, ARCH_GCN_ALL  },
    { "v_cmpsx_tru_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x5f, ARCH_GCN_ALL  },
    { "v_cmps_f_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x60, ARCH_GCN_ALL  },
    { "v_cmps_f_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x60, ARCH_GCN_ALL  },
    { "v_cmps_lt_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x61, ARCH_GCN_ALL  },
    { "v_cmps_lt_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x61, ARCH_GCN_ALL  },
    { "v_cmps_eq_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x62, ARCH_GCN_ALL  },
    { "v_cmps_eq_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x62, ARCH_GCN_ALL  },
    { "v_cmps_le_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x63, ARCH_GCN_ALL  },
    { "v_cmps_le_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x63, ARCH_GCN_ALL  },
    { "v_cmps_gt_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x64, ARCH_GCN_ALL  },
    { "v_cmps_gt_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x64, ARCH_GCN_ALL  },
    { "v_cmps_lg_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x65, ARCH_GCN_ALL  },
    { "v_cmps_lg_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x65, ARCH_GCN_ALL  },
    { "v_cmps_ge_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x66, ARCH_GCN_ALL  },
    { "v_cmps_ge_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x66, ARCH_GCN_ALL  },
    { "v_cmps_o_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x67, ARCH_GCN_ALL  },
    { "v_cmps_o_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x67, ARCH_GCN_ALL  },
    { "v_cmps_u_f64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0x68, ARCH_GCN_ALL  },
    { "v_cmps_u_f64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0x68, ARCH_GCN_ALL  },
    { "v_cmps_nge_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x69, ARCH_GCN_ALL  },
    { "v_cmps_nge_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x69, ARCH_GCN_ALL  },
    { "v_cmps_nlg_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x6a, ARCH_GCN_ALL  },
    { "v_cmps_nlg_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x6a, ARCH_GCN_ALL  },
    { "v_cmps_ngt_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x6b, ARCH_GCN_ALL  },
    { "v_cmps_ngt_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x6b, ARCH_GCN_ALL  },
    { "v_cmps_nle_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x6c, ARCH_GCN_ALL  },
    { "v_cmps_nle_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x6c, ARCH_GCN_ALL  },
    { "v_cmps_neq_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x6d, ARCH_GCN_ALL  },
    { "v_cmps_neq_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x6d, ARCH_GCN_ALL  },
    { "v_cmps_nlt_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x6e, ARCH_GCN_ALL  },
    { "v_cmps_nlt_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x6e, ARCH_GCN_ALL  },
    { "v_cmps_tru_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x6f, ARCH_GCN_ALL  },
    { "v_cmps_tru_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x6f, ARCH_GCN_ALL  },
    { "v_cmpsx_f_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x70, ARCH_GCN_ALL  },
    { "v_cmpsx_f_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x70, ARCH_GCN_ALL  },
    { "v_cmpsx_lt_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x71, ARCH_GCN_ALL  },
    { "v_cmpsx_lt_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x71, ARCH_GCN_ALL  },
    { "v_cmpsx_eq_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x72, ARCH_GCN_ALL  },
    { "v_cmpsx_eq_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x72, ARCH_GCN_ALL  },
    { "v_cmpsx_le_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x73, ARCH_GCN_ALL  },
    { "v_cmpsx_le_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x73, ARCH_GCN_ALL  },
    { "v_cmpsx_gt_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x74, ARCH_GCN_ALL  },
    { "v_cmpsx_gt_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x74, ARCH_GCN_ALL  },
    { "v_cmpsx_lg_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x75, ARCH_GCN_ALL  },
    { "v_cmpsx_lg_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x75, ARCH_GCN_ALL  },
    { "v_cmpsx_ge_f64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0x76, ARCH_GCN_ALL  },
    { "v_cmpsx_ge_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0x76, ARCH_GCN_ALL  },
    { "v_cmpsx_o_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x77, ARCH_GCN_ALL  },
    { "v_cmpsx_o_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x77, ARCH_GCN_ALL  },
    { "v_cmpsx_u_f64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0x78, ARCH_GCN_ALL  },
    { "v_cmpsx_u_f64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0x78, ARCH_GCN_ALL  },
    { "v_cmpsx_nge_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x79, ARCH_GCN_ALL  },
    { "v_cmpsx_nge_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x79, ARCH_GCN_ALL  },
    { "v_cmpsx_nlg_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x7a, ARCH_GCN_ALL  },
    { "v_cmpsx_nlg_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x7a, ARCH_GCN_ALL  },
    { "v_cmpsx_ngt_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x7b, ARCH_GCN_ALL  },
    { "v_cmpsx_ngt_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x7b, ARCH_GCN_ALL  },
    { "v_cmpsx_nle_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x7c, ARCH_GCN_ALL  },
    { "v_cmpsx_nle_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x7c, ARCH_GCN_ALL  },
    { "v_cmpsx_neq_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x7d, ARCH_GCN_ALL  },
    { "v_cmpsx_neq_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x7d, ARCH_GCN_ALL  },
    { "v_cmpsx_nlt_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x7e, ARCH_GCN_ALL  },
    { "v_cmpsx_nlt_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x7e, ARCH_GCN_ALL  },
    { "v_cmpsx_tru_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0x7f, ARCH_GCN_ALL  },
    { "v_cmpsx_tru_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0x7f, ARCH_GCN_ALL  },
    { "v_cmp_f_i32",         GCNENC_VOPC,   GCN_STDMODE,              0x80, ARCH_GCN_ALL  },
    { "v_cmp_f_i32",         GCNENC_VOP3A,  GCN_STDMODE,            0x80, ARCH_GCN_ALL  },
    { "v_cmp_lt_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x81, ARCH_GCN_ALL  },
    { "v_cmp_lt_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x81, ARCH_GCN_ALL  },
    { "v_cmp_eq_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x82, ARCH_GCN_ALL  },
    { "v_cmp_eq_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x82, ARCH_GCN_ALL  },
    { "v_cmp_le_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x83, ARCH_GCN_ALL  },
    { "v_cmp_le_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x83, ARCH_GCN_ALL  },
    { "v_cmp_gt_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x84, ARCH_GCN_ALL  },
    { "v_cmp_gt_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x84, ARCH_GCN_ALL  },
    { "v_cmp_lg_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x85, ARCH_GCN_ALL  },
    { "v_cmp_lg_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x85, ARCH_GCN_ALL  },
    { "v_cmp_ge_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x86, ARCH_GCN_ALL  },
    { "v_cmp_ge_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x86, ARCH_GCN_ALL  },
    { "v_cmp_tru_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x87, ARCH_GCN_ALL  },
    { "v_cmp_tru_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x87, ARCH_GCN_ALL  },
    { "v_cmp_class_f32",     GCNENC_VOPC,   GCN_FLOATLIT,             0x88, ARCH_GCN_ALL  },
    { "v_cmp_class_f32",     GCNENC_VOP3A,  GCN_STDMODE,            0x88, ARCH_GCN_ALL  },
    { "v_cmpx_f_i32",        GCNENC_VOPC,   GCN_STDMODE,              0x90, ARCH_GCN_ALL  },
    { "v_cmpx_f_i32",        GCNENC_VOP3A,  GCN_STDMODE,            0x90, ARCH_GCN_ALL  },
    { "v_cmpx_lt_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x91, ARCH_GCN_ALL  },
    { "v_cmpx_lt_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x91, ARCH_GCN_ALL  },
    { "v_cmpx_eq_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x92, ARCH_GCN_ALL  },
    { "v_cmpx_eq_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x92, ARCH_GCN_ALL  },
    { "v_cmpx_le_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x93, ARCH_GCN_ALL  },
    { "v_cmpx_le_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x93, ARCH_GCN_ALL  },
    { "v_cmpx_gt_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x94, ARCH_GCN_ALL  },
    { "v_cmpx_gt_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x94, ARCH_GCN_ALL  },
    { "v_cmpx_lg_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x95, ARCH_GCN_ALL  },
    { "v_cmpx_lg_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x95, ARCH_GCN_ALL  },
    { "v_cmpx_ge_i32",       GCNENC_VOPC,   GCN_STDMODE,              0x96, ARCH_GCN_ALL  },
    { "v_cmpx_ge_i32",       GCNENC_VOP3A,  GCN_STDMODE,            0x96, ARCH_GCN_ALL  },
    { "v_cmpx_tru_i32",      GCNENC_VOPC,   GCN_STDMODE,              0x97, ARCH_GCN_ALL  },
    { "v_cmpx_tru_i32",      GCNENC_VOP3A,  GCN_STDMODE,            0x97, ARCH_GCN_ALL  },
    { "v_cmpx_class_f32",    GCNENC_VOPC,   GCN_FLOATLIT,             0x98, ARCH_GCN_ALL  },
    { "v_cmpx_class_f32",    GCNENC_VOP3A,  GCN_STDMODE,            0x98, ARCH_GCN_ALL  },
    { "v_cmp_f_i64",         GCNENC_VOPC,   GCN_REG_ALL_64,           0xa0, ARCH_GCN_ALL  },
    { "v_cmp_f_i64",         GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa0, ARCH_GCN_ALL  },
    { "v_cmp_lt_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xa1, ARCH_GCN_ALL  },
    { "v_cmp_lt_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa1, ARCH_GCN_ALL  },
    { "v_cmp_eq_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xa2, ARCH_GCN_ALL  },
    { "v_cmp_eq_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa2, ARCH_GCN_ALL  },
    { "v_cmp_le_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xa3, ARCH_GCN_ALL  },
    { "v_cmp_le_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa3, ARCH_GCN_ALL  },
    { "v_cmp_gt_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xa4, ARCH_GCN_ALL  },
    { "v_cmp_gt_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa4, ARCH_GCN_ALL  },
    { "v_cmp_lg_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xa5, ARCH_GCN_ALL  },
    { "v_cmp_lg_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa5, ARCH_GCN_ALL  },
    { "v_cmp_ge_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xa6, ARCH_GCN_ALL  },
    { "v_cmp_ge_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa6, ARCH_GCN_ALL  },
    { "v_cmp_tru_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xa7, ARCH_GCN_ALL  },
    { "v_cmp_tru_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa7, ARCH_GCN_ALL  },
    { "v_cmp_class_f64",     GCNENC_VOPC,   GCN_REG_ALL_64,           0xa8, ARCH_GCN_ALL  },
    { "v_cmp_class_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,          0xa8, ARCH_GCN_ALL  },
    { "v_cmpx_f_i64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xb0, ARCH_GCN_ALL  },
    { "v_cmpx_f_i64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb0, ARCH_GCN_ALL  },
    { "v_cmpx_lt_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xb1, ARCH_GCN_ALL  },
    { "v_cmpx_lt_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb1, ARCH_GCN_ALL  },
    { "v_cmpx_eq_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xb2, ARCH_GCN_ALL  },
    { "v_cmpx_eq_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb2, ARCH_GCN_ALL  },
    { "v_cmpx_le_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xb3, ARCH_GCN_ALL  },
    { "v_cmpx_le_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb3, ARCH_GCN_ALL  },
    { "v_cmpx_gt_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xb4, ARCH_GCN_ALL  },
    { "v_cmpx_gt_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb4, ARCH_GCN_ALL  },
    { "v_cmpx_lg_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xb5, ARCH_GCN_ALL  },
    { "v_cmpx_lg_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb5, ARCH_GCN_ALL  },
    { "v_cmpx_ge_i64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xb6, ARCH_GCN_ALL  },
    { "v_cmpx_ge_i64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb6, ARCH_GCN_ALL  },
    { "v_cmpx_tru_i64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0xb7, ARCH_GCN_ALL  },
    { "v_cmpx_tru_i64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb7, ARCH_GCN_ALL  },
    { "v_cmpx_class_f64",    GCNENC_VOPC,   GCN_REG_ALL_64,           0xb8, ARCH_GCN_ALL  },
    { "v_cmpx_class_f64",    GCNENC_VOP3A,  GCN_REG_ALL_64,          0xb8, ARCH_GCN_ALL  },
    { "v_cmp_f_u32",         GCNENC_VOPC,   GCN_STDMODE,              0xc0, ARCH_GCN_ALL  },
    { "v_cmp_f_u32",         GCNENC_VOP3A,  GCN_STDMODE,            0xc0, ARCH_GCN_ALL  },
    { "v_cmp_lt_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xc1, ARCH_GCN_ALL  },
    { "v_cmp_lt_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xc1, ARCH_GCN_ALL  },
    { "v_cmp_eq_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xc2, ARCH_GCN_ALL  },
    { "v_cmp_eq_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xc2, ARCH_GCN_ALL  },
    { "v_cmp_le_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xc3, ARCH_GCN_ALL  },
    { "v_cmp_le_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xc3, ARCH_GCN_ALL  },
    { "v_cmp_gt_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xc4, ARCH_GCN_ALL  },
    { "v_cmp_gt_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xc4, ARCH_GCN_ALL  },
    { "v_cmp_lg_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xc5, ARCH_GCN_ALL  },
    { "v_cmp_lg_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xc5, ARCH_GCN_ALL  },
    { "v_cmp_ge_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xc6, ARCH_GCN_ALL  },
    { "v_cmp_ge_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xc6, ARCH_GCN_ALL  },
    { "v_cmp_tru_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xc7, ARCH_GCN_ALL  },
    { "v_cmp_tru_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xc7, ARCH_GCN_ALL  },
    { "v_cmpx_f_u32",        GCNENC_VOPC,   GCN_STDMODE,              0xd0, ARCH_GCN_ALL  },
    { "v_cmpx_f_u32",        GCNENC_VOP3A,  GCN_STDMODE,            0xd0, ARCH_GCN_ALL  },
    { "v_cmpx_lt_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xd1, ARCH_GCN_ALL  },
    { "v_cmpx_lt_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xd1, ARCH_GCN_ALL  },
    { "v_cmpx_eq_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xd2, ARCH_GCN_ALL  },
    { "v_cmpx_eq_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xd2, ARCH_GCN_ALL  },
    { "v_cmpx_le_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xd3, ARCH_GCN_ALL  },
    { "v_cmpx_le_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xd3, ARCH_GCN_ALL  },
    { "v_cmpx_gt_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xd4, ARCH_GCN_ALL  },
    { "v_cmpx_gt_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xd4, ARCH_GCN_ALL  },
    { "v_cmpx_lg_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xd5, ARCH_GCN_ALL  },
    { "v_cmpx_lg_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xd5, ARCH_GCN_ALL  },
    { "v_cmpx_ge_u32",       GCNENC_VOPC,   GCN_STDMODE,              0xd6, ARCH_GCN_ALL  },
    { "v_cmpx_ge_u32",       GCNENC_VOP3A,  GCN_STDMODE,            0xd6, ARCH_GCN_ALL  },
    { "v_cmpx_tru_u32",      GCNENC_VOPC,   GCN_STDMODE,              0xd7, ARCH_GCN_ALL  },
    { "v_cmpx_tru_u32",      GCNENC_VOP3A,  GCN_STDMODE,            0xd7, ARCH_GCN_ALL  },
    { "v_cmp_f_u64",         GCNENC_VOPC,   GCN_REG_ALL_64,           0xe0, ARCH_GCN_ALL  },
    { "v_cmp_f_u64",         GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe0, ARCH_GCN_ALL  },
    { "v_cmp_lt_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xe1, ARCH_GCN_ALL  },
    { "v_cmp_lt_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe1, ARCH_GCN_ALL  },
    { "v_cmp_eq_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xe2, ARCH_GCN_ALL  },
    { "v_cmp_eq_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe2, ARCH_GCN_ALL  },
    { "v_cmp_le_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xe3, ARCH_GCN_ALL  },
    { "v_cmp_le_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe3, ARCH_GCN_ALL  },
    { "v_cmp_gt_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xe4, ARCH_GCN_ALL  },
    { "v_cmp_gt_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe4, ARCH_GCN_ALL  },
    { "v_cmp_lg_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xe5, ARCH_GCN_ALL  },
    { "v_cmp_lg_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe5, ARCH_GCN_ALL  },
    { "v_cmp_ge_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xe6, ARCH_GCN_ALL  },
    { "v_cmp_ge_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe6, ARCH_GCN_ALL  },
    { "v_cmp_tru_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xe7, ARCH_GCN_ALL  },
    { "v_cmp_tru_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xe7, ARCH_GCN_ALL  },
    { "v_cmpx_f_u64",        GCNENC_VOPC,   GCN_REG_ALL_64,           0xf0, ARCH_GCN_ALL  },
    { "v_cmpx_f_u64",        GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf0, ARCH_GCN_ALL  },
    { "v_cmpx_lt_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xf1, ARCH_GCN_ALL  },
    { "v_cmpx_lt_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf1, ARCH_GCN_ALL  },
    { "v_cmpx_eq_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xf2, ARCH_GCN_ALL  },
    { "v_cmpx_eq_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf2, ARCH_GCN_ALL  },
    { "v_cmpx_le_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xf3, ARCH_GCN_ALL  },
    { "v_cmpx_le_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf3, ARCH_GCN_ALL  },
    { "v_cmpx_gt_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xf4, ARCH_GCN_ALL  },
    { "v_cmpx_gt_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf4, ARCH_GCN_ALL  },
    { "v_cmpx_lg_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xf5, ARCH_GCN_ALL  },
    { "v_cmpx_lg_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf5, ARCH_GCN_ALL  },
    { "v_cmpx_ge_u64",       GCNENC_VOPC,   GCN_REG_ALL_64,           0xf6, ARCH_GCN_ALL  },
    { "v_cmpx_ge_u64",       GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf6, ARCH_GCN_ALL  },
    { "v_cmpx_tru_u64",      GCNENC_VOPC,   GCN_REG_ALL_64,           0xf7, ARCH_GCN_ALL  },
    { "v_cmpx_tru_u64",      GCNENC_VOP3A,  GCN_REG_ALL_64,          0xf7, ARCH_GCN_ALL  },
    { "v_mad_legacy_f32",    GCNENC_VOP3A,  GCN_STDMODE,              320,  ARCH_GCN_ALL  },
    { "v_mad_f32",           GCNENC_VOP3A,  GCN_STDMODE,              321,  ARCH_GCN_ALL  },
    { "v_mad_i32_i24",       GCNENC_VOP3A,  GCN_STDMODE,              322,  ARCH_GCN_ALL  },
    { "v_mad_u32_u24",       GCNENC_VOP3A,  GCN_STDMODE,              323,  ARCH_GCN_ALL  },
    { "v_cubeid_f32",        GCNENC_VOP3A,  GCN_STDMODE,              324,  ARCH_GCN_ALL  },
    { "v_cubesc_f24",        GCNENC_VOP3A,  GCN_STDMODE,              325,  ARCH_GCN_ALL  },
    { "v_cubetc_f24",        GCNENC_VOP3A,  GCN_STDMODE,              326,  ARCH_GCN_ALL  },
    { "v_cubema_f24",        GCNENC_VOP3A,  GCN_STDMODE,              327,  ARCH_GCN_ALL  },
    { "v_bfe_u32",           GCNENC_VOP3A,  GCN_STDMODE,              328,  ARCH_GCN_ALL  },
    { "v_bfe_i32",           GCNENC_VOP3A,  GCN_STDMODE,              329,  ARCH_GCN_ALL  },
    { "v_bfi_b32",           GCNENC_VOP3A,  GCN_STDMODE,              330,  ARCH_GCN_ALL  },
    { "v_fma_f32",           GCNENC_VOP3A,  GCN_STDMODE,              331,  ARCH_GCN_ALL  },
    { "v_fma_f64",           GCNENC_VOP3A,  GCN_REG_ALL_64,           332,  ARCH_GCN_ALL  },
    { "v_lerp_u8",           GCNENC_VOP3A,  GCN_STDMODE,              333,  ARCH_GCN_ALL  },
    { "v_alignbit_b32",      GCNENC_VOP3A,  GCN_STDMODE,              334,  ARCH_GCN_ALL  },
    { "v_alignbyte_b32",     GCNENC_VOP3A,  GCN_STDMODE,              335,  ARCH_GCN_ALL  },
    { "v_mullit_f32",        GCNENC_VOP3A,  GCN_SRC2_NONE,            336,  ARCH_GCN_ALL  },
    { "v_min3_f32",          GCNENC_VOP3A,  GCN_STDMODE,              337,  ARCH_GCN_ALL  },
    { "v_min3_i32",          GCNENC_VOP3A,  GCN_STDMODE,              338,  ARCH_GCN_ALL  },
    { "v_min3_u32",          GCNENC_VOP3A,  GCN_STDMODE,              339,  ARCH_GCN_ALL  },
    { "v_max3_f32",          GCNENC_VOP3A,  GCN_STDMODE,              340,  ARCH_GCN_ALL  },
    { "v_max3_i32",          GCNENC_VOP3A,  GCN_STDMODE,              341,  ARCH_GCN_ALL  },
    { "v_max3_u32",          GCNENC_VOP3A,  GCN_STDMODE,              342,  ARCH_GCN_ALL  },
    { "v_med3_f32",          GCNENC_VOP3A,  GCN_STDMODE,              343,  ARCH_GCN_ALL  },
    { "v_med3_i32",          GCNENC_VOP3A,  GCN_STDMODE,              344,  ARCH_GCN_ALL  },
    { "v_med3_u32",          GCNENC_VOP3A,  GCN_STDMODE,              345,  ARCH_GCN_ALL  },
    { "v_sad_u8",            GCNENC_VOP3A,  GCN_STDMODE,              346,  ARCH_GCN_ALL  },
    { "v_sad_hi_u8",         GCNENC_VOP3A,  GCN_STDMODE,              347,  ARCH_GCN_ALL  },
    { "v_sad_u16",           GCNENC_VOP3A,  GCN_STDMODE,              348,  ARCH_GCN_ALL  },
    { "v_sad_u32",           GCNENC_VOP3A,  GCN_STDMODE,              349,  ARCH_GCN_ALL  },
    { "v_cvt_pk_u8_f32",     GCNENC_VOP3A,  GCN_STDMODE,              350,  ARCH_GCN_ALL  },
    { "v_div_fixup_f32",     GCNENC_VOP3A,  GCN_STDMODE,              351,  ARCH_GCN_ALL  },
    { "v_div_fixup_f64",     GCNENC_VOP3A,  GCN_REG_ALL_64,           352,  ARCH_GCN_ALL  },
    { "v_lshl_b64",          GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,353,  ARCH_GCN_ALL  },
    { "v_lshr_b64",          GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,354,  ARCH_GCN_ALL  },
    { "v_ashr_i64",          GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,355,  ARCH_GCN_ALL  },
    { "v_add_f64",           GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,356,  ARCH_GCN_ALL  },
    { "v_mul_f64",           GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,357,  ARCH_GCN_ALL  },
    { "v_min_f64",           GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,358,  ARCH_GCN_ALL  },
    { "v_max_f64",           GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,359,  ARCH_GCN_ALL  },
    { "v_ldexp_f64",         GCNENC_VOP3A,  GCN_REG_ALL_64|GCN_SRC2_NONE,360,  ARCH_GCN_ALL  },
    { "v_mul_lo_u32",        GCNENC_VOP3A,  GCN_SRC2_NONE,            361,  ARCH_GCN_ALL  },
    { "v_mul_hi_u32",        GCNENC_VOP3A,  GCN_SRC2_NONE,            362,  ARCH_GCN_ALL  },
    { "v_mul_lo_i32",        GCNENC_VOP3A,  GCN_SRC2_NONE,            363,  ARCH_GCN_ALL  },
    { "v_mul_hi_i32",        GCNENC_VOP3A,  GCN_SRC2_NONE,            364,  ARCH_GCN_ALL  },
    { "v_div_fmas_f32",      GCNENC_VOP3A,  GCN_STDMODE,              367,  ARCH_GCN_ALL  },
    { "v_div_fmas_f64",      GCNENC_VOP3A,  GCN_REG_ALL_64,           368,  ARCH_GCN_ALL  },
    { "v_msad_u8",           GCNENC_VOP3A,  GCN_STDMODE,              369,  ARCH_GCN_ALL  },
    { "v_qsad_u8",           GCNENC_VOP3A,  GCN_STDMODE,              370,  ARCH_HD7X00   },
    { "v_mqsad_u8",          GCNENC_VOP3A,  GCN_STDMODE,              371,  ARCH_HD7X00   },
    { "v_trig_preop_f64",    GCNENC_VOP3A,  GCN_REG_ALL_64,           372,  ARCH_GCN_ALL  },
    { "v_mqsad_u32_u8",      GCNENC_VOP3A,  GCN_STDMODE,              373,  ARCH_RX2X0    },
    { "v_mad_u64_u32",       GCNENC_VOP3A,  GCN_REG_DS2_64,           374,  ARCH_RX2X0    },
    { "v_mad_i64_i32",       GCNENC_VOP3A,  GCN_REG_DS2_64,           375,  ARCH_RX2X0    },
    { "v_div_scale_f32",     GCNENC_VOP3B,  GCN_STDMODE|GCN_S0EQS12,  365,  ARCH_GCN_ALL  },
    { "v_div_scale_f64",     GCNENC_VOP3B,  GCN_REG_ALL_64|GCN_S0EQS12,366,  ARCH_GCN_ALL  },
    { "v_interp_p1_f32",     GCNENC_VINTRP, GCN_STDMODE,              0,    ARCH_GCN_ALL  },
    { "v_interp_p2_f32",     GCNENC_VINTRP, GCN_STDMODE,              1,    ARCH_GCN_ALL  },
    { "v_interp_mov_f32",    GCNENC_VINTRP, GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "ds_add_u32",          GCNENC_DS,     GCN_ADDR_DST,             0,    ARCH_GCN_ALL  },
    { "ds_sub_u32",          GCNENC_DS,     GCN_ADDR_DST,             1,    ARCH_GCN_ALL  },
    { "ds_rsub_u32",         GCNENC_DS,     GCN_ADDR_DST,             2,    ARCH_GCN_ALL  },
    { "ds_inc_u32",          GCNENC_DS,     GCN_ADDR_DST,             3,    ARCH_GCN_ALL  },
    { "ds_dec_u32",          GCNENC_DS,     GCN_ADDR_DST,             4,    ARCH_GCN_ALL  },
    { "ds_min_i32",          GCNENC_DS,     GCN_ADDR_DST,             5,    ARCH_GCN_ALL  },
    { "ds_max_i32",          GCNENC_DS,     GCN_ADDR_DST,             6,    ARCH_GCN_ALL  },
    { "ds_min_u32",          GCNENC_DS,     GCN_ADDR_DST,             7,    ARCH_GCN_ALL  },
    { "ds_max_u32",          GCNENC_DS,     GCN_ADDR_DST,             8,    ARCH_GCN_ALL  },
    { "ds_and_b32",          GCNENC_DS,     GCN_ADDR_DST,             9,    ARCH_GCN_ALL  },
    { "ds_or_b32",           GCNENC_DS,     GCN_ADDR_DST,             10,   ARCH_GCN_ALL  },
    { "ds_xor_b32",          GCNENC_DS,     GCN_ADDR_DST,             11,   ARCH_GCN_ALL  },
    { "ds_mskor_b32",        GCNENC_DS,     GCN_ADDR_DST|GCN_2SRCS,   12,   ARCH_GCN_ALL  },
    { "ds_write_b32",        GCNENC_DS,     GCN_ADDR_DST,             13,   ARCH_GCN_ALL  },
    { "ds_write2_b32",       GCNENC_DS,     GCN_ADDR_DST|GCN_VDATA2,  14,   ARCH_GCN_ALL  },
    { "ds_write2st64_b32",   GCNENC_DS,     GCN_ADDR_DST|GCN_VDATA2,  15,   ARCH_GCN_ALL  },
    { "ds_cmpst_b32",        GCNENC_DS,     GCN_ADDR_DST,             16,   ARCH_GCN_ALL  },
    { "ds_cmpst_f32",        GCNENC_DS,     GCN_ADDR_DST,             17,   ARCH_GCN_ALL  },
    { "ds_min_f32",          GCNENC_DS,     GCN_ADDR_DST,             18,   ARCH_GCN_ALL  },
    { "ds_max_f32",          GCNENC_DS,     GCN_ADDR_DST,             19,   ARCH_GCN_ALL  },
    { "ds_nop",              GCNENC_DS,     GCN_ADDR_NONE,            20,   ARCH_RX2X0    },
    { "ds_gws_sema_release_all", GCNENC_DS,     GCN_ADDR_DST|GCN_NOSRC,   24,   ARCH_RX2X0    },
    { "ds_gws_init",         GCNENC_DS,     GCN_ADDR_DST|GCN_NOSRC,   25,   ARCH_GCN_ALL  },
    { "ds_gws_sema_v",       GCNENC_DS,     GCN_ADDR_DST|GCN_NOSRC,   26,   ARCH_GCN_ALL  },
    { "ds_gws_sema_br",      GCNENC_DS,     GCN_ADDR_DST|GCN_NOSRC,   27,   ARCH_GCN_ALL  },
    { "ds_gws_sema_p",       GCNENC_DS,     GCN_ADDR_DST|GCN_NOSRC,   28,   ARCH_GCN_ALL  },
    { "ds_gws_barrier",      GCNENC_DS,     GCN_ADDR_DST|GCN_NOSRC,   29,   ARCH_GCN_ALL  },
    { "ds_write_b8",         GCNENC_DS,     GCN_ADDR_DST,             30,   ARCH_GCN_ALL  },
    { "ds_write_b16",        GCNENC_DS,     GCN_ADDR_DST,             31,   ARCH_GCN_ALL  },
    { "ds_add_rtn_u32",      GCNENC_DS,     GCN_ADDR_DST,             32,   ARCH_GCN_ALL  },
    { "ds_sub_rtn_u32",      GCNENC_DS,     GCN_ADDR_DST,             33,   ARCH_GCN_ALL  },
    { "ds_rsub_rtn_u32",     GCNENC_DS,     GCN_ADDR_DST,             34,   ARCH_GCN_ALL  },
    { "ds_inc_rtn_u32",      GCNENC_DS,     GCN_ADDR_DST,             35,   ARCH_GCN_ALL  },
    { "ds_dec_rtn_u32",      GCNENC_DS,     GCN_ADDR_DST,             36,   ARCH_GCN_ALL  },
    { "ds_min_rtn_i32",      GCNENC_DS,     GCN_ADDR_DST,             37,   ARCH_GCN_ALL  },
    { "ds_max_rtn_i32",      GCNENC_DS,     GCN_ADDR_DST,             38,   ARCH_GCN_ALL  },
    { "ds_min_rtn_u32",      GCNENC_DS,     GCN_ADDR_DST,             39,   ARCH_GCN_ALL  },
    { "ds_max_rtn_u32",      GCNENC_DS,     GCN_ADDR_DST,             40,   ARCH_GCN_ALL  },
    { "ds_and_rtn_b32",      GCNENC_DS,     GCN_ADDR_DST,             41,   ARCH_GCN_ALL  },
    { "ds_or_rtn_b32",       GCNENC_DS,     GCN_ADDR_DST,             42,   ARCH_GCN_ALL  },
    { "ds_xor_rtn_b32",      GCNENC_DS,     GCN_ADDR_DST,             43,   ARCH_GCN_ALL  },
    { "ds_mskor_rtn_b32",    GCNENC_DS,     GCN_ADDR_DST|GCN_2SRCS,   44,   ARCH_GCN_ALL  },
    { "ds_wrxchg_rtn_b32",   GCNENC_DS,     GCN_ADDR_DST,             45,   ARCH_GCN_ALL  },
    { "ds_wrxchg2_rtn_b32",  GCNENC_DS,     GCN_ADDR_DST|GCN_VDATA2,  46,   ARCH_GCN_ALL  },
    { "ds_wrxchg2st64_rtn_b32", GCNENC_DS,     GCN_ADDR_DST|GCN_VDATA2,  47,   ARCH_GCN_ALL  },
    { "ds_cmpst_rtn_b32",    GCNENC_DS,     GCN_ADDR_DST,             48,   ARCH_GCN_ALL  },
    { "ds_cmpst_rtn_f32",    GCNENC_DS,     GCN_ADDR_DST,             49,   ARCH_GCN_ALL  },
    { "ds_min_rtn_f32",      GCNENC_DS,     GCN_ADDR_DST,             50,   ARCH_GCN_ALL  },
    { "ds_max_rtn_f32",      GCNENC_DS,     GCN_ADDR_DST,             51,   ARCH_GCN_ALL  },
    { "ds_swizzle_b32",      GCNENC_DS,     GCN_ADDR_SRC,             53,   ARCH_GCN_ALL  },
    { "ds_read_b32",         GCNENC_DS,     GCN_ADDR_SRC,             54,   ARCH_GCN_ALL  },
    { "ds_read2_b32",        GCNENC_DS,     GCN_ADDR_SRC|GCN_VDATA2,  55,   ARCH_GCN_ALL  },
    { "ds_read2st64_b32",    GCNENC_DS,     GCN_ADDR_SRC|GCN_VDATA2,  56,   ARCH_GCN_ALL  },
    { "ds_read_i8",          GCNENC_DS,     GCN_ADDR_SRC,             57,   ARCH_GCN_ALL  },
    { "ds_read_u8",          GCNENC_DS,     GCN_ADDR_SRC,             58,   ARCH_GCN_ALL  },
    { "ds_read_i16",         GCNENC_DS,     GCN_ADDR_SRC,             59,   ARCH_GCN_ALL  },
    { "ds_read_u16",         GCNENC_DS,     GCN_ADDR_SRC,             60,   ARCH_GCN_ALL  },
    { "ds_consume",          GCNENC_DS,     GCN_ONLYDST,              61,   ARCH_GCN_ALL  },
    { "ds_append",           GCNENC_DS,     GCN_ONLYDST,              62,   ARCH_GCN_ALL  },
    { "ds_ordered_count",    GCNENC_DS,     GCN_ADDR_DST,             63,   ARCH_GCN_ALL  },
    { "ds_add_u64",          GCNENC_DS,     GCN_ADDR_DST64,           64,   ARCH_GCN_ALL  },
    { "ds_sub_u64",          GCNENC_DS,     GCN_ADDR_DST64,           65,   ARCH_GCN_ALL  },
    { "ds_rsub_u64",         GCNENC_DS,     GCN_ADDR_DST64,           66,   ARCH_GCN_ALL  },
    { "ds_inc_u64",          GCNENC_DS,     GCN_ADDR_DST64,           67,   ARCH_GCN_ALL  },
    { "ds_dec_u64",          GCNENC_DS,     GCN_ADDR_DST64,           68,   ARCH_GCN_ALL  },
    { "ds_min_i64",          GCNENC_DS,     GCN_ADDR_DST64,           69,   ARCH_GCN_ALL  },
    { "ds_max_i64",          GCNENC_DS,     GCN_ADDR_DST64,           70,   ARCH_GCN_ALL  },
    { "ds_min_u64",          GCNENC_DS,     GCN_ADDR_DST64,           71,   ARCH_GCN_ALL  },
    { "ds_max_u64",          GCNENC_DS,     GCN_ADDR_DST64,           72,   ARCH_GCN_ALL  },
    { "ds_and_b64",          GCNENC_DS,     GCN_ADDR_DST64,           73,   ARCH_GCN_ALL  },
    { "ds_or_b64",           GCNENC_DS,     GCN_ADDR_DST64,           74,   ARCH_GCN_ALL  },
    { "ds_xor_b64",          GCNENC_DS,     GCN_ADDR_DST64,           75,   ARCH_GCN_ALL  },
    { "ds_mskor_b64",        GCNENC_DS,     GCN_ADDR_DST64|GCN_2SRCS, 76,   ARCH_GCN_ALL  },
    { "ds_write_b64",        GCNENC_DS,     GCN_ADDR_DST64,           77,   ARCH_GCN_ALL  },
    { "ds_write2_b64",       GCNENC_DS,     GCN_ADDR_DST64|GCN_VDATA2, 78,   ARCH_GCN_ALL  },
    { "ds_write2st64_b64",   GCNENC_DS,     GCN_ADDR_DST64|GCN_VDATA2, 79,   ARCH_GCN_ALL  },
    { "ds_cmpst_b64",        GCNENC_DS,     GCN_ADDR_DST64,           80,   ARCH_GCN_ALL  },
    { "ds_cmpst_f64",        GCNENC_DS,     GCN_ADDR_DST64,           81,   ARCH_GCN_ALL  },
    { "ds_min_f64",          GCNENC_DS,     GCN_ADDR_DST64,           82,   ARCH_GCN_ALL  },
    { "ds_max_f64",          GCNENC_DS,     GCN_ADDR_DST64,           83,   ARCH_GCN_ALL  },
    { "ds_add_rtn_u64",      GCNENC_DS,     GCN_ADDR_DST64,           96,   ARCH_GCN_ALL  },
    { "ds_sub_rtn_u64",      GCNENC_DS,     GCN_ADDR_DST64,           97,   ARCH_GCN_ALL  },
    { "ds_rsub_rtn_u64",     GCNENC_DS,     GCN_ADDR_DST64,           98,   ARCH_GCN_ALL  },
    { "ds_inc_rtn_u64",      GCNENC_DS,     GCN_ADDR_DST64,           99,   ARCH_GCN_ALL  },
    { "ds_dec_rtn_u64",      GCNENC_DS,     GCN_ADDR_DST64,           100,  ARCH_GCN_ALL  },
    { "ds_min_rtn_i64",      GCNENC_DS,     GCN_ADDR_DST64,           101,  ARCH_GCN_ALL  },
    { "ds_max_rtn_i64",      GCNENC_DS,     GCN_ADDR_DST64,           102,  ARCH_GCN_ALL  },
    { "ds_min_rtn_u64",      GCNENC_DS,     GCN_ADDR_DST64,           103,  ARCH_GCN_ALL  },
    { "ds_max_rtn_u64",      GCNENC_DS,     GCN_ADDR_DST64,           104,  ARCH_GCN_ALL  },
    { "ds_and_rtn_b64",      GCNENC_DS,     GCN_ADDR_DST64,           105,  ARCH_GCN_ALL  },
    { "ds_or_rtn_b64",       GCNENC_DS,     GCN_ADDR_DST64,           106,  ARCH_GCN_ALL  },
    { "ds_xor_rtn_b64",      GCNENC_DS,     GCN_ADDR_DST64,           107,  ARCH_GCN_ALL  },
    { "ds_mskor_rtn_b64",    GCNENC_DS,     GCN_ADDR_DST64|GCN_2SRCS, 108,  ARCH_GCN_ALL  },
    { "ds_wrxchg_rtn_b64",   GCNENC_DS,     GCN_ADDR_DST64,             109,  ARCH_GCN_ALL  },
    { "ds_wrxchg2_rtn_b64",  GCNENC_DS,     GCN_ADDR_DST64|GCN_VDATA2, 110,  ARCH_GCN_ALL  },
    { "ds_wrxchg2st64_rtn_b64", GCNENC_DS,     GCN_ADDR_DST64|GCN_VDATA2,  111,  ARCH_GCN_ALL  },
    { "ds_cmpst_rtn_b64",    GCNENC_DS,     GCN_ADDR_DST64,           112,  ARCH_GCN_ALL  },
    { "ds_cmpst_rtn_f64",    GCNENC_DS,     GCN_ADDR_DST64,           113,  ARCH_GCN_ALL  },
    { "ds_min_rtn_f64",      GCNENC_DS,     GCN_ADDR_DST64,           114,  ARCH_GCN_ALL  },
    { "ds_max_rtn_f64",      GCNENC_DS,     GCN_ADDR_DST64,           115,  ARCH_GCN_ALL  },
    { "ds_read_b64",         GCNENC_DS,     GCN_ADDR_SRC64,           118,  ARCH_GCN_ALL  },
    { "ds_read2_b64",        GCNENC_DS,     GCN_ADDR_SRC64|GCN_VDATA2, 119,  ARCH_GCN_ALL  },
    { "ds_read2st64_b64",    GCNENC_DS,     GCN_ADDR_SRC64|GCN_VDATA2, 120,  ARCH_GCN_ALL  },
    { "ds_condxchg32_rtn_b64", GCNENC_DS,     GCN_ADDR_DST64,           126,   ARCH_RX2X0   },
    { "ds_add_src2_u32",     GCNENC_DS,     GCN_SRC_ADDR2,            128,  ARCH_GCN_ALL  },
    { "ds_sub_src2_u32",     GCNENC_DS,     GCN_SRC_ADDR2,            129,  ARCH_GCN_ALL  },
    { "ds_rsub_src2_u32",    GCNENC_DS,     GCN_SRC_ADDR2,            130,  ARCH_GCN_ALL  },
    { "ds_inc_src2_u32",     GCNENC_DS,     GCN_SRC_ADDR2,            131,  ARCH_GCN_ALL  },
    { "ds_dec_src2_u32",     GCNENC_DS,     GCN_SRC_ADDR2,            132,  ARCH_GCN_ALL  },
    { "ds_min_src2_i32",     GCNENC_DS,     GCN_SRC_ADDR2,            133,  ARCH_GCN_ALL  },
    { "ds_max_src2_i32",     GCNENC_DS,     GCN_SRC_ADDR2,            134,  ARCH_GCN_ALL  },
    { "ds_min_src2_u32",     GCNENC_DS,     GCN_SRC_ADDR2,            135,  ARCH_GCN_ALL  },
    { "ds_max_src2_u32",     GCNENC_DS,     GCN_SRC_ADDR2,            136,  ARCH_GCN_ALL  },
    { "ds_and_src2_b32",     GCNENC_DS,     GCN_SRC_ADDR2,            137,  ARCH_GCN_ALL  },
    { "ds_or_src2_b32",      GCNENC_DS,     GCN_SRC_ADDR2,            138,  ARCH_GCN_ALL  },
    { "ds_xor_src2_b32",     GCNENC_DS,     GCN_SRC_ADDR2,            139,  ARCH_GCN_ALL  },
    { "ds_write_src2_b32",   GCNENC_DS,     GCN_SRC_ADDR2,            140,  ARCH_GCN_ALL  },
    { "ds_min_src2_f32",     GCNENC_DS,     GCN_SRC_ADDR2,            146,  ARCH_GCN_ALL  },
    { "ds_max_src2_f32",     GCNENC_DS,     GCN_SRC_ADDR2,            147,  ARCH_GCN_ALL  },
    { "ds_add_src2_u64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         192,  ARCH_GCN_ALL  },
    { "ds_sub_src2_u64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         193,  ARCH_GCN_ALL  },
    { "ds_rsub_src2_u64",    GCNENC_DS,     GCN_SRC_ADDR2_64,         194,  ARCH_GCN_ALL  },
    { "ds_inc_src2_u64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         195,  ARCH_GCN_ALL  },
    { "ds_dec_src2_u64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         196,  ARCH_GCN_ALL  },
    { "ds_min_src2_i64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         197,  ARCH_GCN_ALL  },
    { "ds_max_src2_i64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         198,  ARCH_GCN_ALL  },
    { "ds_min_src2_u64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         199,  ARCH_GCN_ALL  },
    { "ds_max_src2_u64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         200,  ARCH_GCN_ALL  },
    { "ds_and_src2_b64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         201,  ARCH_GCN_ALL  },
    { "ds_or_src2_b64",      GCNENC_DS,     GCN_SRC_ADDR2_64,         202,  ARCH_GCN_ALL  },
    { "ds_xor_src2_b64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         203,  ARCH_GCN_ALL  },
    { "ds_write_src2_b64",   GCNENC_DS,     GCN_SRC_ADDR2_64,         204,  ARCH_GCN_ALL  },
    { "ds_min_src2_f64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         210,  ARCH_GCN_ALL  },
    { "ds_max_src2_f64",     GCNENC_DS,     GCN_SRC_ADDR2_64,         211,  ARCH_GCN_ALL  },
    { "ds_write_b96",        GCNENC_DS,     GCN_ADDR_DST96,           222,  ARCH_RX2X0    },
    { "ds_write_b128",       GCNENC_DS,     GCN_ADDR_DST128,          223,  ARCH_RX2X0    },
    { "ds_condxchg32_rtn_b128", GCNENC_DS,     GCN_ADDR_DST128,       253,   ARCH_RX2X0   },
    { "ds_read_b96",         GCNENC_DS,     GCN_ADDR_SRC96,           254,  ARCH_RX2X0    },
    { "ds_read_b128",        GCNENC_DS,     GCN_ADDR_SRC128,          255,  ARCH_RX2X0    },
    { "buffer_load_format_x", GCNENC_MUBUF,  GCN_MUBUF_X,             0,    ARCH_GCN_ALL  },
    { "buffer_load_format_xy", GCNENC_MUBUF,  GCN_MUBUF_XY,           1,    ARCH_GCN_ALL  },
    { "buffer_load_format_xyz", GCNENC_MUBUF,  GCN_MUBUF_XYZ,         2,    ARCH_GCN_ALL  },
    { "buffer_load_format_xyzw", GCNENC_MUBUF,  GCN_MUBUF_XYZW,       3,    ARCH_GCN_ALL  },
    { "buffer_store_format_x", GCNENC_MUBUF,  GCN_MUBUF_X,            4,    ARCH_GCN_ALL  },
    { "buffer_store_format_xy", GCNENC_MUBUF,  GCN_MUBUF_XY,          5,    ARCH_GCN_ALL  },
    { "buffer_store_format_xyz", GCNENC_MUBUF,  GCN_MUBUF_XYZ,        6,    ARCH_GCN_ALL  },
    { "buffer_store_format_xyzw", GCNENC_MUBUF,  GCN_MUBUF_XYZW,      7,    ARCH_GCN_ALL  },
    { "buffer_load_ubyte",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            8,    ARCH_GCN_ALL  },
    { "buffer_load_sbyte",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            9,    ARCH_GCN_ALL  },
    { "buffer_load_ushort",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            10,   ARCH_GCN_ALL  },
    { "buffer_load_sshort",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            11,   ARCH_GCN_ALL  },
    { "buffer_load_dword",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            12,   ARCH_GCN_ALL  },
    { "buffer_load_dwordx2", GCNENC_MUBUF,  GCN_MUBUF_MX2,            13,   ARCH_GCN_ALL  },
    { "buffer_load_dwordx4", GCNENC_MUBUF,  GCN_MUBUF_MX4,            14,   ARCH_GCN_ALL  },
    { "buffer_load_dwordx3", GCNENC_MUBUF,  GCN_MUBUF_MX3,            15,   ARCH_RX2X0    },
    { "buffer_store_byte",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            24,   ARCH_GCN_ALL  },
    { "buffer_store_short",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            26,   ARCH_GCN_ALL  },
    { "buffer_store_dword",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            28,   ARCH_GCN_ALL  },
    { "buffer_store_dwordx2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           29,   ARCH_GCN_ALL  },
    { "buffer_store_dwordx4", GCNENC_MUBUF,  GCN_MUBUF_MX4,           30,   ARCH_GCN_ALL  },
    { "buffer_store_dwordx3", GCNENC_MUBUF,  GCN_MUBUF_MX3,           31,   ARCH_RX2X0    },
    { "buffer_atomic_swap",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            48,   ARCH_GCN_ALL  },
    { "buffer_atomic_cmpswap", GCNENC_MUBUF,  GCN_MUBUF_MX1,          49,   ARCH_GCN_ALL  },
    { "buffer_atomic_add",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            50,   ARCH_GCN_ALL  },
    { "buffer_atomic_sub",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            51,   ARCH_GCN_ALL  },
    { "buffer_atomic_rsub",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            52,   ARCH_HD7X00   },
    { "buffer_atomic_smin",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            53,   ARCH_GCN_ALL  },
    { "buffer_atomic_umin",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            54,   ARCH_GCN_ALL  },
    { "buffer_atomic_smax",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            55,   ARCH_GCN_ALL  },
    { "buffer_atomic_umax",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            56,   ARCH_GCN_ALL  },
    { "buffer_atomic_and",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            57,   ARCH_GCN_ALL  },
    { "buffer_atomic_or",    GCNENC_MUBUF,  GCN_MUBUF_MX1,            58,   ARCH_GCN_ALL  },
    { "buffer_atomic_xor",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            59,   ARCH_GCN_ALL  },
    { "buffer_atomic_inc",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            60,   ARCH_GCN_ALL  },
    { "buffer_atomic_dec",   GCNENC_MUBUF,  GCN_MUBUF_MX1,            61,   ARCH_GCN_ALL  },
    { "buffer_atomic_fcmpswap", GCNENC_MUBUF,  GCN_MUBUF_MX1,         62,   ARCH_GCN_ALL  },
    { "buffer_atomic_fmin",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            63,   ARCH_GCN_ALL  },
    { "buffer_atomic_fmax",  GCNENC_MUBUF,  GCN_MUBUF_MX1,            64,   ARCH_GCN_ALL  },
    { "buffer_atomic_swap_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          80,   ARCH_GCN_ALL  },
    { "buffer_atomic_cmpswap_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,       81,   ARCH_GCN_ALL  },
    { "buffer_atomic_add_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           82,   ARCH_GCN_ALL  },
    { "buffer_atomic_sub_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           83,   ARCH_GCN_ALL  },
    { "buffer_atomic_rsub_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          84,   ARCH_HD7X00   },
    { "buffer_atomic_smin_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          85,   ARCH_GCN_ALL  },
    { "buffer_atomic_umin_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          86,   ARCH_GCN_ALL  },
    { "buffer_atomic_smax_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          87,   ARCH_GCN_ALL  },
    { "buffer_atomic_umax_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          88,   ARCH_GCN_ALL  },
    { "buffer_atomic_and_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           89,   ARCH_GCN_ALL  },
    { "buffer_atomic_or_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,            90,   ARCH_GCN_ALL  },
    { "buffer_atomic_xor_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           91,   ARCH_GCN_ALL  },
    { "buffer_atomic_inc_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           92,   ARCH_GCN_ALL  },
    { "buffer_atomic_dec_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,           93,   ARCH_GCN_ALL  },
    { "buffer_atomic_fcmpswap_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,      94,   ARCH_GCN_ALL  },
    { "buffer_atomic_fmin_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          95,   ARCH_GCN_ALL  },
    { "buffer_atomic_fmax_x2", GCNENC_MUBUF,  GCN_MUBUF_MX2,          96,   ARCH_GCN_ALL  },
    { "buffer_wbinvl1_sc",   GCNENC_MUBUF,  GCN_MUBUF_X,              112,  ARCH_GCN_ALL  },
    { "buffer_wbinvl1",      GCNENC_MUBUF,  GCN_MUBUF_X,              113,  ARCH_GCN_ALL  },
    { "tbuffer_load_format_x", GCNENC_MTBUF,  GCN_MUBUF_X,            0,    ARCH_GCN_ALL  },
    { "tbuffer_load_format_xy", GCNENC_MTBUF,  GCN_MUBUF_XY,          1,    ARCH_GCN_ALL  },
    { "tbuffer_load_format_xyz", GCNENC_MTBUF,  GCN_MUBUF_XYZ,        2,    ARCH_GCN_ALL  },
    { "tbuffer_load_format_xyzw", GCNENC_MTBUF,  GCN_MUBUF_XYZW,      3,    ARCH_GCN_ALL  },
    { "tbuffer_store_format_x", GCNENC_MTBUF,  GCN_MUBUF_X,           4,    ARCH_GCN_ALL  },
    { "tbuffer_store_format_xy", GCNENC_MTBUF,  GCN_MUBUF_XY,         5,    ARCH_GCN_ALL  },
    { "tbuffer_store_format_xyz", GCNENC_MTBUF,  GCN_MUBUF_XYZ,       6,    ARCH_GCN_ALL  },
    { "tbuffer_store_format_xyzw", GCNENC_MTBUF,  GCN_MUBUF_XYZW,     7,    ARCH_GCN_ALL  },
    { "image_load_mip",      GCNENC_MIMG,   GCN_STDMODE,              1,    ARCH_GCN_ALL  },
    { "image_load_pck",      GCNENC_MIMG,   GCN_STDMODE,              2,    ARCH_GCN_ALL  },
    { "image_load_pck_sgn",  GCNENC_MIMG,   GCN_STDMODE,              3,    ARCH_GCN_ALL  },
    { "image_load_mip_pck",  GCNENC_MIMG,   GCN_STDMODE,              4,    ARCH_GCN_ALL  },
    { "image_load_mip_pck_sgn", GCNENC_MIMG,   GCN_STDMODE,              5,    ARCH_GCN_ALL  },
    { "image_store",         GCNENC_MIMG,   GCN_STDMODE,              8,    ARCH_GCN_ALL  },
    { "image_store_mip",     GCNENC_MIMG,   GCN_STDMODE,              9,    ARCH_GCN_ALL  },
    { "image_store_pck",     GCNENC_MIMG,   GCN_STDMODE,              10,   ARCH_GCN_ALL  },
    { "image_store_mip_pck", GCNENC_MIMG,   GCN_STDMODE,              11,   ARCH_GCN_ALL  },
    { "image_get_resinfo",   GCNENC_MIMG,   GCN_STDMODE,              14,   ARCH_GCN_ALL  },
    { "image_atomic_swap",   GCNENC_MIMG,   GCN_STDMODE,              15,   ARCH_GCN_ALL  },
    { "image_atomic_cmpswap", GCNENC_MIMG,   GCN_STDMODE,              16,   ARCH_GCN_ALL  },
    { "image_atomic_add",    GCNENC_MIMG,   GCN_STDMODE,              17,   ARCH_GCN_ALL  },
    { "image_atomic_sub",    GCNENC_MIMG,   GCN_STDMODE,              18,   ARCH_GCN_ALL  },
    { "image_atomic_rsub",   GCNENC_MIMG,   GCN_STDMODE,              19,   ARCH_HD7X00   },
    { "image_atomic_smin",   GCNENC_MIMG,   GCN_STDMODE,              20,   ARCH_GCN_ALL  },
    { "image_atomic_umin",   GCNENC_MIMG,   GCN_STDMODE,              21,   ARCH_GCN_ALL  },
    { "image_atomic_smax",   GCNENC_MIMG,   GCN_STDMODE,              22,   ARCH_GCN_ALL  },
    { "image_atomic_umax",   GCNENC_MIMG,   GCN_STDMODE,              23,   ARCH_GCN_ALL  },
    { "image_atomic_and",    GCNENC_MIMG,   GCN_STDMODE,              24,   ARCH_GCN_ALL  },
    { "image_atomic_or",     GCNENC_MIMG,   GCN_STDMODE,              25,   ARCH_GCN_ALL  },
    { "image_atomic_xor",    GCNENC_MIMG,   GCN_STDMODE,              26,   ARCH_GCN_ALL  },
    { "image_atomic_inc",    GCNENC_MIMG,   GCN_STDMODE,              27,   ARCH_GCN_ALL  },
    { "image_atomic_dec",    GCNENC_MIMG,   GCN_STDMODE,              28,   ARCH_GCN_ALL  },
    { "image_atomic_fcmpswap", GCNENC_MIMG,   GCN_STDMODE,              29,   ARCH_GCN_ALL  },
    { "image_atomic_fmin",   GCNENC_MIMG,   GCN_STDMODE,              30,   ARCH_GCN_ALL  },
    { "image_atomic_fmax",   GCNENC_MIMG,   GCN_STDMODE,              31,   ARCH_GCN_ALL  },
    { "image_sample",        GCNENC_MIMG,   GCN_MIMG_SAMPLE,              32,   ARCH_GCN_ALL  },
    { "image_sample_cl",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              33,   ARCH_GCN_ALL  },
    { "image_sample_d",      GCNENC_MIMG,   GCN_MIMG_SAMPLE,              34,   ARCH_GCN_ALL  },
    { "image_sample_d_cl",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              35,   ARCH_GCN_ALL  },
    { "image_sample_l",      GCNENC_MIMG,   GCN_MIMG_SAMPLE,              36,   ARCH_GCN_ALL  },
    { "image_sample_b",      GCNENC_MIMG,   GCN_MIMG_SAMPLE,              37,   ARCH_GCN_ALL  },
    { "image_sample_b_cl",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              38,   ARCH_GCN_ALL  },
    { "image_sample_lz",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              39,   ARCH_GCN_ALL  },
    { "image_sample_c",      GCNENC_MIMG,   GCN_MIMG_SAMPLE,              40,   ARCH_GCN_ALL  },
    { "image_sample_c_cl",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              41,   ARCH_GCN_ALL  },
    { "image_sample_c_d",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              42,   ARCH_GCN_ALL  },
    { "image_sample_c_d_cl", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              43,   ARCH_GCN_ALL  },
    { "image_sample_c_l",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              44,   ARCH_GCN_ALL  },
    { "image_sample_c_b",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              45,   ARCH_GCN_ALL  },
    { "image_sample_c_b_cl", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              46,   ARCH_GCN_ALL  },
    { "image_sample_c_lz",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              47,   ARCH_GCN_ALL  },
    { "image_sample_o",      GCNENC_MIMG,   GCN_MIMG_SAMPLE,              48,   ARCH_GCN_ALL  },
    { "image_sample_cl_o",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              49,   ARCH_GCN_ALL  },
    { "image_sample_d_o",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              50,   ARCH_GCN_ALL  },
    { "image_sample_d_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              51,   ARCH_GCN_ALL  },
    { "image_sample_l_o",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              52,   ARCH_GCN_ALL  },
    { "image_sample_b_o",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              53,   ARCH_GCN_ALL  },
    { "image_sample_b_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              54,   ARCH_GCN_ALL  },
    { "image_sample_lz_o",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              55,   ARCH_GCN_ALL  },
    { "image_sample_c_o",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              56,   ARCH_GCN_ALL  },
    { "image_sample_c_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              57,   ARCH_GCN_ALL  },
    { "image_sample_c_d_o",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              58,   ARCH_GCN_ALL  },
    { "image_sample_c_d_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              59,   ARCH_GCN_ALL  },
    { "image_sample_c_l_o",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              60,   ARCH_GCN_ALL  },
    { "image_sample_c_b_o",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              61,   ARCH_GCN_ALL  },
    { "image_sample_c_b_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              62,   ARCH_GCN_ALL  },
    { "image_sample_c_lz_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              63,   ARCH_GCN_ALL  },
    { "image_gather4",       GCNENC_MIMG,   GCN_MIMG_SAMPLE,              64,   ARCH_GCN_ALL  },
    { "image_gather4_cl",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              65,   ARCH_GCN_ALL  },
    { "image_gather4_l",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              66,   ARCH_GCN_ALL  },
    { "image_gather4_b",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              67,   ARCH_GCN_ALL  },
    { "image_gather4_b_cl",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              68,   ARCH_GCN_ALL  },
    { "image_gather4_lz",    GCNENC_MIMG,   GCN_MIMG_SAMPLE,              69,   ARCH_GCN_ALL  },
    { "image_gather4_c",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              70,   ARCH_GCN_ALL  },
    { "image_gather4_c_cl",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              71,   ARCH_GCN_ALL  },
    { "image_gather4_c_l",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              76,   ARCH_GCN_ALL  },
    { "image_gather4_c_b",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              77,   ARCH_GCN_ALL  },
    { "image_gather4_c_b_cl", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              78,   ARCH_GCN_ALL  },
    { "image_gather4_c_lz",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              79,   ARCH_GCN_ALL  },
    { "image_gather4_o",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              80,   ARCH_GCN_ALL  },
    { "image_gather4_cl_o",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              81,   ARCH_GCN_ALL  },
    { "image_gather4_l_o",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              84,   ARCH_GCN_ALL  },
    { "image_gather4_b_o",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              85,   ARCH_GCN_ALL  },
    { "image_gather4_b_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              86,   ARCH_GCN_ALL  },
    { "image_gather4_lz_po", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              87,   ARCH_GCN_ALL  },
    { "image_gather4_c_o",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              88,   ARCH_GCN_ALL  },
    { "image_gather4_c_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              89,   ARCH_GCN_ALL  },
    { "image_gather4_c_l_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              92,   ARCH_GCN_ALL  },
    { "image_gather4_c_b_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              93,   ARCH_GCN_ALL  },
    { "image_gather4_c_b_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              94,   ARCH_GCN_ALL  },
    { "image_gather4_c_lz_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              95,   ARCH_GCN_ALL  },
    { "image_get_lod",       GCNENC_MIMG,   GCN_MIMG_SAMPLE,              96,   ARCH_GCN_ALL  },
    { "image_sample_cd",     GCNENC_MIMG,   GCN_MIMG_SAMPLE,              104,  ARCH_GCN_ALL  },
    { "image_sample_cd_cl",  GCNENC_MIMG,   GCN_MIMG_SAMPLE,              105,  ARCH_GCN_ALL  },
    { "image_sample_c_cd",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              106,  ARCH_GCN_ALL  },
    { "image_sample_c_cd_cl", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              107,  ARCH_GCN_ALL  },
    { "image_sample_cd_o",   GCNENC_MIMG,   GCN_MIMG_SAMPLE,              108,  ARCH_GCN_ALL  },
    { "image_sample_cd_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              109,  ARCH_GCN_ALL  },
    { "image_sample_c_cd_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              110,  ARCH_GCN_ALL  },
    { "image_sample_c_cd_cl_o", GCNENC_MIMG,   GCN_MIMG_SAMPLE,              111,  ARCH_GCN_ALL  },
    { "exp",                 GCNENC_EXP,    GCN_STDMODE,              0,    ARCH_GCN_ALL  },
    { "flat_load_ubyte",     GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_NODATA, 8,    ARCH_RX2X0    },
    { "flat_load_sbyte",     GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_NODATA, 9,    ARCH_RX2X0    },
    { "flat_load_ushort",    GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_NODATA, 10,   ARCH_RX2X0    },
    { "flat_load_sshort",    GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_NODATA, 11,   ARCH_RX2X0    },
    { "flat_load_dword",     GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_NODATA, 12,   ARCH_RX2X0    },
    { "flat_load_dwordx2",   GCNENC_FLAT,   GCN_MUBUF_MX2|GCN_FLAT_NODATA, 13,   ARCH_RX2X0    },
    { "flat_load_dwordx4",   GCNENC_FLAT,   GCN_MUBUF_MX4|GCN_FLAT_NODATA, 14,   ARCH_RX2X0    },
    { "flat_load_dwordx3",   GCNENC_FLAT,   GCN_MUBUF_MX3|GCN_FLAT_NODATA, 15,   ARCH_RX2X0    },
    { "flat_store_byte",     GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_STORE, 24,   ARCH_RX2X0    },
    { "flat_store_short",    GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_STORE, 26,   ARCH_RX2X0    },
    { "flat_store_dword",    GCNENC_FLAT,   GCN_MUBUF_MX1|GCN_FLAT_STORE, 28,   ARCH_RX2X0    },
    { "flat_store_dwordx2",  GCNENC_FLAT,   GCN_MUBUF_MX2|GCN_FLAT_STORE, 29,   ARCH_RX2X0    },
    { "flat_store_dwordx4",  GCNENC_FLAT,   GCN_MUBUF_MX4|GCN_FLAT_STORE, 30,   ARCH_RX2X0    },
    { "flat_store_dwordx3",  GCNENC_FLAT,   GCN_MUBUF_MX3|GCN_FLAT_STORE, 31,   ARCH_RX2X0    },
    { "flat_atomic_swap",    GCNENC_FLAT,   GCN_MUBUF_MX1,            48,   ARCH_RX2X0    },
    { "flat_atomic_cmpswap", GCNENC_FLAT,   GCN_MUBUF_MX1,            49,   ARCH_RX2X0    },
    { "flat_atomic_add",     GCNENC_FLAT,   GCN_MUBUF_MX1,            50,   ARCH_RX2X0    },
    { "flat_atomic_sub",     GCNENC_FLAT,   GCN_MUBUF_MX1,            51,   ARCH_RX2X0    },
    { "flat_atomic_smin",    GCNENC_FLAT,   GCN_MUBUF_MX1,            53,   ARCH_RX2X0    },
    { "flat_atomic_umin",    GCNENC_FLAT,   GCN_MUBUF_MX1,            54,   ARCH_RX2X0    },
    { "flat_atomic_smax",    GCNENC_FLAT,   GCN_MUBUF_MX1,            55,   ARCH_RX2X0    },
    { "flat_atomic_umax",    GCNENC_FLAT,   GCN_MUBUF_MX1,            56,   ARCH_RX2X0    },
    { "flat_atomic_and",     GCNENC_FLAT,   GCN_MUBUF_MX1,            57,   ARCH_RX2X0    },
    { "flat_atomic_or",      GCNENC_FLAT,   GCN_MUBUF_MX1,            58,   ARCH_RX2X0    },
    { "flat_atomic_xor",     GCNENC_FLAT,   GCN_MUBUF_MX1,            59,   ARCH_RX2X0    },
    { "flat_atomic_inc",     GCNENC_FLAT,   GCN_MUBUF_MX1,            60,   ARCH_RX2X0    },
    { "flat_atomic_dec",     GCNENC_FLAT,   GCN_MUBUF_MX1,            61,   ARCH_RX2X0    },
    { "flat_atomic_fcmpswap", GCNENC_FLAT,   GCN_MUBUF_MX1,           62,   ARCH_RX2X0    },
    { "flat_atomic_fmin",    GCNENC_FLAT,   GCN_MUBUF_MX1,            63,   ARCH_RX2X0    },
    { "flat_atomic_fmax",    GCNENC_FLAT,   GCN_MUBUF_MX1,            64,   ARCH_RX2X0    },
    { "flat_atomic_swap_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            80,   ARCH_RX2X0    },
    { "flat_atomic_cmpswap_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,         81,   ARCH_RX2X0    },
    { "flat_atomic_add_x2",  GCNENC_FLAT,   GCN_MUBUF_MX2,            82,   ARCH_RX2X0    },
    { "flat_atomic_sub_x2",  GCNENC_FLAT,   GCN_MUBUF_MX2,            83,   ARCH_RX2X0    },
    { "flat_atomic_smin_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            85,   ARCH_RX2X0    },
    { "flat_atomic_umin_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            86,   ARCH_RX2X0    },
    { "flat_atomic_smax_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            87,   ARCH_RX2X0    },
    { "flat_atomic_umax_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            88,   ARCH_RX2X0    },
    { "flat_atomic_and_x2",  GCNENC_FLAT,   GCN_MUBUF_MX2,            89,   ARCH_RX2X0    },
    { "flat_atomic_or_x2",   GCNENC_FLAT,   GCN_MUBUF_MX2,            90,   ARCH_RX2X0    },
    { "flat_atomic_xor_x2",  GCNENC_FLAT,   GCN_MUBUF_MX2,            91,   ARCH_RX2X0    },
    { "flat_atomic_inc_x2",  GCNENC_FLAT,   GCN_MUBUF_MX2,            92,   ARCH_RX2X0    },
    { "flat_atomic_dec_x2",  GCNENC_FLAT,   GCN_MUBUF_MX2,            93,   ARCH_RX2X0    },
    { "flat_atomic_fcmpswap_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,        94,   ARCH_RX2X0    },
    { "flat_atomic_fmin_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            95,   ARCH_RX2X0    },
    { "flat_atomic_fmax_x2", GCNENC_FLAT,   GCN_MUBUF_MX2,            96,   ARCH_RX2X0    },
    { nullptr, GCNENC_NONE, 0, 0, 0 }
};
