NewProject(E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/integer_divider_v1_00_a/devl/projnav/integer_divider.ise)
SetProperty(Device Family, virtex2p)
SetProperty(Device, xc2vp30)
SetProperty(Package, ff896)
SetProperty(Speed Grade, -7)
SetProperty(Top-Level Module Type, HDL)
SetProperty(Synthesis Tool, XST (VHDL/Verilog))
SetProperty(Simulator, Modelsim-SE Mixed)
SetPreference(PathType, Absolute)
AddLibrary(integer_divider_v1_00_a, E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores, TRUE)
AddSource(E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/integer_divider_v1_00_a/hdl/vhdl/integer_divider.vhd, VHDL Module)
AddSource(E:/work/FPGA_PROJECTS/BLOCKS/integer_divider/pcores/integer_divider_v1_00_a/hdl/verilog/user_logic.v, Verilog Module)
AddLibrary(proc_common_v2_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd, proc_common_v2_00_a)
AddLibrary(plbv46_slave_single_v1_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd, plbv46_slave_single_v1_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd, plbv46_slave_single_v1_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd, plbv46_slave_single_v1_00_a)
AddLibrary(proc_common_v2_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd, proc_common_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd, proc_common_v2_00_a)
AddLibrary(rdpfifo_v4_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd, rdpfifo_v4_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/ipif_control_rd.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/ipif_control_rd.vhd, rdpfifo_v4_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/rdpfifo_top.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_00_a/hdl/vhdl/rdpfifo_top.vhd, rdpfifo_v4_00_a)
AddLibrary(dre_v2_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/dsp48_mux.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/dsp48_mux.vhd, dre_v2_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/tx_dre_top.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/dre_v2_00_a/hdl/vhdl/tx_dre_top.vhd, dre_v2_00_a)
AddLibrary(wrpfifo_v4_00_a, C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores, TRUE)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/pf_dly1_mux.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/pf_dly1_mux.vhd, wrpfifo_v4_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd, wrpfifo_v4_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/ipif_control_wr_dre.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/ipif_control_wr_dre.vhd, wrpfifo_v4_00_a)
AddSource(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_top.vhd, VHDL Module)
MoveToLibrary(C:/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v4_00_a/hdl/vhdl/wrpfifo_top.vhd, wrpfifo_v4_00_a)
CloseProject()
