$date
	Sat Nov 01 12:50:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module comparador4bit_behav_tb $end
$var wire 1 ! menor_tb $end
$var wire 1 " maior_tb $end
$var wire 1 # igual_tb $end
$var reg 4 $ a_tb [3:0] $end
$var reg 4 % b_tb [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ! menor $end
$var wire 1 " maior $end
$var wire 1 # igual $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 '
b1010 &
b1010 %
b1010 $
1#
0"
0!
$end
#100
1"
b11 %
b11 '
0!
0#
b101 $
b101 &
#200
b1100 %
b1100 '
0"
1!
b10 $
b10 &
#300
b0 %
b0 '
1"
0!
b1111 $
b1111 &
#400
1!
b1111 %
b1111 '
0"
0#
b0 $
b0 &
#600
