Analysis & Synthesis report for clk_card
Fri Jul 08 16:57:06 2011
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis IP Cores Summary
  8. Partition Status Summary
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |clk_card|current_state
 11. State Machine - |clk_card|source_state_reg
 12. State Machine - |clk_card|cc_reset:cc_reset_block|current_wbs_state
 13. State Machine - |clk_card|cc_reset:cc_reset_block|current_brst_state
 14. State Machine - |clk_card|cc_reset:cc_reset_block|current_mce_bclr_state
 15. State Machine - |clk_card|cc_reset:cc_reset_block|current_cc_bclr_state
 16. State Machine - |clk_card|cc_reset:cc_reset_block|current_state
 17. State Machine - |clk_card|cc_reset:cc_reset_block|current_state2
 18. State Machine - |clk_card|clk_switchover:clk_switchover_slave|ps
 19. State Machine - |clk_card|clk_switchover:clk_switchover_slave|current_state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. Multiplexer Restructuring Statistics (No Restructuring Performed)
 24. Parameter Settings for User Entity Instance: reg:\reg_bank:0:registers
 25. Parameter Settings for User Entity Instance: reg:\reg_bank:1:registers
 26. Parameter Settings for User Entity Instance: reg:\reg_bank:2:registers
 27. Parameter Settings for User Entity Instance: reg:\reg_bank:3:registers
 28. Parameter Settings for User Entity Instance: reg:\reg_bank:4:registers
 29. Parameter Settings for User Entity Instance: reg:\reg_bank:5:registers
 30. Parameter Settings for User Entity Instance: reg:\reg_bank:6:registers
 31. Parameter Settings for User Entity Instance: reg:\reg_bank:7:registers
 32. Parameter Settings for User Entity Instance: reg:\reg_bank:8:registers
 33. Parameter Settings for User Entity Instance: reg:\reg_bank:9:registers
 34. Parameter Settings for User Entity Instance: reg:\reg_bank:10:registers
 35. Parameter Settings for User Entity Instance: reg:\reg_bank:11:registers
 36. Parameter Settings for User Entity Instance: reg:\reg_bank:12:registers
 37. Parameter Settings for User Entity Instance: reg:\reg_bank:13:registers
 38. Parameter Settings for User Entity Instance: reg:\reg_bank:14:registers
 39. Parameter Settings for User Entity Instance: reg:\reg_bank:15:registers
 40. Parameter Settings for User Entity Instance: reg:\reg_bank:16:registers
 41. Parameter Settings for User Entity Instance: reg:\reg_bank:17:registers
 42. Parameter Settings for User Entity Instance: reg:\reg_bank:18:registers
 43. Parameter Settings for User Entity Instance: reg:\reg_bank:19:registers
 44. Parameter Settings for User Entity Instance: reg:\reg_bank:20:registers
 45. Parameter Settings for User Entity Instance: reg:\reg_bank:21:registers
 46. Parameter Settings for User Entity Instance: reg:\reg_bank:22:registers
 47. Parameter Settings for User Entity Instance: reg:\reg_bank:23:registers
 48. Parameter Settings for User Entity Instance: reg:\reg_bank:24:registers
 49. Parameter Settings for User Entity Instance: reg:\reg_bank:25:registers
 50. Parameter Settings for User Entity Instance: reg:\reg_bank:26:registers
 51. Parameter Settings for User Entity Instance: reg:\reg_bank:27:registers
 52. Parameter Settings for User Entity Instance: reg:\reg_bank:28:registers
 53. Parameter Settings for User Entity Instance: reg:\reg_bank:29:registers
 54. Parameter Settings for User Entity Instance: reg:\reg_bank:30:registers
 55. Parameter Settings for User Entity Instance: reg:\reg_bank:31:registers
 56. Parameter Settings for User Entity Instance: clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component
 57. Partition Dependent Files
 58. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 59. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
 60. Registers Removed During Synthesis
 61. Registers Duplicated to Honor Maximum Fanout Requirements
 62. Multiplexer Restructuring Statistics (No Restructuring Performed)
 63. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kj14:auto_generated
 64. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 65. Port Connectivity Checks: "cc_reset:cc_reset_block"
 66. Port Connectivity Checks: "clk_switchover:clk_switchover_slave|cc_pll:pll0"
 67. Port Connectivity Checks: "clk_switchover:clk_switchover_slave"
 68. Port Connectivity Checks: "reg:\reg_bank:31:registers"
 69. Port Connectivity Checks: "reg:\reg_bank:30:registers"
 70. Port Connectivity Checks: "reg:\reg_bank:29:registers"
 71. Port Connectivity Checks: "reg:\reg_bank:28:registers"
 72. Port Connectivity Checks: "reg:\reg_bank:27:registers"
 73. Port Connectivity Checks: "reg:\reg_bank:26:registers"
 74. Port Connectivity Checks: "reg:\reg_bank:25:registers"
 75. Port Connectivity Checks: "reg:\reg_bank:24:registers"
 76. Port Connectivity Checks: "reg:\reg_bank:23:registers"
 77. Port Connectivity Checks: "reg:\reg_bank:22:registers"
 78. Port Connectivity Checks: "reg:\reg_bank:21:registers"
 79. Port Connectivity Checks: "reg:\reg_bank:20:registers"
 80. Port Connectivity Checks: "reg:\reg_bank:19:registers"
 81. Port Connectivity Checks: "reg:\reg_bank:18:registers"
 82. Port Connectivity Checks: "reg:\reg_bank:17:registers"
 83. Port Connectivity Checks: "reg:\reg_bank:16:registers"
 84. Port Connectivity Checks: "reg:\reg_bank:15:registers"
 85. Port Connectivity Checks: "reg:\reg_bank:14:registers"
 86. Port Connectivity Checks: "reg:\reg_bank:13:registers"
 87. Port Connectivity Checks: "reg:\reg_bank:12:registers"
 88. Port Connectivity Checks: "reg:\reg_bank:11:registers"
 89. Port Connectivity Checks: "reg:\reg_bank:10:registers"
 90. Port Connectivity Checks: "reg:\reg_bank:9:registers"
 91. Port Connectivity Checks: "reg:\reg_bank:8:registers"
 92. Port Connectivity Checks: "reg:\reg_bank:7:registers"
 93. Port Connectivity Checks: "reg:\reg_bank:6:registers"
 94. Port Connectivity Checks: "reg:\reg_bank:5:registers"
 95. Port Connectivity Checks: "reg:\reg_bank:4:registers"
 96. Port Connectivity Checks: "reg:\reg_bank:3:registers"
 97. Port Connectivity Checks: "reg:\reg_bank:2:registers"
 98. Port Connectivity Checks: "reg:\reg_bank:1:registers"
 99. Port Connectivity Checks: "reg:\reg_bank:0:registers"
100. SignalTap II Logic Analyzer Settings
101. Elapsed Time Per Partition
102. Analysis & Synthesis INI Usage
103. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-----------------------------+-------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jul 08 16:57:06 2011     ;
; Quartus II Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name               ; clk_card                                  ;
; Top-level Entity Name       ; clk_card                                  ;
; Family                      ; Stratix                                   ;
; Total logic elements        ; N/A until Partition Merge                 ;
; Total pins                  ; N/A until Partition Merge                 ;
; Total virtual pins          ; N/A until Partition Merge                 ;
; Total memory bits           ; N/A until Partition Merge                 ;
; DSP block 9-bit elements    ; N/A until Partition Merge                 ;
; Total PLLs                  ; N/A until Partition Merge                 ;
; Total DLLs                  ; N/A until Partition Merge                 ;
+-----------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1S10F780C5ES     ;                    ;
; Top-level entity name                                                      ; clk_card           ; clk_card           ;
; Family name                                                                ; Stratix            ; Stratix II         ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; State Machine Processing                                                   ; One-Hot            ; Auto               ;
; Safe State Machine                                                         ; On                 ; Off                ;
; Ignore LCELL Buffers                                                       ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+-----------------+-------------------------------+
; Name            ; Setting                       ;
+-----------------+-------------------------------+
; SMART_RECOMPILE ; OFF                           ;
+-----------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+
; ../../../library/sys_param/source/rtl/command_pack.vhd           ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/command_pack.vhd           ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd        ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/data_types_pack.vhd        ;
; ../../../library/sys_param/source/rtl/general_pack.vhd           ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/general_pack.vhd           ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd          ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/wishbone_pack.vhd          ;
; ../../../library/components/source/rtl/component_pack.vhd        ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/components/source/rtl/component_pack.vhd        ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd ;
; ../../sync_gen/source/rtl/sync_gen_pack.vhd                      ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd          ;
; ../../issue_reply/source/rtl/issue_reply_pack.vhd                ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd    ;
; ../../cc_reset/source/rtl/cc_reset_pack.vhd                      ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd          ;
; ../../ret_dat/source/rtl/ret_dat_wbs_pack.vhd                    ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/ret_dat/source/rtl/ret_dat_wbs_pack.vhd        ;
; ../source/rtl/clk_card_pack.vhd                                  ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/source/rtl/clk_card_pack.vhd          ;
; ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd       ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/all_cards/all_cards/source/rtl/all_cards_pack.vhd       ;
; ../../clk_switchover/source/rtl/clk_switchover.vhd               ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_switchover/source/rtl/clk_switchover.vhd   ;
; ../../pll/source/rtl/cc_pll.vhd                                  ; yes             ; User Wizard-Generated File   ; C:/altera_nios_projects/_fpga_ethernet/clk_card/pll/source/rtl/cc_pll.vhd                      ;
; ../../cc_reset/source/rtl/cc_reset.vhd                           ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/cc_reset/source/rtl/cc_reset.vhd               ;
; ../../../library/components/source/rtl/reg.vhd                   ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/components/source/rtl/reg.vhd                   ;
; ../../../library/components/source/rtl/us_timer.vhd              ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/library/components/source/rtl/us_timer.vhd              ;
; ../source/rtl/clk_card.vhd                                       ; yes             ; User VHDL File               ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/source/rtl/clk_card.vhd               ;
; altpll.tdf                                                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                                      ;
; aglobal110.inc                                                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                                  ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc                                 ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc                               ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;
; sld_signaltap.vhd                                                ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc                                ;
; dffeea.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffeea.inc                                      ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;
; sld_ela_trigger_flow_mgr.vhd                                     ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf                                  ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                                     ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                                  ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;
; altrom.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                                      ;
; altram.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                                      ;
; altdpram.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                                    ;
; db/altsyncram_kj14.tdf                                           ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/altsyncram_kj14.tdf          ;
; altdpram.tdf                                                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.tdf                                    ;
; memmodes.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/others/maxplus2/memmodes.inc                                  ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_hdffe.inc                                     ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;
; altsyncram.inc                                                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.inc                                  ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;
; muxlut.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/muxlut.inc                                      ;
; bypassff.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                                    ;
; altshift.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                                    ;
; db/mux_uhc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/mux_uhc.tdf                  ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;
; declut.inc                                                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/declut.inc                                      ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                                 ;
; db/decode_6kf.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/decode_6kf.tdf               ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;
; cmpconst.inc                                                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cmpconst.inc                                    ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                                 ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;
; db/cntr_u5i.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cntr_u5i.tdf                 ;
; db/cmpr_r5c.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cmpr_r5c.tdf                 ;
; db/cntr_ari.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cntr_ari.tdf                 ;
; db/cntr_c5i.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cntr_c5i.tdf                 ;
; db/cmpr_p5c.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cmpr_p5c.tdf                 ;
; db/cntr_rni.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cntr_rni.tdf                 ;
; db/cmpr_l5c.tdf                                                  ; yes             ; Auto-Generated Megafunction  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/db/cmpr_l5c.tdf                 ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                                     ;
+------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+---------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |clk_card|clk_switchover:clk_switchover_slave|cc_pll:pll0 ; C:/altera_nios_projects/_fpga_ethernet/clk_card/pll/source/rtl/cc_pll.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; no          ; No relevant changes     ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                               ; Library Name ;
+------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------+--------------+
; |clk_card                                ; 827 (565)   ; 316          ; 0           ; 0            ; 0       ; 0         ; 0         ; 32   ; 0            ; 511 (423)    ; 64 (1)            ; 252 (141)        ; 183 (75)        ; 0 (0)      ; |clk_card                                                                         ; work         ;
;    |cc_reset:cc_reset_block|             ; 138 (48)    ; 89           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 49 (31)      ; 11 (5)            ; 78 (12)          ; 72 (0)          ; 0 (0)      ; |clk_card|cc_reset:cc_reset_block                                                 ; work         ;
;       |us_timer:timeout_timer1|          ; 45 (45)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |clk_card|cc_reset:cc_reset_block|us_timer:timeout_timer1                         ; work         ;
;       |us_timer:timeout_timer2|          ; 45 (45)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |clk_card|cc_reset:cc_reset_block|us_timer:timeout_timer2                         ; work         ;
;    |clk_switchover:clk_switchover_slave| ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|clk_switchover:clk_switchover_slave                                     ; work         ;
;       |cc_pll:pll0|                      ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|clk_switchover:clk_switchover_slave|cc_pll:pll0                         ; work         ;
;          |altpll:altpll_component|       ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component ; work         ;
;    |reg:\reg_bank:0:registers|           ; 15 (15)     ; 15           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|reg:\reg_bank:0:registers                                               ; work         ;
;    |reg:\reg_bank:14:registers|          ; 15 (15)     ; 15           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|reg:\reg_bank:14:registers                                              ; work         ;
;    |reg:\reg_bank:17:registers|          ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|reg:\reg_bank:17:registers                                              ; work         ;
;    |reg:\reg_bank:19:registers|          ; 12 (12)     ; 12           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|reg:\reg_bank:19:registers                                              ; work         ;
;    |us_timer:trigger_timer|              ; 75 (75)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (39)      ; 3 (3)             ; 33 (33)          ; 36 (36)         ; 0 (0)      ; |clk_card|us_timer:trigger_timer                                                  ; work         ;
+------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------+------------------------------------+-----------------------------+--------------------------------+---------------------------------+------------------------------+------------------------------+----------------------------------+------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------+---------------------------------+----------------------------+-------------------------------+--------------------------------+-------------------------------+--------------------------------------+-------------------------------------+--------------------------+----------------------------+-----------------------------+------------------------------------+--------------------------------+------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------+-------------------------+--------------------------+-----------------------------+------------------------------+---------------------------+---------------------------+---------------------+
; Name                                 ; current_state.DETERMINE_NEXT_STATE ; current_state.RW_LATCH_DATA ; current_state.RW_WAIT_FOR_ARDY ; current_state.RW_ASSERT_NRD_NWR ; current_state.RW_ASSERT_NADS ; current_state.RW_ASSERT_ADDR ; current_state.W_TO_RW_TRANSITION ; current_state.W_BANK_WAIT_FOR_ARDY ; current_state.W_BANK_ASSERT_NRD_NWR ; current_state.W_BANK_ASSERT_NADS ; current_state.W_BANK_ASSERT_ADDR ; current_state.ENQUEUE_PACKET ; current_state.WRITE_POINTER_REG ; current_state.LOAD_TX_DATA ; current_state.SET_POINTER_REG ; current_state.READ_POINTER_REG ; current_state.CHECK_NOT_EMPTY ; current_state.WRITE_TX_PACKET_NUMBER ; current_state.ALLOC_RESULT_REG_READ ; current_state.ALLOC_WAIT ; current_state.ALLOC_TX_MEM ; current_state.SET_TXENA_BIT ; current_state.SET_AUTO_RELEASE_BIT ; current_state.DEBOUNCE_BUTTON3 ; current_state.MII_PREP ; current_state.DEBOUNCE_BUTTON2 ; current_state.DEBOUNCE_BUTTON1 ; current_state.DEBOUNCE_BUTTON0 ; current_state.IDLE ; current_state.NEXT_ADDR ; current_state.LATCH_DATA ; current_state.WAIT_FOR_ARDY ; current_state.ASSERT_NRD_NWR ; current_state.ASSERT_NADS ; current_state.ASSERT_ADDR ; current_state.PAUSE ;
+--------------------------------------+------------------------------------+-----------------------------+--------------------------------+---------------------------------+------------------------------+------------------------------+----------------------------------+------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------+---------------------------------+----------------------------+-------------------------------+--------------------------------+-------------------------------+--------------------------------------+-------------------------------------+--------------------------+----------------------------+-----------------------------+------------------------------------+--------------------------------+------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------+-------------------------+--------------------------+-----------------------------+------------------------------+---------------------------+---------------------------+---------------------+
; current_state.PAUSE                  ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 0                   ;
; current_state.ASSERT_ADDR            ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 1                         ; 1                   ;
; current_state.ASSERT_NADS            ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 1                         ; 0                         ; 1                   ;
; current_state.ASSERT_NRD_NWR         ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 1                            ; 0                         ; 0                         ; 1                   ;
; current_state.WAIT_FOR_ARDY          ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 1                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.LATCH_DATA             ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 1                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.NEXT_ADDR              ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 1                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.IDLE                   ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 1                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.DEBOUNCE_BUTTON0       ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 1                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.DEBOUNCE_BUTTON1       ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 1                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.DEBOUNCE_BUTTON2       ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 1                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.MII_PREP               ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 1                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.DEBOUNCE_BUTTON3       ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 1                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.SET_AUTO_RELEASE_BIT   ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 1                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.SET_TXENA_BIT          ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 1                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.ALLOC_TX_MEM           ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 1                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.ALLOC_WAIT             ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 1                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.ALLOC_RESULT_REG_READ  ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 1                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.WRITE_TX_PACKET_NUMBER ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 1                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.CHECK_NOT_EMPTY        ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 1                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.READ_POINTER_REG       ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 1                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.SET_POINTER_REG        ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 1                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.LOAD_TX_DATA           ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 1                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.WRITE_POINTER_REG      ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 1                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.ENQUEUE_PACKET         ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 1                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.W_BANK_ASSERT_ADDR     ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 1                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.W_BANK_ASSERT_NADS     ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 1                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.W_BANK_ASSERT_NRD_NWR  ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 1                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.W_BANK_WAIT_FOR_ARDY   ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 1                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.W_TO_RW_TRANSITION     ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.RW_ASSERT_ADDR         ; 0                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 1                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.RW_ASSERT_NADS         ; 0                                  ; 0                           ; 0                              ; 0                               ; 1                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.RW_ASSERT_NRD_NWR      ; 0                                  ; 0                           ; 0                              ; 1                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.RW_WAIT_FOR_ARDY       ; 0                                  ; 0                           ; 1                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.RW_LATCH_DATA          ; 0                                  ; 1                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
; current_state.DETERMINE_NEXT_STATE   ; 1                                  ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                                ; 0                                  ; 0                                   ; 0                                ; 0                                ; 0                            ; 0                               ; 0                          ; 0                             ; 0                              ; 0                             ; 0                                    ; 0                                   ; 0                        ; 0                          ; 0                           ; 0                                  ; 0                              ; 0                      ; 0                              ; 0                              ; 0                              ; 0                  ; 0                       ; 0                        ; 0                           ; 0                            ; 0                         ; 0                         ; 1                   ;
+--------------------------------------+------------------------------------+-----------------------------+--------------------------------+---------------------------------+------------------------------+------------------------------+----------------------------------+------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------+---------------------------------+----------------------------+-------------------------------+--------------------------------+-------------------------------+--------------------------------------+-------------------------------------+--------------------------+----------------------------+-----------------------------+------------------------------------+--------------------------------+------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------+-------------------------+--------------------------+-----------------------------+------------------------------+---------------------------+---------------------------+---------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|source_state_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------+--------------------------------+-----------------------------------+------------------------------------+---------------------------------+---------------------------------+-------------------------------------+---------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+------------------------------------+-------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------------+----------------------------------------+-----------------------------+-------------------------------+--------------------------------+---------------------------------------+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------+----------------------------+-----------------------------+--------------------------------+---------------------------------+------------------------------+------------------------------+-----------------------+
; Name                                    ; source_state_reg.DETERMINE_NEXT_STATE ; source_state_reg.RW_LATCH_DATA ; source_state_reg.RW_WAIT_FOR_ARDY ; source_state_reg.RW_ASSERT_NRD_NWR ; source_state_reg.RW_ASSERT_NADS ; source_state_reg.RW_ASSERT_ADDR ; source_state_reg.W_TO_RW_TRANSITION ; source_state_reg.W_BANK_WAIT_FOR_ARDY ; source_state_reg.W_BANK_ASSERT_NRD_NWR ; source_state_reg.W_BANK_ASSERT_NADS ; source_state_reg.W_BANK_ASSERT_ADDR ; source_state_reg.ENQUEUE_PACKET ; source_state_reg.WRITE_POINTER_REG ; source_state_reg.LOAD_TX_DATA ; source_state_reg.SET_POINTER_REG ; source_state_reg.READ_POINTER_REG ; source_state_reg.CHECK_NOT_EMPTY ; source_state_reg.WRITE_TX_PACKET_NUMBER ; source_state_reg.ALLOC_RESULT_REG_READ ; source_state_reg.ALLOC_WAIT ; source_state_reg.ALLOC_TX_MEM ; source_state_reg.SET_TXENA_BIT ; source_state_reg.SET_AUTO_RELEASE_BIT ; source_state_reg.DEBOUNCE_BUTTON3 ; source_state_reg.MII_PREP ; source_state_reg.DEBOUNCE_BUTTON2 ; source_state_reg.DEBOUNCE_BUTTON1 ; source_state_reg.DEBOUNCE_BUTTON0 ; source_state_reg.PAUSE ; source_state_reg.NEXT_ADDR ; source_state_reg.LATCH_DATA ; source_state_reg.WAIT_FOR_ARDY ; source_state_reg.ASSERT_NRD_NWR ; source_state_reg.ASSERT_NADS ; source_state_reg.ASSERT_ADDR ; source_state_reg.IDLE ;
+-----------------------------------------+---------------------------------------+--------------------------------+-----------------------------------+------------------------------------+---------------------------------+---------------------------------+-------------------------------------+---------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+------------------------------------+-------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------------+----------------------------------------+-----------------------------+-------------------------------+--------------------------------+---------------------------------------+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------+----------------------------+-----------------------------+--------------------------------+---------------------------------+------------------------------+------------------------------+-----------------------+
; source_state_reg.IDLE                   ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 0                     ;
; source_state_reg.ASSERT_ADDR            ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 1                            ; 1                     ;
; source_state_reg.ASSERT_NADS            ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 1                            ; 0                            ; 1                     ;
; source_state_reg.ASSERT_NRD_NWR         ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 1                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.WAIT_FOR_ARDY          ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 1                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.LATCH_DATA             ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 1                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.NEXT_ADDR              ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 1                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.PAUSE                  ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 1                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.DEBOUNCE_BUTTON0       ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 1                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.DEBOUNCE_BUTTON1       ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 1                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.DEBOUNCE_BUTTON2       ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 1                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.MII_PREP               ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 1                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.DEBOUNCE_BUTTON3       ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 1                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.SET_AUTO_RELEASE_BIT   ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 1                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.SET_TXENA_BIT          ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 1                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.ALLOC_TX_MEM           ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 1                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.ALLOC_WAIT             ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 1                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.ALLOC_RESULT_REG_READ  ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 1                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.WRITE_TX_PACKET_NUMBER ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 1                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.CHECK_NOT_EMPTY        ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 1                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.READ_POINTER_REG       ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 1                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.SET_POINTER_REG        ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 1                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.LOAD_TX_DATA           ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 1                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.WRITE_POINTER_REG      ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 1                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.ENQUEUE_PACKET         ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 1                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.W_BANK_ASSERT_ADDR     ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 1                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.W_BANK_ASSERT_NADS     ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 1                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.W_BANK_ASSERT_NRD_NWR  ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 1                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.W_BANK_WAIT_FOR_ARDY   ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 1                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.W_TO_RW_TRANSITION     ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 1                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.RW_ASSERT_ADDR         ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 1                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.RW_ASSERT_NADS         ; 0                                     ; 0                              ; 0                                 ; 0                                  ; 1                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.RW_ASSERT_NRD_NWR      ; 0                                     ; 0                              ; 0                                 ; 1                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.RW_WAIT_FOR_ARDY       ; 0                                     ; 0                              ; 1                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.RW_LATCH_DATA          ; 0                                     ; 1                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
; source_state_reg.DETERMINE_NEXT_STATE   ; 1                                     ; 0                              ; 0                                 ; 0                                  ; 0                               ; 0                               ; 0                                   ; 0                                     ; 0                                      ; 0                                   ; 0                                   ; 0                               ; 0                                  ; 0                             ; 0                                ; 0                                 ; 0                                ; 0                                       ; 0                                      ; 0                           ; 0                             ; 0                              ; 0                                     ; 0                                 ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                      ; 0                          ; 0                           ; 0                              ; 0                               ; 0                            ; 0                            ; 1                     ;
+-----------------------------------------+---------------------------------------+--------------------------------+-----------------------------------+------------------------------------+---------------------------------+---------------------------------+-------------------------------------+---------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+---------------------------------+------------------------------------+-------------------------------+----------------------------------+-----------------------------------+----------------------------------+-----------------------------------------+----------------------------------------+-----------------------------+-------------------------------+--------------------------------+---------------------------------------+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------+----------------------------+-----------------------------+--------------------------------+---------------------------------+------------------------------+------------------------------+-----------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |clk_card|cc_reset:cc_reset_block|current_wbs_state                           ;
+------------------------+----------------------+----------------------+------------------------+
; Name                   ; current_wbs_state.RD ; current_wbs_state.WR ; current_wbs_state.IDLE ;
+------------------------+----------------------+----------------------+------------------------+
; current_wbs_state.IDLE ; 0                    ; 0                    ; 0                      ;
; current_wbs_state.WR   ; 0                    ; 1                    ; 1                      ;
; current_wbs_state.RD   ; 1                    ; 0                    ; 1                      ;
+------------------------+----------------------+----------------------+------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|cc_reset:cc_reset_block|current_brst_state                                                      ;
+---------------------------------+-----------------------------+---------------------------------+-------------------------+
; Name                            ; current_brst_state.BRST_NOW ; current_brst_state.WAIT_FOR_ACK ; current_brst_state.IDLE ;
+---------------------------------+-----------------------------+---------------------------------+-------------------------+
; current_brst_state.IDLE         ; 0                           ; 0                               ; 0                       ;
; current_brst_state.WAIT_FOR_ACK ; 0                           ; 1                               ; 1                       ;
; current_brst_state.BRST_NOW     ; 1                           ; 0                               ; 1                       ;
+---------------------------------+-----------------------------+---------------------------------+-------------------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|cc_reset:cc_reset_block|current_mce_bclr_state                                                                      ;
+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------+
; Name                                ; current_mce_bclr_state.MCE_BCLR_NOW ; current_mce_bclr_state.WAIT_FOR_ACK ; current_mce_bclr_state.IDLE ;
+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------+
; current_mce_bclr_state.IDLE         ; 0                                   ; 0                                   ; 0                           ;
; current_mce_bclr_state.WAIT_FOR_ACK ; 0                                   ; 1                                   ; 1                           ;
; current_mce_bclr_state.MCE_BCLR_NOW ; 1                                   ; 0                                   ; 1                           ;
+-------------------------------------+-------------------------------------+-------------------------------------+-----------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|cc_reset:cc_reset_block|current_cc_bclr_state                                                                  ;
+------------------------------------+-----------------------------------+------------------------------------+----------------------------+
; Name                               ; current_cc_bclr_state.CC_BCLR_NOW ; current_cc_bclr_state.WAIT_FOR_ACK ; current_cc_bclr_state.IDLE ;
+------------------------------------+-----------------------------------+------------------------------------+----------------------------+
; current_cc_bclr_state.IDLE         ; 0                                 ; 0                                  ; 0                          ;
; current_cc_bclr_state.WAIT_FOR_ACK ; 0                                 ; 1                                  ; 1                          ;
; current_cc_bclr_state.CC_BCLR_NOW  ; 1                                 ; 0                                  ; 1                          ;
+------------------------------------+-----------------------------------+------------------------------------+----------------------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|cc_reset:cc_reset_block|current_state                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------+-----------------------------+---------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------------+--------------------------------------+------------------------------------+-----------------------------------+------------------------------------+---------------------------------+-------------------------+-------------------------+
; Name                                 ; current_state.TIMER_EXPIRED ; current_state.ASSERT_BCLR ; current_state.WAIT_FOR_RESET ; current_state.DONE_SUBRACK_BCLR2 ; current_state.DONE_SUBRACK_BCLR ; current_state.DONE_CLOCK_CARD_BCLR ; current_state.ASSERT_CLOCK_CARD_BCLR ; current_state.ASSERT_SUBRACK_BCLR2 ; current_state.ASSERT_SUBRACK_BCLR ; current_state.PREP_CLOCK_CARD_BCLR ; current_state.PREP_SUBRACK_BCLR ; current_state.FLAG_BRST ; current_state.BRST_WAIT ;
+--------------------------------------+-----------------------------+---------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------------+--------------------------------------+------------------------------------+-----------------------------------+------------------------------------+---------------------------------+-------------------------+-------------------------+
; current_state.BRST_WAIT              ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 0                       ;
; current_state.FLAG_BRST              ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 1                       ; 1                       ;
; current_state.PREP_SUBRACK_BCLR      ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 1                               ; 0                       ; 1                       ;
; current_state.PREP_CLOCK_CARD_BCLR   ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 1                                  ; 0                               ; 0                       ; 1                       ;
; current_state.ASSERT_SUBRACK_BCLR    ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 1                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.ASSERT_SUBRACK_BCLR2   ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 1                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.ASSERT_CLOCK_CARD_BCLR ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 1                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.DONE_CLOCK_CARD_BCLR   ; 0                           ; 0                         ; 0                            ; 0                                ; 0                               ; 1                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.DONE_SUBRACK_BCLR      ; 0                           ; 0                         ; 0                            ; 0                                ; 1                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.DONE_SUBRACK_BCLR2     ; 0                           ; 0                         ; 0                            ; 1                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.WAIT_FOR_RESET         ; 0                           ; 0                         ; 1                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.ASSERT_BCLR            ; 0                           ; 1                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
; current_state.TIMER_EXPIRED          ; 1                           ; 0                         ; 0                            ; 0                                ; 0                               ; 0                                  ; 0                                    ; 0                                  ; 0                                 ; 0                                  ; 0                               ; 0                       ; 1                       ;
+--------------------------------------+-----------------------------+---------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------------+--------------------------------------+------------------------------------+-----------------------------------+------------------------------------+---------------------------------+-------------------------+-------------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|cc_reset:cc_reset_block|current_state2                                                                                                    ;
+------------------------------------+----------------------------------+------------------------------------+----------------------------------+---------------------+
; Name                               ; current_state2.DONE_SUBRACK_BCLR ; current_state2.ASSERT_SUBRACK_BCLR ; current_state2.PREP_SUBRACK_BCLR ; current_state2.IDLE ;
+------------------------------------+----------------------------------+------------------------------------+----------------------------------+---------------------+
; current_state2.IDLE                ; 0                                ; 0                                  ; 0                                ; 0                   ;
; current_state2.PREP_SUBRACK_BCLR   ; 0                                ; 0                                  ; 1                                ; 1                   ;
; current_state2.ASSERT_SUBRACK_BCLR ; 0                                ; 1                                  ; 0                                ; 1                   ;
; current_state2.DONE_SUBRACK_BCLR   ; 1                                ; 0                                  ; 0                                ; 1                   ;
+------------------------------------+----------------------------------+------------------------------------+----------------------------------+---------------------+


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |clk_card|clk_switchover:clk_switchover_slave|ps                                                    ;
+---------------------------+---------------------------+------------------------+-------------------+----------------+
; Name                      ; ps.SWITCHING_2_MANCHESTER ; ps.SWITCHING_2_CRYSTAL ; ps.MANCHESTER_CLK ; ps.CRYSTAL_CLK ;
+---------------------------+---------------------------+------------------------+-------------------+----------------+
; ps.CRYSTAL_CLK            ; 0                         ; 0                      ; 0                 ; 0              ;
; ps.MANCHESTER_CLK         ; 0                         ; 0                      ; 1                 ; 1              ;
; ps.SWITCHING_2_CRYSTAL    ; 0                         ; 1                      ; 0                 ; 1              ;
; ps.SWITCHING_2_MANCHESTER ; 1                         ; 0                      ; 0                 ; 1              ;
+---------------------------+---------------------------+------------------------+-------------------+----------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |clk_card|clk_switchover:clk_switchover_slave|current_state   ;
+--------------------+------------------+------------------+--------------------+
; Name               ; current_state.RD ; current_state.WR ; current_state.IDLE ;
+--------------------+------------------+------------------+--------------------+
; current_state.IDLE ; 0                ; 0                ; 0                  ;
; current_state.WR   ; 0                ; 1                ; 1                  ;
; current_state.RD   ; 1                ; 0                ; 1                  ;
+--------------------+------------------+------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                             ;
+--------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; current_state.RW_ASSERT_ADDR                                 ; no                                                               ; yes                                        ;
; current_state.RW_ASSERT_NADS                                 ; no                                                               ; yes                                        ;
; current_state.RW_ASSERT_NRD_NWR                              ; no                                                               ; yes                                        ;
; current_state.RW_WAIT_FOR_ARDY                               ; no                                                               ; yes                                        ;
; current_state.RW_LATCH_DATA                                  ; no                                                               ; yes                                        ;
; current_state.PAUSE                                          ; no                                                               ; yes                                        ;
; current_state.ASSERT_ADDR                                    ; no                                                               ; yes                                        ;
; current_state.ASSERT_NADS                                    ; no                                                               ; yes                                        ;
; current_state.ASSERT_NRD_NWR                                 ; no                                                               ; yes                                        ;
; current_state.WAIT_FOR_ARDY                                  ; no                                                               ; yes                                        ;
; current_state.LATCH_DATA                                     ; no                                                               ; yes                                        ;
; current_state.NEXT_ADDR                                      ; no                                                               ; yes                                        ;
; current_state.IDLE                                           ; no                                                               ; yes                                        ;
; current_state.DEBOUNCE_BUTTON0                               ; no                                                               ; yes                                        ;
; current_state.DEBOUNCE_BUTTON1                               ; no                                                               ; yes                                        ;
; current_state.DEBOUNCE_BUTTON2                               ; no                                                               ; yes                                        ;
; current_state.MII_PREP                                       ; no                                                               ; yes                                        ;
; current_state.DEBOUNCE_BUTTON3                               ; no                                                               ; yes                                        ;
; current_state.SET_AUTO_RELEASE_BIT                           ; no                                                               ; yes                                        ;
; current_state.SET_TXENA_BIT                                  ; no                                                               ; yes                                        ;
; current_state.ALLOC_TX_MEM                                   ; no                                                               ; yes                                        ;
; current_state.ALLOC_WAIT                                     ; no                                                               ; yes                                        ;
; current_state.ALLOC_RESULT_REG_READ                          ; no                                                               ; yes                                        ;
; current_state.WRITE_TX_PACKET_NUMBER                         ; no                                                               ; yes                                        ;
; current_state.CHECK_NOT_EMPTY                                ; no                                                               ; yes                                        ;
; current_state.READ_POINTER_REG                               ; no                                                               ; yes                                        ;
; current_state.SET_POINTER_REG                                ; no                                                               ; yes                                        ;
; current_state.LOAD_TX_DATA                                   ; no                                                               ; yes                                        ;
; current_state.WRITE_POINTER_REG                              ; no                                                               ; yes                                        ;
; current_state.ENQUEUE_PACKET                                 ; no                                                               ; yes                                        ;
; current_state.W_TO_RW_TRANSITION                             ; no                                                               ; yes                                        ;
; current_state.DETERMINE_NEXT_STATE                           ; no                                                               ; yes                                        ;
; current_state.W_BANK_ASSERT_ADDR                             ; no                                                               ; yes                                        ;
; current_state.W_BANK_ASSERT_NADS                             ; no                                                               ; yes                                        ;
; current_state.W_BANK_ASSERT_NRD_NWR                          ; no                                                               ; yes                                        ;
; current_state.W_BANK_WAIT_FOR_ARDY                           ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state2.IDLE                  ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state2.DONE_SUBRACK_BCLR     ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.FLAG_BRST              ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.PREP_CLOCK_CARD_BCLR   ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.ASSERT_SUBRACK_BCLR2   ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.ASSERT_CLOCK_CARD_BCLR ; no                                                               ; yes                                        ;
; source_state_reg.WRITE_POINTER_REG                           ; no                                                               ; yes                                        ;
; source_state_reg.ENQUEUE_PACKET                              ; no                                                               ; yes                                        ;
; source_state_reg.SET_POINTER_REG                             ; no                                                               ; yes                                        ;
; source_state_reg.LOAD_TX_DATA                                ; no                                                               ; yes                                        ;
; source_state_reg.READ_POINTER_REG                            ; no                                                               ; yes                                        ;
; source_state_reg.WRITE_TX_PACKET_NUMBER                      ; no                                                               ; yes                                        ;
; source_state_reg.CHECK_NOT_EMPTY                             ; no                                                               ; yes                                        ;
; source_state_reg.ALLOC_RESULT_REG_READ                       ; no                                                               ; yes                                        ;
; source_state_reg.ALLOC_TX_MEM                                ; no                                                               ; yes                                        ;
; source_state_reg.ALLOC_WAIT                                  ; no                                                               ; yes                                        ;
; source_state_reg.SET_TXENA_BIT                               ; no                                                               ; yes                                        ;
; source_state_reg.PAUSE                                       ; no                                                               ; yes                                        ;
; source_state_reg.SET_AUTO_RELEASE_BIT                        ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state2.PREP_SUBRACK_BCLR     ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state2.ASSERT_SUBRACK_BCLR   ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.BRST_WAIT              ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.DONE_CLOCK_CARD_BCLR   ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.DONE_SUBRACK_BCLR2     ; no                                                               ; yes                                        ;
; cc_reset:cc_reset_block|current_state.WAIT_FOR_RESET         ; no                                                               ; yes                                        ;
; source_state_reg.IDLE                                        ; no                                                               ; yes                                        ;
+--------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+---------------------------------------------------------------+----------------------------------------+
; Register name                                                 ; Reason for Removal                     ;
+---------------------------------------------------------------+----------------------------------------+
; cc_reset:cc_reset_block|current_wbs_state.IDLE                ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_wbs_state.WR                  ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_wbs_state.RD                  ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_state.PREP_SUBRACK_BCLR       ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_state.ASSERT_BCLR             ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_state.TIMER_EXPIRED           ; Stuck at GND due to stuck port data_in ;
; clk_switchover:clk_switchover_slave|current_state.IDLE        ; Stuck at GND due to stuck port data_in ;
; clk_switchover:clk_switchover_slave|current_state.WR          ; Stuck at GND due to stuck port data_in ;
; clk_switchover:clk_switchover_slave|current_state.RD          ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_brst_state.IDLE               ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_brst_state.WAIT_FOR_ACK       ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_brst_state.BRST_NOW           ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_mce_bclr_state.IDLE           ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_mce_bclr_state.WAIT_FOR_ACK   ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_mce_bclr_state.MCE_BCLR_NOW   ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_cc_bclr_state.IDLE            ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_cc_bclr_state.WAIT_FOR_ACK    ; Lost fanout                            ;
; cc_reset:cc_reset_block|current_cc_bclr_state.CC_BCLR_NOW     ; Lost fanout                            ;
; clk_switchover:clk_switchover_slave|ps.CRYSTAL_CLK            ; Lost fanout                            ;
; clk_switchover:clk_switchover_slave|ps.MANCHESTER_CLK         ; Lost fanout                            ;
; clk_switchover:clk_switchover_slave|ps.SWITCHING_2_CRYSTAL    ; Lost fanout                            ;
; clk_switchover:clk_switchover_slave|ps.SWITCHING_2_MANCHESTER ; Lost fanout                            ;
; source_state_reg.ASSERT_ADDR                                  ; Stuck at GND due to stuck port data_in ;
; source_state_reg.ASSERT_NADS                                  ; Stuck at GND due to stuck port data_in ;
; source_state_reg.ASSERT_NRD_NWR                               ; Stuck at GND due to stuck port data_in ;
; source_state_reg.WAIT_FOR_ARDY                                ; Stuck at GND due to stuck port data_in ;
; source_state_reg.LATCH_DATA                                   ; Stuck at GND due to stuck port data_in ;
; source_state_reg.NEXT_ADDR                                    ; Stuck at GND due to stuck port data_in ;
; source_state_reg.DEBOUNCE_BUTTON0                             ; Stuck at GND due to stuck port data_in ;
; source_state_reg.DEBOUNCE_BUTTON1                             ; Stuck at GND due to stuck port data_in ;
; source_state_reg.DEBOUNCE_BUTTON2                             ; Stuck at GND due to stuck port data_in ;
; source_state_reg.MII_PREP                                     ; Stuck at GND due to stuck port data_in ;
; source_state_reg.DEBOUNCE_BUTTON3                             ; Stuck at GND due to stuck port data_in ;
; source_state_reg.W_BANK_ASSERT_ADDR                           ; Stuck at GND due to stuck port data_in ;
; source_state_reg.W_BANK_ASSERT_NADS                           ; Stuck at GND due to stuck port data_in ;
; source_state_reg.W_BANK_ASSERT_NRD_NWR                        ; Stuck at GND due to stuck port data_in ;
; source_state_reg.W_BANK_WAIT_FOR_ARDY                         ; Stuck at GND due to stuck port data_in ;
; source_state_reg.W_TO_RW_TRANSITION                           ; Stuck at GND due to stuck port data_in ;
; source_state_reg.RW_ASSERT_ADDR                               ; Stuck at GND due to stuck port data_in ;
; source_state_reg.RW_ASSERT_NADS                               ; Stuck at GND due to stuck port data_in ;
; source_state_reg.RW_ASSERT_NRD_NWR                            ; Stuck at GND due to stuck port data_in ;
; source_state_reg.RW_WAIT_FOR_ARDY                             ; Stuck at GND due to stuck port data_in ;
; source_state_reg.RW_LATCH_DATA                                ; Stuck at GND due to stuck port data_in ;
; source_state_reg.DETERMINE_NEXT_STATE                         ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_state.ASSERT_SUBRACK_BCLR     ; Stuck at GND due to stuck port data_in ;
; cc_reset:cc_reset_block|current_state.DONE_SUBRACK_BCLR       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 46                        ;                                        ;
+---------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+-------------------------------------------------------+--------------------+---------------------------------------------------------------+
; Register name                                         ; Reason for Removal ; Registers Removed due to This Register                        ;
+-------------------------------------------------------+--------------------+---------------------------------------------------------------+
; clk_switchover:clk_switchover_slave|ps.MANCHESTER_CLK ; Lost Fanouts       ; clk_switchover:clk_switchover_slave|ps.SWITCHING_2_MANCHESTER ;
+-------------------------------------------------------+--------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------+----------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |clk_card|byte_count[12]                                               ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |clk_card|cc_reset:cc_reset_block|us_timer:timeout_timer2|us_count[10] ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |clk_card|us_timer:trigger_timer|us_count[19]                          ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |clk_card|cc_reset:cc_reset_block|us_timer:timeout_timer1|us_count[25] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |clk_card|reg_data_reg[1]                                              ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |clk_card|byte_count[0]                                                ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |clk_card|reg_data_reg[12]                                             ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |clk_card|reg_data_reg[4]                                              ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 15 LEs               ; -3 LEs                 ; |clk_card|reg_data_reg[9]                                              ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |clk_card|Selector99                                                   ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |clk_card|cc_reset:cc_reset_block|Selector26                           ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |clk_card|clk_switchover:clk_switchover_slave|Selector2                ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |clk_card|cc_reset:cc_reset_block|Selector17                           ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |clk_card|cc_reset:cc_reset_block|Selector23                           ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |clk_card|cc_reset:cc_reset_block|Selector20                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |clk_card|cc_reset:cc_reset_block|Selector0                            ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |clk_card|cc_reset:cc_reset_block|Selector7                            ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |clk_card|Selector54                                                   ;                            ;
; 30:1               ; 11 bits   ; 220 LEs       ; 143 LEs              ; 77 LEs                 ; |clk_card|Selector8                                                    ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; |clk_card|Selector16                                                   ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 14 LEs               ; 26 LEs                 ; |clk_card|Selector19                                                   ;                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 18 LEs               ; 22 LEs                 ; |clk_card|Selector22                                                   ;                            ;
; 31:1               ; 2 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; |clk_card|Selector7                                                    ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:0:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:1:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:2:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:3:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:4:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:5:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:6:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:7:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:8:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:9:registers ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:10:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:11:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:12:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:13:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:14:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:15:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:16:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:17:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:18:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:19:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:20:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:21:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:22:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:23:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:24:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:25:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:26:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:27:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:28:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:29:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:30:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\reg_bank:31:registers ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                             ;
+-------------------------------+-------------------+------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                          ;
; PLL_TYPE                      ; Fast              ; Untyped                                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                          ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                          ;
; CLK2_MULTIPLY_BY              ; 4                 ; Signed Integer                                                   ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                                   ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                          ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                   ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                   ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK1_PHASE_SHIFT              ; 10000             ; Untyped                                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                                          ;
; M                             ; 0                 ; Untyped                                                          ;
; N                             ; 1                 ; Untyped                                                          ;
; M2                            ; 1                 ; Untyped                                                          ;
; N2                            ; 1                 ; Untyped                                                          ;
; SS                            ; 1                 ; Untyped                                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                                          ;
; C0_LOW                        ; 0                 ; Untyped                                                          ;
; C1_LOW                        ; 0                 ; Untyped                                                          ;
; C2_LOW                        ; 0                 ; Untyped                                                          ;
; C3_LOW                        ; 0                 ; Untyped                                                          ;
; C4_LOW                        ; 0                 ; Untyped                                                          ;
; C5_LOW                        ; 0                 ; Untyped                                                          ;
; C6_LOW                        ; 0                 ; Untyped                                                          ;
; C7_LOW                        ; 0                 ; Untyped                                                          ;
; C8_LOW                        ; 0                 ; Untyped                                                          ;
; C9_LOW                        ; 0                 ; Untyped                                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                                          ;
; C0_PH                         ; 0                 ; Untyped                                                          ;
; C1_PH                         ; 0                 ; Untyped                                                          ;
; C2_PH                         ; 0                 ; Untyped                                                          ;
; C3_PH                         ; 0                 ; Untyped                                                          ;
; C4_PH                         ; 0                 ; Untyped                                                          ;
; C5_PH                         ; 0                 ; Untyped                                                          ;
; C6_PH                         ; 0                 ; Untyped                                                          ;
; C7_PH                         ; 0                 ; Untyped                                                          ;
; C8_PH                         ; 0                 ; Untyped                                                          ;
; C9_PH                         ; 0                 ; Untyped                                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                                          ;
; L0_LOW                        ; 1                 ; Untyped                                                          ;
; L1_LOW                        ; 1                 ; Untyped                                                          ;
; G0_LOW                        ; 1                 ; Untyped                                                          ;
; G1_LOW                        ; 1                 ; Untyped                                                          ;
; G2_LOW                        ; 1                 ; Untyped                                                          ;
; G3_LOW                        ; 1                 ; Untyped                                                          ;
; E0_LOW                        ; 1                 ; Untyped                                                          ;
; E1_LOW                        ; 1                 ; Untyped                                                          ;
; E2_LOW                        ; 1                 ; Untyped                                                          ;
; E3_LOW                        ; 1                 ; Untyped                                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                                          ;
; L0_PH                         ; 0                 ; Untyped                                                          ;
; L1_PH                         ; 0                 ; Untyped                                                          ;
; G0_PH                         ; 0                 ; Untyped                                                          ;
; G1_PH                         ; 0                 ; Untyped                                                          ;
; G2_PH                         ; 0                 ; Untyped                                                          ;
; G3_PH                         ; 0                 ; Untyped                                                          ;
; E0_PH                         ; 0                 ; Untyped                                                          ;
; E1_PH                         ; 0                 ; Untyped                                                          ;
; E2_PH                         ; 0                 ; Untyped                                                          ;
; E3_PH                         ; 0                 ; Untyped                                                          ;
; M_PH                          ; 0                 ; Untyped                                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                          ;
; INTENDED_DEVICE_FAMILY        ; Stratix           ; Untyped                                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                          ;
; DEVICE_FAMILY                 ; Stratix           ; Untyped                                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                   ;
+-------------------------------+-------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                          ;
+------------------------------------------------------------------+--------------------+---------+----------------------------------+
; File                                                             ; Location           ; Library ; Checksum                         ;
+------------------------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal110.inc                           ; Quartus II Install ; work    ; f560f9a992734abc3e37886b3957a26a ;
; libraries/megafunctions/altpll.tdf                               ; Quartus II Install ; work    ; 452f627ba8b04372419df6af11f0325f ;
; libraries/megafunctions/cycloneii_pll.inc                        ; Quartus II Install ; work    ; c2ee779f89b3bc181df753ea85b3ef   ;
; libraries/megafunctions/stratix_pll.inc                          ; Quartus II Install ; work    ; a9a94c5be18105f7ae8c218a67ec9f7  ;
; libraries/megafunctions/stratixii_pll.inc                        ; Quartus II Install ; work    ; 6797ab505ed70f1a221e4a213e16a6   ;
; ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd       ; Project Directory  ; work    ; 3a42e2698e04f1280f154506f3caa43  ;
; ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd ; Project Directory  ; work    ; 5ec61e5b29df7dac8f88d0ea7faa1499 ;
; ../../cc_reset/source/rtl/cc_reset.vhd                           ; Project Directory  ; work    ; 5925f5de2d70b833637189f6627d5845 ;
; ../../cc_reset/source/rtl/cc_reset_pack.vhd                      ; Project Directory  ; work    ; fef6b39e1905e63bde8f1ded2ee6ab2  ;
; ../source/rtl/clk_card.vhd                                       ; Project Directory  ; work    ; a67a18614f946219d948c7d7e0492af4 ;
; ../source/rtl/clk_card_pack.vhd                                  ; Project Directory  ; work    ; a387c08c5977cd13784debaddcef3    ;
; ../../clk_switchover/source/rtl/clk_switchover.vhd               ; Project Directory  ; work    ; 50ed3958b0453430f9ef4bc6ff91a3a  ;
; ../../issue_reply/source/rtl/issue_reply_pack.vhd                ; Project Directory  ; work    ; a32049d5b39da21b88c08fb0d43ed7a6 ;
; ../../pll/source/rtl/cc_pll.vhd                                  ; Project Directory  ; work    ; 8f694a4847f08fc156dd57188bd33d50 ;
; ../../ret_dat/source/rtl/ret_dat_wbs_pack.vhd                    ; Project Directory  ; work    ; 11d1194478f3778f54a975a5c48fdc3  ;
; ../../sync_gen/source/rtl/sync_gen_pack.vhd                      ; Project Directory  ; work    ; 54d28dfa2a664751efdaea21dd927f   ;
; ../../../library/components/source/rtl/component_pack.vhd        ; Project Directory  ; work    ; 89f7e27cfdd9b2accf61cdd597e4ff   ;
; ../../../library/components/source/rtl/reg.vhd                   ; Project Directory  ; work    ; 816431d4fa4476d0f22e33f46331fdf9 ;
; ../../../library/components/source/rtl/us_timer.vhd              ; Project Directory  ; work    ; 1e92817442d6a2114a18b263259deecb ;
; ../../../library/sys_param/source/rtl/command_pack.vhd           ; Project Directory  ; work    ; 5d80dddc0f058449352401a554dbc43  ;
; ../../../library/sys_param/source/rtl/data_types_pack.vhd        ; Project Directory  ; work    ; b2a86d21525ccfcfa49655f815028af  ;
; ../../../library/sys_param/source/rtl/general_pack.vhd           ; Project Directory  ; work    ; 5ebe6fb097efa938448e1cce6158a345 ;
; ../../../library/sys_param/source/rtl/wishbone_pack.vhd          ; Project Directory  ; work    ; b49fa032c7b264c9ed1058d0dbe441   ;
+------------------------------------------------------------------+--------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Stratix                          ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                     ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |clk_card                                                                                            ; 1883 (0)    ; 1552         ; 41472       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 331 (0)      ; 1170 (0)          ; 382 (0)          ; 53 (0)          ; 0 (0)      ; |clk_card                                                                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 1883 (1)    ; 1552         ; 41472       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 331 (1)      ; 1170 (0)          ; 382 (0)          ; 53 (0)          ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 1882 (539)  ; 1552         ; 41472       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 330 (21)     ; 1170 (510)        ; 382 (8)          ; 53 (0)          ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 60 (58)     ; 58           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)        ; 39 (39)           ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_6kf:auto_generated|                                                           ; 2 (2)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6kf:auto_generated                                                                                                             ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0            ; 41472       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_kj14:auto_generated|                                                         ; 0 (0)       ; 0            ; 41472       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kj14:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 113 (113)   ; 54           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 59 (59)      ; 31 (31)           ; 23 (23)          ; 28 (28)         ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 965 (1)     ; 747          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 218 (0)      ; 581 (0)           ; 166 (1)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 891 (0)     ; 729          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 567 (0)           ; 162 (0)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 486 (486)   ; 486          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 486 (486)         ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 162 (0)     ; 81           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 81 (0)       ; 0 (0)             ; 81 (0)           ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                      ; 243 (0)     ; 162          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 81 (0)       ; 81 (0)            ; 81 (0)           ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 69 (59)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 56 (56)      ; 10 (0)            ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 158 (14)    ; 141          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (14)      ; 0 (0)             ; 141 (0)          ; 25 (0)          ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 7 (0)            ; 8 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_u5i:auto_generated|                                                             ; 8 (8)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; 8 (8)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u5i:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 9 (0)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; 9 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_ari:auto_generated|                                                             ; 9 (9)       ; 9            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; 9 (9)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_ari:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_c5i:auto_generated|                                                             ; 6 (6)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; 6 (6)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_c5i:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 2 (0)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; 2 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_rni:auto_generated|                                                             ; 2 (2)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 2 (2)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_rni:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)     ; 19           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 81 (81)     ; 81           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 81 (81)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)     ; 19           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 21 (21)     ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|holdff ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 99                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Duplicated to Honor Maximum Fanout Requirements                                                                                                             ;
+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; Register Name                                                                                    ; Maximum Fanout Requirement ; Number of Duplicate Registers Created ;
+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed ; 100                        ; 1                                     ;
+--------------------------------------------------------------------------------------------------+----------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                             ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                        ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |clk_card|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kj14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 81                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 81                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 19478                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 51925                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 509                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cc_reset:cc_reset_block"                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; brst_event_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mce_bclr_event_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cc_bclr_event_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dat_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_switchover:clk_switchover_slave|cc_pll:pll0"                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_switchover:clk_switchover_slave"                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dat_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; manch_clk_i  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; active_clk_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e2_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:31:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:30:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:29:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:28:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:27:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:26:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:25:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:24:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:23:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:22:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:21:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:20:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:19:registers"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:18:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:17:registers"                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_o[6]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:16:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:15:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:14:registers"                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:13:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:12:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:11:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:10:registers"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:9:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:8:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:7:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:6:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:5:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:4:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:3:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:2:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:1:registers"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg:\reg_bank:0:registers"                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reg_o[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 81                  ; 81               ; 512          ; 1        ; continuous             ; sequential           ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis INI Usage                                                                     ;
+-----------------------+----------------------------------------------------------------------------+
; Option                ; Usage                                                                      ;
+-----------------------+----------------------------------------------------------------------------+
; Initialization file:  ; C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/quartus.ini ;
; rtl_no_super_dupe_reg ; on                                                                         ;
+-----------------------+----------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Fri Jul 08 16:56:35 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clk_card -c clk_card
Info: Using INI file C:/altera_nios_projects/_fpga_ethernet/clk_card/clk_card/synth/quartus.ini
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/config_fpga/source/rtl/jtag_data_bank.vhd
    Info: Found design unit 1: jtag_data_bank-SYN
    Info: Found entity 1: jtag_data_bank
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/ret_dat/source/rtl/awg_data_bank.vhd
    Info: Found design unit 1: awg_data_bank-SYN
    Info: Found entity 1: awg_data_bank
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/clk_card/source/rtl/d_flipflop.vhd
    Info: Found design unit 1: d_flipflop-SYN
    Info: Found entity 1: d_flipflop
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info: Found design unit 1: frame_timing_wbs_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info: Found design unit 1: frame_timing_core_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd
    Info: Found design unit 1: sync_gen_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd
    Info: Found design unit 1: sync_gen_core_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd
    Info: Found design unit 1: sync_gen_wbs_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd
    Info: Found design unit 1: fibre_rx_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd
    Info: Found design unit 1: fibre_tx_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd
    Info: Found design unit 1: cmd_queue_ram40_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd
    Info: Found design unit 1: cmd_queue_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_translator_pack.vhd
    Info: Found design unit 1: cmd_translator_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd
    Info: Found design unit 1: reply_queue_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd
    Info: Found design unit 1: issue_reply_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd
    Info: Found design unit 1: reply_translator_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/leds/source/rtl/leds_pack.vhd
    Info: Found design unit 1: leds_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/slot_id/source/rtl/slot_id_pack.vhd
    Info: Found design unit 1: slot_id_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/fw_rev/source/rtl/fw_rev_pack.vhd
    Info: Found design unit 1: fw_rev_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd
    Info: Found design unit 1: cc_reset_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/ret_dat/source/rtl/ret_dat_wbs_pack.vhd
    Info: Found design unit 1: ret_dat_wbs_pack
Info: Found 2 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/dv_rx/source/rtl/dv_rx_pack.vhd
    Info: Found design unit 1: dv_rx_pack
    Info: Found design unit 2: dv_rx_pack-body
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/clk_switchover/source/rtl/clk_switchover_pack.vhd
    Info: Found design unit 1: clk_switchover_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd
    Info: Found design unit 1: sram_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/clk_card/source/rtl/clk_card_pack.vhd
    Info: Found design unit 1: clk_card_pack
Info: Found 1 design units, including 0 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/all_cards/source/rtl/all_cards_pack.vhd
    Info: Found design unit 1: all_cards_pack
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/all_cards/source/rtl/all_cards.vhd
    Info: Found design unit 1: all_cards-rtl
    Info: Found entity 1: all_cards
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/pll/source/rtl/manch_pll.vhd
    Info: Found design unit 1: manch_pll-SYN
    Info: Found entity 1: manch_pll
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/three_wire_master.vhd
    Info: Found design unit 1: three_wire_master-behav
    Info: Found entity 1: three_wire_master
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/slot_id/source/rtl/slot_id.vhd
    Info: Found design unit 1: bp_slot_id-rtl
    Info: Found entity 1: bp_slot_id
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/subarray_id/source/rtl/subarray_id.vhd
    Info: Found design unit 1: subarray_id-rtl
    Info: Found entity 1: subarray_id
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/backplane_id_thermo/source/rtl/backplane_id_thermo.vhd
    Info: Found design unit 1: backplane_id_thermo-behav
    Info: Found entity 1: backplane_id_thermo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/psu_ctrl/source/rtl/tpram_32bit_x_64.vhd
    Info: Found design unit 1: tpram_32bit_x_64-SYN
    Info: Found entity 1: tpram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd
    Info: Found design unit 1: ram_32bit_x_64-SYN
    Info: Found entity 1: ram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd
    Info: Found design unit 1: psu_ctrl-top
    Info: Found entity 1: psu_ctrl
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/clk_switchover/source/rtl/clk_switchover.vhd
    Info: Found design unit 1: clk_switchover-top
    Info: Found entity 1: clk_switchover
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/config_fpga/source/rtl/config_fpga.vhd
    Info: Found design unit 1: config_fpga-top
    Info: Found entity 1: config_fpga
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/dv_rx/source/rtl/dv_rx.vhd
    Info: Found design unit 1: dv_rx-top
    Info: Found entity 1: dv_rx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
    Info: Found design unit 1: fpga_thermo-rtl
    Info: Found entity 1: fpga_thermo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/id_thermo/source/rtl/id_thermo.vhd
    Info: Found design unit 1: id_thermo-behav
    Info: Found entity 1: id_thermo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/parallel_crc.vhd
    Info: Found design unit 1: parallel_crc-behav
    Info: Found entity 1: parallel_crc
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/clock_domain_interface.vhd
    Info: Found design unit 1: clock_domain_interface-rtl
    Info: Found entity 1: clock_domain_interface
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
    Info: Found design unit 1: fast2slow_clk_domain_crosser-rtl
    Info: Found entity 1: fast2slow_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/grey_counter.vhd
    Info: Found design unit 1: grey_counter-behav
    Info: Found entity 1: grey_counter
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/one_wire_master.vhd
    Info: Found design unit 1: one_wire_master-behav
    Info: Found entity 1: one_wire_master
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/ring_counter.vhd
    Info: Found design unit 1: ring_counter-behav
    Info: Found entity 1: ring_counter
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/serial_crc.vhd
    Info: Found design unit 1: serial_crc-behav
    Info: Found entity 1: serial_crc
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd
    Info: Found design unit 1: slow2fast_clk_domain_crosser-rtl
    Info: Found entity 1: slow2fast_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/smb_master.vhd
    Info: Found design unit 1: smb_master-behav
    Info: Found entity 1: smb_master
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd
    Info: Found design unit 1: ret_dat_wbs-rtl
    Info: Found entity 1: ret_dat_wbs
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/fw_rev/source/rtl/fw_rev.vhd
    Info: Found design unit 1: fw_rev-rtl
    Info: Found entity 1: fw_rev
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/pll/source/rtl/cc_pll.vhd
    Info: Found design unit 1: cc_pll-SYN
    Info: Found entity 1: cc_pll
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_queue.vhd
    Info: Found design unit 1: reply_queue-behav
    Info: Found entity 1: reply_queue
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd
    Info: Found design unit 1: reply_queue_receive-rtl
    Info: Found entity 1: reply_queue_receive
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd
    Info: Found design unit 1: reply_queue_sequencer-rtl
    Info: Found entity 1: reply_queue_sequencer
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd
    Info: Found design unit 1: reply_queue_accumulator-SYN
    Info: Found entity 1: reply_queue_accumulator
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/leds/source/rtl/leds.vhd
    Info: Found design unit 1: leds-rtl
    Info: Found entity 1: leds
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info: Found design unit 1: dispatch_wishbone-rtl
    Info: Found entity 1: dispatch_wishbone
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/dispatch/source/rtl/dispatch.vhd
    Info: Found design unit 1: dispatch-rtl
    Info: Found entity 1: dispatch
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info: Found design unit 1: dispatch_cmd_receive-rtl
    Info: Found entity 1: dispatch_cmd_receive
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info: Found design unit 1: dispatch_reply_transmit-rtl
    Info: Found entity 1: dispatch_reply_transmit
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info: Found design unit 1: frame_timing-beh
    Info: Found entity 1: frame_timing
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info: Found design unit 1: frame_timing_core-beh
    Info: Found entity 1: frame_timing_core
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info: Found design unit 1: frame_timing_wbs-rtl
    Info: Found entity 1: frame_timing_wbs
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen.vhd
    Info: Found design unit 1: sync_gen-beh
    Info: Found entity 1: sync_gen
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen_core.vhd
    Info: Found design unit 1: sync_gen_core-beh
    Info: Found entity 1: sync_gen_core
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd
    Info: Found design unit 1: sync_gen_wbs-rtl
    Info: Found entity 1: sync_gen_wbs
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd
    Info: Found design unit 1: cmd_queue_tpram-SYN
    Info: Found entity 1: cmd_queue_tpram
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_queue.vhd
    Info: Found design unit 1: cmd_queue-behav
    Info: Found entity 1: cmd_queue
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_translator.vhd
    Info: Found design unit 1: cmd_translator-rtl
    Info: Found entity 1: cmd_translator
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd
    Info: Found design unit 1: cmd_translator_arbiter-rtl
    Info: Found entity 1: cmd_translator_arbiter
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd
    Info: Found design unit 1: cmd_translator_ret_dat_fsm-rtl
    Info: Found entity 1: cmd_translator_ret_dat_fsm
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd
    Info: Found design unit 1: cmd_translator_simple_cmd_fsm-rtl
    Info: Found entity 1: cmd_translator_simple_cmd_fsm
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd
    Info: Found design unit 1: cmd_translator_internal_cmd_fsm-rtl
    Info: Found entity 1: cmd_translator_internal_cmd_fsm
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_rx.vhd
    Info: Found design unit 1: fibre_rx-rtl
    Info: Found entity 1: fibre_rx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd
    Info: Found design unit 1: fibre_rx_control-rtl
    Info: Found entity 1: fibre_rx_control
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd
    Info: Found design unit 1: fibre_rx_fifo-rtl
    Info: Found entity 1: fibre_rx_fifo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd
    Info: Found design unit 1: fibre_rx_protocol-rtl
    Info: Found entity 1: fibre_rx_protocol
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_tx.vhd
    Info: Found design unit 1: fibre_tx-rtl
    Info: Found entity 1: fibre_tx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd
    Info: Found design unit 1: fibre_tx_control-rtl
    Info: Found entity 1: fibre_tx_control
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd
    Info: Found design unit 1: fibre_tx_fifo-behav
    Info: Found entity 1: fibre_tx_fifo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/issue_reply.vhd
    Info: Found design unit 1: issue_reply-rtl
    Info: Found entity 1: issue_reply
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_translator.vhd
    Info: Found design unit 1: reply_translator-rtl
    Info: Found entity 1: reply_translator
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd
    Info: Found design unit 1: reply_translator_frame_head_ram-SYN
    Info: Found entity 1: reply_translator_frame_head_ram
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/cc_reset/source/rtl/cc_reset.vhd
    Info: Found design unit 1: cc_reset-rtl
    Info: Found entity 1: cc_reset
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/write_spi_with_cs.vhd
    Info: Found design unit 1: write_spi_with_cs-rtl
    Info: Found entity 1: write_spi_with_cs
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/hex2ascii.vhd
    Info: Found design unit 1: hex2ascii-behav
    Info: Found entity 1: hex2ascii
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/lfsr.vhd
    Info: Found design unit 1: lfsr-behav
    Info: Found entity 1: lfsr
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/ns_timer.vhd
    Info: Found design unit 1: ns_timer-rtl
    Info: Found entity 1: ns_timer
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/prand.vhd
    Info: Found design unit 1: prand-behaviour
    Info: Found entity 1: prand
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/rs232_data_tx.vhd
    Info: Found design unit 1: rs232_data_tx-rtl
    Info: Found entity 1: rs232_data_tx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/slave_ctrl.vhd
    Info: Found design unit 1: slave_ctrl-rtl
    Info: Found entity 1: slave_ctrl
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/sync_fifo_rx.vhd
    Info: Found design unit 1: sync_fifo_rx-SYN
    Info: Found entity 1: sync_fifo_rx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/sync_fifo_tx.vhd
    Info: Found design unit 1: sync_fifo_tx-SYN
    Info: Found entity 1: sync_fifo_tx
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/tri_state_buf.vhd
    Info: Found design unit 1: tri_state_buf-rtl
    Info: Found entity 1: tri_state_buf
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/tri_state_buf_vec.vhd
    Info: Found design unit 1: tri_state_buf_vec-rtl
    Info: Found entity 1: tri_state_buf_vec
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/library/components/source/rtl/wb_slave.vhd
    Info: Found design unit 1: wb_slave-behav
    Info: Found entity 1: wb_slave
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
    Info: Found design unit 1: sram_ctrl-behav
    Info: Found entity 1: sram_ctrl
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sram_ctrl/source/rtl/sram_fail.vhd
    Info: Found design unit 1: sram_fail-behav
    Info: Found entity 1: sram_fail
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/sram_ctrl/source/rtl/sram_pass.vhd
    Info: Found design unit 1: sram_pass-behav
    Info: Found entity 1: sram_pass
Info: Found 2 design units, including 1 entities, in source file /altera_nios_projects/_fpga_ethernet/clk_card/clk_card/source/rtl/clk_card.vhd
    Info: Found design unit 1: clk_card-top
    Info: Found entity 1: clk_card
Info: Elaborating entity "clk_card" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(142): object "clk_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(143): object "comm_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(144): object "fibre_clk" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(199): used implicit default value for signal "data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(200): used implicit default value for signal "addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(201): used implicit default value for signal "tga" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(202): used implicit default value for signal "we" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(203): used implicit default value for signal "stb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(204): used implicit default value for signal "cyc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(246): object "select_clk_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(247): object "select_clk_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(263): object "cc_reset_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(264): object "cc_reset_ack" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(275): used implicit default value for signal "lvds_reply_cc_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(276): used implicit default value for signal "lvds_reply_cc_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(277): object "lvds_reply_all_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(278): object "lvds_reply_all_b" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(282): used implicit default value for signal "fib_tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(283): used implicit default value for signal "fib_tx_ena" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(284): used implicit default value for signal "fib_tx_scnd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(288): object "active_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(300): object "reset_event" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(301): used implicit default value for signal "reset_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "LEDG[2..0]" at clk_card.vhd(114)
Info: Elaborating entity "reg" for hierarchy "reg:\reg_bank:0:registers"
Info: Elaborating entity "us_timer" for hierarchy "us_timer:trigger_timer"
Info: Elaborating entity "clk_switchover" for hierarchy "clk_switchover:clk_switchover_slave"
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(81): used implicit default value for signal "e2_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(85): used implicit default value for signal "c3_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(86): used implicit default value for signal "e0_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(87): used implicit default value for signal "e1_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(121): used implicit default value for signal "activeclock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(122): used implicit default value for signal "xtal_clk_bad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_switchover.vhd(123): used implicit default value for signal "manch_clk_bad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at clk_switchover.vhd(125): object "clkswitch" assigned a value but never read
Info: Elaborating entity "cc_pll" for hierarchy "clk_switchover:clk_switchover_slave|cc_pll:pll0"
Info: Elaborating entity "altpll" for hierarchy "clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component"
Info: Instantiated megafunction "clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "10000"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "4"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "Fast"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "cc_reset" for hierarchy "cc_reset:cc_reset_block"
Warning (10036): Verilog HDL or VHDL warning at cc_reset.vhd(108): object "startmce_brst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cc_reset.vhd(109): object "start_cc_bclr" assigned a value but never read
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kj14.tdf
    Info: Found entity 1: altsyncram_kj14
Info: Found 1 design units, including 1 entities, in source file db/mux_uhc.tdf
    Info: Found entity 1: mux_uhc
Info: Found 1 design units, including 1 entities, in source file db/decode_6kf.tdf
    Info: Found entity 1: decode_6kf
Info: Found 1 design units, including 1 entities, in source file db/cntr_u5i.tdf
    Info: Found entity 1: cntr_u5i
Info: Found 1 design units, including 1 entities, in source file db/cmpr_r5c.tdf
    Info: Found entity 1: cmpr_r5c
Info: Found 1 design units, including 1 entities, in source file db/cntr_ari.tdf
    Info: Found entity 1: cntr_ari
Info: Found 1 design units, including 1 entities, in source file db/cntr_c5i.tdf
    Info: Found entity 1: cntr_c5i
Info: Found 1 design units, including 1 entities, in source file db/cmpr_p5c.tdf
    Info: Found entity 1: cmpr_p5c
Info: Found 1 design units, including 1 entities, in source file db/cntr_rni.tdf
    Info: Found entity 1: cntr_rni
Info: Found 1 design units, including 1 entities, in source file db/cmpr_l5c.tdf
    Info: Found entity 1: cmpr_l5c
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: 1 design partition requires Analysis and Synthesis
    Info: Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
Info: 2 design partitions do not require synthesis
    Info: Partition "Top" does not require synthesis because there were no relevant design changes
    Info: Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning: Gate-level register retiming is skipped because TimeQuest is enabled.
Info: Registers with preset signals will power-up high
Info: Inserted 5 logic cells for Maximum Fan-Out assignment on "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_setup_ena"
Info: Inserted 1 logic cells for Maximum Fan-Out assignment on "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed"
Warning: Ignored Maximum Fan-Out assignment
    Warning: Ignored Maximum Fan-Out logic option for node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all"
Info: Implemented 2355 device resources after synthesis - the final resource count might be different
    Info: Implemented 219 input pins
    Info: Implemented 172 output pins
    Info: Implemented 1883 logic cells
    Info: Implemented 81 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Fri Jul 08 16:57:07 2011
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:32


