
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.67

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca_in[0] (input port clocked by clk)
Endpoint: srca[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         22.00   22.00 v input external delay
     1    0.55    0.00    0.00   22.00 v srca_in[0] (in)
                                         srca_in[0] (net)
                  0.00    0.00   22.00 v srca[0]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 22.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ srca[0]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          9.20    9.20   library hold time
                                  9.20   data required time
-----------------------------------------------------------------------------
                                  9.20   data required time
                                -22.00   data arrival time
-----------------------------------------------------------------------------
                                 12.80   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: srcb[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: result[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ srcb[0]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
     5    5.50   40.52   49.26   49.26 ^ srcb[0]$_DFF_P_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _07_ (net)
                 40.52    0.00   49.26 ^ _20_/B (XNOR2x2_ASAP7_75t_R)
     1    1.09    9.21   35.11   84.37 v _20_/Y (XNOR2x2_ASAP7_75t_R)
                                         _09_ (net)
                  9.21    0.00   84.37 v _21_/B (NOR2x1_ASAP7_75t_R)
     1    0.62   11.20    7.87   92.24 ^ _21_/Y (NOR2x1_ASAP7_75t_R)
                                         mul_result[1] (net)
                 11.20    0.00   92.24 ^ result[1]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 92.24   data arrival time

                  0.00  110.00  110.00   clock clk (rise edge)
                          0.00  110.00   clock network delay (ideal)
                          0.00  110.00   clock reconvergence pessimism
                                110.00 ^ result[1]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.08   94.92   library setup time
                                 94.92   data required time
-----------------------------------------------------------------------------
                                 94.92   data required time
                                -92.24   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: srcb[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: result[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ srcb[0]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
     5    5.50   40.52   49.26   49.26 ^ srcb[0]$_DFF_P_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _07_ (net)
                 40.52    0.00   49.26 ^ _20_/B (XNOR2x2_ASAP7_75t_R)
     1    1.09    9.21   35.11   84.37 v _20_/Y (XNOR2x2_ASAP7_75t_R)
                                         _09_ (net)
                  9.21    0.00   84.37 v _21_/B (NOR2x1_ASAP7_75t_R)
     1    0.62   11.20    7.87   92.24 ^ _21_/Y (NOR2x1_ASAP7_75t_R)
                                         mul_result[1] (net)
                 11.20    0.00   92.24 ^ result[1]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 92.24   data arrival time

                  0.00  110.00  110.00   clock clk (rise edge)
                          0.00  110.00   clock network delay (ideal)
                          0.00  110.00   clock reconvergence pessimism
                                110.00 ^ result[1]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -15.08   94.92   library setup time
                                 94.92   data required time
-----------------------------------------------------------------------------
                                 94.92   data required time
                                -92.24   data arrival time
-----------------------------------------------------------------------------
                                  2.67   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-04   4.92e-06   1.24e-09   1.21e-04  94.3%
Combinational          5.21e-06   2.14e-06   7.16e-10   7.36e-06   5.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.22e-04   7.06e-06   1.95e-09   1.29e-04 100.0%
                          94.5%       5.5%       0.0%
