C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/ram.v {1 {vlog -work work -stats=none C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/adder.v {1 {vlog -work work -stats=none C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}} C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/rom.v {1 {vlog -work work -stats=none C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/alu.v {1 {vlog -work work -stats=none C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/aluControl.v {1 {vlog -work work -stats=none C:/Users/SerLonic/GDrive/Univer/sem_7/Verilog2/MIPS/LabKPI/Lab2/aluControl.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module aluControl

Top level modules:
	aluControl

} {} {}}
