# Verilog Projects
  * HexKeyPad
  * AES+UART
  * and, Incomplete modules..
