INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bosto/OneDrive/Documents/A_Uni/Third_Year/ENEL373/Vivado/project_1/project_1.srcs/sim_1/new/clk_divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider_tb'
