// Seed: 337030455
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  assign id_2 = -1;
  wire ['b0 : 1] id_4;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output logic id_5,
    input tri0 id_6,
    output logic id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
  assign id_9 = ~-1;
  parameter id_10 = -1'h0;
  always @(negedge -1) begin : LABEL_0
    #id_11 #1 id_7 <= id_4;
    id_5 = id_4;
    id_5 = id_6;
  end
endmodule
