/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\size_stats.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_size-stats.h"
#include "T_size-stats-protos.c"
static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[13] UNUSED = {
    {"dev", NULL, 0, 1},
    {"g0", NULL, 0, 2},
    {"g1", NULL, 0, 3},
    {"g10", NULL, 0, 4},
    {"g11", NULL, 0, 5},
    {"g2", NULL, 0, 6},
    {"g3", NULL, 0, 7},
    {"g4", NULL, 0, 8},
    {"g5", NULL, 0, 9},
    {"g6", NULL, 0, 10},
    {"g7", NULL, 0, 11},
    {"g8", NULL, 0, 12},
    {"g9", NULL, 0, 13}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[13] UNUSED = {(&_tr__dev__device.object), (&_tr_g0__group.object), (&_tr_g1__group.object), (&_tr_g10__group.object), (&_tr_g11__group.object), (&_tr_g2__group.object), (&_tr_g3__group.object), (&_tr_g4__group.object), (&_tr_g5__group.object), (&_tr_g6__group.object), (&_tr_g7__group.object), (&_tr_g8__group.object), (&_tr_g9__group.object)};
static const _dml_port_object_assoc_t _port_object_assocs[13] UNUSED = {{0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
}
static void _init_data_objs(test_t *_dev)
{
    _dev->_has_state_callbacks = 0;
    _dev->_issuing_state_callbacks = 0;
}

/* g.m1 */
static int _DML_TM_g__m1(test_t *_dev, g _g)
{
    uint64 v7_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v7_i[10LL];
}
/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
{
    _qname v9_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v9_ref)->id, _id_infos, &_dev->_qname_cache, "test");
}
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
{
    object v11_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v11_ref)->id);
    return;
}
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
{
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    return;
}
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
{
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                init v16_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v16_obj);
            }
        }
    }
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
}
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
{
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
}
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
{
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
}
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
{
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
{
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    {
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
    }
    return;
}
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
{
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
}
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
{
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
}
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
{
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
{
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
/* register._size */
static int _DML_TM_register___size(_register __register)
{
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
}
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
{
    uint32 v41_num_fields UNUSED  = (uint32 )0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                field v42_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v41_num_fields)++;
            }
        }
    }
    return v41_num_fields;
}
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
{
    uint64 v45_bits UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                field v46_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    v45_bits = DML_combine_bits(v45_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v46_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v46_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v46_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v46_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v46_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                }
            }
        }
    }
    return v45_bits;
}
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
{
    uint64 v50_unmapped UNUSED  = 0LL;
    {
        v50_unmapped = DML_combine_bits(v50_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
    }
    int v50_n UNUSED  = (int32 )0LL;
    uint64 v50_lsbs UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _get_field v52_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    int v53_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v52_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        v50_lsbs = DML_combine_bits(v50_lsbs, (uint64 )(DML_shl(1LL, (int64 )v53_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v53_lsb));
                    }
                    {
                        v50_unmapped = DML_combine_bits(v50_unmapped, DML_shlu(0ULL, (uint64 )v53_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v53_lsb + (uint64 )VTABLE_PARAM(UPCAST(v52_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v53_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v53_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                    }
                    (int64 )++(v50_n);
                }
            }
        }
    }
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _get_field v56_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v50_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v56_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v56_f;
                }
            }
        }
    }
    *_out1 = v50_unmapped;
    return v50_n;
}
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
{
    uint64 v60_unmapped UNUSED  = 0LL;
    {
        v60_unmapped = DML_combine_bits(v60_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
    }
    int v60_n UNUSED  = (int32 )0LL;
    uint64 v60_lsbs UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _set_field v62_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    int v63_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v62_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        v60_lsbs = DML_combine_bits(v60_lsbs, (uint64 )(DML_shl(1LL, (int64 )v63_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v63_lsb));
                    }
                    {
                        v60_unmapped = DML_combine_bits(v60_unmapped, DML_shlu(0ULL, (uint64 )v63_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v63_lsb + (uint64 )VTABLE_PARAM(UPCAST(v62_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v63_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v63_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                    }
                    (int64 )++(v60_n);
                }
            }
        }
    }
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _set_field v66_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v60_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v66_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v66_f;
                }
            }
        }
    }
    *_out1 = v60_unmapped;
    return v60_n;
}
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
{
    uint64 v70_unmapped UNUSED  = 0LL;
    {
        v70_unmapped = DML_combine_bits(v70_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
    }
    int v70_n UNUSED  = (int32 )0LL;
    uint64 v70_lsbs UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _write_field v72_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    int v73_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v72_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        v70_lsbs = DML_combine_bits(v70_lsbs, (uint64 )(DML_shl(1LL, (int64 )v73_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v73_lsb));
                    }
                    {
                        v70_unmapped = DML_combine_bits(v70_unmapped, DML_shlu(0ULL, (uint64 )v73_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v73_lsb + (uint64 )VTABLE_PARAM(UPCAST(v72_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v73_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v73_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                    }
                    (int64 )++(v70_n);
                }
            }
        }
    }
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _write_field v76_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v70_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v76_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v76_f;
                }
            }
        }
    }
    *_out1 = v70_unmapped;
    return v70_n;
}
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
{
    uint64 v80_unmapped UNUSED  = 0LL;
    {
        v80_unmapped = DML_combine_bits(v80_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
    }
    int v80_n UNUSED  = (int32 )0LL;
    uint64 v80_lsbs UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _read_field v82_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    int v83_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v82_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        v80_lsbs = DML_combine_bits(v80_lsbs, (uint64 )(DML_shl(1LL, (int64 )v83_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v83_lsb));
                    }
                    {
                        v80_unmapped = DML_combine_bits(v80_unmapped, DML_shlu(0ULL, (uint64 )v83_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v83_lsb + (uint64 )VTABLE_PARAM(UPCAST(v82_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v83_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v83_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                    }
                    (int64 )++(v80_n);
                }
            }
        }
    }
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _read_field v86_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v80_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v86_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v86_f;
                }
            }
        }
    }
    *_out1 = v80_unmapped;
    return v80_n;
}
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
{
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    {
        uint64 v90_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        {
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v90_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v90_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
        }
        return;
    }
}
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    uint64 v95_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v95_field_bits) == 0LL)
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    int v95_num_fields UNUSED  = 0LL;
    _read_field v95_fields[64LL] UNUSED ;
    memset((void *)&v95_fields, 0, sizeof(_read_field [64LL]));
    uint64 v95_unmapped UNUSED  = 0LL;
    {
        uint64 v98__ret__out1 UNUSED  = 0LL;
        v95_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v95_fields, &v98__ret__out1);
        v95_unmapped = v98__ret__out1;
    }
    uint64 v95_default_access_bits UNUSED  = (v95_unmapped) & (v95_field_bits);
    uint64 v95_unmapped_bits UNUSED  = (v95_unmapped) & (~(v95_field_bits));
    uint64 v95_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v95_default_access_bits)) & (enabled_bytes);
    int v95_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        int v99_f UNUSED  = (int32 )0LL;
        for (; (int64 )v99_f < (int64 )v95_num_fields; (int64 )(v99_f)++)
        {
            int v100_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v95_fields[(int64 )v99_f], _read_field, _lsb), struct __lsb, lsb);
            int v100_f_msb UNUSED  = (int )(((uint64 )v100_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v95_fields[(int64 )v99_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            uint64 v100_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v100_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v100_f_msb - (uint64 )v100_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v100_f_enabled_bytes) == 0LL))
            {
                v95_val = DML_combine_bits(v95_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v95_fields[(int64 )v99_f], _read_field, read_field), v100_f_enabled_bytes, aux)) & (v100_f_enabled_bytes), (uint64 )v100_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v100_f_msb - (uint64 )v100_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v100_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
            }
        }
    }
    if (!(((v95_unmapped_bits) & (enabled_bytes)) == 0LL))
    {
        v95_val = (v95_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v95_unmapped_bits) & (enabled_bytes), aux)) & ((v95_unmapped_bits) & (enabled_bytes)));
    }
    return v95_val;
}
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    int v108_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    uint64 v108_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v108_lsb);
    if (!((v108_write_outside_fields) == 0LL))
    {
        int v109_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v109_ranges UNUSED ;
        memset((void *)&v109_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v109_ranges);
        {
            int v110_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            for (; -1LL <= (int64 )v110_i; (int64 )(v110_i)--)
            if (0LL <= (int64 )v110_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v110_i)) & (1ULL)) & (1ULL))))
            {
                if ((int64 )v109_unmapped_msb < 0LL)
                {
                    v109_unmapped_msb = v110_i;
                }
            }
            else
            if (0LL <= (int64 )v109_unmapped_msb)
            {
                if (!(((DML_shru(v108_write_outside_fields, (uint64 )v110_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v109_unmapped_msb - ((uint64 )v110_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                {
                    char v115_written[65LL] UNUSED ;
                    memset((void *)&v115_written, 0, sizeof(char [65LL]));
                    char v115_current[65LL] UNUSED ;
                    memset((void *)&v115_current, 0, sizeof(char [65LL]));
                    {
                        int v116_bit UNUSED  = (int )((uint64 )v110_i + 1ULL);
                        for (; (int64 )v116_bit <= (int64 )v109_unmapped_msb; (int64 )(v116_bit)++)
                        {
                            {
                                v115_written[(int64 )(((uint64 )v116_bit - (uint64 )v110_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v116_bit - (uint64 )v108_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                            }
                            {
                                v115_current[(int64 )(((uint64 )v116_bit - (uint64 )v110_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v116_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                            }
                        }
                    }
                    sb_addfmt(&v109_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v109_unmapped_msb, (int )((uint64 )v110_i + 1ULL), v115_written, v115_current);
                    {
                        v115_written[(int64 )((uint64 )v109_unmapped_msb - (uint64 )v110_i)] = (int8 )0LL;
                    }
                    {
                        v115_current[(int64 )((uint64 )v109_unmapped_msb - (uint64 )v110_i)] = (int8 )0LL;
                    }
                }
                {
                    v109_unmapped_msb = (int32 )-1LL;
                }
            }
        }
        {
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v109_ranges));
        }
        sb_free(&v109_ranges);
    }
    return;
}
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    uint64 v124_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v124_field_bits) == 0LL)
    {
        {
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
        }
        return;
    }
    int v124_num_fields UNUSED  = 0LL;
    _write_field v124_fields[64LL] UNUSED ;
    memset((void *)&v124_fields, 0, sizeof(_write_field [64LL]));
    uint64 v124_unmapped UNUSED  = 0LL;
    {
        uint64 v127__ret__out1 UNUSED  = 0LL;
        v124_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v124_fields, &v127__ret__out1);
        v124_unmapped = v127__ret__out1;
    }
    uint64 v124_default_write_bits UNUSED  = (v124_unmapped) & (v124_field_bits);
    uint64 v124_unmapped_bits UNUSED  = (v124_unmapped) & (~(v124_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    int v124_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v124_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        int v129_f UNUSED  = (int32 )0LL;
        for (; (int64 )v129_f < (int64 )v124_num_fields; (int64 )(v129_f)++)
        {
            int v130_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v124_fields[(int64 )v129_f], _write_field, _lsb), struct __lsb, lsb);
            int v130_f_msb UNUSED  = (int )(((uint64 )v130_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v124_fields[(int64 )v129_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            uint64 v130_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v130_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v130_f_msb - (uint64 )v130_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v130_f_enabled_bytes) == 0LL))
            {
                uint64 v131_f_value UNUSED  = (DML_shru(value, (uint64 )v130_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v130_f_msb - (uint64 )v130_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v124_fields[(int64 )v129_f], _write_field, write_field), (v131_f_value) & (v130_f_enabled_bytes), v130_f_enabled_bytes, aux);
            }
        }
    }
    {
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v124_default_write_bits) & (enabled_bytes)))) | (((value) & (v124_default_write_bits)) & (enabled_bytes));
    }
    if (!(((v124_unmapped_bits) & (enabled_bytes)) == 0LL))
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v124_unmapped_bits), (v124_unmapped_bits) & (enabled_bytes), aux);
    return;
}
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
}
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    {
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
    }
    return;
}
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
{
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
{
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    {
        _get_field v141_fields[64LL] UNUSED ;
        memset((void *)&v141_fields, 0, sizeof(_get_field [64LL]));
        int v141_num UNUSED  = 0LL;
        uint64 v141_unmapped UNUSED  = 0LL;
        {
            uint64 v142__ret__out1 UNUSED  = 0LL;
            v141_num = _DML_TM_register___get_get_fields(_dev, __register, v141_fields, &v142__ret__out1);
            v141_unmapped = v142__ret__out1;
        }
        uint64 v141_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v141_unmapped);
        {
            int v143_i UNUSED  = (int32 )0LL;
            for (; (int64 )v143_i < (int64 )v141_num; (int64 )(v143_i)++)
            {
                int v144_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v141_fields[(int64 )v143_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    v141_val = DML_combine_bits(v141_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v141_fields[(int64 )v143_i], _get_field, get._get)), (uint64 )v144_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v144_lsb + (uint64 )VTABLE_PARAM(UPCAST(v141_fields[(int64 )v143_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v144_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v144_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                }
            }
        }
        return v141_val;
    }
}
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    {
        _set_field v147_fields[64LL] UNUSED ;
        memset((void *)&v147_fields, 0, sizeof(_set_field [64LL]));
        int v147_num UNUSED  = 0LL;
        uint64 v147_unmapped UNUSED  = 0LL;
        {
            uint64 v148__ret__out1 UNUSED  = 0LL;
            v147_num = _DML_TM_register___get_set_fields(_dev, __register, v147_fields, &v148__ret__out1);
            v147_unmapped = v148__ret__out1;
        }
        {
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v147_unmapped))) | ((value) & (v147_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
        }
        {
            int v150_i UNUSED  = (int32 )0LL;
            for (; (int64 )v150_i < (int64 )v147_num; (int64 )(v150_i)++)
            {
                int v151_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v147_fields[(int64 )v150_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v147_fields[(int64 )v150_i], _set_field, set._set), (DML_shru(value, (uint64 )v151_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v151_lsb + (uint64 )VTABLE_PARAM(UPCAST(v147_fields[(int64 )v150_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v151_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
        }
        return;
    }
}
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    return;
}
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
}
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
{
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    uint64 v158_size UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _register v159_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v159_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v158_size)++;
            }
        }
    }
    _register *v158_table UNUSED  = MM_ZALLOC(v158_size, _register );
    uint64 v158_num UNUSED  = 0ULL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _register v162_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v162_r, struct __register, offset) == 0xffffffffffffffffULL))
                {
                    {
                        v158_table[v158_num] = v162_r;
                    }
                    (v158_num)++;
                }
            }
        }
    }
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v158_table;
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v158_size;
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _register const *v167_table UNUSED ;
    uint64 v167_table_size UNUSED ;
    {
        uint64 v168__ret__out1 UNUSED  = 0LL;
        v167_table = _DML_TM_bank___reginfo_table(_bank, &v168__ret__out1);
        v167_table_size = v168__ret__out1;
    }
    if ((v167_table_size) <= (int64 )reg)
    return 1;
    *_out0 = v167_table[(int64 )reg];
    return 0;
}
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
{
    _register const *v171__ UNUSED ;
    uint64 v171_table_size UNUSED ;
    {
        uint64 v172__ret__out1 UNUSED  = 0LL;
        v171__ = _DML_TM_bank___reginfo_table(_bank, &v172__ret__out1);
        v171_table_size = v172__ret__out1;
    }
    return (uint32 )v171_table_size;
}
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
{
    int v174_start UNUSED  = (int )((roffset) - (offset));
    int v174_end UNUSED  = (int )((uint64 )v174_start + (rsize));
    if ((int64 )v174_start < 0LL)
    {
        v174_start = (int32 )0LL;
    }
    if (DML_lt_ui(size, (int64 )v174_end))
    {
        v174_end = (int )size;
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        *_out1 = v174_end;
        return v174_start;
    }
    else
    {
        *_out1 = (int )((size) - (uint64 )v174_start);
        return (int )((size) - (uint64 )v174_end);
    }
}
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
{
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    int v179_num UNUSED  = (int32 )0LL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _register v180_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v180_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v179_num);
            }
        }
    }
    if ((int64 )v179_num == 0LL)
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v179_src UNUSED  = MM_ZALLOC((int64 )v179_num, _register );
    _register *v179_dest UNUSED  = MM_ZALLOC((int64 )v179_num, _register );
    int v179_i UNUSED  = (int32 )0LL;
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _register v183_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v183_r, struct __register, offset) == 0xffffffffffffffffULL))
                {
                    {
                        v179_src[(int64 )v179_i] = v183_r;
                    }
                    (int64 )++(v179_i);
                }
            }
        }
    }
    {
        int v187_size UNUSED  = (int32 )1LL;
        for (; (int64 )v187_size < (int64 )v179_num; ({
            int *v188_tmp UNUSED  = &v187_size;
            *v188_tmp = (int )((uint64 )*v188_tmp * 2ULL);
         }))
        {
            {
                int v190_low UNUSED  = (int32 )0LL;
                for (; (int64 )v190_low < (int64 )v179_num; ({
                    int *v191_tmp UNUSED  = &v190_low;
                    *v191_tmp = (int )((uint64 )*v191_tmp + (uint64 )v187_size * 2ULL);
                 }))
                {
                    int v192_mid UNUSED  = (int )((uint64 )v190_low + (uint64 )v187_size);
                    int v192_end UNUSED  = (int )((uint64 )v192_mid + (uint64 )v187_size);
                    if ((int64 )v179_num < (int64 )v192_mid)
                    {
                        v192_mid = v179_num;
                    }
                    if ((int64 )v179_num < (int64 )v192_end)
                    {
                        v192_end = v179_num;
                    }
                    int v192_low_idx UNUSED  = v190_low;
                    int v192_high_idx UNUSED  = v192_mid;
                    int v192_dest_idx UNUSED  = v190_low;
                    while ((int64 )v192_low_idx < (int64 )v192_mid || (int64 )v192_high_idx < (int64 )v192_end)
                    {
                        if ((int64 )v192_low_idx < (int64 )v192_mid && ((int64 )v192_end <= (int64 )v192_high_idx || VTABLE_PARAM(v179_src[(int64 )v192_low_idx], struct __register, offset) < VTABLE_PARAM(v179_src[(int64 )v192_high_idx], struct __register, offset)))
                        {
                            {
                                v179_dest[(int64 )v192_dest_idx] = v179_src[(int64 )v192_low_idx];
                            }
                            (int64 )++(v192_low_idx);
                        }
                        else
                        {
                            {
                                v179_dest[(int64 )v192_dest_idx] = v179_src[(int64 )v192_high_idx];
                            }
                            (int64 )++(v192_high_idx);
                        }
                        (int64 )++(v192_dest_idx);
                    }
                }
            }
            _register *v189_tmp UNUSED  = v179_src;
            {
                v179_src = v179_dest;
            }
            {
                v179_dest = v189_tmp;
            }
        }
    }
    MM_FREE(v179_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v179_src;
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v179_num;
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
{
    _register const *v203_regs UNUSED ;
    int v203_num_mapped_regs UNUSED ;
    {
        int v204__ret__out1 UNUSED  = 0LL;
        v203_regs = _DML_TM_bank___sorted_regs(_bank, &v204__ret__out1);
        v203_num_mapped_regs = v204__ret__out1;
    }
    uint64 v203_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v203_num_mapped_regs == 0LL)
    {
        *_out1 = v203_unmapped_bytes;
        return (int32 )0LL;
    }
    int v203_first UNUSED  = (int32 )0LL;
    int v203_last UNUSED  = (int )((uint64 )v203_num_mapped_regs - 1ULL);
    while ((int64 )v203_first < (int64 )v203_last)
    {
        int v206_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v203_first + (uint64 )v203_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v203_regs[(int64 )v206_middle], struct __register, offset))
        {
            v203_last = (int )((uint64 )v206_middle - 1ULL);
        }
        else
        {
            v203_first = v206_middle;
        }
    }
    int v203_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v203_first == (int64 )v203_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v203_last);
    {
        int v211_i UNUSED  = v203_last;
        for (; (int64 )v211_i < (int64 )v203_num_mapped_regs && VTABLE_PARAM(v203_regs[(int64 )v211_i], struct __register, offset) < (offset) + (size); (int64 )++(v211_i))
        {
            _register v212_r UNUSED  = v203_regs[(int64 )v211_i];
            if (((offset) < VTABLE_PARAM(v212_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v212_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v212_r, struct __register, offset) && VTABLE_PARAM(v212_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v212_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v212_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v212_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v212_r)))))
            {
                {
                    hits[(int64 )v203_nhits] = v212_r;
                }
                (int64 )++(v203_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v203_nhits <= 8LL);
            }
        }
    }
    {
        int v215_i UNUSED  = (int32 )0LL;
        for (; (int64 )v215_i < (int64 )v203_nhits; (int64 )(v215_i)++)
        {
            int v216_start UNUSED  = 0LL;
            int v216_end UNUSED  = 0LL;
            {
                int v217__ret__out1 UNUSED  = 0LL;
                v216_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v215_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v215_i])), 1, &v217__ret__out1);
                v216_end = v217__ret__out1;
            }
            {
                v203_unmapped_bytes = DML_combine_bits(v203_unmapped_bytes, DML_shlu(0ULL, (uint64 )v216_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v216_end * 8ULL - 1ULL) - (uint64 )v216_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v216_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
            }
        }
    }
    *_out1 = v203_unmapped_bytes;
    return v203_nhits;
}
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    return 1;
}
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    return 1;
}
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    if ((enabled_bytes) == 0LL)
    {
        *_out0 = 0ULL;
        return 0;
    }
    _register v224_hits[8LL] UNUSED ;
    memset((void *)&v224_hits, 0, sizeof(_register [8LL]));
    int v224_num_hits UNUSED  = 0LL;
    uint64 v224_unmapped_bytes UNUSED  = 0LL;
    uint64 v224_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        uint64 v226__ret__out1 UNUSED  = 0LL;
        v224_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v224_size, v224_hits, 0, &v226__ret__out1);
        v224_unmapped_bytes = v226__ret__out1;
    }
    uint64 v224_readval UNUSED  = 0ULL;
    if (!(((v224_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        uint64 v228__ret__out0 UNUSED  = 0LL;
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v224_unmapped_bytes) & (enabled_bytes), aux, &v228__ret__out0))
        return 1;
        v224_readval = DML_combine_bits(v224_readval, DML_shlu(v228__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v224_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
    }
    {
        int v229_r UNUSED  = (int32 )0LL;
        for (; (int64 )v229_r < (int64 )v224_num_hits; (int64 )++(v229_r))
        {
            int v230_r_start UNUSED  = 0LL;
            int v230_r_end UNUSED  = 0LL;
            {
                int v231__ret__out1 UNUSED  = 0LL;
                v230_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v224_hits[(int64 )v229_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v224_hits[(int64 )v229_r])), offset, v224_size, 1, &v231__ret__out1);
                v230_r_end = v231__ret__out1;
            }
            int v230_start UNUSED  = 0LL;
            int v230_end UNUSED  = 0LL;
            {
                int v232__ret__out1 UNUSED  = 0LL;
                v230_start = _DML_TM_bank___intersect(_dev, _bank, offset, v224_size, VTABLE_PARAM(v224_hits[(int64 )v229_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v224_hits[(int64 )v229_r])), 1, &v232__ret__out1);
                v230_end = v232__ret__out1;
            }
            uint64 v230_r_enabled_bytes UNUSED  = 0ULL;
            {
                v230_r_enabled_bytes = DML_combine_bits(v230_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v230_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v230_end * 8ULL - 1ULL) - (uint64 )v230_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v230_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v230_r_end * 8ULL - 1ULL) - (uint64 )v230_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v230_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
            }
            if ((v230_r_enabled_bytes) == 0LL)
            continue;
            uint64 v230_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v224_hits[(int64 )v229_r], _register, read_register), v230_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v230_r_end - (uint64 )v230_r_start) == (int64 )(_DML_TM_register___size(v224_hits[(int64 )v229_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v224_hits[(int64 )v229_r], _register, _conf_attribute.object._qname)), (int )((v224_size) * 2ULL), v230_r_val);
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v224_hits[(int64 )v229_r], _register, _conf_attribute.object._qname)), (uint64 )v230_r_end * 8ULL - 1ULL, (uint64 )v230_r_start * 8ULL, (int )(((uint64 )v230_r_end - (uint64 )v230_r_start) * 2ULL), (DML_shru(v230_r_val, (uint64 )v230_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v230_r_end * 8ULL - 1ULL) - (uint64 )v230_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            {
                v224_readval = DML_combine_bits(v224_readval, DML_shlu((DML_shru((v230_r_val) & (v230_r_enabled_bytes), (uint64 )v230_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v230_r_end * 8ULL - 1ULL) - (uint64 )v230_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v230_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v230_end * 8ULL - 1ULL) - (uint64 )v230_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v230_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
            }
        }
    }
    *_out0 = v224_readval;
    return 0;
}
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    return 1;
}
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _register v241_hits[8LL] UNUSED ;
    memset((void *)&v241_hits, 0, sizeof(_register [8LL]));
    int v241_num_hits UNUSED  = 0LL;
    uint64 v241_unmapped_bytes UNUSED  = 0LL;
    {
        uint64 v242__ret__out1 UNUSED  = 0LL;
        v241_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v241_hits, 1, &v242__ret__out1);
        v241_unmapped_bytes = v242__ret__out1;
    }
    uint64 v241_readval UNUSED  = 0ULL;
    if (!((v241_unmapped_bytes) == 0LL))
    {
        uint64 v244__ret__out0 UNUSED  = 0LL;
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v241_unmapped_bytes, &v244__ret__out0))
        return 1;
        v241_readval = DML_combine_bits(v241_readval, DML_shlu(v244__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
    }
    {
        int v245_r UNUSED  = (int32 )0LL;
        for (; (int64 )v245_r < (int64 )v241_num_hits; (int64 )++(v245_r))
        {
            int v246_r_start UNUSED  = 0LL;
            int v246_r_end UNUSED  = 0LL;
            {
                int v247__ret__out1 UNUSED  = 0LL;
                v246_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v241_hits[(int64 )v245_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v241_hits[(int64 )v245_r])), offset, size, 1, &v247__ret__out1);
                v246_r_end = v247__ret__out1;
            }
            int v246_start UNUSED  = 0LL;
            int v246_end UNUSED  = 0LL;
            {
                int v248__ret__out1 UNUSED  = 0LL;
                v246_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v241_hits[(int64 )v245_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v241_hits[(int64 )v245_r])), 1, &v248__ret__out1);
                v246_end = v248__ret__out1;
            }
            uint64 v246_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v241_hits[(int64 )v245_r], _register, get._get));
            {
                v241_readval = DML_combine_bits(v241_readval, DML_shlu((DML_shru(v246_r_val, (uint64 )v246_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v246_r_end * 8ULL - 1ULL) - (uint64 )v246_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v246_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v246_end * 8ULL - 1ULL) - (uint64 )v246_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v246_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
            }
        }
    }
    *_out0 = v241_readval;
    return 0;
}
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    if ((enabled_bytes) == 0LL)
    return 0;
    _register v251_hits[8LL] UNUSED ;
    memset((void *)&v251_hits, 0, sizeof(_register [8LL]));
    int v251_num_hits UNUSED  = 0LL;
    uint64 v251_unmapped_bytes UNUSED  = 0LL;
    uint64 v251_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        uint64 v253__ret__out1 UNUSED  = 0LL;
        v251_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v251_size, v251_hits, 0, &v253__ret__out1);
        v251_unmapped_bytes = v253__ret__out1;
    }
    if (!(((v251_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v251_unmapped_bytes) & (enabled_bytes), aux))
        return 1;
    }
    {
        int v256_r UNUSED  = (int32 )0LL;
        for (; (int64 )v256_r < (int64 )v251_num_hits; (int64 )++(v256_r))
        {
            int v257_r_start UNUSED  = 0LL;
            int v257_r_end UNUSED  = 0LL;
            {
                int v258__ret__out1 UNUSED  = 0LL;
                v257_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v251_hits[(int64 )v256_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v251_hits[(int64 )v256_r])), offset, v251_size, 1, &v258__ret__out1);
                v257_r_end = v258__ret__out1;
            }
            int v257_start UNUSED  = 0LL;
            int v257_end UNUSED  = 0LL;
            {
                int v259__ret__out1 UNUSED  = 0LL;
                v257_start = _DML_TM_bank___intersect(_dev, _bank, offset, v251_size, VTABLE_PARAM(v251_hits[(int64 )v256_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v251_hits[(int64 )v256_r])), 1, &v259__ret__out1);
                v257_end = v259__ret__out1;
            }
            uint64 v257_r_enabled_bytes UNUSED  = 0ULL;
            {
                v257_r_enabled_bytes = DML_combine_bits(v257_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v257_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v257_end * 8ULL - 1ULL) - (uint64 )v257_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v257_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v257_r_end * 8ULL - 1ULL) - (uint64 )v257_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v257_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
            }
            if ((v257_r_enabled_bytes) == 0LL)
            continue;
            uint64 v257_r_value UNUSED  = 0ULL;
            {
                v257_r_value = DML_combine_bits(v257_r_value, DML_shlu((DML_shru(value, (uint64 )v257_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v257_end * 8ULL - 1ULL) - (uint64 )v257_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v257_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v257_r_end * 8ULL - 1ULL) - (uint64 )v257_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v257_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
            }
            if ((int64 )((uint64 )v257_r_end - (uint64 )v257_r_start) == (int64 )(_DML_TM_register___size(v251_hits[(int64 )v256_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v251_hits[(int64 )v256_r], _register, _conf_attribute.object._qname)), (int )((v251_size) * 2ULL), v257_r_value);
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v251_hits[(int64 )v256_r], _register, _conf_attribute.object._qname)), (uint64 )v257_r_end * 8ULL - 1ULL, (uint64 )v257_r_start * 8ULL, (int )(((uint64 )v257_r_end - (uint64 )v257_r_start) * 2ULL), (DML_shru(v257_r_value, (uint64 )v257_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v257_r_end * 8ULL - 1ULL) - (uint64 )v257_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v251_hits[(int64 )v256_r], _register, write_register), (v257_r_value) & (v257_r_enabled_bytes), v257_r_enabled_bytes, aux);
        }
    }
    return 0;
}
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _register v266_hits[8LL] UNUSED ;
    memset((void *)&v266_hits, 0, sizeof(_register [8LL]));
    int v266_num_hits UNUSED  = 0LL;
    uint64 v266_unmapped_bytes UNUSED  = 0LL;
    {
        uint64 v267__ret__out1 UNUSED  = 0LL;
        v266_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v266_hits, 1, &v267__ret__out1);
        v266_unmapped_bytes = v267__ret__out1;
    }
    if (!((v266_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    {
        int v269_r UNUSED  = (int32 )0LL;
        for (; (int64 )v269_r < (int64 )v266_num_hits; (int64 )++(v269_r))
        {
            int v270_r_start UNUSED  = 0LL;
            int v270_r_end UNUSED  = 0LL;
            {
                int v271__ret__out1 UNUSED  = 0LL;
                v270_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v266_hits[(int64 )v269_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v266_hits[(int64 )v269_r])), offset, size, 1, &v271__ret__out1);
                v270_r_end = v271__ret__out1;
            }
            int v270_start UNUSED  = 0LL;
            int v270_end UNUSED  = 0LL;
            {
                int v272__ret__out1 UNUSED  = 0LL;
                v270_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v266_hits[(int64 )v269_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v266_hits[(int64 )v269_r])), 1, &v272__ret__out1);
                v270_end = v272__ret__out1;
            }
            uint64 v270_r_value UNUSED  = (int64 )v270_r_start == 0LL && (int64 )v270_r_end == (int64 )(_DML_TM_register___size(v266_hits[(int64 )v269_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v266_hits[(int64 )v269_r], _register, get._get)));
            {
                v270_r_value = DML_combine_bits(v270_r_value, DML_shlu((DML_shru(value, (uint64 )v270_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v270_end * 8ULL - 1ULL) - (uint64 )v270_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v270_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v270_r_end * 8ULL - 1ULL) - (uint64 )v270_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v270_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
            }
            if ((int64 )((uint64 )v270_r_end - (uint64 )v270_r_start) == (int64 )(_DML_TM_register___size(v266_hits[(int64 )v269_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v266_hits[(int64 )v269_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v270_r_value);
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v266_hits[(int64 )v269_r], _register, _conf_attribute.object._qname)), (uint64 )v270_r_end * 8ULL - 1ULL, (uint64 )v270_r_start * 8ULL, (int )(((uint64 )v270_r_end - (uint64 )v270_r_start) * 2ULL), (DML_shru(v270_r_value, (uint64 )v270_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v270_r_end * 8ULL - 1ULL) - (uint64 )v270_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v266_hits[(int64 )v269_r], _register, set._set), v270_r_value);
        }
    }
    return;
}
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
}
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    {
        uint64_le_t v282_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v282_v, size);
    }
    else
    {
        uint64_be_t v283_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v283_v + 8LL) - (size), size);
    }
    return;
}
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    {
        uint64_le_t v286_v UNUSED ;
        memset((void *)&v286_v, 0, sizeof(uint64_le_t ));
        memcpy(&v286_v, buf, size);
        return dml_load_uint64_le_t(v286_v);
    }
    else
    {
        uint64_be_t v287_v UNUSED ;
        memset((void *)&v287_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v287_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v287_v);
    }
}
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    {
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
    }
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    uint64 v293_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v293_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v293_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    bool v293_success UNUSED  = 1;
    if (v293_inquiry)
    {
        if (SIM_mem_op_is_read(memop))
        {
            uint64 v295_value UNUSED  = 0LL;
            {
                uint64 v297__ret__out0 UNUSED  = 0LL;
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v293_size, &v297__ret__out0))
                goto throw1;
                v295_value = v297__ret__out0;
            }
            if (false) throw1:
            {
                v293_success = 0;
            }
            if (v293_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v295_value);
        }
        else
        {
            uint64 v301_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v293_size, v301_writevalue);
        }
    }
    else
    if (SIM_mem_op_is_read(memop))
    {
        uint64 v303_value UNUSED  = 0ULL;
        bool v303_inquiry_override UNUSED  = 0;
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v293_ini, &v303_inquiry_override, &offset, v293_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        if (v303_inquiry_override)
        {
            uint64 v306__ret__out0 UNUSED  = 0LL;
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v293_size, &v306__ret__out0))
            goto throw2;
            v303_value = v306__ret__out0;
        }
        else
        {
            uint64 v308__ret__out0 UNUSED  = 0LL;
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v293_size), aux, &v308__ret__out0))
            goto throw2;
            v303_value = v308__ret__out0;
        }
        if (false) throw2:
        {
            v293_success = 0;
        }
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v293_ini, &offset, v293_size, &v303_value, &v293_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        if (v293_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v303_value);
    }
    else
    {
        uint64 v312_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        bool v312_suppress UNUSED  = 0;
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v293_ini, &offset, v293_size, &v312_writevalue, &v312_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v312_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v312_writevalue, _DML_M__mask(_dev, v293_size), aux))
            goto throw3;
            if (false) throw3:
            {
                v293_success = 0;
            }
        }
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v293_ini, &offset, v293_size, &v293_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    return v293_success;
}
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    uint64 v319_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v319_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v319_buf[v319_size] UNUSED ;
    memset((void *)&v319_buf, 0, sizeof(uint8 [v319_size]));
    if (SIM_transaction_is_write(t))
    {
        buffer_t v320_bytes UNUSED ;
        memset((void *)&v320_bytes, 0, sizeof(buffer_t ));
        {
            v320_bytes.data = v319_buf;
        }
        {
            v320_bytes.len = v319_size;
        }
        SIM_get_transaction_bytes(t, v320_bytes);
    }
    bool v319_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v319_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v319_size) <= 8LL)
    {
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v319_ini, v319_is_read, v319_inquiry, offset, v319_size, v319_buf, aux)))
        return (int32 )0x407LL;
    }
    else
    {
        int v324_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v324_offs UNUSED  = 0ULL;
        while ((v324_offs) < (v319_size))
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v319_ini, v319_is_read, v319_inquiry, (offset) + (v324_offs), (uint64 )v324_sz, v319_buf + (v324_offs), aux)))
            return (int32 )0x407LL;
            uint64 *v326_tmp UNUSED  = &v324_offs;
            *v326_tmp = (*v326_tmp) + (uint64 )v324_sz;
            {
                v324_sz = (int )((v319_size) - (v324_offs) < 8LL ? (v319_size) - (v324_offs) : 8ULL);
            }
        }
    }
    if (SIM_transaction_is_read(t))
    {
        bytes_t v328_bytes UNUSED ;
        memset((void *)&v328_bytes, 0, sizeof(bytes_t ));
        {
            v328_bytes.data = v319_buf;
        }
        {
            v328_bytes.len = v319_size;
        }
        SIM_set_transaction_bytes(t, v328_bytes);
    }
    return (int32 )0x401LL;
}
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
{
    bool v332_success UNUSED  = 1;
    if (inquiry)
    {
        if (is_read)
        {
            uint64 v334_value UNUSED  = 0LL;
            {
                uint64 v336__ret__out0 UNUSED  = 0LL;
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v336__ret__out0))
                goto throw4;
                v334_value = v336__ret__out0;
            }
            if (false) throw4:
            {
                v332_success = 0;
            }
            if (v332_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v334_value);
        }
        else
        {
            uint64 v340_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v340_writevalue);
        }
    }
    else
    if (is_read)
    {
        bool v342_inquiry_override UNUSED  = 0;
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v342_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v342_value UNUSED  = 0ULL;
        if (v342_inquiry_override)
        {
            uint64 v345__ret__out0 UNUSED  = 0LL;
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v345__ret__out0))
            goto throw5;
            v342_value = v345__ret__out0;
        }
        else
        {
            uint64 v347__ret__out0 UNUSED  = 0LL;
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v347__ret__out0))
            goto throw5;
            v342_value = v347__ret__out0;
        }
        if (false) throw5:
        {
            v332_success = 0;
        }
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v342_value, &v332_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        if (v332_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v342_value);
    }
    else
    {
        uint64 v351_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        bool v351_suppress UNUSED  = 0;
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v351_writevalue, &v351_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v351_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v351_writevalue, _DML_M__mask(_dev, size), aux))
            goto throw6;
            if (false) throw6:
            {
                v332_success = 0;
            }
        }
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v332_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    return v332_success;
}
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
{
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                destroy v359_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v359_obj);
            }
        }
    }
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
}
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
{
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                post_init v362_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v362_obj);
            }
        }
    }
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
}
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
{
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    goto throw7;
    return (int32 )0LL;
    throw7:;
    return (int32 )3LL;
}
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
{
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    {
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
    }
    return;
}
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
{
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    {
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
    }
    return 0;
}
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    {
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
    }
    return;
}
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
{
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    if (!SIM_attr_is_uint64(val))
    {
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
    }
    return 0;
}
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    {
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
    }
    return;
}
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
{
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    if (!SIM_attr_is_int64(val))
    {
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
    }
    return 0;
}
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
{
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    {
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
    }
    return;
}
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
{
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
{
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    {
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
    }
    return 0;
}
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
{
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
{
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
{
    return 1;
}
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
{
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    {
        conf_object_t *v412_obj UNUSED  = NULL;
        char const *v412_port UNUSED  = NULL;
        if (SIM_attr_is_object(value))
        {
            v412_obj = SIM_attr_object(value);
        }
        else
        if (SIM_attr_is_list(value))
        {
            {
                v412_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
            }
            {
                v412_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
            }
        }
        if (v412_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v412_port == NULL : !(v412_port == NULL) && (int64 )strcmp(v412_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        return (int32 )0LL;
        if (!(v412_obj == NULL))
        {
            bool v417_valid UNUSED  = 1;
            {
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    uint32 _start = _num * __each_in_expr.array_idx;
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    {
                        _interface v418_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v418_iface, struct __interface, _required))
                        {
                            if (SIM_c_get_port_interface(v412_obj, VTABLE_PARAM(UPCAST(v418_iface, _interface, object.name), struct _name, name), v412_port) == NULL)
                            {
                                if (!(v412_port == NULL))
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v418_iface, _interface, object.name), struct _name, name), v412_port, SIM_object_name(v412_obj));
                                else
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v412_obj), VTABLE_PARAM(UPCAST(v418_iface, _interface, object.name), struct _name, name));
                                {
                                    v417_valid = 0;
                                }
                            }
                        }
                    }
                }
            }
            if (!v417_valid)
            return (int32 )2LL;
            char const *v417_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v412_port;
            }
            bool v417_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v412_obj);
            {
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v417_old_port;
            }
            if (!v417_ok)
            return (int32 )3LL;
        }
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v412_port == NULL) ? MM_STRDUP(v412_port) : NULL;
        }
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v412_obj);
        return (int32 )0LL;
    }
}
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
{
    {
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
    }
    {
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                _interface v430_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    *(VTABLE_SESSION(_dev, v430_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v430_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                }
            }
        }
    }
    return;
}
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
{
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    {
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    {
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    if (!((enabled_bits) == 0LL))
    {
        uint64 v451_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v451_patched) | ((val) & (enabled_bits)));
    }
    return;
}
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
}
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
{
    conf_object_t *v455_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v455_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    else
    SIM_event_post_time(v455_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
}
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
}
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
{
    conf_object_t *v459_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v459_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    else
    SIM_event_post_cycle(v459_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
}
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
}
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    if (!(data == NULL))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    return SIM_make_attr_nil();
}
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    return NULL;
}
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    return;
}
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
{
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    return;
}
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
}
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
{
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
}
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
}
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
}
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    return;
}
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
{
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    return;
}
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
}
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
}
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
}
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
}
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    if (!SIM_attr_is_uint64(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
{
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    return;
}
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
}
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
}
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
}
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
}
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
{
    {
        int v533_size UNUSED  = (int32 )8LL;
        for (; 0LL < (int64 )v533_size; (int64 )--(v533_size))
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v533_size;
            {
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
            }
        }
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}

/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
{
    {
        int v538_offset UNUSED  = (int32 )0LL;
        for (; (int64 )v538_offset <= 8LL; (int64 )++(v538_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v538_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v538_offset;
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
{
    return;
}

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
{
    return;
}

/* init */
static void  _DML_M_init(test_t *_dev)
{
    _DML_M_m3(_dev);
    _DML_M_m4(_dev);
    return;
}

/* m4 */
static int _DML_M_m4(test_t *_dev)
{
    int v544_ret UNUSED  = 0LL;
    {
        uint64 v546_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v547_tmp UNUSED  = &v544_ret;
        *v547_tmp = (int )((uint64 )*v547_tmp + (v546_i[10LL]));
        _DML_M_g0__m2(_dev);
    }
    {
        uint64 v549_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v550_tmp UNUSED  = &v544_ret;
        *v550_tmp = (int )((uint64 )*v550_tmp + (v549_i[10LL]));
        _DML_M_g1__m2(_dev);
    }
    {
        uint64 v552_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v553_tmp UNUSED  = &v544_ret;
        *v553_tmp = (int )((uint64 )*v553_tmp + (v552_i[10LL]));
        _DML_M_g2__m2(_dev);
    }
    {
        uint64 v555_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v556_tmp UNUSED  = &v544_ret;
        *v556_tmp = (int )((uint64 )*v556_tmp + (v555_i[10LL]));
        _DML_M_g3__m2(_dev);
    }
    {
        uint64 v558_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v559_tmp UNUSED  = &v544_ret;
        *v559_tmp = (int )((uint64 )*v559_tmp + (v558_i[10LL]));
        _DML_M_g4__m2(_dev);
    }
    {
        uint64 v561_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v562_tmp UNUSED  = &v544_ret;
        *v562_tmp = (int )((uint64 )*v562_tmp + (v561_i[10LL]));
        _DML_M_g5__m2(_dev);
    }
    {
        uint64 v564_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v565_tmp UNUSED  = &v544_ret;
        *v565_tmp = (int )((uint64 )*v565_tmp + (v564_i[10LL]));
        _DML_M_g6__m2(_dev);
    }
    {
        uint64 v567_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v568_tmp UNUSED  = &v544_ret;
        *v568_tmp = (int )((uint64 )*v568_tmp + (v567_i[10LL]));
        _DML_M_g7__m2(_dev);
    }
    {
        uint64 v570_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v571_tmp UNUSED  = &v544_ret;
        *v571_tmp = (int )((uint64 )*v571_tmp + (v570_i[10LL]));
        _DML_M_g8__m2(_dev);
    }
    {
        uint64 v573_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v574_tmp UNUSED  = &v544_ret;
        *v574_tmp = (int )((uint64 )*v574_tmp + (v573_i[10LL]));
        _DML_M_g9__m2(_dev);
    }
    {
        uint64 v576_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v577_tmp UNUSED  = &v544_ret;
        *v577_tmp = (int )((uint64 )*v577_tmp + (v576_i[10LL]));
        _DML_M_g10__m2(_dev);
    }
    {
        uint64 v579_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
        int *v580_tmp UNUSED  = &v544_ret;
        *v580_tmp = (int )((uint64 )*v580_tmp + (v579_i[10LL]));
        _DML_M_g11__m2(_dev);
    }
    return v544_ret;
}

/* g11.m2 */
static int _DML_M_g11__m2(test_t *_dev)
{
    uint64 v581_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v581_i[10LL];
}

/* g10.m2 */
static int _DML_M_g10__m2(test_t *_dev)
{
    uint64 v582_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v582_i[10LL];
}

/* g9.m2 */
static int _DML_M_g9__m2(test_t *_dev)
{
    uint64 v583_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v583_i[10LL];
}

/* g8.m2 */
static int _DML_M_g8__m2(test_t *_dev)
{
    uint64 v584_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v584_i[10LL];
}

/* g7.m2 */
static int _DML_M_g7__m2(test_t *_dev)
{
    uint64 v585_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v585_i[10LL];
}

/* g6.m2 */
static int _DML_M_g6__m2(test_t *_dev)
{
    uint64 v586_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v586_i[10LL];
}

/* g5.m2 */
static int _DML_M_g5__m2(test_t *_dev)
{
    uint64 v587_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v587_i[10LL];
}

/* g4.m2 */
static int _DML_M_g4__m2(test_t *_dev)
{
    uint64 v588_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v588_i[10LL];
}

/* g3.m2 */
static int _DML_M_g3__m2(test_t *_dev)
{
    uint64 v589_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v589_i[10LL];
}

/* g2.m2 */
static int _DML_M_g2__m2(test_t *_dev)
{
    uint64 v590_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v590_i[10LL];
}

/* g1.m2 */
static int _DML_M_g1__m2(test_t *_dev)
{
    uint64 v591_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v591_i[10LL];
}

/* g0.m2 */
static int _DML_M_g0__m2(test_t *_dev)
{
    uint64 v592_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
    return (int )v592_i[10LL];
}

/* m3 */
static int _DML_M_m3(test_t *_dev)
{
    int v593_ret UNUSED  = 0LL;
    {
        _each_in_t __each_in_expr = (_each_in_t){_each__g__in__dev, 12, 0, 1};
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            _vtable_list_t _list = _each__g[__each_in_expr.base_idx + _outer_idx];
            uint32 _num = _list.num / __each_in_expr.array_size;
            uint32 _start = _num * __each_in_expr.array_idx;
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            {
                g v594_g UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    uint64 v595_i[32LL] UNUSED  = {0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL, 0xffffffffffffffffULL};
                    int *v596_tmp UNUSED  = &v593_ret;
                    *v596_tmp = (int )((uint64 )*v596_tmp + (v595_i[10LL]));
                    _DML_TM_g__m1(_dev, v594_g);
                }
            }
        }
    }
    return v593_ret;
}

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
{
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){0, 0, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
}

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
{
    _port_object_t *v598_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v598_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    uint32 v598_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v598_offset_coefficient UNUSED  = v598_info->num;
    {
        uint32 v599_i UNUSED  = (uint32 )0ULL;
        for (; DML_lt_ui((uint64 )v599_i, (int64 )v598_portobj->ndims); (int64 )++(v599_i))
        {
            uint32 *v601_tmp UNUSED  = &v598_offset_coefficient;
            *v601_tmp = (uint32 )(DML_div((int64 )*v601_tmp, (int64 )v598_info->id_info->dimsizes[(int64 )v599_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v602_tmp UNUSED  = &v598_flat_index_offset;
            *v602_tmp = (uint32 )((uint64 )*v602_tmp + (uint64 )v598_portobj->indices[(int64 )v599_i] * (uint64 )v598_offset_coefficient);
        }
    }
    return (&_trampoline_DML_M__set_attribute_attr)(v598_portobj->dev, _info, (uint32 )v598_portobj->ndims, v598_flat_index_offset, val);
}

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    _dml_attr_getset_info_t v603_conf_info UNUSED  = *_conf_info;
    _id_info_t v603_id_info UNUSED  = *v603_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v603_id_info.dimensions);
    if ((int64 )((uint64 )v603_id_info.dimensions - (uint64 )start_dim) == 0LL)
    {
        _traitref_t v604_traitref UNUSED  = {.trait=v603_conf_info.vtable, .id={.id=v603_id_info.id, .encoded_index=flat_index_offset}};
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v604_traitref), *val);
    }
    attr_value_t *v603_items UNUSED  = MM_ZALLOC((int64 )v603_conf_info.num, attr_value_t );
    attr_value_t *v603_items_buf UNUSED  = MM_ZALLOC((int64 )v603_conf_info.num, attr_value_t );
    {
        *v603_items = *val;
    }
    size_t v603_no_items UNUSED  = 1LL;
    bool v603_allow_cutoff UNUSED  = v603_conf_info.allow_cutoff;
    {
        uint32 v607_i UNUSED  = start_dim;
        for (; (int64 )v607_i < (int64 )v603_id_info.dimensions; (int64 )++(v607_i))
        {
            uint32 v608_frag_size UNUSED  = v603_id_info.dimsizes[(int64 )v607_i];
            size_t v608_new_no_items UNUSED  = (uint64 )v603_no_items * (uint64 )v608_frag_size;
            if (v603_allow_cutoff)
            {
                uint32 v610_j UNUSED  = (uint32 )0ULL;
                for (; (int64 )v610_j < (uint64 )v603_no_items; (int64 )++(v610_j))
                {
                    uint32 v611_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v603_items[(int64 )v610_j]) ? (int64 )SIM_attr_list_size(v603_items[(int64 )v610_j]) : 0LL);
                    attr_value_t *v611_subfrags UNUSED  = 0LL < (int64 )v611_subfrag_size ? SIM_attr_list(v603_items[(int64 )v610_j]) : NULL;
                    {
                        uint32 v612_k UNUSED  = (uint32 )0ULL;
                        for (; (int64 )v612_k < (int64 )v611_subfrag_size; (int64 )++(v612_k))
                        {
                            v603_items_buf[(int64 )((uint64 )v610_j * (uint64 )v608_frag_size + (uint64 )v612_k)] = v611_subfrags[(int64 )v612_k];
                        }
                    }
                    {
                        uint32 v615_k UNUSED  = v611_subfrag_size;
                        for (; (int64 )v615_k < (int64 )v608_frag_size; (int64 )++(v615_k))
                        {
                            v603_items_buf[(int64 )((uint64 )v610_j * (uint64 )v608_frag_size + (uint64 )v615_k)] = SIM_make_attr_nil();
                        }
                    }
                }
            }
            else
            {
                uint32 v619_j UNUSED  = (uint32 )0ULL;
                for (; (int64 )v619_j < (uint64 )v603_no_items; (int64 )++(v619_j))
                {
                    attr_value_t *v620_subfrags UNUSED  = SIM_attr_list(v603_items[(int64 )v619_j]);
                    {
                        uint32 v621_k UNUSED  = (uint32 )0ULL;
                        for (; (int64 )v621_k < (int64 )v608_frag_size; (int64 )++(v621_k))
                        {
                            v603_items_buf[(int64 )((uint64 )v619_j * (uint64 )v608_frag_size + (uint64 )v621_k)] = v620_subfrags[(int64 )v621_k];
                        }
                    }
                }
            }
            attr_value_t *v624_tmp0 UNUSED  = v603_items_buf;
            attr_value_t *v624_tmp1 UNUSED  = v603_items;
            {
                v603_items = v624_tmp0;
            }
            {
                v603_items_buf = v624_tmp1;
            }
            {
                v603_no_items = v608_new_no_items;
            }
        }
    }
    MM_FREE(v603_items_buf);
    {
        uint32 v626_i UNUSED  = (uint32 )0ULL;
        for (; (int64 )v626_i < (uint64 )v603_no_items; (int64 )++(v626_i))
        {
            _traitref_t v627_traitref UNUSED  = {.trait=v603_conf_info.vtable, .id={.id=v603_id_info.id, .encoded_index=(uint32 )((uint64 )v626_i + (uint64 )flat_index_offset)}};
            set_error_t v627_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v627_traitref), v603_items[(int64 )v626_i]);
            if (!((int64 )v627_status == 0LL))
            {
                MM_FREE(v603_items);
                return v627_status;
            }
        }
    }
    MM_FREE(v603_items);
    return (int32 )0LL;
}

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
{
    _port_object_t *v629_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v629_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    uint32 v629_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v629_offset_coefficient UNUSED  = v629_info->num;
    {
        uint32 v630_i UNUSED  = (uint32 )0ULL;
        for (; DML_lt_ui((uint64 )v630_i, (int64 )v629_portobj->ndims); (int64 )++(v630_i))
        {
            uint32 *v632_tmp UNUSED  = &v629_offset_coefficient;
            *v632_tmp = (uint32 )(DML_div((int64 )*v632_tmp, (int64 )v629_info->id_info->dimsizes[(int64 )v630_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v633_tmp UNUSED  = &v629_flat_index_offset;
            *v633_tmp = (uint32 )((uint64 )*v633_tmp + (uint64 )v629_portobj->indices[(int64 )v630_i] * (uint64 )v629_offset_coefficient);
        }
    }
    return (&_trampoline_DML_M__get_attribute_attr)(v629_portobj->dev, _info, (uint32 )v629_portobj->ndims, v629_flat_index_offset);
}

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    _dml_attr_getset_info_t v634_conf_info UNUSED  = *_conf_info;
    _id_info_t v634_id_info UNUSED  = *v634_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v634_id_info.dimensions);
    if ((int64 )((uint64 )v634_id_info.dimensions - (uint64 )start_dim) == 0LL)
    {
        _traitref_t v635_traitref UNUSED  = {.trait=v634_conf_info.vtable, .id={.id=v634_id_info.id, .encoded_index=flat_index_offset}};
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v635_traitref));
    }
    size_t v634_no_items UNUSED  = v634_conf_info.num;
    {
        uint32 v637_i UNUSED  = (uint32 )0ULL;
        for (; (int64 )v637_i < (int64 )start_dim; (int64 )++(v637_i))
        {
            size_t *v639_tmp UNUSED  = &v634_no_items;
            *v639_tmp = DML_divu((uint64 )*v639_tmp, (uint64 )v634_id_info.dimsizes[(int64 )v637_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
    }
    attr_value_t *v634_items UNUSED  = MM_ZALLOC((uint64 )v634_no_items, attr_value_t );
    attr_value_t *v634_items_buf UNUSED  = MM_ZALLOC((uint64 )v634_no_items, attr_value_t );
    {
        int v640_i UNUSED  = (int32 )0LL;
        for (; DML_lt_iu((int64 )v640_i, (uint64 )v634_no_items); (int64 )++(v640_i))
        {
            _traitref_t v641_traitref UNUSED  = {.trait=v634_conf_info.vtable, .id={.id=v634_id_info.id, .encoded_index=(uint32 )((uint64 )v640_i + (uint64 )flat_index_offset)}};
            {
                v634_items[(int64 )v640_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v641_traitref));
            }
        }
    }
    {
        int v643_i UNUSED  = (int )((uint64 )((int )v634_id_info.dimensions) - 1ULL);
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v643_i); (int64 )--(v643_i))
        {
            uint32 v644_new_frag_size UNUSED  = v634_id_info.dimsizes[(int64 )v643_i];
            size_t v644_new_no_items UNUSED  = DML_divu((uint64 )v634_no_items, (uint64 )v644_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                int v645_j UNUSED  = (int32 )0LL;
                for (; DML_lt_iu((int64 )v645_j, (uint64 )v644_new_no_items); (int64 )++(v645_j))
                {
                    {
                        v634_items_buf[(int64 )v645_j] = SIM_alloc_attr_list(v644_new_frag_size);
                    }
                    attr_value_t *v646_new_frag UNUSED  = SIM_attr_list(v634_items_buf[(int64 )v645_j]);
                    {
                        int v648_k UNUSED  = (int32 )0LL;
                        for (; DML_lt_iu((int64 )v648_k, (uint64 )v644_new_frag_size); (int64 )++(v648_k))
                        {
                            v646_new_frag[(int64 )v648_k] = v634_items[(int64 )((uint64 )v645_j * (uint64 )v644_new_frag_size + (uint64 )v648_k)];
                        }
                    }
                }
            }
            attr_value_t *v651_tmp0 UNUSED  = v634_items_buf;
            attr_value_t *v651_tmp1 UNUSED  = v634_items;
            {
                v634_items = v651_tmp0;
            }
            {
                v634_items_buf = v651_tmp1;
            }
            {
                v634_no_items = v644_new_no_items;
            }
        }
    }
    attr_value_t v634_to_ret UNUSED  = *v634_items;
    MM_FREE(v634_items);
    MM_FREE(v634_items_buf);
    return v634_to_ret;
}

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
}

conf_class_t *
_initialize_T_size_stats(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_group(struct _group *_ret, char const **_group_name)
{
    _tinit_object(&_ret->object, _group_name);
}
static void __attribute__((optimize("O0")))
_tinit_g(struct _g *_ret)
{
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_group(&_tr_g0__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g0"; &_tmp; }));
    _tinit_g(&_tr_g0__g);
    _tinit_group(&_tr_g1__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g1"; &_tmp; }));
    _tinit_g(&_tr_g1__g);
    _tinit_group(&_tr_g10__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g10"; &_tmp; }));
    _tinit_g(&_tr_g10__g);
    _tinit_group(&_tr_g11__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g11"; &_tmp; }));
    _tinit_g(&_tr_g11__g);
    _tinit_group(&_tr_g2__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g2"; &_tmp; }));
    _tinit_g(&_tr_g2__g);
    _tinit_group(&_tr_g3__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g3"; &_tmp; }));
    _tinit_g(&_tr_g3__g);
    _tinit_group(&_tr_g4__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g4"; &_tmp; }));
    _tinit_g(&_tr_g4__g);
    _tinit_group(&_tr_g5__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g5"; &_tmp; }));
    _tinit_g(&_tr_g5__g);
    _tinit_group(&_tr_g6__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g6"; &_tmp; }));
    _tinit_g(&_tr_g6__g);
    _tinit_group(&_tr_g7__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g7"; &_tmp; }));
    _tinit_g(&_tr_g7__g);
    _tinit_group(&_tr_g8__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g8"; &_tmp; }));
    _tinit_g(&_tr_g8__g);
    _tinit_group(&_tr_g9__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g9"; &_tmp; }));
    _tinit_g(&_tr_g9__g);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
}
static const _vtable_list_t *const _each__init UNUSED = NULL;
static const _vtable_list_t *const _each__post_init UNUSED = NULL;
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const uint32 _each__g__in__dev UNUSED = 0;
static const _vtable_list_t _each__g[12] UNUSED = {
    {&_tr_g0__g, 1, 2},
    {&_tr_g1__g, 1, 3},
    {&_tr_g10__g, 1, 4},
    {&_tr_g11__g, 1, 5},
    {&_tr_g2__g, 1, 6},
    {&_tr_g3__g, 1, 7},
    {&_tr_g4__g, 1, 8},
    {&_tr_g5__g, 1, 9},
    {&_tr_g6__g, 1, 10},
    {&_tr_g7__g, 1, 11},
    {&_tr_g8__g, 1, 12},
    {&_tr_g9__g, 1, 13}
};
static const _vtable_list_t *const _each___conf_attribute UNUSED = NULL;
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each___set_field UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__field UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each___write_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each___read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__register UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__interface UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 13; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}

