// Seed: 1768548374
program module_0 (
    input tri0 id_0
);
  wire id_2;
  supply1 id_3 = id_0 == id_2, id_4 = id_3, id_5 = id_2;
  assign id_2 = id_3;
  wire id_6 = id_3.id_4, id_7 = id_5;
endprogram
module module_1 #(
    parameter id_10 = 32'd72,
    parameter id_11 = 32'd21,
    parameter id_2  = 32'd55,
    parameter id_9  = 32'd19
) (
    output tri0 id_0,
    input wand id_1,
    input tri _id_2,
    input tri0 id_3,
    output wor id_4,
    output uwire id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 _id_9,
    input wire _id_10,
    output wand _id_11,
    output tri0 id_12,
    input wire id_13,
    output supply0 id_14[-1  ==  -1 : !  id_10]
);
  assign id_5 = 1 >> -1;
  assign id_5 = 1;
  assign id_5 = id_10;
  xor primCall (id_12, id_3, id_8, id_16, id_13, id_1);
  wire id_16;
  module_0 modCall_1 (id_3);
  logic id_17;
  ;
  wire id_18[id_11  ==  ~  id_2  -  id_9 : ( "" )];
  always begin : LABEL_0
    $clog2(55);
    ;
  end
  assign id_4 = id_10;
endmodule
