
---------- Begin Simulation Statistics ----------
final_tick                                 1106811250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74353                       # Simulator instruction rate (inst/s)
host_mem_usage                                5249036                       # Number of bytes of host memory used
host_op_rate                                    78823                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.10                       # Real time elapsed on the host
host_tick_rate                               47086430                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      825422                       # Number of instructions simulated
sim_ops                                        875052                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000523                       # Number of seconds simulated
sim_ticks                                   522733750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.096758                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3886                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3557                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              43                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     128                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       22647                       # Number of instructions committed
system.cpu.committedOps                         23005                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.690334                       # CPI: cycles per instruction
system.cpu.discardedOps                           618                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              13830                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1041                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             6569                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           30528                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.270978                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        4                       # number of quiesce instructions executed
system.cpu.numCycles                            83575                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         4                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   15754     68.48%     68.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.03%     68.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                    632      2.75%     71.25% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6613     28.75%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    23005                       # Class of committed instruction
system.cpu.quiesceCycles                       752799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           53047                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2052                       # Transaction distribution
system.membus.trans_dist::ReadResp               2253                       # Transaction distribution
system.membus.trans_dist::WriteReq               1055                       # Transaction distribution
system.membus.trans_dist::WriteResp              1055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::WriteClean              469                       # Transaction distribution
system.membus.trans_dist::CleanEvict               71                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            189                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            12                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           81                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  240433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9470                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001584                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039769                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9455     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9470                       # Request fanout histogram
system.membus.reqLayer6.occupancy            17459499                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               68125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              415437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               13875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             150195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           12693015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             948750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4123                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4123                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        12342                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           81                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       196689                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           21043000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     17930325                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     10267000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3970                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3970    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3970                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8664250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0    485937631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0_dma    125371664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total    611309295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0    125371664                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma    250743328                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total    376114992                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0    611309295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma    376114992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    987424286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           12                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          200                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23017454                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1469199                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24486653                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23017454                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23017454                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23017454                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1469199                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24486653                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.canny_non_max0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.canny_non_max0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma    250743328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            979466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             251722794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58155801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.canny_non_max0_dma    125371664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183527465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58155801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma    376114992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           979466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            435250259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000938438250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66251565                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               119329065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32765.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59015.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1882                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    866.574713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   728.466213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.102968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16      6.13%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           11      4.21%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            7      2.68%     13.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      2.30%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.45%     18.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.92%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.92%     22.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.53%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198     75.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    345.128358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             14     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1008-1023            2     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      93.687500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.674201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    251.625573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7     43.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 129408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       247.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    251.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     520503750                       # Total gap between requests
system.mem_ctrls.avgGap                     146414.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       128896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 246580596.718692839146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 979466.124006724334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60114733.360912702978                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.canny_non_max0_dma 123412731.624847263098                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    118792010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       537055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8930532500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.canny_non_max0_dma    269302625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58003.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     67131.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18801121.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.canny_non_max0_dma    262990.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    448818250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     28350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     46173625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   8                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     117625343.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    216611374.091929                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5710500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    442519750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       636309875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    470501375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10462                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10462                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10462                       # number of overall hits
system.cpu.icache.overall_hits::total           10462                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          189                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            189                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          189                       # number of overall misses
system.cpu.icache.overall_misses::total           189                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8175625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8175625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8175625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8175625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10651                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10651                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43257.275132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43257.275132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43257.275132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43257.275132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          189                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          189                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          189                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7877000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41677.248677                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41677.248677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41677.248677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41677.248677                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10462                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10462                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          189                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43257.275132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43257.275132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          189                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41677.248677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41677.248677                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           181.892542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               70637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                71                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            994.887324                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   181.892542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.355259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.355259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21491                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21491                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1138                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1138                       # number of overall hits
system.cpu.dcache.overall_hits::total            1138                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           26                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           26                       # number of overall misses
system.cpu.dcache.overall_misses::total            26                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1978750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1978750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1978750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1978750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1164                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1164                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022337                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76105.769231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76105.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76105.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76105.769231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           20                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           20                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1329875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1329875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1329875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1329875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        86125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        86125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017182                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017182                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017182                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017182                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2460.714286                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2460.714286                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           12                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            12                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       531250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       531250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        86125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        86125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21531.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21531.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1428750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1428750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102053.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102053.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       798625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       798625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99828.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99828.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     32353875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     32353875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10531.860352                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10531.860352                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            8                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            8                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         3064                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         3064                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     30785374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     30785374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10047.445822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10047.445822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           285.378398                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.509474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   285.378398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.557380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.557380                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29252                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29252                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1106811250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1106876875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73851                       # Simulator instruction rate (inst/s)
host_mem_usage                                5250092                       # Number of bytes of host memory used
host_op_rate                                    78291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.18                       # Real time elapsed on the host
host_tick_rate                               46774003                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      825431                       # Number of instructions simulated
sim_ops                                        875067                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000523                       # Number of seconds simulated
sim_ticks                                   522799375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.794872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3268                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3900                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               204                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3557                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              43                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4098                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     130                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       22656                       # Number of instructions committed
system.cpu.committedOps                         23020                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.693503                       # CPI: cycles per instruction
system.cpu.discardedOps                           625                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              13857                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              1041                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             6569                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           30597                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.270746                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        4                       # number of quiesce instructions executed
system.cpu.numCycles                            83680                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         4                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   15762     68.47%     68.48% # Class of committed instruction
system.cpu.op_class_0::IntMult                      6      0.03%     68.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                    638      2.77%     71.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  6613     28.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    23020                       # Class of committed instruction
system.cpu.quiesceCycles                       752799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           53083                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2052                       # Transaction distribution
system.membus.trans_dist::ReadResp               2254                       # Transaction distribution
system.membus.trans_dist::WriteReq               1055                       # Transaction distribution
system.membus.trans_dist::WriteResp              1055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::WriteClean              469                       # Transaction distribution
system.membus.trans_dist::CleanEvict               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            190                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            12                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          451                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         6144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           81                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        31793                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  240497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9471                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001584                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039767                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9456     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9471                       # Request fanout histogram
system.membus.reqLayer6.occupancy            17459499                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               68125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              418062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               13875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             150195                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           12693015                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              2.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             953750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4123                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4123                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total        12342                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           81                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       196689                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           21043000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     17930325                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy     10267000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3970                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3970    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3970                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8664250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     11264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          2.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0    485876633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0_dma    125355926                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total    611232559                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0    125355926                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma    250711853                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total    376067779                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0    611232559                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma    376067779                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total    987300339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12096                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          189                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           12                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     23136983                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1469015                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24605997                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     23136983                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     23136983                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     23136983                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1469015                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24605997                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.canny_non_max0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.canny_non_max0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1499                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma    250711853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            979343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             251691196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58148501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.canny_non_max0_dma    125355926                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183504427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58148501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma    376067779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           979343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            435195624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      3038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000938438250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1499                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1499                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              145                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66251565                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               119329065                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32765.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59015.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1882                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1499                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    866.574713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   728.466213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.102968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16      6.13%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           11      4.21%     10.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            7      2.68%     13.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            6      2.30%     15.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.45%     18.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.92%     20.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.92%     22.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.53%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198     75.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          261                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     126.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    345.128358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             14     87.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1008-1023            2     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      93.687500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     37.674201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    251.625573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              8     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             7     43.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 129408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   95936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                95936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       247.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    251.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     520503750                       # Total gap between requests
system.mem_ctrls.avgGap                     146414.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       128896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        31424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 246549644.402310132980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 979343.175381569657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60107187.389043837786                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.canny_non_max0_dma 123397240.098077774048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    118792010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       537055                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8930532500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.canny_non_max0_dma    269302625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     58003.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     67131.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18801121.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.canny_non_max0_dma    262990.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    448883875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     28350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     46173625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   8                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     117625343.750000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    216611374.091929                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5710500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    442519750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               4                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON       636375500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    470501375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10471                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10471                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10471                       # number of overall hits
system.cpu.icache.overall_hits::total           10471                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          190                       # number of overall misses
system.cpu.icache.overall_misses::total           190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8218750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8218750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8218750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8218750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017822                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017822                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017822                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017822                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43256.578947                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43256.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43256.578947                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43256.578947                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          190                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          190                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7918500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7918500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017822                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017822                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017822                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017822                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41676.315789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41676.315789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41676.315789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41676.315789                       # average overall mshr miss latency
system.cpu.icache.replacements                     72                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10471                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10471                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8218750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8218750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017822                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017822                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43256.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43256.578947                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7918500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7918500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017822                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017822                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41676.315789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41676.315789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           181.897451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              208341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            711.061433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   181.897451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.355268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.355268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21512                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21512                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1144                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1144                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1144                       # number of overall hits
system.cpu.dcache.overall_hits::total            1144                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           26                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           26                       # number of overall misses
system.cpu.dcache.overall_misses::total            26                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1978750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1978750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1978750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1978750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1170                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1170                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1170                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1170                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022222                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76105.769231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76105.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76105.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76105.769231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.dcache.writebacks::total                 6                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           20                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           20                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1329875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1329875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1329875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1329875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        86125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        86125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017094                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66493.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2460.714286                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2460.714286                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           12                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            12                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45833.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       531250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       531250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        86125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        86125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016327                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44270.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21531.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21531.250000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            421                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1428750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1428750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          435                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102053.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102053.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       798625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       798625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99828.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99828.125000                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     32353875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     32353875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10531.860352                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10531.860352                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            8                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            8                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         3064                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         3064                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     30785374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     30785374                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10047.445822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10047.445822                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           285.349730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               26371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               532                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.569549                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   285.349730                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.557324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.557324                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29276                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29276                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1106876875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
