sv xil_defaultlib "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 
verilog dist_mem_gen_v8_0_10 "../../../ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" 
verilog xil_defaultlib "../../../../Pipeline.srcs/sources_1/ip/instructionROM/sim/instructionROM.v" 

verilog xil_defaultlib "glbl.v"

nosort
