<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Draft Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language</title>
  <title type="main" format="text/plain">IEEE Draft Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language</title>
  <uri type="src">https://ieeexplore.ieee.org/document/8027223</uri>
  <docidentifier type="IEEE">IEEE P1800/D4a, July 2017</docidentifier>
  <docidentifier type="ISBN">978-1-5044-4372-2</docidentifier>
  <docnumber>P1800/D4a, Jul 2017</docnumber>
  <date type="created">
    <on>2017</on>
  </date>
  <date type="published">
    <on>2017-09-07</on>
  </date>
  <date type="issued">
    <on>2017-12-06</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing testbenches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages. (The PDF of this standard is available at no cost at http://ieeexplore.ieee.org/browse/standards/get-program/page/series?id=80 compliments of Accellera Systems Initiative)</abstract>
  <copyright>
    <from>2017</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="updates">
    <description format="text/plain" language="en" script="Latn">revises</description>
    <bibitem>
      <formattedref format="text/plain">IEEE Std 1800-2012 (Revision of IEEE Std 1800-2009)</formattedref>
    </bibitem>
  </relation>
  <keyword>IEEE Standards</keyword>
  <keyword>Patents</keyword>
  <keyword>Licenses</keyword>
  <keyword>Hardware</keyword>
  <keyword>Hardware design languages</keyword>
  <keyword>assertions</keyword>
  <keyword>design automation</keyword>
  <keyword>design verification</keyword>
  <keyword>hardware description language</keyword>
  <keyword>HDL</keyword>
  <keyword>HDVL</keyword>
  <keyword>IEEE 1800™</keyword>
  <keyword>PLI</keyword>
  <keyword>programming language interface</keyword>
  <keyword>SystemVerilog</keyword>
  <keyword>Verilog®</keyword>
  <keyword>VPI</keyword>
</bibdata>