# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-v ../rtl/ibex_defines.sv -Wno-fatal -I../rtl/ --cc design_2_top.v --trace --exe ../design_2.cpp -Mdir design_2 -CFLAGS -g -O3"
S      5477  2886393  1597256896   652451990  1597256896   652451990 "../rtl//../rtl/ibex_defines.sv"
S      9050  2886380  1597256896   652451990  1597256896   652451990 "../rtl//cont_2_uart.sv"
S      2514  2898820  1597258252   672896481  1597258252   668896462 "../rtl//design_2_top.v"
S      4913  2886384  1597256896   652451990  1597256896   652451990 "../rtl//dp_ram.sv"
S      4734  2898724  1597258289   213078385  1597258289   209078366 "../rtl//forte_soc_top.v"
S      7096  2886387  1597256896   652451990  1597256896   652451990 "../rtl//ibex_alu.sv"
S      9273  2886388  1597256896   652451990  1597256896   652451990 "../rtl//ibex_compressed_decoder.sv"
S     18432  2886389  1597256896   652451990  1597256896   652451990 "../rtl//ibex_controller.sv"
S     21021  2886390  1597256896   652451990  1597256896   652451990 "../rtl//ibex_core.sv"
S     18194  2886391  1597256896   652451990  1597256896   652451990 "../rtl//ibex_cs_registers.sv"
S     21572  2886392  1597256896   652451990  1597256896   652451990 "../rtl//ibex_decoder.sv"
S      1772  2886394  1597256896   652451990  1597256896   652451990 "../rtl//ibex_eFPGA.sv"
S      7905  2886395  1597256896   652451990  1597256896   652451990 "../rtl//ibex_ex_block.sv"
S      6672  2886396  1597256896   652451990  1597256896   652451990 "../rtl//ibex_fetch_fifo.sv"
S     25158  2886397  1597256896   652451990  1597256896   652451990 "../rtl//ibex_id_stage.sv"
S     10532  2886398  1597256896   652451990  1597256896   652451990 "../rtl//ibex_if_stage.sv"
S      2935  2886399  1597256896   652451990  1597256896   652451990 "../rtl//ibex_int_controller.sv"
S     15610  2886400  1597256896   652451990  1597256896   652451990 "../rtl//ibex_load_store_unit.sv"
S     10934  2886401  1597256896   652451990  1597256896   652451990 "../rtl//ibex_multdiv_fast.sv"
S     10596  2886402  1597256896   652451990  1597256896   652451990 "../rtl//ibex_multdiv_slow.sv"
S      6718  2886403  1597256896   652451990  1597256896   652451990 "../rtl//ibex_prefetch_buffer.sv"
S      3135  2886404  1597256896   656452000  1597256896   656452000 "../rtl//ibex_register_file.sv"
S       360  2886405  1597256896   656452000  1597256896   656452000 "../rtl//prim_clock_gating.sv"
S      3907  2886406  1597256896   656452000  1597256896   656452000 "../rtl//ram.sv"
S      6602  2898923  1597258301   505139118  1597258301   497139080 "../rtl//uart.sv"
S     13345  2886408  1597256896   656452000  1597256896   656452000 "../rtl//uart_to_mem.sv"
S   8845952  1049577  1597257959   339343742  1597257959   339343742 "/usr/local/bin/verilator_bin"
T     15009  2886427  1602785649    60243177  1602785649    60243177 "design_2/Vdesign_2_top.cpp"
T      5371  2886425  1602785649    56243179  1602785649    56243179 "design_2/Vdesign_2_top.h"
T      1821  2886444  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top.mk"
T       696  2886385  1602785649    52243182  1602785649    52243182 "design_2/Vdesign_2_top__Dpi.cpp"
T       437  2886383  1602785649    52243182  1602785649    52243182 "design_2/Vdesign_2_top__Dpi.h"
T      6391  2886426  1602785649    56243179  1602785649    56243179 "design_2/Vdesign_2_top__Slow.cpp"
T      1931  2885654  1602785649    52243182  1602785649    52243182 "design_2/Vdesign_2_top__Syms.cpp"
T      1532  2885812  1602785649    52243182  1602785649    52243182 "design_2/Vdesign_2_top__Syms.h"
T    104644  2886423  1602785649    56243179  1602785649    56243179 "design_2/Vdesign_2_top__Trace.cpp"
T    220619  2886420  1602785649    56243179  1602785649    56243179 "design_2/Vdesign_2_top__Trace__Slow.cpp"
T       258  2886436  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top___024unit.cpp"
T      1035  2886434  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top___024unit.h"
T       802  2886435  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top___024unit__Slow.cpp"
T      1671  2886445  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top__ver.d"
T         0        0  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top__verFiles.dat"
T      1982  2886443  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_classes.mk"
T     24669  2886430  1602785649    60243177  1602785649    60243177 "design_2/Vdesign_2_top_design_2_top.cpp"
T      4290  2886428  1602785649    60243177  1602785649    60243177 "design_2/Vdesign_2_top_design_2_top.h"
T      5024  2886429  1602785649    60243177  1602785649    60243177 "design_2/Vdesign_2_top_design_2_top__Slow.cpp"
T     21184  2886442  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_dp_ram.cpp"
T      2879  2886440  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_dp_ram.h"
T      2127  2886441  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_dp_ram__Slow.cpp"
T    522487  2886433  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_forte_soc_top.cpp"
T     27703  2886431  1602785649    60243177  1602785649    60243177 "design_2/Vdesign_2_top_forte_soc_top.h"
T    638289  2886432  1602785649    72243170  1602785649    72243170 "design_2/Vdesign_2_top_forte_soc_top__Slow.cpp"
T      6713  2886439  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_ram.cpp"
T      2821  2886437  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_ram.h"
T      6373  2886438  1602785649    80243164  1602785649    80243164 "design_2/Vdesign_2_top_ram__Slow.cpp"
