2023-12-19 14:10:22 [INFO] [task_scheduler.cc:160] Initializing Task #21: "fused_layout_transform_9"
2023-12-19 14:10:22 [INFO] [task_scheduler.cc:35] 
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(16), T.int64(28), T.int64(28), T.int64(32)), "float32"), T_layout_trans: T.Buffer((T.int64(1), T.int64(1), T.int64(28), T.int64(28), T.int64(512)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        # with T.block("root"):
        for ax0, ax1, ax2, ax3, ax4 in T.grid(T.int64(1), T.int64(1), T.int64(28), T.int64(28), T.int64(512)):
            with T.block("T_layout_trans"):
                v_ax0, v_ax1, v_ax2, v_ax3, v_ax4 = T.axis.remap("SSSSS", [ax0, ax1, ax2, ax3, ax4])
                T.reads(p0[v_ax0, v_ax1 * T.int64(16) + v_ax4 // T.int64(32), v_ax2, v_ax3, v_ax4 % T.int64(32)])
                T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4])
                T.block_attr({"dst_layout": "NCHW512c", "input_shape": [1, 16, 28, 28, 32], "schedule_rule": "None", "src_layout": "NCHW32c"})
                T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 * T.int64(16) + v_ax4 // T.int64(32) < T.int64(16) and v_ax2 < T.int64(28) and v_ax3 < T.int64(28), p0[v_ax0, v_ax1 * T.int64(16) + v_ax4 // T.int64(32), v_ax2, v_ax3, v_ax4 % T.int64(32)], T.float32(0))
2023-12-19 14:10:22 [INFO] [task_scheduler.cc:164] Total 1 design space(s) generated
2023-12-19 14:10:22 [INFO] [task_scheduler.cc:170] Design space #0:
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(16), T.int64(28), T.int64(28), T.int64(32)), "float32"), T_layout_trans: T.Buffer((T.int64(1), T.int64(1), T.int64(28), T.int64(28), T.int64(512)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        with T.block("root"):
            T.reads()
            T.writes()
            T.block_attr({"meta_schedule.parallel": 256, "meta_schedule.vectorize": 64})
            for ax0, ax1, ax2, ax3, ax4 in T.grid(T.int64(1), T.int64(1), T.int64(28), T.int64(28), T.int64(512)):
                with T.block("T_layout_trans"):
                    v_ax0, v_ax1, v_ax2, v_ax3, v_ax4 = T.axis.remap("SSSSS", [ax0, ax1, ax2, ax3, ax4])
                    T.reads(p0[v_ax0, v_ax1 * T.int64(16) + v_ax4 // T.int64(32), v_ax2, v_ax3, v_ax4 % T.int64(32)])
                    T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4])
                    T.block_attr({"dst_layout": "NCHW512c", "input_shape": [1, 16, 28, 28, 32], "schedule_rule": "None", "src_layout": "NCHW32c"})
                    T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 * T.int64(16) + v_ax4 // T.int64(32) < T.int64(16) and v_ax2 < T.int64(28) and v_ax3 < T.int64(28), p0[v_ax0, v_ax1 * T.int64(16) + v_ax4 // T.int64(32), v_ax2, v_ax3, v_ax4 % T.int64(32)], T.float32(0))
b0 = sch.get_block(name="root", func_name="main")
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.parallel", ann_val=256)
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.vectorize", ann_val=64)
2023-12-20 15:07:33 [INFO] [task_scheduler.cc:160] Initializing Task #21: "fused_layout_transform_9"
2023-12-20 15:07:33 [INFO] [task_scheduler.cc:35] 
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(16), T.int64(28), T.int64(28), T.int64(8)), "float32"), T_layout_trans: T.Buffer((T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        # with T.block("root"):
        for ax0, ax1, ax2, ax3, ax4 in T.grid(T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)):
            with T.block("T_layout_trans"):
                v_ax0, v_ax1, v_ax2, v_ax3, v_ax4 = T.axis.remap("SSSSS", [ax0, ax1, ax2, ax3, ax4])
                T.reads(p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)])
                T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4])
                T.block_attr({"dst_layout": "NCHW4c", "input_shape": [1, 16, 28, 28, 8], "schedule_rule": "None", "src_layout": "NCHW8c"})
                T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 * T.int64(4) + v_ax4 < T.int64(128) and v_ax2 < T.int64(28) and v_ax3 < T.int64(28), p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)], T.float32(0))
2023-12-20 15:07:33 [INFO] [task_scheduler.cc:164] Total 1 design space(s) generated
2023-12-20 15:07:33 [INFO] [task_scheduler.cc:170] Design space #0:
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(16), T.int64(28), T.int64(28), T.int64(8)), "float32"), T_layout_trans: T.Buffer((T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        with T.block("root"):
            T.reads()
            T.writes()
            T.block_attr({"meta_schedule.parallel": 256, "meta_schedule.vectorize": 64})
            for ax0, ax1, ax2, ax3, ax4 in T.grid(T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)):
                with T.block("T_layout_trans"):
                    v_ax0, v_ax1, v_ax2, v_ax3, v_ax4 = T.axis.remap("SSSSS", [ax0, ax1, ax2, ax3, ax4])
                    T.reads(p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)])
                    T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4])
                    T.block_attr({"dst_layout": "NCHW4c", "input_shape": [1, 16, 28, 28, 8], "schedule_rule": "None", "src_layout": "NCHW8c"})
                    T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 * T.int64(4) + v_ax4 < T.int64(128) and v_ax2 < T.int64(28) and v_ax3 < T.int64(28), p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)], T.float32(0))
b0 = sch.get_block(name="root", func_name="main")
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.parallel", ann_val=256)
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.vectorize", ann_val=64)
2023-12-20 15:27:21 [INFO] [task_scheduler.cc:160] Initializing Task #21: "fused_layout_transform_9"
2023-12-20 15:27:21 [INFO] [task_scheduler.cc:35] 
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(16), T.int64(28), T.int64(28), T.int64(8)), "float32"), T_layout_trans: T.Buffer((T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        # with T.block("root"):
        for ax0, ax1, ax2, ax3, ax4 in T.grid(T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)):
            with T.block("T_layout_trans"):
                v_ax0, v_ax1, v_ax2, v_ax3, v_ax4 = T.axis.remap("SSSSS", [ax0, ax1, ax2, ax3, ax4])
                T.reads(p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)])
                T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4])
                T.block_attr({"dst_layout": "NCHW4c", "input_shape": [1, 16, 28, 28, 8], "schedule_rule": "None", "src_layout": "NCHW8c"})
                T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 * T.int64(4) + v_ax4 < T.int64(128) and v_ax2 < T.int64(28) and v_ax3 < T.int64(28), p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)], T.float32(0))
2023-12-20 15:27:21 [INFO] [task_scheduler.cc:164] Total 1 design space(s) generated
2023-12-20 15:27:21 [INFO] [task_scheduler.cc:170] Design space #0:
# from tvm.script import ir as I
# from tvm.script import tir as T

@I.ir_module
class Module:
    @T.prim_func
    def main(p0: T.Buffer((T.int64(1), T.int64(16), T.int64(28), T.int64(28), T.int64(8)), "float32"), T_layout_trans: T.Buffer((T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)), "float32")):
        T.func_attr({"tir.noalias": T.bool(True)})
        with T.block("root"):
            T.reads()
            T.writes()
            T.block_attr({"meta_schedule.parallel": 256, "meta_schedule.vectorize": 64})
            for ax0, ax1, ax2, ax3, ax4 in T.grid(T.int64(1), T.int64(32), T.int64(28), T.int64(28), T.int64(4)):
                with T.block("T_layout_trans"):
                    v_ax0, v_ax1, v_ax2, v_ax3, v_ax4 = T.axis.remap("SSSSS", [ax0, ax1, ax2, ax3, ax4])
                    T.reads(p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)])
                    T.writes(T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4])
                    T.block_attr({"dst_layout": "NCHW4c", "input_shape": [1, 16, 28, 28, 8], "schedule_rule": "None", "src_layout": "NCHW8c"})
                    T_layout_trans[v_ax0, v_ax1, v_ax2, v_ax3, v_ax4] = T.if_then_else(v_ax0 < T.int64(1) and v_ax1 * T.int64(4) + v_ax4 < T.int64(128) and v_ax2 < T.int64(28) and v_ax3 < T.int64(28), p0[v_ax0, (v_ax1 * T.int64(4) + v_ax4) // T.int64(8), v_ax2, v_ax3, (v_ax1 * T.int64(4) + v_ax4) % T.int64(8)], T.float32(0))
b0 = sch.get_block(name="root", func_name="main")
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.parallel", ann_val=256)
sch.annotate(block_or_loop=b0, ann_key="meta_schedule.vectorize", ann_val=64)
