ARM GAS  /tmp/ccQDIDHq.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32f7xx_it.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.NMI_Handler,"ax",%progbits
  17              		.align	1
  18              		.global	NMI_Handler
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	NMI_Handler:
  26              	.LFB141:
  27              		.file 1 "Core/Src/stm32f7xx_it.c"
   1:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_it.c **** /**
   3:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_it.c ****   * @file    stm32f7xx_it.c
   5:Core/Src/stm32f7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f7xx_it.c ****   * @attention
   8:Core/Src/stm32f7xx_it.c ****   *
   9:Core/Src/stm32f7xx_it.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/stm32f7xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f7xx_it.c ****   *
  12:Core/Src/stm32f7xx_it.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32f7xx_it.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32f7xx_it.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32f7xx_it.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32f7xx_it.c ****   *
  17:Core/Src/stm32f7xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f7xx_it.c ****   */
  19:Core/Src/stm32f7xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f7xx_it.c **** 
  21:Core/Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f7xx_it.c **** #include "main.h"
  23:Core/Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  24:Core/Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_it.c **** 
  28:Core/Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_it.c **** 
  31:Core/Src/stm32f7xx_it.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccQDIDHq.s 			page 2


  32:Core/Src/stm32f7xx_it.c **** 
  33:Core/Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f7xx_it.c **** 
  36:Core/Src/stm32f7xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f7xx_it.c **** 
  38:Core/Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f7xx_it.c **** 
  41:Core/Src/stm32f7xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f7xx_it.c **** 
  43:Core/Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_it.c **** 
  46:Core/Src/stm32f7xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_it.c **** 
  48:Core/Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_it.c **** 
  51:Core/Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_it.c **** 
  53:Core/Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f7xx_it.c **** 
  56:Core/Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f7xx_it.c **** 
  58:Core/Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f7xx_it.c **** extern TIM_HandleTypeDef htim7;
  60:Core/Src/stm32f7xx_it.c **** 
  61:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32f7xx_it.c **** 
  63:Core/Src/stm32f7xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32f7xx_it.c **** 
  65:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f7xx_it.c **** /**
  69:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32f7xx_it.c ****   */
  71:Core/Src/stm32f7xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32f7xx_it.c **** {
  28              		.loc 1 72 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
  40              	.L2:
  73:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32f7xx_it.c **** 
  75:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
ARM GAS  /tmp/ccQDIDHq.s 			page 3


  76:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32f7xx_it.c ****   while (1)
  41              		.loc 1 77 9 discriminator 1
  42 0004 FEE7     		b	.L2
  43              		.cfi_endproc
  44              	.LFE141:
  46              		.section	.text.HardFault_Handler,"ax",%progbits
  47              		.align	1
  48              		.global	HardFault_Handler
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv5-d16
  54              	HardFault_Handler:
  55              	.LFB142:
  78:Core/Src/stm32f7xx_it.c ****   {
  79:Core/Src/stm32f7xx_it.c ****   }
  80:Core/Src/stm32f7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f7xx_it.c **** }
  82:Core/Src/stm32f7xx_it.c **** 
  83:Core/Src/stm32f7xx_it.c **** /**
  84:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32f7xx_it.c ****   */
  86:Core/Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32f7xx_it.c **** {
  56              		.loc 1 87 1
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              	.LCFI2:
  63              		.cfi_def_cfa_offset 4
  64              		.cfi_offset 7, -4
  65 0002 00AF     		add	r7, sp, #0
  66              	.LCFI3:
  67              		.cfi_def_cfa_register 7
  68              	.L4:
  88:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32f7xx_it.c **** 
  90:Core/Src/stm32f7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32f7xx_it.c ****   while (1)
  69              		.loc 1 91 9 discriminator 1
  70 0004 FEE7     		b	.L4
  71              		.cfi_endproc
  72              	.LFE142:
  74              		.section	.text.MemManage_Handler,"ax",%progbits
  75              		.align	1
  76              		.global	MemManage_Handler
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu fpv5-d16
  82              	MemManage_Handler:
  83              	.LFB143:
  92:Core/Src/stm32f7xx_it.c ****   {
  93:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
ARM GAS  /tmp/ccQDIDHq.s 			page 4


  94:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f7xx_it.c ****   }
  96:Core/Src/stm32f7xx_it.c **** }
  97:Core/Src/stm32f7xx_it.c **** 
  98:Core/Src/stm32f7xx_it.c **** /**
  99:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32f7xx_it.c ****   */
 101:Core/Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32f7xx_it.c **** {
  84              		.loc 1 102 1
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88              		@ link register save eliminated.
  89 0000 80B4     		push	{r7}
  90              	.LCFI4:
  91              		.cfi_def_cfa_offset 4
  92              		.cfi_offset 7, -4
  93 0002 00AF     		add	r7, sp, #0
  94              	.LCFI5:
  95              		.cfi_def_cfa_register 7
  96              	.L6:
 103:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f7xx_it.c **** 
 105:Core/Src/stm32f7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f7xx_it.c ****   while (1)
  97              		.loc 1 106 9 discriminator 1
  98 0004 FEE7     		b	.L6
  99              		.cfi_endproc
 100              	.LFE143:
 102              		.section	.text.BusFault_Handler,"ax",%progbits
 103              		.align	1
 104              		.global	BusFault_Handler
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv5-d16
 110              	BusFault_Handler:
 111              	.LFB144:
 107:Core/Src/stm32f7xx_it.c ****   {
 108:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f7xx_it.c ****   }
 111:Core/Src/stm32f7xx_it.c **** }
 112:Core/Src/stm32f7xx_it.c **** 
 113:Core/Src/stm32f7xx_it.c **** /**
 114:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 115:Core/Src/stm32f7xx_it.c ****   */
 116:Core/Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32f7xx_it.c **** {
 112              		.loc 1 117 1
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 1, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117 0000 80B4     		push	{r7}
 118              	.LCFI6:
ARM GAS  /tmp/ccQDIDHq.s 			page 5


 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 7, -4
 121 0002 00AF     		add	r7, sp, #0
 122              	.LCFI7:
 123              		.cfi_def_cfa_register 7
 124              	.L8:
 118:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32f7xx_it.c **** 
 120:Core/Src/stm32f7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32f7xx_it.c ****   while (1)
 125              		.loc 1 121 9 discriminator 1
 126 0004 FEE7     		b	.L8
 127              		.cfi_endproc
 128              	.LFE144:
 130              		.section	.text.UsageFault_Handler,"ax",%progbits
 131              		.align	1
 132              		.global	UsageFault_Handler
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu fpv5-d16
 138              	UsageFault_Handler:
 139              	.LFB145:
 122:Core/Src/stm32f7xx_it.c ****   {
 123:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f7xx_it.c ****   }
 126:Core/Src/stm32f7xx_it.c **** }
 127:Core/Src/stm32f7xx_it.c **** 
 128:Core/Src/stm32f7xx_it.c **** /**
 129:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32f7xx_it.c ****   */
 131:Core/Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32f7xx_it.c **** {
 140              		.loc 1 132 1
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 1, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145 0000 80B4     		push	{r7}
 146              	.LCFI8:
 147              		.cfi_def_cfa_offset 4
 148              		.cfi_offset 7, -4
 149 0002 00AF     		add	r7, sp, #0
 150              	.LCFI9:
 151              		.cfi_def_cfa_register 7
 152              	.L10:
 133:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32f7xx_it.c **** 
 135:Core/Src/stm32f7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32f7xx_it.c ****   while (1)
 153              		.loc 1 136 9 discriminator 1
 154 0004 FEE7     		b	.L10
 155              		.cfi_endproc
 156              	.LFE145:
 158              		.section	.text.DebugMon_Handler,"ax",%progbits
 159              		.align	1
ARM GAS  /tmp/ccQDIDHq.s 			page 6


 160              		.global	DebugMon_Handler
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 164              		.fpu fpv5-d16
 166              	DebugMon_Handler:
 167              	.LFB146:
 137:Core/Src/stm32f7xx_it.c ****   {
 138:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f7xx_it.c ****   }
 141:Core/Src/stm32f7xx_it.c **** }
 142:Core/Src/stm32f7xx_it.c **** 
 143:Core/Src/stm32f7xx_it.c **** /**
 144:Core/Src/stm32f7xx_it.c ****   * @brief This function handles Debug monitor.
 145:Core/Src/stm32f7xx_it.c ****   */
 146:Core/Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 147:Core/Src/stm32f7xx_it.c **** {
 168              		.loc 1 147 1
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 1, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 173 0000 80B4     		push	{r7}
 174              	.LCFI10:
 175              		.cfi_def_cfa_offset 4
 176              		.cfi_offset 7, -4
 177 0002 00AF     		add	r7, sp, #0
 178              	.LCFI11:
 179              		.cfi_def_cfa_register 7
 148:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 149:Core/Src/stm32f7xx_it.c **** 
 150:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 151:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 152:Core/Src/stm32f7xx_it.c **** 
 153:Core/Src/stm32f7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 154:Core/Src/stm32f7xx_it.c **** }
 180              		.loc 1 154 1
 181 0004 00BF     		nop
 182 0006 BD46     		mov	sp, r7
 183              	.LCFI12:
 184              		.cfi_def_cfa_register 13
 185              		@ sp needed
 186 0008 5DF8047B 		ldr	r7, [sp], #4
 187              	.LCFI13:
 188              		.cfi_restore 7
 189              		.cfi_def_cfa_offset 0
 190 000c 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE146:
 194              		.section	.text.TIM7_IRQHandler,"ax",%progbits
 195              		.align	1
 196              		.global	TIM7_IRQHandler
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv5-d16
ARM GAS  /tmp/ccQDIDHq.s 			page 7


 202              	TIM7_IRQHandler:
 203              	.LFB147:
 155:Core/Src/stm32f7xx_it.c **** 
 156:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 157:Core/Src/stm32f7xx_it.c **** /* STM32F7xx Peripheral Interrupt Handlers                                    */
 158:Core/Src/stm32f7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 159:Core/Src/stm32f7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 160:Core/Src/stm32f7xx_it.c **** /* please refer to the startup file (startup_stm32f7xx.s).                    */
 161:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
 162:Core/Src/stm32f7xx_it.c **** 
 163:Core/Src/stm32f7xx_it.c **** /**
 164:Core/Src/stm32f7xx_it.c ****   * @brief This function handles TIM7 global interrupt.
 165:Core/Src/stm32f7xx_it.c ****   */
 166:Core/Src/stm32f7xx_it.c **** void TIM7_IRQHandler(void)
 167:Core/Src/stm32f7xx_it.c **** {
 204              		.loc 1 167 1
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              	.LCFI14:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 00AF     		add	r7, sp, #0
 214              	.LCFI15:
 215              		.cfi_def_cfa_register 7
 168:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 0 */
 169:Core/Src/stm32f7xx_it.c **** 
 170:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM7_IRQn 0 */
 171:Core/Src/stm32f7xx_it.c ****   HAL_TIM_IRQHandler(&htim7);
 216              		.loc 1 171 3
 217 0004 0248     		ldr	r0, .L13
 218 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 172:Core/Src/stm32f7xx_it.c ****   /* USER CODE BEGIN TIM7_IRQn 1 */
 173:Core/Src/stm32f7xx_it.c **** 
 174:Core/Src/stm32f7xx_it.c ****   /* USER CODE END TIM7_IRQn 1 */
 175:Core/Src/stm32f7xx_it.c **** }
 219              		.loc 1 175 1
 220 000a 00BF     		nop
 221 000c 80BD     		pop	{r7, pc}
 222              	.L14:
 223 000e 00BF     		.align	2
 224              	.L13:
 225 0010 00000000 		.word	htim7
 226              		.cfi_endproc
 227              	.LFE147:
 229              		.text
 230              	.Letext0:
 231              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 232              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 233              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 234              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f765xx.h"
 235              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 236              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 237              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 238              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/ccQDIDHq.s 			page 8


ARM GAS  /tmp/ccQDIDHq.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
     /tmp/ccQDIDHq.s:17     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccQDIDHq.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccQDIDHq.s:47     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccQDIDHq.s:54     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccQDIDHq.s:75     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccQDIDHq.s:82     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccQDIDHq.s:103    .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccQDIDHq.s:110    .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccQDIDHq.s:131    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccQDIDHq.s:138    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccQDIDHq.s:159    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccQDIDHq.s:166    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccQDIDHq.s:195    .text.TIM7_IRQHandler:0000000000000000 $t
     /tmp/ccQDIDHq.s:202    .text.TIM7_IRQHandler:0000000000000000 TIM7_IRQHandler
     /tmp/ccQDIDHq.s:225    .text.TIM7_IRQHandler:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_TIM_IRQHandler
htim7
