# Reading C:/Programas/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do MEF_TX_UART_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\Programas\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\Programas\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/rodri/Documents/Tesis/Archivos_VHDL/mef_tx_uart.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mef_tx_uart
# -- Compiling architecture arch_mef_tx_uart of mef_tx_uart
# 
# vcom -93 -work work {C:/Users/rodri/Documents/Tesis/MEF_TX_UART/../Archivos_VHDL/tb_mef_tx_uart.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.package_tesis.
# 
# ** Error: C:/Users/rodri/Documents/Tesis/MEF_TX_UART/../Archivos_VHDL/tb_mef_tx_uart.vhd(5): (vcom-1195) Cannot find expanded name "work.package_tesis".
# 
# ** Error: C:/Users/rodri/Documents/Tesis/MEF_TX_UART/../Archivos_VHDL/tb_mef_tx_uart.vhd(5): Unknown expanded name.
# ** Error: C:/Users/rodri/Documents/Tesis/MEF_TX_UART/../Archivos_VHDL/tb_mef_tx_uart.vhd(7): VHDL Compiler exiting
# ** Error: C:/Programas/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./MEF_TX_UART_run_msim_rtl_vhdl.do line 10
# C:/Programas/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/rodri/Documents/Tesis/MEF_TX_UART/../Archivos_VHDL/tb_mef_tx_uart.vhd}"
vcom -reportprogress 300 -work work C:/Users/rodri/Documents/Tesis/Archivos_VHDL/mef_tx_uart.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mef_tx_uart
# -- Compiling architecture arch_mef_tx_uart of mef_tx_uart
vcom -reportprogress 300 -work work C:/Users/rodri/Documents/Tesis/Archivos_VHDL/package_tesis.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package package_tesis
vcom -reportprogress 300 -work work C:/Users/rodri/Documents/Tesis/Archivos_VHDL/tb_mef_tx_uart.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package package_tesis
# -- Compiling entity tb_mef_tx_uart
# -- Compiling architecture arch_tb_mef_tx_uart of tb_mef_tx_uart
vcom -reportprogress 300 -work work C:/Users/rodri/Documents/Tesis/Archivos_VHDL/mef_tx_uart.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mef_tx_uart
# -- Compiling architecture arch_mef_tx_uart of mef_tx_uart
vcom -reportprogress 300 -work work C:/Users/rodri/Documents/Tesis/Archivos_VHDL/package_tesis.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package package_tesis
vcom -reportprogress 300 -work work C:/Users/rodri/Documents/Tesis/Archivos_VHDL/tb_mef_tx_uart.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package package_tesis
# -- Compiling entity tb_mef_tx_uart
# -- Compiling architecture arch_tb_mef_tx_uart of tb_mef_tx_uart
vsim work.tb_mef_tx_uart
# vsim work.tb_mef_tx_uart 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.package_tesis
# Loading work.tb_mef_tx_uart(arch_tb_mef_tx_uart)
# Loading work.mef_tx_uart(arch_mef_tx_uart)
add wave -position insertpoint  \
sim:/tb_mef_tx_uart/clk \
sim:/tb_mef_tx_uart/rst \
sim:/tb_mef_tx_uart/dato \
sim:/tb_mef_tx_uart/tx
run -all
add wave -position insertpoint  \
sim:/tb_mef_tx_uart/inst_mef_tx_uart/estado
add wave -position insertpoint  \
sim:/tb_mef_tx_uart/inst_mef_tx_uart/clk \
sim:/tb_mef_tx_uart/inst_mef_tx_uart/rst \
sim:/tb_mef_tx_uart/inst_mef_tx_uart/dato \
sim:/tb_mef_tx_uart/inst_mef_tx_uart/tx \
sim:/tb_mef_tx_uart/inst_mef_tx_uart/estado
run -all
