// Seed: 3124741629
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    output wire id_4,
    output tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri1 id_9
);
  wire [1 'b0 : ""] id_11;
  wire ["" : -1] id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_5 = 32'd62,
    parameter id_6 = 32'd70
) (
    output supply0 id_0,
    input supply0 id_1,
    input wor _id_2,
    input wire id_3
);
  logic [id_2 : 1] _id_5;
  ;
  logic _id_6;
  wire [id_5 : id_6] id_7 = id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
