library IEEE;
use IEEE.std_logic_1164.all;

entity Identifica3Individuos is

    port(L1 : in std_logic_vector(4 downto 0);
			L2 : in std_logic_vector(4 downto 0);
			L3 : in std_logic_vector(4 downto 0);
			
			C_L1 : in std_logic_vector(4 downto 0);
			C_L2 : in std_logic_vector(4 downto 0);
			C_L3 : in std_logic_vector(4 downto 0);
			
			D1 : in std_logic_vector(3 downto 0);
			D2 : in std_logic_vector(3 downto 0);
			D3 : in std_logic_vector(3 downto 0);
			
			C_D1 : in std_logic_vector(3 downto 0);
			C_D2 : in std_logic_vector(3 downto 0);
			C_D3 : in std_logic_vector(3 downto 0);
			
			--S_L : buffer std_logic;    
			--S_D : buffer std_logic);    
			
			Xa : out std_logic;
			Xb : out std_logic;
			Xc : out std_logic);
         


end Identifica3Individuos;