

================================================================
== Vitis HLS Report for 'AWGN_1'
================================================================
* Date:           Fri Jun 17 13:16:11 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  27.335 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      810|      810|  32.400 us|  32.400 us|  810|  810|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                           |                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |              Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_seedInitialization_fu_58               |seedInitialization               |      629|      629|  25.160 us|  25.160 us|  629|  629|       no|
        |grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72  |AWGN_1_Pipeline_VITIS_LOOP_15_1  |      178|      178|   7.120 us|   7.120 us|  178|  178|       no|
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   144|   10245|   18285|    -|
|Memory           |        6|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     220|    -|
|Register         |        -|     -|     152|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        6|   144|   10397|   18507|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     5|       1|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+-----+-------+-------+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------------+---------------------------------+---------+-----+-------+-------+-----+
    |grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72  |AWGN_1_Pipeline_VITIS_LOOP_15_1  |        0|  141|  10047|  17882|    0|
    |grp_seedInitialization_fu_58               |seedInitialization               |        0|    3|    198|    403|    0|
    +-------------------------------------------+---------------------------------+---------+-----+-------+-------+-----+
    |Total                                      |                                 |        0|  144|  10245|  18285|    0|
    +-------------------------------------------+---------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                 Memory                 |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |rngMT19937ICN_1_i_U                     |AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W                        |        1|  0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_3_i_U                     |AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W                        |        1|  0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_U   |Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_U  |Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W  |        2|  0|   0|    0|   512|   32|     1|        16384|
    +----------------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                   |                                                              |        6|  0|   0|    0|  2048|  128|     4|        65536|
    +----------------------------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |SNR_blk_n                                      |   9|          2|    1|          2|
    |ap_NS_fsm                                      |  26|          5|    1|          5|
    |ap_done                                        |   9|          2|    1|          2|
    |channel_out_read                               |   9|          2|    1|          2|
    |noise_out_write                                |   9|          2|    1|          2|
    |real_start                                     |   9|          2|    1|          2|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_address0  |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_ce1       |   9|          2|    1|          2|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_d0        |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_even_0_V_we0       |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address0   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_address1   |  14|          3|    9|         27|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0        |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1        |  14|          3|    1|          3|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_d0         |  14|          3|   32|         96|
    |rngMT19937ICN_uniformRNG_mt_odd_0_V_we0        |  14|          3|    1|          3|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 220|         47|  103|        305|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |SNR_read_reg_103                                        |  16|   0|   16|          0|
    |ap_CS_fsm                                               |   4|   0|    4|          0|
    |ap_done_reg                                             |   1|   0|    1|          0|
    |grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |grp_seedInitialization_fu_58_ap_start_reg               |   1|   0|    1|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108              |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113              |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118              |  32|   0|   32|          0|
    |rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123              |  32|   0|   32|          0|
    |start_once_reg                                          |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 152|   0|  152|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|        AWGN.1|  return value|
|SNR_dout             |   in|   16|     ap_fifo|           SNR|       pointer|
|SNR_empty_n          |   in|    1|     ap_fifo|           SNR|       pointer|
|SNR_read             |  out|    1|     ap_fifo|           SNR|       pointer|
|channel_out_dout     |   in|   16|     ap_fifo|   channel_out|       pointer|
|channel_out_empty_n  |   in|    1|     ap_fifo|   channel_out|       pointer|
|channel_out_read     |  out|    1|     ap_fifo|   channel_out|       pointer|
|noise_out_din        |  out|   16|     ap_fifo|     noise_out|       pointer|
|noise_out_full_n     |   in|    1|     ap_fifo|     noise_out|       pointer|
|noise_out_write      |  out|    1|     ap_fifo|     noise_out|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

