Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 18 21:47:27 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            8 |
| Yes          | No                    | No                     |              21 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             134 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                   Enable Signal                                   |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                   | reset_cond/M_reset_cond_in                                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_463761415[4].io_button_cond/D_ctr_q[0]_i_2_n_0           | alu_manual/forLoop_idx_0_463761415[4].io_button_cond/sync/clear             |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_463761415[1].io_button_cond/D_ctr_q[0]_i_2__2_n_0        | alu_manual/forLoop_idx_0_463761415[1].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_463761415[2].io_button_cond/D_ctr_q[0]_i_2__1_n_0        | alu_manual/forLoop_idx_0_463761415[2].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_463761415[3].io_button_cond/D_ctr_q[0]_i_2__0_n_0        | alu_manual/forLoop_idx_0_463761415[3].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_463761415[0].io_button_cond/D_ctr_q[0]_i_2__3_n_0        | alu_manual/forLoop_idx_0_463761415[0].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/FSM_onehot_D_states_q_reg_n_0_[3]                                      | reset_cond/Q[0]                                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | alu_manual/FSM_onehot_D_states_q_reg_n_0_[4]                                      | reset_cond/Q[0]                                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | alu_manual/FSM_onehot_D_states_q_reg_n_0_[2]                                      | reset_cond/Q[0]                                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | alu_manual/FSM_onehot_D_states_q_reg_n_0_[1]                                      | reset_cond/Q[0]                                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG |                                                                                   |                                                                             |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG |                                                                                   | alu_manual/seg/ctr/D_ctr_q[0]_i_1__4_n_0                                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_463761415[1].io_button_cond/FSM_onehot_D_states_q_reg[2] |                                                                             |               11 |             21 |         1.91 |
+----------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


