timestamp 1701694680
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use inv_32_test inv_32_test_2 1 0 2816 0 1 0
use inv_32_test inv_32_test_1 1 0 -1280 0 1 0
node "m1_502_n2187#" 1 104.401 502 -2187 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6438 502 0 0 0 0 0 0 0 0 0 0
node "a_584_n2171#" 58 81.5178 584 -2171 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4060 256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_502_n2187#" "a_584_n2171#" 3.70847
cap "inv_32_test_2/inv_16_test_1/m1_364_175#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" 21.4613
cap "inv_32_test_2/inv_16_test_1/m1_364_175#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" 33.2959
cap "inv_32_test_2/inv_16_test_1/a_446_191#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" 2.67148
cap "inv_32_test_2/inv_16_test_1/m1_364_175#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" -0.55526
cap "inv_32_test_2/inv_16_test_1/a_446_191#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" -2.04128
cap "inv_32_test_2/inv_16_test_1/a_446_191#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" 3.00297
cap "inv_32_test_2/inv_16_test_1/a_446_191#" "inv_32_test_2/inv_16_test_1/m1_364_175#" 21.3181
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" -28.1921
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" -58.9595
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" -7.08616
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" "inv_32_test_2/inv_16_test_1/a_446_191#" 1.00688
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" "inv_32_test_2/inv_16_test_1/a_446_191#" -3.08329
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" "inv_32_test_2/inv_16_test_1/a_446_191#" 0.670951
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" -22.8955
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" -51.2328
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" -6.73549
cap "inv_32_test_2/inv_16_test_1/a_446_191#" "inv_32_test_2/inv_16_test_1/m1_364_175#" 21.3181
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" "inv_32_test_2/inv_16_test_1/m1_364_175#" 18.4291
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" "inv_32_test_2/inv_16_test_1/m1_364_175#" 28.5344
cap "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" "inv_32_test_2/inv_16_test_1/m1_364_175#" -0.588976
merge "inv_32_test_2/VSUBS" "inv_32_test_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv_32_test_1/VSUBS" "VSUBS"
merge "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/m1_n202_1539#" "inv_32_test_2/inv_16_test_1/m1_364_175#" -144.144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -116 0 0 0 0 0 0 0 0 0 0
merge "inv_32_test_2/inv_16_test_1/m1_364_175#" "inv_32_test_1/inv_16_test_0/m1_364_175#"
merge "inv_32_test_1/inv_16_test_0/m1_364_175#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/m1_n202_1539#"
merge "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/m1_n202_1539#" "m1_502_n2187#"
merge "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2/VSS" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2/VSS" -209.157 0 0 0 0 0 0 0 0 -4872 -284 -5796 -344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8924 -596 -11932 -648 0 0 0 0 0 0 0 0 0 0
merge "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2/VSS" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS"
merge "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VSS" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1/VSS"
merge "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2/VDD" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2/VDD" -316.021 0 0 0 0 -76800 -1168 0 0 -5796 -344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5796 -344 -6300 -352 0 0 0 0 0 0 0 0 0 0
merge "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2/VDD" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD"
merge "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VDD" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1/VDD"
merge "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/x2/VREF" "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2/VREF" -161.617 0 0 0 0 0 0 0 0 0 0 -9744 -452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5984 -420 -12882 -742 0 0 0 0 0 0 0 0 0 0
merge "inv_32_test_1/inv_16_test_0/inv_8_test_1/inv_4_test_1/inv_2_test_0/x2/VREF" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF"
merge "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x2/VREF" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/x1/VREF"
merge "inv_32_test_1/inv_16_test_0/inv_8_test_0/inv_4_test_0/inv_2_test_0/a_599_2591#" "inv_32_test_2/inv_16_test_1/a_446_191#" -123.214 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv_32_test_2/inv_16_test_1/a_446_191#" "inv_32_test_1/inv_16_test_0/a_446_191#"
merge "inv_32_test_1/inv_16_test_0/a_446_191#" "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/a_599_2591#"
merge "inv_32_test_2/inv_16_test_1/inv_8_test_1/inv_4_test_1/inv_2_test_1/a_599_2591#" "a_584_n2171#"
