// Seed: 1395606623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2
    , id_22,
    output wor id_3,
    input supply0 id_4,
    inout supply0 id_5,
    input tri id_6,
    output supply1 id_7
    , id_23,
    output wand id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    input wire id_14,
    input tri id_15,
    input supply0 id_16,
    input wire id_17,
    output supply1 id_18,
    output uwire id_19,
    input supply1 id_20
);
  generate
    begin
      wire id_24;
      id_25(
          id_20, 1
      );
    end
    wand id_26 = (1'b0) || 1;
    wire id_27;
    wire id_28, id_29;
    assign id_23 = 1;
  endgenerate
  assign id_26 = id_26;
  module_0(
      id_28, id_29, id_28, id_23, id_29, id_22, id_27
  );
endmodule
