# do actividad04.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:32 on Feb 16,2020
# vlog -work work actividad04.vo 
# -- Compiling module adder8B
# 
# Top level modules:
# 	adder8B
# End time: 12:38:32 on Feb 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:38:32 on Feb 16,2020
# vlog -work work adder8B.vwf.vt 
# -- Compiling module adder8B_vlg_vec_tst
# 
# Top level modules:
# 	adder8B_vlg_vec_tst
# End time: 12:38:32 on Feb 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.adder8B_vlg_vec_tst 
# Start time: 12:38:32 on Feb 16,2020
# Loading work.adder8B_vlg_vec_tst
# Loading work.adder8B
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : adder8B.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /adder8B_vlg_vec_tst
# End time: 12:38:32 on Feb 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
