Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/My Documents/GitHub/Digital-system-avengers/Project/Main/MainTx_tb_isim_beh.exe -prj D:/My Documents/GitHub/Digital-system-avengers/Project/Main/MainTx_tb_beh.prj work.MainTx_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/My Documents/GitHub/Digital-system-avengers/Project/Main/../UART_Transmitter/uart_tx.vhd" into library work
Parsing VHDL file "D:/My Documents/GitHub/Digital-system-avengers/Project/Main/../seve_segment/uart_7segment.vhd" into library work
Parsing VHDL file "D:/My Documents/GitHub/Digital-system-avengers/Project/Main/Main.vhd" into library work
Parsing VHDL file "D:/My Documents/GitHub/Digital-system-avengers/Project/Main/MainTx_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity SevenSegment [sevensegment_default]
Compiling architecture behavior of entity UART_TX [\UART_TX(416)\]
Compiling architecture behavioral of entity Main [main_default]
Compiling architecture behavior of entity maintx_tb
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable D:/My Documents/GitHub/Digital-system-avengers/Project/Main/MainTx_tb_isim_beh.exe
Fuse Memory Usage: 34868 KB
Fuse CPU Usage: 499 ms
