

================================================================
== Vivado HLS Report for 'image_filter_SubS'
================================================================
* Date:           Fri Sep 11 21:49:25 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|      4.64|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2077921|    1|  2077921|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2077920| 3 ~ 1924 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1921|         3|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     86|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      70|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      70|    110|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_154_p2            |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_169_p2            |     +    |      0|  0|  11|          11|           1|
    |p_Val2_20_fu_179_p2      |     +    |      0|  0|   9|           7|           9|
    |p_Val2_23_fu_201_p2      |     +    |      0|  0|   9|           7|           9|
    |p_Val2_s_fu_223_p2       |     +    |      0|  0|   9|           7|           9|
    |dst_data_stream_0_V_din  |  Select  |      0|  0|   8|           1|           1|
    |dst_data_stream_1_V_din  |  Select  |      0|  0|   8|           1|           1|
    |dst_data_stream_2_V_din  |  Select  |      0|  0|   8|           1|           1|
    |exitcond7_i_fu_149_p2    |   icmp   |      0|  0|   5|          12|          12|
    |exitcond8_i_fu_164_p2    |   icmp   |      0|  0|   5|          12|          12|
    |ap_sig_bdd_100           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_114           |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_63            |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  86|          73|          59|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2  |   1|          2|    1|          2|
    |p_7_i_reg_134          |  11|          2|   11|         22|
    |p_i_reg_123            |  11|          2|   11|         22|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  24|         11|   24|         51|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond8_i_reg_281_pp0_it1  |   1|   0|    1|          0|
    |exitcond8_i_reg_281                       |   1|   0|    1|          0|
    |i_V_reg_276                               |  11|   0|   11|          0|
    |p_7_i_reg_134                             |  11|   0|   11|          0|
    |p_Val2_21_reg_295                         |   8|   0|    8|          0|
    |p_Val2_24_reg_305                         |   8|   0|    8|          0|
    |p_Val2_26_reg_315                         |   8|   0|    8|          0|
    |p_i_reg_123                               |  11|   0|   11|          0|
    |tmp_82_reg_300                            |   1|   0|    1|          0|
    |tmp_84_reg_310                            |   1|   0|    1|          0|
    |tmp_reg_290                               |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  70|   0|   70|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  image_filter_SubS  | return value |
|src_rows_V_read              |  in |   12|   ap_none  |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12|   ap_none  |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1|   ap_fifo  | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1|   ap_fifo  | src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1|   ap_fifo  | src_data_stream_2_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1|   ap_fifo  | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1|   ap_fifo  | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1|   ap_fifo  | dst_data_stream_2_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

