# CD2T-100
[![Build Status](https://travis-ci.org/battila7/cd2t-100.svg?branch=master)](https://travis-ci.org/battila7/cd2t-100)
[![Codacy Badge](https://api.codacy.com/project/badge/grade/80e52b78ba7241e697ce5d0407f5fac8)](https://www.codacy.com/app/bagossyattila/cd2t-100)
[![Codacy Badge](https://api.codacy.com/project/badge/coverage/80e52b78ba7241e697ce5d0407f5fac8)](https://www.codacy.com/app/bagossyattila/cd2t-100)

**C**ompletely **D**ifferent **T**han **T**IS**-100**
 
## Brief
CD2T-100 is a Java implementation of a TIS-100-like CPU released under the MIT license. 

If you don't know TIS-100 yet, check it out at here:
[TIS-100 by Zachtronics](http://www.zachtronics.com/tis-100/)

## Functionality
### What'll be left out
* Stack memory nodes
* Image drawing capabilities

### What's planned
* Preprocessor rules
* Custom instructions can be developed in Java
* Registers over `ACC` and `BAK`

For more information, please check the Wiki and the Javadoc.
