$date
	Sun Oct 12 06:35:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module encoder_4_t0_2_tb $end
$var wire 1 ! b $end
$var wire 1 " a $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
0#
1"
1!
$end
#5
0"
0&
1%
#10
0!
1"
0%
1$
#15
0"
0$
1#
