<profile>

<section name = "Vivado HLS Report for 'hopfield_routing'" level="0">
<item name = "Date">Mon Jul 12 18:07:24 2021
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">hopfield_routing</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.684 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">145, 2385, 1.450 us, 23.850 us, 145, 2385, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">144, 2384, 18 ~ 298, -, -, 8, no</column>
<column name=" + Loop 1.1">16, 296, 2 ~ 37, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 120, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 12, 1460, 2733, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 234, -</column>
<column name="Register">-, -, 231, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="hopfield_routing_CRTL_BUS_s_axi_U">hopfield_routing_CRTL_BUS_s_axi, 0, 0, 74, 104, 0</column>
<column name="hopfield_routing_bkb_U1">hopfield_routing_bkb, 0, 2, 205, 390, 0</column>
<column name="hopfield_routing_cud_U2">hopfield_routing_cud, 0, 3, 143, 321, 0</column>
<column name="hopfield_routing_dEe_U3">hopfield_routing_dEe, 0, 0, 761, 994, 0</column>
<column name="hopfield_routing_eOg_U4">hopfield_routing_eOg, 0, 7, 277, 924, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_161_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln25_fu_194_p2">+, 0, 0, 15, 6, 6</column>
<column name="i_fu_182_p2">+, 0, 0, 13, 4, 1</column>
<column name="x_fu_143_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln17_fu_137_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln19_fu_176_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="icmp_ln21_fu_188_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="xor_ln25_fu_207_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="V_Addr_A_orig">15, 3, 32, 96</column>
<column name="V_Din_A">15, 3, 32, 96</column>
<column name="V_WEN_A">9, 2, 4, 8</column>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="i_0_reg_102">9, 2, 4, 8</column>
<column name="x_0_reg_90">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="U_1_load_reg_258">32, 0, 32, 0</column>
<column name="V_addr_reg_231">6, 0, 6, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="i_0_reg_102">4, 0, 4, 0</column>
<column name="i_reg_239">4, 0, 4, 0</column>
<column name="icmp_ln21_reg_244">1, 0, 1, 0</column>
<column name="shl_ln_reg_226">3, 0, 6, 3</column>
<column name="tmp_4_reg_283">32, 0, 32, 0</column>
<column name="tmp_5_reg_288">32, 0, 32, 0</column>
<column name="tmp_i_i_reg_278">32, 0, 32, 0</column>
<column name="x_0_reg_90">4, 0, 4, 0</column>
<column name="x_assign_reg_273">32, 0, 32, 0</column>
<column name="x_reg_221">4, 0, 4, 0</column>
<column name="zext_ln25_reg_248">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, pointer</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, hopfield_routing, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, hopfield_routing, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, hopfield_routing, return value</column>
<column name="V_Addr_A">out, 32, bram, V, array</column>
<column name="V_EN_A">out, 1, bram, V, array</column>
<column name="V_WEN_A">out, 4, bram, V, array</column>
<column name="V_Din_A">out, 32, bram, V, array</column>
<column name="V_Dout_A">in, 32, bram, V, array</column>
<column name="V_Clk_A">out, 1, bram, V, array</column>
<column name="V_Rst_A">out, 1, bram, V, array</column>
<column name="U_1_Addr_A">out, 32, bram, U_1, array</column>
<column name="U_1_EN_A">out, 1, bram, U_1, array</column>
<column name="U_1_WEN_A">out, 4, bram, U_1, array</column>
<column name="U_1_Din_A">out, 32, bram, U_1, array</column>
<column name="U_1_Dout_A">in, 32, bram, U_1, array</column>
<column name="U_1_Clk_A">out, 1, bram, U_1, array</column>
<column name="U_1_Rst_A">out, 1, bram, U_1, array</column>
</table>
</item>
</section>
</profile>
