

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_loadbias0'
================================================================
* Date:           Tue Oct 12 03:34:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.236 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadbias0  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     61|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln73_fu_77_p2                 |         +|   0|  0|  12|           4|           1|
    |ap_condition_105                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln73_fu_71_p2                |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  25|          10|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |S_AXIS_V_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|    4|          8|
    |i_fu_40               |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  36|          8|   10|         20|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_40      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadbias0|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadbias0|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadbias0|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadbias0|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadbias0|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  mlp_dance3_Pipeline_loadbias0|  return value|
|S_AXIS_V_TVALID  |   in|    1|        axis|                       S_AXIS_V|       pointer|
|S_AXIS_V_TDATA   |   in|   64|        axis|                       S_AXIS_V|       pointer|
|S_AXIS_V_TREADY  |  out|    1|        axis|                       S_AXIS_V|       pointer|
|bias_0_address0  |  out|    7|   ap_memory|                         bias_0|         array|
|bias_0_ce0       |  out|    1|   ap_memory|                         bias_0|         array|
|bias_0_we0       |  out|    1|   ap_memory|                         bias_0|         array|
|bias_0_d0        |  out|   32|   ap_memory|                         bias_0|         array|
+-----------------+-----+-----+------------+-------------------------------+--------------+

