<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html dir="ltr" lang="en-us">

<head>
<link href="../SM_Website_Style/SM_css.css" rel="stylesheet" type="text/css">

  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>Website of Prof. Saraju P. Mohanty</title>
</head>


<body>
<div class="container">
<div align="center"><br style="font-family: Helvetica,Arial,sans-serif;"> </div>
  <header>
    <div class="primary_header_home">
      <h1 class="title"> Welcome to Website of Prof. Saraju P. Mohanty </h1>
    </div>
    
    <nav class="secondary_header_home" id="menu">
      <ul>
        <li><a href="../index.html">Home</a></li>
        <li><a href="../Contact_Information.html">Contact</a></li>
        <li><a href="../CV_Resume.html">CV/Resume</a></li>
        <li><a href="../Projects.html">Projects</a></li>
        <li><a href="../Patents.html">Patents</a></li>
        <li><a href="../Books.html">Books</a></li>
        <li><a href="../Publications.html">Publications</a></li>
        <li><a href="../Presentations.html">Presentations</a></li>
        <li><a href="../Awards_and_Honors.html">Awards/Honors</a></li>
        <li><a href="../Professional_Leadership.html">Leadership</a></li>
        <li><a href="../Research.html">Research</a></li>
        <li><a href="../Teaching.html">Teaching</a></li>
        <li><a href="../Mentoring.html">Mentoring</a></li>
        <li><a href="../Philanthrophic_and_Outreach.html">Outreach</a></li>
 		<li><a href="../News.html">News</a></li>
       <!-- <li><a href="Journal_Conference_Links.html">Journal/Conference Links</a></li>-->
      </ul>
    </nav>
  </header>
  
  <section>
<br style="font-family: Helvetica,Arial,sans-serif;">
<div style="text-align: justify; font-family: Helvetica,Arial,sans-serif;"><span style="color: red;">©
Copyright Notice: </span>The contributing authors include the documents
contained in these directories/web pages as a means to ensure timely
dissemination of scholarly and technical work on a non-commercial basis.
Copyright and all rights therein are maintained by the authors or by other
copyright holders, notwithstanding that they have offered their works here
electronically. It is understood that all persons copying this information will
adhere to the terms and constraints invoked by each author's copyright. These
works may not be reposted without the explicit permission of the copyright
holder.<br>
</div>
<hr style="width: 100%; height: 2px; font-family: Helvetica,Arial,sans-serif;">


<br style="font-family: Helvetica,Arial,sans-serif;">
<big style="font-weight: bold; color: rgb(51, 51, 255); font-family: Helvetica,Arial,sans-serif;"><big><big>Publications -- 2014:</big></big></big><br style="font-family: Helvetica,Arial,sans-serif;">
<ol style="text-align: justify; font-family: Helvetica,Arial,sans-serif;">
  
 <li>
  O. Okobiah, <span style="font-weight: bold;">S. P. Mohanty</span>, and E. Kougianos, “<a href="../Publications_Journals/2014/Mohanty_TVLSI_2014Apr.pdf">Fast Layout Optimization through Simple Kriging Metamodeling: A Sense Amplifier Case Study</a>”, <span style="font-style: italic;">IEEE Transactions on Very Large Scale Integration Systems (TVLSI)</span>, Volume 22, Issue 4, April 2014, pp. 932--937.
 </li>
  
  <li>
<strong>S. P. Mohanty</strong> and E. Kougianos, &ldquo;<a href="../Publications_Journals/2014/Mohanty_TSM_2014Feb.pdf">Incorporating Manufacturing Process Variation Awareness in  Fast Design Optimization of Nanoscale CMOS VCOs</a>&rdquo;, <em>IEEE </em><em>Transactions on Semiconductor Manufacturing  (TSM)</em>,  Volume 27, Issue 1, February 2014, pp. 22--31.
</li>

  <li><strong>S. P. Mohanty</strong> and E. Kougianos, &ldquo;<a href="../Publications_Journals/2014/Mohanty_ALOG_2014Jun.pdf">Polynomial Metamodel Based  Fast Optimization of Nano-CMOS Oscillator Circuits</a>&rdquo;, <em>Springer  Analog Integrated Circuits and Signal Processing Journal</em>, Volume 79, Issue 3, June 2014, pp. 437--453.<a href="../../Do_Not_Delete/Curriculum_Vitae/Mohanty_Curriculum_Vitae.pdf"></a></li>
  
  <li><span style="font-weight: bold;">S. P. Mohanty</span>, M.
    Gomathisankaran, and E. Kougianos, “<a href="../Publications_Journals/2014/Mohanty_Elsevier-COMPELECENG_2014Jan.pdf">Variability-Aware Architecture
  Level Optimization Techniques for Robust Nanoscale Chip Design</a>”, <span style="font-style: italic;">Elsevier International Journal on Computers and Electrical Engineering (IJCEE)</span>,   Volume 40, Issue 1, January 2014, pp. 168--193.</li>
  <li>O. Okobiah,<strong> S. P. Mohanty</strong>,  and E. Kougianos, &ldquo;<a href="../Publications_Journals/2014/Mohanty_Elsevier-VLSI-Integration_2014Mar.pdf">Nano-CMOS Thermal Sensor Design Optimization for Efficient  Temperature Measurement</a>&rdquo;, <em>Elsevier The VLSI Integration Journal</em>, Volume 47, Issue 2, March 2014, pp. 195--203.</li>
  <li>A. Khan, <strong>S. P. Mohanty</strong>, and E. Kougianos, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_ISQED2014_GFET-Oscillator.pdf">Statistical  Process Variation Analysis of a Graphene FET based LC-VCO for WLAN Applications</a>&rdquo;, in <em>Proceedings  of the 15th  International Symposium on Quality Electronic Design (ISQED)</em>,  2014, pp. 569--574. (<strong>blind  review</strong>)</li>
  <li>D. Ghai, <strong>S. P. Mohanty</strong>, G. Thakral, and O.  Okobiah, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_GLSVLSI2014_FinFET.pdf">Variability-Aware DG FinFET-based Current Mirrors</a>&rdquo;, in <em>Proceedings  of the 23rd  ACM Great Lakes Symposium on VLSI (GLSVLSI)</em>, 2014, pp. 347--352. (<strong>blind review</strong>, 29 regular papers and 20 short papers accepted out of 179 submissions, acceptance rate - 27.4%)</li>
  <li>O. Okobiah, <strong>S. P. Mohanty</strong>, and E. Kougianos, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_ISQED2014_Kriging-ANN.pdf">Kriging  Bootstrapped Neural Network Training for Fast and Accurate Process Variation  Analysis</a>&rdquo;, in <em>Proceedings of the 15th International Symposium on Quality  Electronic Design (ISQED)</em>, 2014, pp. 365--372. (<strong>blind review</strong>)</li>
  <li>D. Roy, P. Ghosal,  and <strong>S. P. Mohanty</strong>, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_ISVLSI2014_3D-FuzzRoute.pdf">FuzzRoute: A Method For Thermally Efficient Congestion Free Global Routing in 3D ICs</a>&rdquo;, in <em>Proceedings of the 13th IEEE Computer  Society Annual Symposium on VLSI (ISVLSI)</em>, 2014, pp. 71--76. (<strong>blind review</strong>, 56 regular papers  accepted out of 164 submissions, acceptance rate - 34.1%)</li>
  <li>E. Agu, <strong>S. P. Mohanty</strong>, E. Kougianos and M.  Gautam, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_GLSVLSI2014_Memristor.pdf">Simscape Based Design Flow for Memristor Based Programmable  Oscillators</a>&rdquo;, in <em>Proceedings of the 23rd ACM  Great Lakes Symposium on VLSI (GLSVLSI)</em>, 2014, pp. 223--224. (<strong>blind review</strong>, 29 regular papers, 20 short papers, and 27 poster papers accepted out of 179 submissions, acceptance rate - 42.4%)</li>
  <li>T. S. Das, P.  Ghosal, <strong>S. P. Mohanty</strong>, and E.  Kougianos, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_GLSVLSI2014_NoC-Arch-Routing.pdf">A Performance Enhancing Hybrid Locally Mesh Globally Star NoC  Topology</a>&rdquo;, in <em>Proceedings of the 23rd ACM Great Lakes Symposium on VLSI  (GLSVLSI)</em>, 2014, pp. 69--70. (<strong>blind review</strong>, 29 regular papers, 20 short papers, and 27 poster papers accepted out of 179 submissions, acceptance rate - 42.4%)</li>
  <li>A. Bose, P.  Ghosal, and <strong>S. P. Mohanty</strong>, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_ISVLSI2014_3D-NoC-BFT.pdf">A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing</a>&rdquo;, in <em>Proceedings of the 13th IEEE  Computer Society Annual Symposium on VLSI (ISVLSI)</em>, 2014, pp. 136--141. (<strong>blind review</strong>, 56 regular papers  and 25 poster papers accepted out of 164 submissions, acceptance rate - 49.4%)</li>
  <li>S. Ghosh, P.  Ghosal, N. Das, <strong>S. P. Mohanty</strong>, and  O. Okobiah, &ldquo;<a href="../Publications_Conferences/2014/Mohanty_ISVLSI2014_Serial-Encoding.pdf">Data Correlation Aware Serial Encoding for Low Switching Power On-Chip Communication</a>&rdquo;, in <em>Proceedings  of the 13th IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</em>, 2014,  pp. 124--129. (<strong>blind  review</strong>, 56 regular papers  and 25 poster papers accepted out of 164 submissions, acceptance rate - 49.4%)</li>
  <li><span class="MsoNormal" style="text-align: justify;">O. Okobiah, <span class="MsoNormal" style="text-align: justify;"><strong>S. P. Mohanty</strong>, </span>and E. Kougianos, &quot;<a href="../Publications_Conferences/2014/Mohanty_ISVLSI2014_Kriging.pdf">Exploring Kriging for Fast and Accurate Design Optimization of Nanoscale Analog Circuits</a>&quot;, in <em>Proceedings of the 13th IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</em>, 2014, pp. 244--247.</span> (<span class="MsoNormal" style="text-align: justify;">Ph.D. Forum</span>)</li>
  <li>D. Ghosh, P. Ghosal, and <strong>S. P. Mohanty</strong>, &quot;<a href="../Publications_Conferences/2014/Mohanty_ICIT2014.pdf">A Highly Parameterizable Simulator for Performance Analysis of NoC Architectures</a>&quot;, in <em>Proceedings of the 13th International Conference on Information Technology (ICIT)</em>, pp. 311--315, 2014. (<strong>blind  review</strong>, 68 papers accepted out of 186 submissions, acceptance rate - 36.5%)
  </li>

<li class="MsoNormal" style="text-align: justify;"><span class="MsoNormal" style="text-align: justify;">O. Okobiah, <strong>S. P. Mohanty</strong>, and E. Kougianos, &quot;<a style="color: #1823EC" href="../Publications_Conferences/2014/Mohanty_TexasWISE_2014_Kriging.pdf">Exploring Kriging for Fast and Accurate Design Optimization of Nanoscale Analog Circuits</a>&quot;,  Poster,<em> IEEE Texas Workshop on Integrated System Exploration (TexasWISE)</em>, University of Texas at Austin, Texas, March 21, 2014.</span>  
</li>

<li class="MsoNormal" style="text-align: justify;"><span class="MsoNormal" style="text-align: justify;">P. Ghosal and <strong>S. P. Mohanty</strong>, &quot;<a style="color: #1823EC" href="../Publications_Conferences/2014/Mohanty_TexasWISE_2014_3D_NoC.pdf">Architectural and Layout Level Optimization of Performance Centric 3D Nanosystem Design</a>&quot;, Poster,<em> IEEE Texas Workshop on Integrated System Exploration (TexasWISE)</em>, University of Texas at Austin, Texas, March 21, 2014.</span>
</li>

</ol>


<hr style="width: 100%; height: 2px; font-family: Helvetica,Arial,sans-serif;">


<p style="font-family: Helvetica,Arial,sans-serif;" align="left"> <font color="#000099">
Last updated on 13 Jan 2015 (Tue).</font> <br>
<font color="#000099">© Saraju P. Mohanty</font></p>

  </body></html>