{
  "module_name": "regs.h",
  "hash_id": "1830090e5f06b8ad521c6bc881ebab40bd535c231e13ddaa02c9a738610e89a2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7603/regs.h",
  "human_readable_source": " \n\n#ifndef __MT7603_REGS_H\n#define __MT7603_REGS_H\n\n#define MT_HW_REV\t\t\t0x1000\n#define MT_HW_CHIPID\t\t\t0x1008\n#define MT_TOP_MISC2\t\t\t0x1134\n\n#define MT_MCU_BASE\t\t\t0x2000\n#define MT_MCU(ofs)\t\t\t(MT_MCU_BASE + (ofs))\n\n#define MT_MCU_PCIE_REMAP_1\t\tMT_MCU(0x500)\n#define MT_MCU_PCIE_REMAP_1_OFFSET\tGENMASK(17, 0)\n#define MT_MCU_PCIE_REMAP_1_BASE\tGENMASK(31, 18)\n\n#define MT_MCU_PCIE_REMAP_2\t\tMT_MCU(0x504)\n#define MT_MCU_PCIE_REMAP_2_OFFSET\tGENMASK(18, 0)\n#define MT_MCU_PCIE_REMAP_2_BASE\tGENMASK(31, 19)\n\n#define MT_HIF_BASE\t\t\t0x4000\n#define MT_HIF(ofs)\t\t\t(MT_HIF_BASE + (ofs))\n\n#define MT_INT_SOURCE_CSR\t\tMT_HIF(0x200)\n#define MT_INT_MASK_CSR\t\t\tMT_HIF(0x204)\n#define MT_DELAY_INT_CFG\t\tMT_HIF(0x210)\n\n#define MT_INT_RX_DONE(_n)\t\tBIT(_n)\n#define MT_INT_RX_DONE_ALL\t\tGENMASK(1, 0)\n#define MT_INT_TX_DONE_ALL\t\tGENMASK(19, 4)\n#define MT_INT_TX_DONE(_n)\t\tBIT((_n) + 4)\n\n#define MT_INT_RX_COHERENT\t\tBIT(20)\n#define MT_INT_TX_COHERENT\t\tBIT(21)\n#define MT_INT_MAC_IRQ3\t\t\tBIT(27)\n\n#define MT_INT_MCU_CMD\t\t\tBIT(30)\n\n#define MT_WPDMA_GLO_CFG\t\tMT_HIF(0x208)\n#define MT_WPDMA_GLO_CFG_TX_DMA_EN\tBIT(0)\n#define MT_WPDMA_GLO_CFG_TX_DMA_BUSY\tBIT(1)\n#define MT_WPDMA_GLO_CFG_RX_DMA_EN\tBIT(2)\n#define MT_WPDMA_GLO_CFG_RX_DMA_BUSY\tBIT(3)\n#define MT_WPDMA_GLO_CFG_DMA_BURST_SIZE\tGENMASK(5, 4)\n#define MT_WPDMA_GLO_CFG_TX_WRITEBACK_DONE\tBIT(6)\n#define MT_WPDMA_GLO_CFG_BIG_ENDIAN\tBIT(7)\n#define MT_WPDMA_GLO_CFG_HDR_SEG_LEN\tGENMASK(15, 8)\n#define MT_WPDMA_GLO_CFG_SW_RESET\tBIT(24)\n#define MT_WPDMA_GLO_CFG_FORCE_TX_EOF\tBIT(25)\n#define MT_WPDMA_GLO_CFG_CLK_GATE_DIS\tBIT(30)\n#define MT_WPDMA_GLO_CFG_RX_2B_OFFSET\tBIT(31)\n\n#define MT_WPDMA_RST_IDX\t\tMT_HIF(0x20c)\n\n#define MT_WPDMA_DEBUG\t\t\tMT_HIF(0x244)\n#define MT_WPDMA_DEBUG_VALUE\t\tGENMASK(17, 0)\n#define MT_WPDMA_DEBUG_SEL\t\tBIT(27)\n#define MT_WPDMA_DEBUG_IDX\t\tGENMASK(31, 28)\n\n#define MT_TX_RING_BASE\t\t\tMT_HIF(0x300)\n#define MT_RX_RING_BASE\t\t\tMT_HIF(0x400)\n\n#define MT_TXTIME_THRESH_BASE\t\tMT_HIF(0x500)\n#define MT_TXTIME_THRESH(n)\t\t(MT_TXTIME_THRESH_BASE + ((n) * 4))\n\n#define MT_PAGE_COUNT_BASE\t\tMT_HIF(0x540)\n#define MT_PAGE_COUNT(n)\t\t(MT_PAGE_COUNT_BASE + ((n) * 4))\n\n#define MT_SCH_1\t\t\tMT_HIF(0x588)\n#define MT_SCH_2\t\t\tMT_HIF(0x58c)\n#define MT_SCH_3\t\t\tMT_HIF(0x590)\n\n#define MT_SCH_4\t\t\tMT_HIF(0x594)\n#define MT_SCH_4_FORCE_QID\t\tGENMASK(4, 0)\n#define MT_SCH_4_BYPASS\t\t\tBIT(5)\n#define MT_SCH_4_RESET\t\t\tBIT(8)\n\n#define MT_GROUP_THRESH_BASE\t\tMT_HIF(0x598)\n#define MT_GROUP_THRESH(n)\t\t(MT_GROUP_THRESH_BASE + ((n) * 4))\n\n#define MT_QUEUE_PRIORITY_1\t\tMT_HIF(0x580)\n#define MT_QUEUE_PRIORITY_2\t\tMT_HIF(0x584)\n\n#define MT_BMAP_0\t\t\tMT_HIF(0x5b0)\n#define MT_BMAP_1\t\t\tMT_HIF(0x5b4)\n#define MT_BMAP_2\t\t\tMT_HIF(0x5b8)\n\n#define MT_HIGH_PRIORITY_1\t\tMT_HIF(0x5bc)\n#define MT_HIGH_PRIORITY_2\t\tMT_HIF(0x5c0)\n\n#define MT_PRIORITY_MASK\t\tMT_HIF(0x5c4)\n\n#define MT_RSV_MAX_THRESH\t\tMT_HIF(0x5c8)\n\n#define MT_PSE_BASE\t\t\t0x8000\n#define MT_PSE(ofs)\t\t\t(MT_PSE_BASE + (ofs))\n\n#define MT_MCU_DEBUG_RESET\t\tMT_PSE(0x16c)\n#define MT_MCU_DEBUG_RESET_PSE\t\tBIT(0)\n#define MT_MCU_DEBUG_RESET_PSE_S\tBIT(1)\n#define MT_MCU_DEBUG_RESET_QUEUES\tGENMASK(6, 2)\n\n#define MT_PSE_FC_P0\t\t\tMT_PSE(0x120)\n#define MT_PSE_FC_P0_MIN_RESERVE\tGENMASK(11, 0)\n#define MT_PSE_FC_P0_MAX_QUOTA\t\tGENMASK(27, 16)\n\n#define MT_PSE_FRP\t\t\tMT_PSE(0x138)\n#define MT_PSE_FRP_P0\t\t\tGENMASK(2, 0)\n#define MT_PSE_FRP_P1\t\t\tGENMASK(5, 3)\n#define MT_PSE_FRP_P2_RQ0\t\tGENMASK(8, 6)\n#define MT_PSE_FRP_P2_RQ1\t\tGENMASK(11, 9)\n#define MT_PSE_FRP_P2_RQ2\t\tGENMASK(14, 12)\n\n#define MT_FC_RSV_COUNT_0\t\tMT_PSE(0x13c)\n#define MT_FC_RSV_COUNT_0_P0\t\tGENMASK(11, 0)\n#define MT_FC_RSV_COUNT_0_P1\t\tGENMASK(27, 16)\n\n#define MT_FC_SP2_Q0Q1\t\t\tMT_PSE(0x14c)\n#define MT_FC_SP2_Q0Q1_SRC_COUNT_Q0\tGENMASK(11, 0)\n#define MT_FC_SP2_Q0Q1_SRC_COUNT_Q1\tGENMASK(27, 16)\n\n#define MT_PSE_FW_SHARED\t\tMT_PSE(0x17c)\n\n#define MT_PSE_RTA\t\t\tMT_PSE(0x194)\n#define MT_PSE_RTA_QUEUE_ID\t\tGENMASK(4, 0)\n#define MT_PSE_RTA_PORT_ID\t\tGENMASK(6, 5)\n#define MT_PSE_RTA_REDIRECT_EN\t\tBIT(7)\n#define MT_PSE_RTA_TAG_ID\t\tGENMASK(15, 8)\n#define MT_PSE_RTA_WRITE\t\tBIT(16)\n#define MT_PSE_RTA_BUSY\t\t\tBIT(31)\n\n#define MT_WF_PHY_BASE\t\t\t0x10000\n#define MT_WF_PHY_OFFSET\t\t0x1000\n#define MT_WF_PHY(ofs)\t\t\t(MT_WF_PHY_BASE + (ofs))\n\n#define MT_AGC_BASE\t\t\tMT_WF_PHY(0x500)\n#define MT_AGC(n)\t\t\t(MT_AGC_BASE + ((n) * 4))\n\n#define MT_AGC1_BASE\t\t\tMT_WF_PHY(0x1500)\n#define MT_AGC1(n)\t\t\t(MT_AGC1_BASE + ((n) * 4))\n\n#define MT_AGC_41_RSSI_0\t\tGENMASK(23, 16)\n#define MT_AGC_41_RSSI_1\t\tGENMASK(7, 0)\n\n#define MT_RXTD_BASE\t\t\tMT_WF_PHY(0x600)\n#define MT_RXTD(n)\t\t\t(MT_RXTD_BASE + ((n) * 4))\n\n#define MT_RXTD_6_ACI_TH\t\tGENMASK(4, 0)\n#define MT_RXTD_6_CCAED_TH\t\tGENMASK(14, 8)\n\n#define MT_RXTD_8_LOWER_SIGNAL\t\tGENMASK(5, 0)\n\n#define MT_RXTD_13_ACI_TH_EN\t\tBIT(0)\n\n#define MT_WF_PHY_CR_TSSI_BASE\t\tMT_WF_PHY(0xd00)\n#define MT_WF_PHY_CR_TSSI(phy, n)\t(MT_WF_PHY_CR_TSSI_BASE +\t\\\n\t\t\t\t\t ((phy) * MT_WF_PHY_OFFSET) +\t\\\n\t\t\t\t\t ((n) * 4))\n\n#define MT_PHYCTRL_BASE\t\t\tMT_WF_PHY(0x4100)\n#define MT_PHYCTRL(n)\t\t\t(MT_PHYCTRL_BASE + ((n) * 4))\n\n#define MT_PHYCTRL_2_STATUS_RESET\tBIT(6)\n#define MT_PHYCTRL_2_STATUS_EN\t\tBIT(7)\n\n#define MT_PHYCTRL_STAT_PD\t\tMT_PHYCTRL(3)\n#define MT_PHYCTRL_STAT_PD_OFDM\t\tGENMASK(31, 16)\n#define MT_PHYCTRL_STAT_PD_CCK\t\tGENMASK(15, 0)\n\n#define MT_PHYCTRL_STAT_MDRDY\t\tMT_PHYCTRL(8)\n#define MT_PHYCTRL_STAT_MDRDY_OFDM\tGENMASK(31, 16)\n#define MT_PHYCTRL_STAT_MDRDY_CCK\tGENMASK(15, 0)\n\n#define MT_WF_AGG_BASE\t\t\t0x21200\n#define MT_WF_AGG(ofs)\t\t\t(MT_WF_AGG_BASE + (ofs))\n\n#define MT_AGG_ARCR\t\t\tMT_WF_AGG(0x010)\n#define MT_AGG_ARCR_INIT_RATE1\t\tBIT(0)\n#define MT_AGG_ARCR_FB_SGI_DISABLE\tBIT(1)\n#define MT_AGG_ARCR_RATE8_DOWN_WRAP\tBIT(2)\n#define MT_AGG_ARCR_RTS_RATE_THR\tGENMASK(12, 8)\n#define MT_AGG_ARCR_RATE_DOWN_RATIO\tGENMASK(17, 16)\n#define MT_AGG_ARCR_RATE_DOWN_RATIO_EN\tBIT(19)\n#define MT_AGG_ARCR_RATE_UP_EXTRA_TH\tGENMASK(22, 20)\n#define MT_AGG_ARCR_SPE_DIS_TH\t\tGENMASK(27, 24)\n\n#define MT_AGG_ARUCR\t\t\tMT_WF_AGG(0x014)\n#define MT_AGG_ARDCR\t\t\tMT_WF_AGG(0x018)\n#define MT_AGG_ARxCR_LIMIT_SHIFT(_n)\t(4 * (_n))\n#define MT_AGG_ARxCR_LIMIT(_n)\t\tGENMASK(2 + \\\n\t\t\t\t\t\tMT_AGG_ARxCR_LIMIT_SHIFT(_n), \\\n\t\t\t\t\t\tMT_AGG_ARxCR_LIMIT_SHIFT(_n))\n\n#define MT_AGG_LIMIT\t\t\tMT_WF_AGG(0x040)\n#define MT_AGG_LIMIT_1\t\t\tMT_WF_AGG(0x044)\n#define MT_AGG_LIMIT_AC(_n)\t\tGENMASK(((_n) + 1) * 8 - 1, (_n) * 8)\n\n#define MT_AGG_BA_SIZE_LIMIT_0\t\tMT_WF_AGG(0x048)\n#define MT_AGG_BA_SIZE_LIMIT_1\t\tMT_WF_AGG(0x04c)\n#define MT_AGG_BA_SIZE_LIMIT_SHIFT\t8\n\n#define MT_AGG_PCR\t\t\tMT_WF_AGG(0x050)\n#define MT_AGG_PCR_MM\t\t\tBIT(16)\n#define MT_AGG_PCR_GF\t\t\tBIT(17)\n#define MT_AGG_PCR_BW40\t\t\tBIT(18)\n#define MT_AGG_PCR_RIFS\t\t\tBIT(19)\n#define MT_AGG_PCR_BW80\t\t\tBIT(20)\n#define MT_AGG_PCR_BW160\t\tBIT(21)\n#define MT_AGG_PCR_ERP\t\t\tBIT(22)\n\n#define MT_AGG_PCR_RTS\t\t\tMT_WF_AGG(0x054)\n#define MT_AGG_PCR_RTS_THR\t\tGENMASK(19, 0)\n#define MT_AGG_PCR_RTS_PKT_THR\t\tGENMASK(31, 25)\n\n#define MT_AGG_ASRCR\t\t\tMT_WF_AGG(0x060)\n#define MT_AGG_ASRCR_RANGE(val, n)\t(((val) >> ((n) << 3)) & GENMASK(5, 0))\n\n#define MT_AGG_CONTROL\t\t\tMT_WF_AGG(0x070)\n#define MT_AGG_CONTROL_NO_BA_RULE\tBIT(0)\n#define MT_AGG_CONTROL_NO_BA_AR_RULE\tBIT(1)\n#define MT_AGG_CONTROL_CFEND_SPE_EN\tBIT(3)\n#define MT_AGG_CONTROL_CFEND_RATE\tGENMASK(15, 4)\n#define MT_AGG_CONTROL_BAR_SPE_EN\tBIT(19)\n#define MT_AGG_CONTROL_BAR_RATE\t\tGENMASK(31, 20)\n\n#define MT_AGG_TMP\t\t\tMT_WF_AGG(0x0d8)\n\n#define MT_AGG_BWCR\t\t\tMT_WF_AGG(0x0ec)\n#define MT_AGG_BWCR_BW\t\t\tGENMASK(3, 2)\n\n#define MT_AGG_RETRY_CONTROL\t\tMT_WF_AGG(0x0f4)\n#define MT_AGG_RETRY_CONTROL_RTS_LIMIT\tGENMASK(11, 7)\n#define MT_AGG_RETRY_CONTROL_BAR_LIMIT\tGENMASK(15, 12)\n\n#define MT_WF_DMA_BASE\t\t\t0x21c00\n#define MT_WF_DMA(ofs)\t\t\t(MT_WF_DMA_BASE + (ofs))\n\n#define MT_DMA_DCR0\t\t\tMT_WF_DMA(0x000)\n#define MT_DMA_DCR0_MAX_RX_LEN\t\tGENMASK(15, 0)\n#define MT_DMA_DCR0_DAMSDU\t\tBIT(16)\n#define MT_DMA_DCR0_RX_VEC_DROP\t\tBIT(17)\n\n#define MT_DMA_DCR1\t\t\tMT_WF_DMA(0x004)\n\n#define MT_DMA_FQCR0\t\t\tMT_WF_DMA(0x008)\n#define MT_DMA_FQCR0_TARGET_WCID\tGENMASK(7, 0)\n#define MT_DMA_FQCR0_TARGET_BSS\t\tGENMASK(13, 8)\n#define MT_DMA_FQCR0_TARGET_QID\t\tGENMASK(20, 16)\n#define MT_DMA_FQCR0_DEST_PORT_ID\tGENMASK(23, 22)\n#define MT_DMA_FQCR0_DEST_QUEUE_ID\tGENMASK(28, 24)\n#define MT_DMA_FQCR0_MODE\t\tBIT(29)\n#define MT_DMA_FQCR0_STATUS\t\tBIT(30)\n#define MT_DMA_FQCR0_BUSY\t\tBIT(31)\n\n#define MT_DMA_RCFR0\t\t\tMT_WF_DMA(0x070)\n#define MT_DMA_VCFR0\t\t\tMT_WF_DMA(0x07c)\n\n#define MT_DMA_TCFR0\t\t\tMT_WF_DMA(0x080)\n#define MT_DMA_TCFR1\t\t\tMT_WF_DMA(0x084)\n#define MT_DMA_TCFR_TXS_AGGR_TIMEOUT\tGENMASK(27, 16)\n#define MT_DMA_TCFR_TXS_QUEUE\t\tBIT(14)\n#define MT_DMA_TCFR_TXS_AGGR_COUNT\tGENMASK(12, 8)\n#define MT_DMA_TCFR_TXS_BIT_MAP\t\tGENMASK(6, 0)\n\n#define MT_DMA_TMCFR0\t\t\tMT_WF_DMA(0x088)\n\n#define MT_WF_ARB_BASE\t\t\t0x21400\n#define MT_WF_ARB(ofs)\t\t\t(MT_WF_ARB_BASE + (ofs))\n\n#define MT_WMM_AIFSN\t\t\tMT_WF_ARB(0x020)\n#define MT_WMM_AIFSN_MASK\t\tGENMASK(3, 0)\n#define MT_WMM_AIFSN_SHIFT(_n)\t\t((_n) * 4)\n\n#define MT_WMM_CWMAX_BASE\t\tMT_WF_ARB(0x028)\n#define MT_WMM_CWMAX(_n)\t\t(MT_WMM_CWMAX_BASE + (((_n) / 2) << 2))\n#define MT_WMM_CWMAX_SHIFT(_n)\t\t(((_n) & 1) * 16)\n#define MT_WMM_CWMAX_MASK\t\tGENMASK(15, 0)\n\n#define MT_WMM_CWMIN\t\t\tMT_WF_ARB(0x040)\n#define MT_WMM_CWMIN_MASK\t\tGENMASK(7, 0)\n#define MT_WMM_CWMIN_SHIFT(_n)\t\t((_n) * 8)\n\n#define MT_WF_ARB_RQCR\t\t\tMT_WF_ARB(0x070)\n#define MT_WF_ARB_RQCR_RX_START\t\tBIT(0)\n#define MT_WF_ARB_RQCR_RXV_START\tBIT(4)\n#define MT_WF_ARB_RQCR_RXV_R_EN\t\tBIT(7)\n#define MT_WF_ARB_RQCR_RXV_T_EN\t\tBIT(8)\n\n#define MT_ARB_SCR\t\t\tMT_WF_ARB(0x080)\n#define MT_ARB_SCR_BCNQ_OPMODE_MASK\tGENMASK(1, 0)\n#define MT_ARB_SCR_BCNQ_OPMODE_SHIFT(n)\t((n) * 2)\n#define MT_ARB_SCR_TX_DISABLE\t\tBIT(8)\n#define MT_ARB_SCR_RX_DISABLE\t\tBIT(9)\n#define MT_ARB_SCR_BCNQ_EMPTY_SKIP\tBIT(28)\n#define MT_ARB_SCR_TTTT_BTIM_PRIO\tBIT(29)\n#define MT_ARB_SCR_TBTT_BCN_PRIO\tBIT(30)\n#define MT_ARB_SCR_TBTT_BCAST_PRIO\tBIT(31)\n\nenum {\n\tMT_BCNQ_OPMODE_STA =\t0,\n\tMT_BCNQ_OPMODE_AP =\t1,\n\tMT_BCNQ_OPMODE_ADHOC =\t2,\n};\n\n#define MT_WF_ARB_TX_START_0\t\tMT_WF_ARB(0x100)\n#define MT_WF_ARB_TX_START_1\t\tMT_WF_ARB(0x104)\n#define MT_WF_ARB_TX_FLUSH_0\t\tMT_WF_ARB(0x108)\n#define MT_WF_ARB_TX_FLUSH_1\t\tMT_WF_ARB(0x10c)\n#define MT_WF_ARB_TX_STOP_0\t\tMT_WF_ARB(0x110)\n#define MT_WF_ARB_TX_STOP_1\t\tMT_WF_ARB(0x114)\n\n#define MT_WF_ARB_TX_FLUSH_AC0\t\tBIT(0)\n#define MT_WF_ARB_TX_FLUSH_AC1\t\tBIT(5)\n#define MT_WF_ARB_TX_FLUSH_AC2\t\tBIT(10)\n#define MT_WF_ARB_TX_FLUSH_AC3\t\tBIT(16)\n#define MT_WF_ARB_TX_FLUSH_AC4\t\tBIT(21)\n#define MT_WF_ARB_TX_FLUSH_AC5\t\tBIT(26)\n\n#define MT_WF_ARB_BCN_START\t\tMT_WF_ARB(0x118)\n#define MT_WF_ARB_BCN_START_BSSn(n)\tBIT(0 + (n))\n#define MT_WF_ARB_BCN_START_T_PRE_TTTT\tBIT(10)\n#define MT_WF_ARB_BCN_START_T_TTTT\tBIT(11)\n#define MT_WF_ARB_BCN_START_T_PRE_TBTT\tBIT(12)\n#define MT_WF_ARB_BCN_START_T_TBTT\tBIT(13)\n#define MT_WF_ARB_BCN_START_T_SLOT_IDLE\tBIT(14)\n#define MT_WF_ARB_BCN_START_T_TX_START\tBIT(15)\n#define MT_WF_ARB_BCN_START_BSS0n(n)\tBIT((n) ? 16 + ((n) - 1) : 0)\n\n#define MT_WF_ARB_BCN_FLUSH\t\tMT_WF_ARB(0x11c)\n#define MT_WF_ARB_BCN_FLUSH_BSSn(n)\tBIT(0 + (n))\n#define MT_WF_ARB_BCN_FLUSH_BSS0n(n)\tBIT((n) ? 16 + ((n) - 1) : 0)\n\n#define MT_WF_ARB_CAB_START\t\tMT_WF_ARB(0x120)\n#define MT_WF_ARB_CAB_START_BSSn(n)\tBIT(0 + (n))\n#define MT_WF_ARB_CAB_START_BSS0n(n)\tBIT((n) ? 16 + ((n) - 1) : 0)\n\n#define MT_WF_ARB_CAB_FLUSH\t\tMT_WF_ARB(0x124)\n#define MT_WF_ARB_CAB_FLUSH_BSSn(n)\tBIT(0 + (n))\n#define MT_WF_ARB_CAB_FLUSH_BSS0n(n)\tBIT((n) ? 16 + ((n) - 1) : 0)\n\n#define MT_WF_ARB_CAB_COUNT(n)\t\tMT_WF_ARB(0x128 + (n) * 4)\n#define MT_WF_ARB_CAB_COUNT_SHIFT\t4\n#define MT_WF_ARB_CAB_COUNT_MASK\tGENMASK(3, 0)\n#define MT_WF_ARB_CAB_COUNT_B0_REG(n)\tMT_WF_ARB_CAB_COUNT(((n) > 12 ? 2 : \\\n\t\t\t\t\t\t\t     ((n) > 4 ? 1 : 0)))\n#define MT_WF_ARB_CAB_COUNT_B0_SHIFT(n)\t(((n) > 12 ? (n) - 12 : \\\n\t\t\t\t\t ((n) > 4 ? (n) - 4 : \\\n\t\t\t\t\t  (n) ? (n) + 3 : 0)) * 4)\n\n#define MT_TX_ABORT\t\t\tMT_WF_ARB(0x134)\n#define MT_TX_ABORT_EN\t\t\tBIT(0)\n#define MT_TX_ABORT_WCID\t\tGENMASK(15, 8)\n\n#define MT_WF_TMAC_BASE\t\t\t0x21600\n#define MT_WF_TMAC(ofs)\t\t\t(MT_WF_TMAC_BASE + (ofs))\n\n#define MT_TMAC_TCR\t\t\tMT_WF_TMAC(0x000)\n#define MT_TMAC_TCR_BLINK_SEL\t\tGENMASK(7, 6)\n#define MT_TMAC_TCR_PRE_RTS_GUARD\tGENMASK(11, 8)\n#define MT_TMAC_TCR_PRE_RTS_SEC_IDLE\tGENMASK(13, 12)\n#define MT_TMAC_TCR_RTS_SIGTA\t\tBIT(14)\n#define MT_TMAC_TCR_LDPC_OFS\t\tBIT(15)\n#define MT_TMAC_TCR_TX_STREAMS\t\tGENMASK(17, 16)\n#define MT_TMAC_TCR_SCH_IDLE_SEL\tGENMASK(19, 18)\n#define MT_TMAC_TCR_SCH_DET_PER_IOD\tBIT(20)\n#define MT_TMAC_TCR_DCH_DET_DISABLE\tBIT(21)\n#define MT_TMAC_TCR_TX_RIFS\t\tBIT(22)\n#define MT_TMAC_TCR_RX_RIFS_MODE\tBIT(23)\n#define MT_TMAC_TCR_TXOP_TBTT_CTL\tBIT(24)\n#define MT_TMAC_TCR_TBTT_TX_STOP_CTL\tBIT(25)\n#define MT_TMAC_TCR_TXOP_BURST_STOP\tBIT(26)\n#define MT_TMAC_TCR_RDG_RA_MODE\t\tBIT(27)\n#define MT_TMAC_TCR_RDG_RESP\t\tBIT(29)\n#define MT_TMAC_TCR_RDG_NO_PENDING\tBIT(30)\n#define MT_TMAC_TCR_SMOOTHING\t\tBIT(31)\n\n#define MT_WMM_TXOP_BASE\t\tMT_WF_TMAC(0x010)\n#define MT_WMM_TXOP(_n)\t\t\t(MT_WMM_TXOP_BASE + \\\n\t\t\t\t\t ((((_n) / 2) ^ 0x1) << 2))\n#define MT_WMM_TXOP_SHIFT(_n)\t\t(((_n) & 1) * 16)\n#define MT_WMM_TXOP_MASK\t\tGENMASK(15, 0)\n\n#define MT_TIMEOUT_CCK\t\t\tMT_WF_TMAC(0x090)\n#define MT_TIMEOUT_OFDM\t\t\tMT_WF_TMAC(0x094)\n#define MT_TIMEOUT_VAL_PLCP\t\tGENMASK(15, 0)\n#define MT_TIMEOUT_VAL_CCA\t\tGENMASK(31, 16)\n\n#define MT_TXREQ\t\t\tMT_WF_TMAC(0x09c)\n#define MT_TXREQ_CCA_SRC_SEL\t\tGENMASK(31, 30)\n\n#define MT_RXREQ\t\t\tMT_WF_TMAC(0x0a0)\n#define MT_RXREQ_DELAY\t\t\tGENMASK(8, 0)\n\n#define MT_IFS\t\t\t\tMT_WF_TMAC(0x0a4)\n#define MT_IFS_EIFS\t\t\tGENMASK(8, 0)\n#define MT_IFS_RIFS\t\t\tGENMASK(14, 10)\n#define MT_IFS_SIFS\t\t\tGENMASK(22, 16)\n#define MT_IFS_SLOT\t\t\tGENMASK(30, 24)\n\n#define MT_TMAC_PCR\t\t\tMT_WF_TMAC(0x0b4)\n#define MT_TMAC_PCR_RATE\t\tGENMASK(8, 0)\n#define MT_TMAC_PCR_RATE_FIXED\t\tBIT(15)\n#define MT_TMAC_PCR_ANT_ID\t\tGENMASK(21, 16)\n#define MT_TMAC_PCR_ANT_ID_SEL\t\tBIT(22)\n#define MT_TMAC_PCR_SPE_EN\t\tBIT(23)\n#define MT_TMAC_PCR_ANT_PRI\t\tGENMASK(26, 24)\n#define MT_TMAC_PCR_ANT_PRI_SEL\t\tGENMASK(27)\n\n#define MT_WF_RMAC_BASE\t\t\t0x21800\n#define MT_WF_RMAC(ofs)\t\t\t(MT_WF_RMAC_BASE + (ofs))\n\n#define MT_WF_RFCR\t\t\tMT_WF_RMAC(0x000)\n#define MT_WF_RFCR_DROP_STBC_MULTI\tBIT(0)\n#define MT_WF_RFCR_DROP_FCSFAIL\t\tBIT(1)\n#define MT_WF_RFCR_DROP_VERSION\t\tBIT(3)\n#define MT_WF_RFCR_DROP_PROBEREQ\tBIT(4)\n#define MT_WF_RFCR_DROP_MCAST\t\tBIT(5)\n#define MT_WF_RFCR_DROP_BCAST\t\tBIT(6)\n#define MT_WF_RFCR_DROP_MCAST_FILTERED\tBIT(7)\n#define MT_WF_RFCR_DROP_A3_MAC\t\tBIT(8)\n#define MT_WF_RFCR_DROP_A3_BSSID\tBIT(9)\n#define MT_WF_RFCR_DROP_A2_BSSID\tBIT(10)\n#define MT_WF_RFCR_DROP_OTHER_BEACON\tBIT(11)\n#define MT_WF_RFCR_DROP_FRAME_REPORT\tBIT(12)\n#define MT_WF_RFCR_DROP_CTL_RSV\t\tBIT(13)\n#define MT_WF_RFCR_DROP_CTS\t\tBIT(14)\n#define MT_WF_RFCR_DROP_RTS\t\tBIT(15)\n#define MT_WF_RFCR_DROP_DUPLICATE\tBIT(16)\n#define MT_WF_RFCR_DROP_OTHER_BSS\tBIT(17)\n#define MT_WF_RFCR_DROP_OTHER_UC\tBIT(18)\n#define MT_WF_RFCR_DROP_OTHER_TIM\tBIT(19)\n#define MT_WF_RFCR_DROP_NDPA\t\tBIT(20)\n#define MT_WF_RFCR_DROP_UNWANTED_CTL\tBIT(21)\n\n#define MT_BSSID0(idx)\t\t\tMT_WF_RMAC(0x004 + (idx) * 8)\n#define MT_BSSID1(idx)\t\t\tMT_WF_RMAC(0x008 + (idx) * 8)\n#define MT_BSSID1_VALID\t\t\tBIT(16)\n\n#define MT_MAC_ADDR0(idx)\t\tMT_WF_RMAC(0x024 + (idx) * 8)\n#define MT_MAC_ADDR1(idx)\t\tMT_WF_RMAC(0x028 + (idx) * 8)\n#define MT_MAC_ADDR1_ADDR\t\tGENMASK(15, 0)\n#define MT_MAC_ADDR1_VALID\t\tBIT(16)\n\n#define MT_BA_CONTROL_0\t\t\tMT_WF_RMAC(0x068)\n#define MT_BA_CONTROL_1\t\t\tMT_WF_RMAC(0x06c)\n#define MT_BA_CONTROL_1_ADDR\t\tGENMASK(15, 0)\n#define MT_BA_CONTROL_1_TID\t\tGENMASK(19, 16)\n#define MT_BA_CONTROL_1_IGNORE_TID\tBIT(20)\n#define MT_BA_CONTROL_1_IGNORE_ALL\tBIT(21)\n#define MT_BA_CONTROL_1_RESET\t\tBIT(22)\n\n#define MT_WF_RMACDR\t\t\tMT_WF_RMAC(0x078)\n#define MT_WF_RMACDR_TSF_PROBERSP_DIS\tBIT(0)\n#define MT_WF_RMACDR_TSF_TIM\t\tBIT(4)\n#define MT_WF_RMACDR_MBSSID_MASK\tGENMASK(25, 24)\n#define MT_WF_RMACDR_CHECK_HTC_BY_RATE\tBIT(26)\n#define MT_WF_RMACDR_MAXLEN_20BIT\tBIT(30)\n\n#define MT_WF_RMAC_RMCR\t\t\tMT_WF_RMAC(0x080)\n#define MT_WF_RMAC_RMCR_SMPS_MODE\tGENMASK(21, 20)\n#define MT_WF_RMAC_RMCR_RX_STREAMS\tGENMASK(24, 22)\n#define MT_WF_RMAC_RMCR_SMPS_RTS\tBIT(25)\n\n#define MT_WF_RMAC_CH_FREQ\t\tMT_WF_RMAC(0x090)\n#define MT_WF_RMAC_MAXMINLEN\t\tMT_WF_RMAC(0x098)\n#define MT_WF_RFCR1\t\t\tMT_WF_RMAC(0x0a4)\n#define MT_WF_RMAC_TMR_PA\t\tMT_WF_RMAC(0x0e0)\n\n#define MT_WF_SEC_BASE\t\t\t0x21a00\n#define MT_WF_SEC(ofs)\t\t\t(MT_WF_SEC_BASE + (ofs))\n\n#define MT_WF_CFG_OFF_BASE\t\t0x21e00\n#define MT_WF_CFG_OFF(ofs)\t\t(MT_WF_CFG_OFF_BASE + (ofs))\n#define MT_WF_CFG_OFF_WOCCR\t\tMT_WF_CFG_OFF(0x004)\n#define MT_WF_CFG_OFF_WOCCR_TMAC_GC_DIS\tBIT(4)\n\n#define MT_SEC_SCR\t\t\tMT_WF_SEC(0x004)\n#define MT_SEC_SCR_MASK_ORDER\t\tGENMASK(1, 0)\n\n#define MT_WTBL_OFF_BASE\t\t0x23000\n#define MT_WTBL_OFF(n)\t\t\t(MT_WTBL_OFF_BASE + (n))\n\n#define MT_WTBL_UPDATE\t\t\tMT_WTBL_OFF(0x000)\n#define MT_WTBL_UPDATE_WLAN_IDX\t\tGENMASK(7, 0)\n#define MT_WTBL_UPDATE_WTBL2\t\tBIT(11)\n#define MT_WTBL_UPDATE_ADM_COUNT_CLEAR\tBIT(12)\n#define MT_WTBL_UPDATE_RATE_UPDATE\tBIT(13)\n#define MT_WTBL_UPDATE_TX_COUNT_CLEAR\tBIT(14)\n#define MT_WTBL_UPDATE_RX_COUNT_CLEAR\tBIT(15)\n#define MT_WTBL_UPDATE_BUSY\t\tBIT(16)\n\n#define MT_WTBL_RMVTCR\t\t\tMT_WTBL_OFF(0x008)\n#define MT_WTBL_RMVTCR_RX_MV_MODE\tBIT(23)\n\n#define MT_LPON_BASE\t\t\t0x24000\n#define MT_LPON(n)\t\t\t(MT_LPON_BASE + (n))\n\n#define MT_LPON_T0CR\t\t\tMT_LPON(0x010)\n#define MT_LPON_T0CR_MODE\t\tGENMASK(1, 0)\n\n#define MT_LPON_UTTR0\t\t\tMT_LPON(0x018)\n#define MT_LPON_UTTR1\t\t\tMT_LPON(0x01c)\n\n#define MT_LPON_BTEIR\t\t\tMT_LPON(0x020)\n#define MT_LPON_BTEIR_MBSS_MODE\t\tGENMASK(31, 29)\n\n#define MT_PRE_TBTT\t\t\tMT_LPON(0x030)\n#define MT_PRE_TBTT_MASK\t\tGENMASK(7, 0)\n#define MT_PRE_TBTT_SHIFT\t\t8\n\n#define MT_TBTT\t\t\t\tMT_LPON(0x034)\n#define MT_TBTT_PERIOD\t\t\tGENMASK(15, 0)\n#define MT_TBTT_DTIM_PERIOD\t\tGENMASK(23, 16)\n#define MT_TBTT_TBTT_WAKE_PERIOD\tGENMASK(27, 24)\n#define MT_TBTT_DTIM_WAKE_PERIOD\tGENMASK(30, 28)\n#define MT_TBTT_CAL_ENABLE\t\tBIT(31)\n\n#define MT_TBTT_TIMER_CFG\t\tMT_LPON(0x05c)\n\n#define MT_LPON_SBTOR(n)\t\tMT_LPON(0x0a0)\n#define MT_LPON_SBTOR_SUB_BSS_EN\tBIT(29)\n#define MT_LPON_SBTOR_TIME_OFFSET\tGENMASK(19, 0)\n\n#define MT_INT_WAKEUP_BASE\t\t0x24400\n#define MT_INT_WAKEUP(n)\t\t(MT_INT_WAKEUP_BASE + (n))\n\n#define MT_HW_INT_STATUS(n)\t\tMT_INT_WAKEUP(0x3c + (n) * 8)\n#define MT_HW_INT_MASK(n)\t\tMT_INT_WAKEUP(0x40 + (n) * 8)\n\n#define MT_HW_INT3_TBTT0\t\tBIT(15)\n#define MT_HW_INT3_PRE_TBTT0\t\tBIT(31)\n\n#define MT_WTBL1_BASE\t\t\t0x28000\n\n#define MT_WTBL_ON_BASE\t\t\t(MT_WTBL1_BASE + 0x2000)\n#define MT_WTBL_ON(_n)\t\t\t(MT_WTBL_ON_BASE + (_n))\n\n#define MT_WTBL_RIUCR0\t\t\tMT_WTBL_ON(0x200)\n\n#define MT_WTBL_RIUCR1\t\t\tMT_WTBL_ON(0x204)\n#define MT_WTBL_RIUCR1_RATE0\t\tGENMASK(11, 0)\n#define MT_WTBL_RIUCR1_RATE1\t\tGENMASK(23, 12)\n#define MT_WTBL_RIUCR1_RATE2_LO\t\tGENMASK(31, 24)\n\n#define MT_WTBL_RIUCR2\t\t\tMT_WTBL_ON(0x208)\n#define MT_WTBL_RIUCR2_RATE2_HI\t\tGENMASK(3, 0)\n#define MT_WTBL_RIUCR2_RATE3\t\tGENMASK(15, 4)\n#define MT_WTBL_RIUCR2_RATE4\t\tGENMASK(27, 16)\n#define MT_WTBL_RIUCR2_RATE5_LO\t\tGENMASK(31, 28)\n\n#define MT_WTBL_RIUCR3\t\t\tMT_WTBL_ON(0x20c)\n#define MT_WTBL_RIUCR3_RATE5_HI\t\tGENMASK(7, 0)\n#define MT_WTBL_RIUCR3_RATE6\t\tGENMASK(19, 8)\n#define MT_WTBL_RIUCR3_RATE7\t\tGENMASK(31, 20)\n\n#define MT_MIB_BASE\t\t\t0x2c000\n#define MT_MIB(_n)\t\t\t(MT_MIB_BASE + (_n))\n\n#define MT_MIB_CTL\t\t\tMT_MIB(0x00)\n#define MT_MIB_CTL_PSCCA_TIME\t\tGENMASK(13, 11)\n#define MT_MIB_CTL_CCA_NAV_TX\t\tGENMASK(16, 14)\n#define MT_MIB_CTL_ED_TIME\t\tGENMASK(30, 28)\n#define MT_MIB_CTL_READ_CLR_DIS\t\tBIT(31)\n\n#define MT_MIB_STAT(_n)\t\t\tMT_MIB(0x08 + (_n) * 4)\n\n#define MT_MIB_STAT_CCA\t\t\tMT_MIB_STAT(9)\n#define MT_MIB_STAT_CCA_MASK\t\tGENMASK(23, 0)\n\n#define MT_MIB_STAT_PSCCA\t\tMT_MIB_STAT(16)\n#define MT_MIB_STAT_PSCCA_MASK\t\tGENMASK(23, 0)\n\n#define MT_TX_AGG_CNT(n)\t\tMT_MIB(0xa8 + ((n) << 2))\n\n#define MT_MIB_STAT_ED\t\t\tMT_MIB_STAT(18)\n#define MT_MIB_STAT_ED_MASK\t\tGENMASK(23, 0)\n\n#define MT_PCIE_REMAP_BASE_1\t\t0x40000\n#define MT_PCIE_REMAP_BASE_2\t\t0x80000\n\n#define MT_TX_HW_QUEUE_MGMT\t\t4\n#define MT_TX_HW_QUEUE_MCU\t\t5\n#define MT_TX_HW_QUEUE_BCN\t\t7\n#define MT_TX_HW_QUEUE_BMC\t\t8\n\n#define MT_LED_BASE_PHYS\t\t0x80024000\n#define MT_LED_PHYS(_n)\t\t\t(MT_LED_BASE_PHYS + (_n))\n\n#define MT_LED_CTRL\t\t\tMT_LED_PHYS(0x00)\n\n#define MT_LED_CTRL_REPLAY(_n)\t\tBIT(0 + (8 * (_n)))\n#define MT_LED_CTRL_POLARITY(_n)\tBIT(1 + (8 * (_n)))\n#define MT_LED_CTRL_TX_BLINK_MODE(_n)\tBIT(2 + (8 * (_n)))\n#define MT_LED_CTRL_TX_MANUAL_BLINK(_n)\tBIT(3 + (8 * (_n)))\n#define MT_LED_CTRL_TX_OVER_BLINK(_n)\tBIT(5 + (8 * (_n)))\n#define MT_LED_CTRL_KICK(_n)\t\tBIT(7 + (8 * (_n)))\n\n#define MT_LED_STATUS_0(_n)\t\tMT_LED_PHYS(0x10 + ((_n) * 8))\n#define MT_LED_STATUS_1(_n)\t\tMT_LED_PHYS(0x14 + ((_n) * 8))\n#define MT_LED_STATUS_OFF\t\tGENMASK(31, 24)\n#define MT_LED_STATUS_ON\t\tGENMASK(23, 16)\n#define MT_LED_STATUS_DURATION\t\tGENMASK(15, 0)\n\n#define MT_CLIENT_BASE_PHYS_ADDR\t0x800c0000\n\n#define MT_CLIENT_TMAC_INFO_TEMPLATE\t0x040\n\n#define MT_CLIENT_STATUS\t\t0x06c\n\n#define MT_CLIENT_RESET_TX\t\t0x070\n#define MT_CLIENT_RESET_TX_R_E_1\tBIT(16)\n#define MT_CLIENT_RESET_TX_R_E_2\tBIT(17)\n#define MT_CLIENT_RESET_TX_R_E_1_S\tBIT(20)\n#define MT_CLIENT_RESET_TX_R_E_2_S\tBIT(21)\n\n#define MT_EFUSE_BASE\t\t\t0x81070000\n\n#define MT_EFUSE_BASE_CTRL\t\t0x000\n#define MT_EFUSE_BASE_CTRL_EMPTY\tBIT(30)\n\n#define MT_EFUSE_CTRL\t\t\t0x008\n#define MT_EFUSE_CTRL_AOUT\t\tGENMASK(5, 0)\n#define MT_EFUSE_CTRL_MODE\t\tGENMASK(7, 6)\n#define MT_EFUSE_CTRL_LDO_OFF_TIME\tGENMASK(13, 8)\n#define MT_EFUSE_CTRL_LDO_ON_TIME\tGENMASK(15, 14)\n#define MT_EFUSE_CTRL_AIN\t\tGENMASK(25, 16)\n#define MT_EFUSE_CTRL_VALID\t\tBIT(29)\n#define MT_EFUSE_CTRL_KICK\t\tBIT(30)\n#define MT_EFUSE_CTRL_SEL\t\tBIT(31)\n\n#define MT_EFUSE_WDATA(_i)\t\t(0x010 + ((_i) * 4))\n#define MT_EFUSE_RDATA(_i)\t\t(0x030 + ((_i) * 4))\n\n#define MT_CLIENT_RXINF\t\t\t0x068\n#define MT_CLIENT_RXINF_RXSH_GROUPS\tGENMASK(2, 0)\n\n#define MT_PSE_BASE_PHYS_ADDR\t\t0xa0000000\n\n#define MT_PSE_WTBL_2_PHYS_ADDR\t\t0xa5000000\n\n#define MT_WTBL1_SIZE\t\t\t(8 * 4)\n#define MT_WTBL2_SIZE\t\t\t(16 * 4)\n#define MT_WTBL3_OFFSET\t\t\t(MT7603_WTBL_SIZE * MT_WTBL2_SIZE)\n#define MT_WTBL3_SIZE\t\t\t(16 * 4)\n#define MT_WTBL4_OFFSET\t\t\t(MT7603_WTBL_SIZE * MT_WTBL3_SIZE + \\\n\t\t\t\t\t MT_WTBL3_OFFSET)\n#define MT_WTBL4_SIZE\t\t\t(8 * 4)\n\n#define MT_WTBL1_W0_ADDR_HI\t\tGENMASK(15, 0)\n#define MT_WTBL1_W0_MUAR_IDX\t\tGENMASK(21, 16)\n#define MT_WTBL1_W0_RX_CHECK_A1\t\tBIT(22)\n#define MT_WTBL1_W0_KEY_IDX\t\tGENMASK(24, 23)\n#define MT_WTBL1_W0_RX_CHECK_KEY_IDX\tBIT(25)\n#define MT_WTBL1_W0_RX_KEY_VALID\tBIT(26)\n#define MT_WTBL1_W0_RX_IK_VALID\t\tBIT(27)\n#define MT_WTBL1_W0_RX_VALID\t\tBIT(28)\n#define MT_WTBL1_W0_RX_CHECK_A2\t\tBIT(29)\n#define MT_WTBL1_W0_RX_DATA_VALID\tBIT(30)\n#define MT_WTBL1_W0_WRITE_BURST\t\tBIT(31)\n\n#define MT_WTBL1_W1_ADDR_LO\t\tGENMASK(31, 0)\n\n#define MT_WTBL1_W2_MPDU_DENSITY\tGENMASK(2, 0)\n#define MT_WTBL1_W2_KEY_TYPE\t\tGENMASK(6, 3)\n#define MT_WTBL1_W2_EVEN_PN\t\tBIT(7)\n#define MT_WTBL1_W2_TO_DS\t\tBIT(8)\n#define MT_WTBL1_W2_FROM_DS\t\tBIT(9)\n#define MT_WTBL1_W2_HEADER_TRANS\tBIT(10)\n#define MT_WTBL1_W2_AMPDU_FACTOR\tGENMASK(13, 11)\n#define MT_WTBL1_W2_PWR_MGMT\t\tBIT(14)\n#define MT_WTBL1_W2_RDG\t\t\tBIT(15)\n#define MT_WTBL1_W2_RTS\t\t\tBIT(16)\n#define MT_WTBL1_W2_CFACK\t\tBIT(17)\n#define MT_WTBL1_W2_RDG_BA\t\tBIT(18)\n#define MT_WTBL1_W2_SMPS\t\tBIT(19)\n#define MT_WTBL1_W2_TXS_BAF_REPORT\tBIT(20)\n#define MT_WTBL1_W2_DYN_BW\t\tBIT(21)\n#define MT_WTBL1_W2_LDPC\t\tBIT(22)\n#define MT_WTBL1_W2_ITXBF\t\tBIT(23)\n#define MT_WTBL1_W2_ETXBF\t\tBIT(24)\n#define MT_WTBL1_W2_TXOP_PS\t\tBIT(25)\n#define MT_WTBL1_W2_MESH\t\tBIT(26)\n#define MT_WTBL1_W2_QOS\t\t\tBIT(27)\n#define MT_WTBL1_W2_HT\t\t\tBIT(28)\n#define MT_WTBL1_W2_VHT\t\t\tBIT(29)\n#define MT_WTBL1_W2_ADMISSION_CONTROL\tBIT(30)\n#define MT_WTBL1_W2_GROUP_ID\t\tBIT(31)\n\n#define MT_WTBL1_W3_WTBL2_FRAME_ID\tGENMASK(10, 0)\n#define MT_WTBL1_W3_WTBL2_ENTRY_ID\tGENMASK(15, 11)\n#define MT_WTBL1_W3_WTBL4_FRAME_ID\tGENMASK(26, 16)\n#define MT_WTBL1_W3_CHECK_PER\t\tBIT(27)\n#define MT_WTBL1_W3_KEEP_I_PSM\t\tBIT(28)\n#define MT_WTBL1_W3_I_PSM\t\tBIT(29)\n#define MT_WTBL1_W3_POWER_SAVE\t\tBIT(30)\n#define MT_WTBL1_W3_SKIP_TX\t\tBIT(31)\n\n#define MT_WTBL1_W4_WTBL3_FRAME_ID\tGENMASK(10, 0)\n#define MT_WTBL1_W4_WTBL3_ENTRY_ID\tGENMASK(16, 11)\n#define MT_WTBL1_W4_WTBL4_ENTRY_ID\tGENMASK(22, 17)\n#define MT_WTBL1_W4_PARTIAL_AID\t\tGENMASK(31, 23)\n\n#define MT_WTBL2_W0_PN_LO\t\tGENMASK(31, 0)\n\n#define MT_WTBL2_W1_PN_HI\t\tGENMASK(15, 0)\n#define MT_WTBL2_W1_NON_QOS_SEQNO\tGENMASK(27, 16)\n\n#define MT_WTBL2_W2_TID0_SN\t\tGENMASK(11, 0)\n#define MT_WTBL2_W2_TID1_SN\t\tGENMASK(23, 12)\n#define MT_WTBL2_W2_TID2_SN_LO\t\tGENMASK(31, 24)\n\n#define MT_WTBL2_W3_TID2_SN_HI\t\tGENMASK(3, 0)\n#define MT_WTBL2_W3_TID3_SN\t\tGENMASK(15, 4)\n#define MT_WTBL2_W3_TID4_SN\t\tGENMASK(27, 16)\n#define MT_WTBL2_W3_TID5_SN_LO\t\tGENMASK(31, 28)\n\n#define MT_WTBL2_W4_TID5_SN_HI\t\tGENMASK(7, 0)\n#define MT_WTBL2_W4_TID6_SN\t\tGENMASK(19, 8)\n#define MT_WTBL2_W4_TID7_SN\t\tGENMASK(31, 20)\n\n#define MT_WTBL2_W5_TX_COUNT_RATE1\tGENMASK(15, 0)\n#define MT_WTBL2_W5_FAIL_COUNT_RATE1\tGENAMSK(31, 16)\n\n#define MT_WTBL2_W6_TX_COUNT_RATE2\tGENMASK(7, 0)\n#define MT_WTBL2_W6_TX_COUNT_RATE3\tGENMASK(15, 8)\n#define MT_WTBL2_W6_TX_COUNT_RATE4\tGENMASK(23, 16)\n#define MT_WTBL2_W6_TX_COUNT_RATE5\tGENMASK(31, 24)\n\n#define MT_WTBL2_W7_TX_COUNT_CUR_BW\tGENMASK(15, 0)\n#define MT_WTBL2_W7_FAIL_COUNT_CUR_BW\tGENMASK(31, 16)\n\n#define MT_WTBL2_W8_TX_COUNT_OTHER_BW\tGENMASK(15, 0)\n#define MT_WTBL2_W8_FAIL_COUNT_OTHER_BW\tGENMASK(31, 16)\n\n#define MT_WTBL2_W9_POWER_OFFSET\tGENMASK(4, 0)\n#define MT_WTBL2_W9_SPATIAL_EXT\t\tBIT(5)\n#define MT_WTBL2_W9_ANT_PRIORITY\tGENMASK(8, 6)\n#define MT_WTBL2_W9_CC_BW_SEL\t\tGENMASK(10, 9)\n#define MT_WTBL2_W9_CHANGE_BW_RATE\tGENMASK(13, 11)\n#define MT_WTBL2_W9_BW_CAP\t\tGENMASK(15, 14)\n#define MT_WTBL2_W9_SHORT_GI_20\t\tBIT(16)\n#define MT_WTBL2_W9_SHORT_GI_40\t\tBIT(17)\n#define MT_WTBL2_W9_SHORT_GI_80\t\tBIT(18)\n#define MT_WTBL2_W9_SHORT_GI_160\tBIT(19)\n#define MT_WTBL2_W9_MPDU_FAIL_COUNT\tGENMASK(25, 23)\n#define MT_WTBL2_W9_MPDU_OK_COUNT\tGENMASK(28, 26)\n#define MT_WTBL2_W9_RATE_IDX\t\tGENMASK(31, 29)\n\n#define MT_WTBL2_W10_RATE1\t\tGENMASK(11, 0)\n#define MT_WTBL2_W10_RATE2\t\tGENMASK(23, 12)\n#define MT_WTBL2_W10_RATE3_LO\t\tGENMASK(31, 24)\n\n#define MT_WTBL2_W11_RATE3_HI\t\tGENMASK(3, 0)\n#define MT_WTBL2_W11_RATE4\t\tGENMASK(15, 4)\n#define MT_WTBL2_W11_RATE5\t\tGENMASK(27, 16)\n#define MT_WTBL2_W11_RATE6_LO\t\tGENMASK(31, 28)\n\n#define MT_WTBL2_W12_RATE6_HI\t\tGENMASK(7, 0)\n#define MT_WTBL2_W12_RATE7\t\tGENMASK(19, 8)\n#define MT_WTBL2_W12_RATE8\t\tGENMASK(31, 20)\n\n#define MT_WTBL2_W13_AVG_RCPI0\t\tGENMASK(7, 0)\n#define MT_WTBL2_W13_AVG_RCPI1\t\tGENMASK(15, 8)\n#define MT_WTBL2_W13_AVG_RCPI2\t\tGENAMSK(23, 16)\n\n#define MT_WTBL2_W14_CC_NOISE_1S\tGENMASK(6, 0)\n#define MT_WTBL2_W14_CC_NOISE_2S\tGENMASK(13, 7)\n#define MT_WTBL2_W14_CC_NOISE_3S\tGENMASK(20, 14)\n#define MT_WTBL2_W14_CHAN_EST_RMS\tGENMASK(24, 21)\n#define MT_WTBL2_W14_CC_NOISE_SEL\tBIT(15)\n#define MT_WTBL2_W14_ANT_SEL\t\tGENMASK(31, 26)\n\n#define MT_WTBL2_W15_BA_WIN_SIZE\tGENMASK(2, 0)\n#define MT_WTBL2_W15_BA_WIN_SIZE_SHIFT\t3\n#define MT_WTBL2_W15_BA_EN_TIDS\t\tGENMASK(31, 24)\n\n#define MT_WTBL1_OR\t\t\t(MT_WTBL1_BASE + 0x2300)\n#define MT_WTBL1_OR_PSM_WRITE\t\tBIT(31)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}