Event_code,PMU,Name,Equiv,Desc
"""cpu/config=0x530145,umask=0x01,name=UNIFIED_TLB_HIT:4K_DATA/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:4K_DATA,None,Unified TLB Hit : 4 KB unified TLB hit for data
"""cpu/config=0x530245,umask=0x02,name=UNIFIED_TLB_HIT:2M_DATA/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:2M_DATA,None,Unified TLB Hit : 2 MB unified TLB hit for data
"""cpu/config=0x530445,umask=0x04,name=UNIFIED_TLB_HIT:1G_DATA/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:1G_DATA,None,Unified TLB Hit : 1 GB unified TLB hit for data
"""cpu/config=0x531045,umask=0x10,name=UNIFIED_TLB_HIT:4K_INST/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:4K_INST,None,Unified TLB Hit : 4 KB unified TLB hit for instruction
"""cpu/config=0x532045,umask=0x20,name=UNIFIED_TLB_HIT:2M_INST/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:2M_INST,None,Unified TLB Hit : 2 MB unified TLB hit for instruction
"""cpu/config=0x534045,umask=0x40,name=UNIFIED_TLB_HIT:1G_INST/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:1G_INST,None,Unified TLB Hit : 1 GB unified TLB hit for instruction
"""cpu/config=0x537745,umask=0x77,name=UNIFIED_TLB_HIT:ALL/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_HIT:ALL,None,Unified TLB Hit : All sub-events selected
"""cpu/config=0x530146,umask=0x01,name=UNIFIED_TLB_MISS:4K_DATA/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:4K_DATA,None,Unified TLB Miss : 4 KB unified TLB miss for data
"""cpu/config=0x530246,umask=0x02,name=UNIFIED_TLB_MISS:2M_DATA/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:2M_DATA,None,Unified TLB Miss : 2 MB unified TLB miss for data
"""cpu/config=0x530446,umask=0x04,name=UNIFIED_TLB_MISS:1GB_DATA/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:1GB_DATA,None,Unified TLB Miss : 1 GB unified TLB miss for data
"""cpu/config=0x531046,umask=0x10,name=UNIFIED_TLB_MISS:4K_INST/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:4K_INST,None,Unified TLB Miss : 4 KB unified TLB miss for instruction
"""cpu/config=0x532046,umask=0x20,name=UNIFIED_TLB_MISS:2M_INST/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:2M_INST,None,Unified TLB Miss : 2 MB unified TLB miss for instruction
"""cpu/config=0x534046,umask=0x40,name=UNIFIED_TLB_MISS:1G_INST/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:1G_INST,None,Unified TLB Miss : 1 GB unified TLB miss for instruction
"""cpu/config=0x537746,umask=0x77,name=UNIFIED_TLB_MISS:ALL/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),UNIFIED_TLB_MISS:ALL,None,Unified TLB Miss : All sub-events selected
"""cpu/config=0x530152,umask=0x01,name=INEFFECTIVE_SW_PREFETCHES:SW_PREFETCH_HIT_IN_L1/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),INEFFECTIVE_SW_PREFETCHES:SW_PREFETCH_HIT_IN_L1,None,Ineffective Software Prefetches : Software prefetch hit in the L1
"""cpu/config=0x530852,umask=0x08,name=INEFFECTIVE_SW_PREFETCHES:SW_PREFETCH_HIT_IN_L2/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),INEFFECTIVE_SW_PREFETCHES:SW_PREFETCH_HIT_IN_L2,None,Ineffective Software Prefetches : Software prefetch hit in the L2
"""cpu/config=0x530952,umask=0x09,name=INEFFECTIVE_SW_PREFETCHES:ALL/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),INEFFECTIVE_SW_PREFETCHES:ALL,None,Ineffective Software Prefetches : All sub-events selected
"""cpu/config=0x53016c,umask=0x01,name=SYSTEM_READ_RESPONSES:EXCLUSIVE/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:EXCLUSIVE,None,Response From System on Cache Refills : Exclusive
"""cpu/config=0x53026c,umask=0x02,name=SYSTEM_READ_RESPONSES:MODIFIED/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:MODIFIED,None,"Response From System on Cache Refills : Modified (D18F0x68[ATMModeEn]==0), Modified written (D18F0x68[ATMModeEn]==1)"
"""cpu/config=0x53046c,umask=0x04,name=SYSTEM_READ_RESPONSES:SHARED/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:SHARED,None,Response From System on Cache Refills : Shared
"""cpu/config=0x53086c,umask=0x08,name=SYSTEM_READ_RESPONSES:OWNED/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:OWNED,None,Response From System on Cache Refills : Owned
"""cpu/config=0x53106c,umask=0x10,name=SYSTEM_READ_RESPONSES:DATA_ERROR/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:DATA_ERROR,None,Response From System on Cache Refills : Data Error
"""cpu/config=0x53206c,umask=0x20,name=SYSTEM_READ_RESPONSES:MODIFIED_UNWRITTEN/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:MODIFIED_UNWRITTEN,None,Response From System on Cache Refills : Modified unwritten
"""cpu/config=0x533f6c,umask=0x3f,name=SYSTEM_READ_RESPONSES:ALL/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),SYSTEM_READ_RESPONSES:ALL,None,Response From System on Cache Refills : All sub-events selected
"""cpu/config=0x530084,name=L1_ITLB_MISS_AND_L2_ITLB_HIT/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_HIT,None,"L1 ITLB Miss, L2 ITLB Hit"
"""cpu/config=0x530185,umask=0x01,name=L1_ITLB_MISS_AND_L2_ITLB_MISS:4K_PAGE_FETCHES/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_MISS:4K_PAGE_FETCHES,None,"L1 ITLB Miss, L2 ITLB Miss : Instruction fetches to a 4 KB page"
"""cpu/config=0x530285,umask=0x02,name=L1_ITLB_MISS_AND_L2_ITLB_MISS:2M_PAGE_FETCHES/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_MISS:2M_PAGE_FETCHES,None,"L1 ITLB Miss, L2 ITLB Miss : Instruction fetches to a 2 MB page"
"""cpu/config=0x530485,umask=0x04,name=L1_ITLB_MISS_AND_L2_ITLB_MISS:1G_PAGE_FETCHES/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_MISS:1G_PAGE_FETCHES,None,"L1 ITLB Miss, L2 ITLB Miss : Instruction fetches to a 1 GB page"
"""cpu/config=0x530785,umask=0x07,name=L1_ITLB_MISS_AND_L2_ITLB_MISS:ALL/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L1_ITLB_MISS_AND_L2_ITLB_MISS:ALL,None,"L1 ITLB Miss, L2 ITLB Miss : All sub-events selected"
"""cpu/config=0x10053016c,umask=0x01,name=L2_PREFETCHER_TRIGGER_EVENTS:LOAD_L1_MISS_SEEN_BY_PREFETCHER/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L2_PREFETCHER_TRIGGER_EVENTS:LOAD_L1_MISS_SEEN_BY_PREFETCHER,None,L2 Prefetcher Trigger Events : Load L1 miss seen by prefetcher
"""cpu/config=0x10053026c,umask=0x02,name=L2_PREFETCHER_TRIGGER_EVENTS:STORE_L1_MISS_SEEN_BY_PREFETCHER/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L2_PREFETCHER_TRIGGER_EVENTS:STORE_L1_MISS_SEEN_BY_PREFETCHER,None,L2 Prefetcher Trigger Events : Store L1 miss seen by prefetcher
"""cpu/config=0x10053036c,umask=0x03,name=L2_PREFETCHER_TRIGGER_EVENTS:ALL/""",amd64_fam15h_interlagos (AMD64 Fam15h Interlagos),L2_PREFETCHER_TRIGGER_EVENTS:ALL,None,L2 Prefetcher Trigger Events : All sub-events selected
"""amd_nb/config=0x40053f1e2,umask=0x01,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:SHARED/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:SHARED,None,L3 Fills caused by L2 Evictions : Shared
"""amd_nb/config=0x40053f2e2,umask=0x02,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:EXCLUSIVE/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:EXCLUSIVE,None,L3 Fills caused by L2 Evictions : Exclusive
"""amd_nb/config=0x40053f4e2,umask=0x04,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:OWNED/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:OWNED,None,L3 Fills caused by L2 Evictions : Owned
"""amd_nb/config=0x40053f8e2,umask=0x08,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:MODIFIED/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:MODIFIED,None,L3 Fills caused by L2 Evictions : Modified
"""amd_nb/config=0x40053ffe2,umask=0xff,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:ALL/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:ALL,None,L3 Fills caused by L2 Evictions : All sub-events selected
"""amd_nb/config=0x40053ffe2,umask=0x00,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_0/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_0,None,L3 Fills caused by L2 Evictions : Measure on Core0
"""amd_nb/config=0x40053ffe2,umask=0x10,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_1/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_1,None,L3 Fills caused by L2 Evictions : Measure on Core1
"""amd_nb/config=0x40053ffe2,umask=0x20,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_2/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_2,None,L3 Fills caused by L2 Evictions : Measure on Core2
"""amd_nb/config=0x40053ffe2,umask=0x30,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_3/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_3,None,L3 Fills caused by L2 Evictions : Measure on Core3
"""amd_nb/config=0x40053ffe2,umask=0x40,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_4/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_4,None,L3 Fills caused by L2 Evictions : Measure on Core4
"""amd_nb/config=0x40053ffe2,umask=0x50,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_5/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_5,None,L3 Fills caused by L2 Evictions : Measure on Core5
"""amd_nb/config=0x40053ffe2,umask=0x60,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_6/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_6,None,L3 Fills caused by L2 Evictions : Measure on Core6
"""amd_nb/config=0x40053ffe2,umask=0x70,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_7/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:CORE_7,None,L3 Fills caused by L2 Evictions : Measure on Core7
"""amd_nb/config=0x40053ffe2,umask=0xf0,name=L3_FILLS_CAUSED_BY_L2_EVICTIONS:ANY_CORE/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_FILLS_CAUSED_BY_L2_EVICTIONS:ANY_CORE,None,L3 Fills caused by L2 Evictions : Measure on any core
"""amd_nb/config=0x4005301ef,umask=0x01,name=L3_LATENCY:L3_REQUEST_CYCLE/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_LATENCY:L3_REQUEST_CYCLE,None,L3 Latency : L3 Request cycle count.
"""amd_nb/config=0x4005302ef,umask=0x02,name=L3_LATENCY:L3_REQUEST/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_LATENCY:L3_REQUEST,None,L3 Latency : L3 request count.
"""amd_nb/config=0x4005303ef,umask=0x03,name=L3_LATENCY:ALL/""",amd64_fam15h_nb (AMD64 Fam15h NorthBridge),L3_LATENCY:ALL,None,L3 Latency : All sub-events selected
