
hs2-gpr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fe8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  08007178  08007178  00017178  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079bc  080079bc  000209f4  2**0
                  CONTENTS
  4 .ARM          00000008  080079bc  080079bc  000179bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079c4  080079c4  000209f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079c4  080079c4  000179c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079c8  080079c8  000179c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009f4  20000000  080079cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005dc  200009f4  080083c0  000209f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd0  080083c0  00020fd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000209f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f268  00000000  00000000  00020a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ef  00000000  00000000  0002fc8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  00031d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a8  00000000  00000000  000326f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c30  00000000  00000000  00032f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c990  00000000  00000000  00055bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c771c  00000000  00000000  00062558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00129c74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000369c  00000000  00000000  00129cc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  0012d364  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  0012d3a0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200009f4 	.word	0x200009f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007160 	.word	0x08007160

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200009f8 	.word	0x200009f8
 80001cc:	08007160 	.word	0x08007160

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <AD9910_Init>:
#define AD9910_DEBUG_PRINTING

//Addresses ---------------0,1,2,3,4,5,6,7,8,9,a,b,c,d,e,f,10,11,12,13,14,15,16
static uint8_t nbytes[] = {4,4,4,4,4,4,4,4,2,4,4,8,8,4,8,8,8, 8, 8, 8, 8, 8, 4}; //register lengths in bytes

state AD9910_Init(){
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_SET); //deselect SPI
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2140      	movs	r1, #64	; 0x40
 8000eaa:	482f      	ldr	r0, [pc, #188]	; (8000f68 <AD9910_Init+0xc8>)
 8000eac:	f001 fd4a 	bl	8002944 <HAL_GPIO_WritePin>

	#ifdef AD9910_DEBUG_PRINTING
	printf("Initializing AD9910\n\r");
 8000eb0:	482e      	ldr	r0, [pc, #184]	; (8000f6c <AD9910_Init+0xcc>)
 8000eb2:	f003 ffd1 	bl	8004e58 <iprintf>
	#endif

	state rs = PASS;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	71fb      	strb	r3, [r7, #7]
	rs |= AD9910_Reset(); //reset the AD9910
 8000eba:	f000 fa9d 	bl	80013f8 <AD9910_Reset>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	71fb      	strb	r3, [r7, #7]

	rs |= AD9910_WriteReg(CFR1, (SDIO_INPUT_ONLY));
 8000ec8:	f04f 0202 	mov.w	r2, #2
 8000ecc:	f04f 0300 	mov.w	r3, #0
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f000 faab 	bl	800142c <AD9910_WriteReg>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	71fb      	strb	r3, [r7, #7]
	rs |= AD9910_IO_Update();
 8000ee0:	f000 fb8a 	bl	80015f8 <AD9910_IO_Update>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	71fb      	strb	r3, [r7, #7]

	rs |= AD9910_WriteReg(CFR2, (SYNC_TIM_V_DIS | A_FROM_STP));
 8000eee:	4a20      	ldr	r2, [pc, #128]	; (8000f70 <AD9910_Init+0xd0>)
 8000ef0:	f04f 0300 	mov.w	r3, #0
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	f000 fa99 	bl	800142c <AD9910_WriteReg>
 8000efa:	4603      	mov	r3, r0
 8000efc:	461a      	mov	r2, r3
 8000efe:	79fb      	ldrb	r3, [r7, #7]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	71fb      	strb	r3, [r7, #7]
	rs |= AD9910_IO_Update();
 8000f04:	f000 fb78 	bl	80015f8 <AD9910_IO_Update>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	71fb      	strb	r3, [r7, #7]

	rs |= AD9910_WriteReg(CFR3, (VCO5 | CP_387 | INP_DIV_RST | PLL_EN | (PLL_MULT << 1))); //refclk off
 8000f12:	a313      	add	r3, pc, #76	; (adr r3, 8000f60 <AD9910_Init+0xc0>)
 8000f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f18:	2002      	movs	r0, #2
 8000f1a:	f000 fa87 	bl	800142c <AD9910_WriteReg>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	71fb      	strb	r3, [r7, #7]
	rs |= AD9910_IO_Update();
 8000f28:	f000 fb66 	bl	80015f8 <AD9910_IO_Update>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	461a      	mov	r2, r3
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	71fb      	strb	r3, [r7, #7]

	rs |= AD9910_SetProfile(PF0); //set profile
 8000f36:	2000      	movs	r0, #0
 8000f38:	f000 fb7a 	bl	8001630 <AD9910_SetProfile>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	461a      	mov	r2, r3
 8000f40:	79fb      	ldrb	r3, [r7, #7]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(AD9910_TXE_GPIO_Port, AD9910_TXE_Pin, GPIO_PIN_SET);  //enable TX
 8000f46:	2201      	movs	r2, #1
 8000f48:	2110      	movs	r1, #16
 8000f4a:	480a      	ldr	r0, [pc, #40]	; (8000f74 <AD9910_Init+0xd4>)
 8000f4c:	f001 fcfa 	bl	8002944 <HAL_GPIO_WritePin>

	return rs;
 8000f50:	79fb      	ldrb	r3, [r7, #7]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	f3af 8000 	nop.w
 8000f60:	05384150 	.word	0x05384150
 8000f64:	00000000 	.word	0x00000000
 8000f68:	40020800 	.word	0x40020800
 8000f6c:	08007178 	.word	0x08007178
 8000f70:	01000020 	.word	0x01000020
 8000f74:	40020c00 	.word	0x40020c00

08000f78 <AD9910_ConfigureChirp>:
}

/*
 *Sets up a Hann-Windowed Chirp. Only works for sufficiently long durations to use the entire RAM
 */
state AD9910_ConfigureChirp(float lower, float upper, float duration){
 8000f78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f7c:	b08a      	sub	sp, #40	; 0x28
 8000f7e:	af04      	add	r7, sp, #16
 8000f80:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f84:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f88:	ed87 1a01 	vstr	s2, [r7, #4]
	#ifdef AD9910_DEBUG_PRINTING
	printf("Setting up a Hann-Windowed Chirp from %fHz to %fHz in %fs\n\r", lower, upper, duration);
 8000f8c:	68f8      	ldr	r0, [r7, #12]
 8000f8e:	f7ff fadb 	bl	8000548 <__aeabi_f2d>
 8000f92:	4680      	mov	r8, r0
 8000f94:	4689      	mov	r9, r1
 8000f96:	68b8      	ldr	r0, [r7, #8]
 8000f98:	f7ff fad6 	bl	8000548 <__aeabi_f2d>
 8000f9c:	4604      	mov	r4, r0
 8000f9e:	460d      	mov	r5, r1
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff fad1 	bl	8000548 <__aeabi_f2d>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000fae:	e9cd 4500 	strd	r4, r5, [sp]
 8000fb2:	4642      	mov	r2, r8
 8000fb4:	464b      	mov	r3, r9
 8000fb6:	480e      	ldr	r0, [pc, #56]	; (8000ff0 <AD9910_ConfigureChirp+0x78>)
 8000fb8:	f003 ff4e 	bl	8004e58 <iprintf>
	#endif

	state rs = PASS;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET); //clear the trigger
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <AD9910_ConfigureChirp+0x7c>)
 8000fc6:	f001 fcbd 	bl	8002944 <HAL_GPIO_WritePin>

	AD9910_ConfigureRamp(lower, upper, duration); //set up the frequency sweep
 8000fca:	ed97 1a01 	vldr	s2, [r7, #4]
 8000fce:	edd7 0a02 	vldr	s1, [r7, #8]
 8000fd2:	ed97 0a03 	vldr	s0, [r7, #12]
 8000fd6:	f000 f905 	bl	80011e4 <AD9910_ConfigureRamp>

	AD9910_ConfigureRAM(duration);
 8000fda:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fde:	f000 f80b 	bl	8000ff8 <AD9910_ConfigureRAM>

	return rs;
 8000fe2:	7dfb      	ldrb	r3, [r7, #23]

}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000fee:	bf00      	nop
 8000ff0:	0800719c 	.word	0x0800719c
 8000ff4:	40021000 	.word	0x40021000

08000ff8 <AD9910_ConfigureRAM>:
	return rs;
}

//loads the predistorted Hann window into RAM, and sets up the RAM for playback
//TODO: get this to work even if we can't use the entire RAM
state AD9910_ConfigureRAM(float ramptime){
 8000ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000ffc:	b088      	sub	sp, #32
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	ed87 0a01 	vstr	s0, [r7, #4]
	#ifdef AD9910_DEBUG_PRINTING
	printf("Configuring RAM with a %f second predistorted Hann window\n\r", ramptime);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff fa9f 	bl	8000548 <__aeabi_f2d>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	486d      	ldr	r0, [pc, #436]	; (80011c4 <AD9910_ConfigureRAM+0x1cc>)
 8001010:	f003 ff22 	bl	8004e58 <iprintf>
	#endif

	state rs= PASS;
 8001014:	2300      	movs	r3, #0
 8001016:	75fb      	strb	r3, [r7, #23]
	AD9910_SetProfile(PF0);
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fb09 	bl	8001630 <AD9910_SetProfile>

	//calculate the address step rate
	uint16_t M0 = (ramptime / RAM_LENGTH) * FSYSCLK / 4;
 800101e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001022:	eddf 6a69 	vldr	s13, [pc, #420]	; 80011c8 <AD9910_ConfigureRAM+0x1d0>
 8001026:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800102a:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80011cc <AD9910_ConfigureRAM+0x1d4>
 800102e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001032:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001036:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800103a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800103e:	ee17 3a90 	vmov	r3, s15
 8001042:	83fb      	strh	r3, [r7, #30]
	uint16_t pf_end_addr = RAM_LENGTH-1;
 8001044:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001048:	83bb      	strh	r3, [r7, #28]

	if(M0 < 1) {  //not enough time to step through the whole RAM
 800104a:	8bfb      	ldrh	r3, [r7, #30]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d10c      	bne.n	800106a <AD9910_ConfigureRAM+0x72>
		M0 = 1;
 8001050:	2301      	movs	r3, #1
 8001052:	83fb      	strh	r3, [r7, #30]
		pf_end_addr = (uint16_t) (ramptime * (FSYSCLK / 4));
 8001054:	edd7 7a01 	vldr	s15, [r7, #4]
 8001058:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80011d0 <AD9910_ConfigureRAM+0x1d8>
 800105c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001060:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001064:	ee17 3a90 	vmov	r3, s15
 8001068:	83bb      	strh	r3, [r7, #28]
	}

	#ifdef AD9910_DEBUG_PRINTING
	printf("\tAddress Step Rate: %d\n\r\tAddress Range: 0 to %d\n\r", M0, pf_end_addr);
 800106a:	8bfb      	ldrh	r3, [r7, #30]
 800106c:	8bba      	ldrh	r2, [r7, #28]
 800106e:	4619      	mov	r1, r3
 8001070:	4858      	ldr	r0, [pc, #352]	; (80011d4 <AD9910_ConfigureRAM+0x1dc>)
 8001072:	f003 fef1 	bl	8004e58 <iprintf>
	#endif

	//program RP0, addresses span the entire RAM, ramp-up mode, no zero crossing, dwell-high
	rs |= AD9910_WriteReg(RP0, ((((uint64_t) M0) << 40) | (((uint64_t) pf_end_addr) << 30) | RPMC_RAMP_UP));
 8001076:	8bf8      	ldrh	r0, [r7, #30]
 8001078:	f04f 0100 	mov.w	r1, #0
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	0203      	lsls	r3, r0, #8
 8001086:	2200      	movs	r2, #0
 8001088:	8bb8      	ldrh	r0, [r7, #28]
 800108a:	f04f 0100 	mov.w	r1, #0
 800108e:	ea4f 0990 	mov.w	r9, r0, lsr #2
 8001092:	ea4f 7880 	mov.w	r8, r0, lsl #30
 8001096:	ea42 0408 	orr.w	r4, r2, r8
 800109a:	ea43 0509 	orr.w	r5, r3, r9
 800109e:	f04f 0201 	mov.w	r2, #1
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	ea44 0a02 	orr.w	sl, r4, r2
 80010aa:	ea45 0b03 	orr.w	fp, r5, r3
 80010ae:	4652      	mov	r2, sl
 80010b0:	465b      	mov	r3, fp
 80010b2:	200e      	movs	r0, #14
 80010b4:	f000 f9ba 	bl	800142c <AD9910_WriteReg>
 80010b8:	4603      	mov	r3, r0
 80010ba:	461a      	mov	r2, r3
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
 80010be:	4313      	orrs	r3, r2
 80010c0:	75fb      	strb	r3, [r7, #23]

	rs |= AD9910_IO_Update(); //TODO do I want this here?
 80010c2:	f000 fa99 	bl	80015f8 <AD9910_IO_Update>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461a      	mov	r2, r3
 80010ca:	7dfb      	ldrb	r3, [r7, #23]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	75fb      	strb	r3, [r7, #23]

	//fill in the RAM
	uint8_t ram_addr = RAM;
 80010d0:	2316      	movs	r3, #22
 80010d2:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	2140      	movs	r1, #64	; 0x40
 80010d8:	483f      	ldr	r0, [pc, #252]	; (80011d8 <AD9910_ConfigureRAM+0x1e0>)
 80010da:	f001 fc33 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &ram_addr, 1, HAL_MAX_DELAY);
 80010de:	f107 010f 	add.w	r1, r7, #15
 80010e2:	f04f 33ff 	mov.w	r3, #4294967295
 80010e6:	2201      	movs	r2, #1
 80010e8:	483c      	ldr	r0, [pc, #240]	; (80011dc <AD9910_ConfigureRAM+0x1e4>)
 80010ea:	f002 f942 	bl	8003372 <HAL_SPI_Transmit>
	for(int i = 0; i < RAM_LENGTH; i++){
 80010ee:	2300      	movs	r3, #0
 80010f0:	61bb      	str	r3, [r7, #24]
 80010f2:	e035      	b.n	8001160 <AD9910_ConfigureRAM+0x168>
		uint8_t byte1 = (window[i] >> 6) & 0xFF;
 80010f4:	4a3a      	ldr	r2, [pc, #232]	; (80011e0 <AD9910_ConfigureRAM+0x1e8>)
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010fc:	099b      	lsrs	r3, r3, #6
 80010fe:	b29b      	uxth	r3, r3
 8001100:	b2db      	uxtb	r3, r3
 8001102:	73bb      	strb	r3, [r7, #14]
		uint8_t byte2 = (window[i] << 2) & 0xFF;
 8001104:	4a36      	ldr	r2, [pc, #216]	; (80011e0 <AD9910_ConfigureRAM+0x1e8>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	b2db      	uxtb	r3, r3
 8001110:	737b      	strb	r3, [r7, #13]
		uint8_t byte3 = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	733b      	strb	r3, [r7, #12]
		uint8_t byte4 = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	72fb      	strb	r3, [r7, #11]
		HAL_SPI_Transmit(&hspi2, &byte1, 1, HAL_MAX_DELAY);
 800111a:	f107 010e 	add.w	r1, r7, #14
 800111e:	f04f 33ff 	mov.w	r3, #4294967295
 8001122:	2201      	movs	r2, #1
 8001124:	482d      	ldr	r0, [pc, #180]	; (80011dc <AD9910_ConfigureRAM+0x1e4>)
 8001126:	f002 f924 	bl	8003372 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, &byte2, 1, HAL_MAX_DELAY);
 800112a:	f107 010d 	add.w	r1, r7, #13
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
 8001132:	2201      	movs	r2, #1
 8001134:	4829      	ldr	r0, [pc, #164]	; (80011dc <AD9910_ConfigureRAM+0x1e4>)
 8001136:	f002 f91c 	bl	8003372 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, &byte3, 1, HAL_MAX_DELAY);
 800113a:	f107 010c 	add.w	r1, r7, #12
 800113e:	f04f 33ff 	mov.w	r3, #4294967295
 8001142:	2201      	movs	r2, #1
 8001144:	4825      	ldr	r0, [pc, #148]	; (80011dc <AD9910_ConfigureRAM+0x1e4>)
 8001146:	f002 f914 	bl	8003372 <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, &byte4, 1, HAL_MAX_DELAY);
 800114a:	f107 010b 	add.w	r1, r7, #11
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	2201      	movs	r2, #1
 8001154:	4821      	ldr	r0, [pc, #132]	; (80011dc <AD9910_ConfigureRAM+0x1e4>)
 8001156:	f002 f90c 	bl	8003372 <HAL_SPI_Transmit>
	for(int i = 0; i < RAM_LENGTH; i++){
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	3301      	adds	r3, #1
 800115e:	61bb      	str	r3, [r7, #24]
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001166:	dbc5      	blt.n	80010f4 <AD9910_ConfigureRAM+0xfc>
	}
	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_SET);
 8001168:	2201      	movs	r2, #1
 800116a:	2140      	movs	r1, #64	; 0x40
 800116c:	481a      	ldr	r0, [pc, #104]	; (80011d8 <AD9910_ConfigureRAM+0x1e0>)
 800116e:	f001 fbe9 	bl	8002944 <HAL_GPIO_WritePin>

	rs |= AD9910_IO_Update();
 8001172:	f000 fa41 	bl	80015f8 <AD9910_IO_Update>
 8001176:	4603      	mov	r3, r0
 8001178:	461a      	mov	r2, r3
 800117a:	7dfb      	ldrb	r3, [r7, #23]
 800117c:	4313      	orrs	r3, r2
 800117e:	75fb      	strb	r3, [r7, #23]

	//set the RAM destination to amplitude
	uint32_t cfr1 = AD9910_ReadReg32(CFR1);
 8001180:	2000      	movs	r0, #0
 8001182:	f000 f9e5 	bl	8001550 <AD9910_ReadReg32>
 8001186:	6138      	str	r0, [r7, #16]
	rs |= AD9910_WriteReg(CFR1, ((cfr1 & ~(0b11 << 29)) | RAM_DEST_AMP));
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800118e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001192:	461a      	mov	r2, r3
 8001194:	f04f 0300 	mov.w	r3, #0
 8001198:	2000      	movs	r0, #0
 800119a:	f000 f947 	bl	800142c <AD9910_WriteReg>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	7dfb      	ldrb	r3, [r7, #23]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	75fb      	strb	r3, [r7, #23]
	rs |= AD9910_IO_Update();
 80011a8:	f000 fa26 	bl	80015f8 <AD9910_IO_Update>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	7dfb      	ldrb	r3, [r7, #23]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	75fb      	strb	r3, [r7, #23]

	return rs;
 80011b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3720      	adds	r7, #32
 80011bc:	46bd      	mov	sp, r7
 80011be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80011c2:	bf00      	nop
 80011c4:	080071f0 	.word	0x080071f0
 80011c8:	44800000 	.word	0x44800000
 80011cc:	4e6e6b28 	.word	0x4e6e6b28
 80011d0:	4d6e6b28 	.word	0x4d6e6b28
 80011d4:	0800722c 	.word	0x0800722c
 80011d8:	40020800 	.word	0x40020800
 80011dc:	20000e1c 	.word	0x20000e1c
 80011e0:	20000000 	.word	0x20000000

080011e4 <AD9910_ConfigureRamp>:
	rs |= AD9910_IO_Update(); //issue an IO update to latch the data

	return rs;
}

state AD9910_ConfigureRamp(float lower, float upper, float ramptime){
 80011e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011e8:	b090      	sub	sp, #64	; 0x40
 80011ea:	af04      	add	r7, sp, #16
 80011ec:	ed87 0a05 	vstr	s0, [r7, #20]
 80011f0:	edc7 0a04 	vstr	s1, [r7, #16]
 80011f4:	ed87 1a03 	vstr	s2, [r7, #12]

	#ifdef AD9910_DEBUG_PRINTING
	printf("Configuring Ramp from %fHz to %fHz in %f seconds\n\r", lower, upper, ramptime);
 80011f8:	6978      	ldr	r0, [r7, #20]
 80011fa:	f7ff f9a5 	bl	8000548 <__aeabi_f2d>
 80011fe:	e9c7 0100 	strd	r0, r1, [r7]
 8001202:	6938      	ldr	r0, [r7, #16]
 8001204:	f7ff f9a0 	bl	8000548 <__aeabi_f2d>
 8001208:	4682      	mov	sl, r0
 800120a:	468b      	mov	fp, r1
 800120c:	68f8      	ldr	r0, [r7, #12]
 800120e:	f7ff f99b 	bl	8000548 <__aeabi_f2d>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800121a:	e9cd ab00 	strd	sl, fp, [sp]
 800121e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001222:	486d      	ldr	r0, [pc, #436]	; (80013d8 <AD9910_ConfigureRamp+0x1f4>)
 8001224:	f003 fe18 	bl	8004e58 <iprintf>
	#endif

	state rs = PASS;
 8001228:	2300      	movs	r3, #0
 800122a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	HAL_GPIO_WritePin(AD9910_DRCTL_GPIO_Port, AD9910_DRCTL_Pin, GPIO_PIN_RESET); //don't ramp
 800122e:	2200      	movs	r2, #0
 8001230:	2120      	movs	r1, #32
 8001232:	486a      	ldr	r0, [pc, #424]	; (80013dc <AD9910_ConfigureRamp+0x1f8>)
 8001234:	f001 fb86 	bl	8002944 <HAL_GPIO_WritePin>
	uint32_t upper_ftw = FREQ_TO_FTW(upper);
 8001238:	edd7 7a04 	vldr	s15, [r7, #16]
 800123c:	ed9f 7a68 	vldr	s14, [pc, #416]	; 80013e0 <AD9910_ConfigureRamp+0x1fc>
 8001240:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001244:	eddf 6a67 	vldr	s13, [pc, #412]	; 80013e4 <AD9910_ConfigureRamp+0x200>
 8001248:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800124c:	eeb0 0a47 	vmov.f32	s0, s14
 8001250:	f005 ff48 	bl	80070e4 <lroundf>
 8001254:	4603      	mov	r3, r0
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lower_ftw = FREQ_TO_FTW(lower);
 8001258:	edd7 7a05 	vldr	s15, [r7, #20]
 800125c:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80013e0 <AD9910_ConfigureRamp+0x1fc>
 8001260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001264:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80013e4 <AD9910_ConfigureRamp+0x200>
 8001268:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800126c:	eeb0 0a47 	vmov.f32	s0, s14
 8001270:	f005 ff38 	bl	80070e4 <lroundf>
 8001274:	4603      	mov	r3, r0
 8001276:	623b      	str	r3, [r7, #32]
	uint32_t upstep_ftw = ((upper_ftw - lower_ftw) / ramptime) * (4.0f / FSYSCLK);
 8001278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800127a:	6a3b      	ldr	r3, [r7, #32]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	ee07 3a90 	vmov	s15, r3
 8001282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001286:	ed97 7a03 	vldr	s14, [r7, #12]
 800128a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800128e:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80013e8 <AD9910_ConfigureRamp+0x204>
 8001292:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001296:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800129a:	ee17 3a90 	vmov	r3, s15
 800129e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint16_t p = 1;
 80012a0:	2301      	movs	r3, #1
 80012a2:	857b      	strh	r3, [r7, #42]	; 0x2a
	if(upstep_ftw < 1) {  //if we're stepping so fast that the steps need to be smaller
 80012a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d115      	bne.n	80012d6 <AD9910_ConfigureRamp+0xf2>
		upstep_ftw = 1;
 80012aa:	2301      	movs	r3, #1
 80012ac:	62fb      	str	r3, [r7, #44]	; 0x2c
		p = FSYSCLK/4 * ramptime / (upper_ftw - lower_ftw);
 80012ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b2:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80013ec <AD9910_ConfigureRamp+0x208>
 80012b6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80012ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012bc:	6a3b      	ldr	r3, [r7, #32]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012d0:	ee17 3a90 	vmov	r3, s15
 80012d4:	857b      	strh	r3, [r7, #42]	; 0x2a
	}

	#ifdef AD9910_DEBUG_PRINTING
	printf("\tUpper FTW: %d\n\r\tLower FTW: %d\n\r\tPos Freq Step FTW: %d\n\r\tP: %d\n\r", (int) upper_ftw, (int) lower_ftw, (int) upstep_ftw, (int) p);
 80012d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80012d8:	6a3a      	ldr	r2, [r7, #32]
 80012da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80012dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	4603      	mov	r3, r0
 80012e2:	4843      	ldr	r0, [pc, #268]	; (80013f0 <AD9910_ConfigureRamp+0x20c>)
 80012e4:	f003 fdb8 	bl	8004e58 <iprintf>
	#endif

	rs |= AD9910_WriteReg(DR_LIMIT, (uint64_t) upper_ftw << 32 | lower_ftw);
 80012e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ea:	4618      	mov	r0, r3
 80012ec:	f04f 0100 	mov.w	r1, #0
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	0003      	movs	r3, r0
 80012fa:	2200      	movs	r2, #0
 80012fc:	6a39      	ldr	r1, [r7, #32]
 80012fe:	4608      	mov	r0, r1
 8001300:	f04f 0100 	mov.w	r1, #0
 8001304:	ea42 0800 	orr.w	r8, r2, r0
 8001308:	ea43 0901 	orr.w	r9, r3, r1
 800130c:	4642      	mov	r2, r8
 800130e:	464b      	mov	r3, r9
 8001310:	200b      	movs	r0, #11
 8001312:	f000 f88b 	bl	800142c <AD9910_WriteReg>
 8001316:	4603      	mov	r3, r0
 8001318:	461a      	mov	r2, r3
 800131a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800131e:	4313      	orrs	r3, r2
 8001320:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	rs |= AD9910_WriteReg(DR_STEP_SIZE, (uint64_t) upstep_ftw << 32 | upstep_ftw);
 8001324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001326:	4618      	mov	r0, r3
 8001328:	f04f 0100 	mov.w	r1, #0
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	f04f 0300 	mov.w	r3, #0
 8001334:	0003      	movs	r3, r0
 8001336:	2200      	movs	r2, #0
 8001338:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800133a:	4608      	mov	r0, r1
 800133c:	f04f 0100 	mov.w	r1, #0
 8001340:	ea42 0400 	orr.w	r4, r2, r0
 8001344:	ea43 0501 	orr.w	r5, r3, r1
 8001348:	4622      	mov	r2, r4
 800134a:	462b      	mov	r3, r5
 800134c:	200c      	movs	r0, #12
 800134e:	f000 f86d 	bl	800142c <AD9910_WriteReg>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800135a:	4313      	orrs	r3, r2
 800135c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	rs |= AD9910_WriteReg(DR_RATE, (uint32_t) p << 16 | p);
 8001360:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001362:	041a      	lsls	r2, r3, #16
 8001364:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001366:	4313      	orrs	r3, r2
 8001368:	461a      	mov	r2, r3
 800136a:	f04f 0300 	mov.w	r3, #0
 800136e:	200d      	movs	r0, #13
 8001370:	f000 f85c 	bl	800142c <AD9910_WriteReg>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800137c:	4313      	orrs	r3, r2
 800137e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	AD9910_IO_Update();
 8001382:	f000 f939 	bl	80015f8 <AD9910_IO_Update>

	//Turn on DRG, set destination to frequency
	#ifdef AD9910_DEBUG_PRINTING
	printf("Turning on DRG\n\r");
 8001386:	481b      	ldr	r0, [pc, #108]	; (80013f4 <AD9910_ConfigureRamp+0x210>)
 8001388:	f003 fd66 	bl	8004e58 <iprintf>
	#endif
	uint32_t cfr2 = AD9910_ReadReg32(CFR2);
 800138c:	2001      	movs	r0, #1
 800138e:	f000 f8df 	bl	8001550 <AD9910_ReadReg32>
 8001392:	61f8      	str	r0, [r7, #28]
	rs |= AD9910_WriteReg(CFR2, ((cfr2 & ~(0b11 << 20)) | DR_ENABLE | DR_NDH));
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 800139a:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800139e:	461a      	mov	r2, r3
 80013a0:	f04f 0300 	mov.w	r3, #0
 80013a4:	2001      	movs	r0, #1
 80013a6:	f000 f841 	bl	800142c <AD9910_WriteReg>
 80013aa:	4603      	mov	r3, r0
 80013ac:	461a      	mov	r2, r3
 80013ae:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80013b2:	4313      	orrs	r3, r2
 80013b4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	rs |= AD9910_IO_Update();
 80013b8:	f000 f91e 	bl	80015f8 <AD9910_IO_Update>
 80013bc:	4603      	mov	r3, r0
 80013be:	461a      	mov	r2, r3
 80013c0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80013c4:	4313      	orrs	r3, r2
 80013c6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	return rs;
 80013ca:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3730      	adds	r7, #48	; 0x30
 80013d2:	46bd      	mov	sp, r7
 80013d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80013d8:	0800728c 	.word	0x0800728c
 80013dc:	40020400 	.word	0x40020400
 80013e0:	4f800000 	.word	0x4f800000
 80013e4:	4e6e6b28 	.word	0x4e6e6b28
 80013e8:	3189705f 	.word	0x3189705f
 80013ec:	4d6e6b28 	.word	0x4d6e6b28
 80013f0:	080072c0 	.word	0x080072c0
 80013f4:	08007304 	.word	0x08007304

080013f8 <AD9910_Reset>:
	rs |= AD9910_SetProfile(profile); //set profile

	return rs;
}

state AD9910_Reset(){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	#ifdef AD9910_DEBUG_PRINTING
	printf("AD9910 Master Reset\n\r");
 80013fc:	4809      	ldr	r0, [pc, #36]	; (8001424 <AD9910_Reset+0x2c>)
 80013fe:	f003 fd2b 	bl	8004e58 <iprintf>
	#endif

	HAL_GPIO_WritePin(AD9910_RST_GPIO_Port, AD9910_RST_Pin, GPIO_PIN_SET);
 8001402:	2201      	movs	r2, #1
 8001404:	2180      	movs	r1, #128	; 0x80
 8001406:	4808      	ldr	r0, [pc, #32]	; (8001428 <AD9910_Reset+0x30>)
 8001408:	f001 fa9c 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f000 ffdb 	bl	80023c8 <HAL_Delay>
	HAL_GPIO_WritePin(AD9910_RST_GPIO_Port, AD9910_RST_Pin, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	2180      	movs	r1, #128	; 0x80
 8001416:	4804      	ldr	r0, [pc, #16]	; (8001428 <AD9910_Reset+0x30>)
 8001418:	f001 fa94 	bl	8002944 <HAL_GPIO_WritePin>
	return PASS;
 800141c:	2300      	movs	r3, #0
}
 800141e:	4618      	mov	r0, r3
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	08007370 	.word	0x08007370
 8001428:	40020800 	.word	0x40020800

0800142c <AD9910_WriteReg>:

state AD9910_WriteReg(uint8_t reg, uint64_t value){
 800142c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001430:	b088      	sub	sp, #32
 8001432:	af00      	add	r7, sp, #0
 8001434:	4601      	mov	r1, r0
 8001436:	e9c7 2300 	strd	r2, r3, [r7]
 800143a:	460b      	mov	r3, r1
 800143c:	73fb      	strb	r3, [r7, #15]
 800143e:	466b      	mov	r3, sp
 8001440:	4698      	mov	r8, r3

	#ifdef AD9910_DEBUG_PRINTING
	printf("Writing value  0x%x%x to register 0x%x\n\r", (unsigned int) (value >> 32), (unsigned int) (value & 0xFFFFFFFF), (unsigned int) reg);
 8001442:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	f04f 0300 	mov.w	r3, #0
 800144e:	000a      	movs	r2, r1
 8001450:	2300      	movs	r3, #0
 8001452:	4611      	mov	r1, r2
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	4839      	ldr	r0, [pc, #228]	; (8001540 <AD9910_WriteReg+0x114>)
 800145a:	f003 fcfd 	bl	8004e58 <iprintf>
	#endif

	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_SET);
 800145e:	2201      	movs	r2, #1
 8001460:	2140      	movs	r1, #64	; 0x40
 8001462:	4838      	ldr	r0, [pc, #224]	; (8001544 <AD9910_WriteReg+0x118>)
 8001464:	f001 fa6e 	bl	8002944 <HAL_GPIO_WritePin>
	uint8_t payloadsize = nbytes[reg];
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	4a37      	ldr	r2, [pc, #220]	; (8001548 <AD9910_WriteReg+0x11c>)
 800146c:	5cd3      	ldrb	r3, [r2, r3]
 800146e:	76fb      	strb	r3, [r7, #27]
	uint8_t packet[payloadsize + 1];
 8001470:	7efb      	ldrb	r3, [r7, #27]
 8001472:	1c5e      	adds	r6, r3, #1
 8001474:	1e73      	subs	r3, r6, #1
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	4633      	mov	r3, r6
 800147a:	4618      	mov	r0, r3
 800147c:	f04f 0100 	mov.w	r1, #0
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	00cb      	lsls	r3, r1, #3
 800148a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800148e:	00c2      	lsls	r2, r0, #3
 8001490:	4633      	mov	r3, r6
 8001492:	4618      	mov	r0, r3
 8001494:	f04f 0100 	mov.w	r1, #0
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	f04f 0300 	mov.w	r3, #0
 80014a0:	00cb      	lsls	r3, r1, #3
 80014a2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80014a6:	00c2      	lsls	r2, r0, #3
 80014a8:	4633      	mov	r3, r6
 80014aa:	3307      	adds	r3, #7
 80014ac:	08db      	lsrs	r3, r3, #3
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	ebad 0d03 	sub.w	sp, sp, r3
 80014b4:	466b      	mov	r3, sp
 80014b6:	3300      	adds	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
	packet[0] = reg;
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	7bfa      	ldrb	r2, [r7, #15]
 80014be:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < payloadsize; i++){ 				//fill the packet
 80014c0:	2300      	movs	r3, #0
 80014c2:	61fb      	str	r3, [r7, #28]
 80014c4:	e01c      	b.n	8001500 <AD9910_WriteReg+0xd4>
		packet[i+1] = ((value >> ((payloadsize - 1 - i) * 8)) & 0xFF);
 80014c6:	7efb      	ldrb	r3, [r7, #27]
 80014c8:	1e5a      	subs	r2, r3, #1
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	00d9      	lsls	r1, r3, #3
 80014d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014d4:	f1c1 0620 	rsb	r6, r1, #32
 80014d8:	f1a1 0020 	sub.w	r0, r1, #32
 80014dc:	fa22 f401 	lsr.w	r4, r2, r1
 80014e0:	fa03 f606 	lsl.w	r6, r3, r6
 80014e4:	4334      	orrs	r4, r6
 80014e6:	fa23 f000 	lsr.w	r0, r3, r0
 80014ea:	4304      	orrs	r4, r0
 80014ec:	fa23 f501 	lsr.w	r5, r3, r1
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	3301      	adds	r3, #1
 80014f4:	b2e1      	uxtb	r1, r4
 80014f6:	693a      	ldr	r2, [r7, #16]
 80014f8:	54d1      	strb	r1, [r2, r3]
	for(int i = 0; i < payloadsize; i++){ 				//fill the packet
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	3301      	adds	r3, #1
 80014fe:	61fb      	str	r3, [r7, #28]
 8001500:	7efb      	ldrb	r3, [r7, #27]
 8001502:	69fa      	ldr	r2, [r7, #28]
 8001504:	429a      	cmp	r2, r3
 8001506:	dbde      	blt.n	80014c6 <AD9910_WriteReg+0x9a>
	}

	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	2140      	movs	r1, #64	; 0x40
 800150c:	480d      	ldr	r0, [pc, #52]	; (8001544 <AD9910_WriteReg+0x118>)
 800150e:	f001 fa19 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, packet, payloadsize + 1, HAL_MAX_DELAY);
 8001512:	6939      	ldr	r1, [r7, #16]
 8001514:	7efb      	ldrb	r3, [r7, #27]
 8001516:	b29b      	uxth	r3, r3
 8001518:	3301      	adds	r3, #1
 800151a:	b29a      	uxth	r2, r3
 800151c:	f04f 33ff 	mov.w	r3, #4294967295
 8001520:	480a      	ldr	r0, [pc, #40]	; (800154c <AD9910_WriteReg+0x120>)
 8001522:	f001 ff26 	bl	8003372 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	2140      	movs	r1, #64	; 0x40
 800152a:	4806      	ldr	r0, [pc, #24]	; (8001544 <AD9910_WriteReg+0x118>)
 800152c:	f001 fa0a 	bl	8002944 <HAL_GPIO_WritePin>
//
//	#ifdef AD9910_DEBUG_PRINTING
//	printf("\tWrite pass\n\r");
//	#endif

	return PASS;
 8001530:	2300      	movs	r3, #0
 8001532:	46c5      	mov	sp, r8
}
 8001534:	4618      	mov	r0, r3
 8001536:	3720      	adds	r7, #32
 8001538:	46bd      	mov	sp, r7
 800153a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800153e:	bf00      	nop
 8001540:	08007388 	.word	0x08007388
 8001544:	40020800 	.word	0x40020800
 8001548:	20000800 	.word	0x20000800
 800154c:	20000e1c 	.word	0x20000e1c

08001550 <AD9910_ReadReg32>:
	#endif

	return result;
}

uint32_t AD9910_ReadReg32(uint8_t reg){
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
	#ifdef AD9910_DEBUG_PRINTING
	printf("Reading from register 0x%x, ", reg);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	4619      	mov	r1, r3
 800155e:	4821      	ldr	r0, [pc, #132]	; (80015e4 <AD9910_ReadReg32+0x94>)
 8001560:	f003 fc7a 	bl	8004e58 <iprintf>
	#endif

	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_SET);
 8001564:	2201      	movs	r2, #1
 8001566:	2140      	movs	r1, #64	; 0x40
 8001568:	481f      	ldr	r0, [pc, #124]	; (80015e8 <AD9910_ReadReg32+0x98>)
 800156a:	f001 f9eb 	bl	8002944 <HAL_GPIO_WritePin>

	if(nbytes[reg] != 4) return FAIL;
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	4a1e      	ldr	r2, [pc, #120]	; (80015ec <AD9910_ReadReg32+0x9c>)
 8001572:	5cd3      	ldrb	r3, [r2, r3]
 8001574:	2b04      	cmp	r3, #4
 8001576:	d001      	beq.n	800157c <AD9910_ReadReg32+0x2c>
 8001578:	2301      	movs	r3, #1
 800157a:	e02e      	b.n	80015da <AD9910_ReadReg32+0x8a>
	uint8_t res[4];
	uint8_t readreg = reg | 0x80;
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001582:	b2db      	uxtb	r3, r3
 8001584:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_RESET);
 8001586:	2200      	movs	r2, #0
 8001588:	2140      	movs	r1, #64	; 0x40
 800158a:	4817      	ldr	r0, [pc, #92]	; (80015e8 <AD9910_ReadReg32+0x98>)
 800158c:	f001 f9da 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &readreg, 1, HAL_MAX_DELAY);
 8001590:	f107 010f 	add.w	r1, r7, #15
 8001594:	f04f 33ff 	mov.w	r3, #4294967295
 8001598:	2201      	movs	r2, #1
 800159a:	4815      	ldr	r0, [pc, #84]	; (80015f0 <AD9910_ReadReg32+0xa0>)
 800159c:	f001 fee9 	bl	8003372 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, res, 4, HAL_MAX_DELAY);
 80015a0:	f107 0110 	add.w	r1, r7, #16
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295
 80015a8:	2204      	movs	r2, #4
 80015aa:	4811      	ldr	r0, [pc, #68]	; (80015f0 <AD9910_ReadReg32+0xa0>)
 80015ac:	f002 f81d 	bl	80035ea <HAL_SPI_Receive>
	HAL_GPIO_WritePin(AD9910_CS_GPIO_Port, AD9910_CS_Pin, GPIO_PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	2140      	movs	r1, #64	; 0x40
 80015b4:	480c      	ldr	r0, [pc, #48]	; (80015e8 <AD9910_ReadReg32+0x98>)
 80015b6:	f001 f9c5 	bl	8002944 <HAL_GPIO_WritePin>

	uint32_t result = ((uint32_t) res[0] << 24 |
 80015ba:	7c3b      	ldrb	r3, [r7, #16]
 80015bc:	061a      	lsls	r2, r3, #24
			(uint32_t) res[1] << 16 |
 80015be:	7c7b      	ldrb	r3, [r7, #17]
 80015c0:	041b      	lsls	r3, r3, #16
	uint32_t result = ((uint32_t) res[0] << 24 |
 80015c2:	431a      	orrs	r2, r3
			(uint32_t) res[2] << 8 |
 80015c4:	7cbb      	ldrb	r3, [r7, #18]
 80015c6:	021b      	lsls	r3, r3, #8
			(uint32_t) res[1] << 16 |
 80015c8:	4313      	orrs	r3, r2
			(uint32_t) res[3]);
 80015ca:	7cfa      	ldrb	r2, [r7, #19]
	uint32_t result = ((uint32_t) res[0] << 24 |
 80015cc:	4313      	orrs	r3, r2
 80015ce:	617b      	str	r3, [r7, #20]

	#ifdef AD9910_DEBUG_PRINTING
	printf("Result: 0x%x\n\r", (unsigned int) result);
 80015d0:	6979      	ldr	r1, [r7, #20]
 80015d2:	4808      	ldr	r0, [pc, #32]	; (80015f4 <AD9910_ReadReg32+0xa4>)
 80015d4:	f003 fc40 	bl	8004e58 <iprintf>
	#endif

	return result;
 80015d8:	697b      	ldr	r3, [r7, #20]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	080073b4 	.word	0x080073b4
 80015e8:	40020800 	.word	0x40020800
 80015ec:	20000800 	.word	0x20000800
 80015f0:	20000e1c 	.word	0x20000e1c
 80015f4:	080073e8 	.word	0x080073e8

080015f8 <AD9910_IO_Update>:
	#endif

	return result;
}

state AD9910_IO_Update(){
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(AD9910_IO_UPDATE_GPIO_Port, AD9910_IO_UPDATE_Pin, GPIO_PIN_SET);
 80015fc:	2201      	movs	r2, #1
 80015fe:	2104      	movs	r1, #4
 8001600:	4809      	ldr	r0, [pc, #36]	; (8001628 <AD9910_IO_Update+0x30>)
 8001602:	f001 f99f 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001606:	2001      	movs	r0, #1
 8001608:	f000 fede 	bl	80023c8 <HAL_Delay>
	HAL_GPIO_WritePin(AD9910_IO_UPDATE_GPIO_Port, AD9910_IO_UPDATE_Pin, GPIO_PIN_RESET);
 800160c:	2200      	movs	r2, #0
 800160e:	2104      	movs	r1, #4
 8001610:	4805      	ldr	r0, [pc, #20]	; (8001628 <AD9910_IO_Update+0x30>)
 8001612:	f001 f997 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001616:	2001      	movs	r0, #1
 8001618:	f000 fed6 	bl	80023c8 <HAL_Delay>

	#ifdef AD9910_DEBUG_PRINTING				//this has to go after, otherwise it delays the trigger
	printf("-- IO Update --\n\r");
 800161c:	4803      	ldr	r0, [pc, #12]	; (800162c <AD9910_IO_Update+0x34>)
 800161e:	f003 fc1b 	bl	8004e58 <iprintf>
	#endif

	return PASS;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40020c00 	.word	0x40020c00
 800162c:	080073f8 	.word	0x080073f8

08001630 <AD9910_SetProfile>:

state AD9910_SetProfile(uint8_t pf){												//TODO: should this be synchronous?
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	71fb      	strb	r3, [r7, #7]
	#ifdef AD9910_DEBUG_PRINTING
	printf("Setting Profile to PF%d\n\r", pf);
 800163a:	79fb      	ldrb	r3, [r7, #7]
 800163c:	4619      	mov	r1, r3
 800163e:	4815      	ldr	r0, [pc, #84]	; (8001694 <AD9910_SetProfile+0x64>)
 8001640:	f003 fc0a 	bl	8004e58 <iprintf>
	#endif

	HAL_GPIO_WritePin(AD9910_PF0_GPIO_Port, AD9910_PF0_Pin, pf & 0x01);
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	b2db      	uxtb	r3, r3
 800164c:	461a      	mov	r2, r3
 800164e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001652:	4811      	ldr	r0, [pc, #68]	; (8001698 <AD9910_SetProfile+0x68>)
 8001654:	f001 f976 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9910_PF1_GPIO_Port, AD9910_PF1_Pin, (pf >> 1) & 0x01);
 8001658:	79fb      	ldrb	r3, [r7, #7]
 800165a:	085b      	lsrs	r3, r3, #1
 800165c:	b2db      	uxtb	r3, r3
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	b2db      	uxtb	r3, r3
 8001664:	461a      	mov	r2, r3
 8001666:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800166a:	480b      	ldr	r0, [pc, #44]	; (8001698 <AD9910_SetProfile+0x68>)
 800166c:	f001 f96a 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD9910_PF2_GPIO_Port, AD9910_PF2_Pin, (pf >> 2) & 0x01);
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	089b      	lsrs	r3, r3, #2
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001682:	4806      	ldr	r0, [pc, #24]	; (800169c <AD9910_SetProfile+0x6c>)
 8001684:	f001 f95e 	bl	8002944 <HAL_GPIO_WritePin>
	return PASS;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	0800740c 	.word	0x0800740c
 8001698:	40020000 	.word	0x40020000
 800169c:	40020800 	.word	0x40020800

080016a0 <ADC_Init>:
	#endif

	return NICE; //  ;]
}

uint8_t ADC_Init(){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	#ifdef ADC_DEBUG_PRINTING
	printf("Initializing the ADC08b200\n\r");
 80016a4:	4816      	ldr	r0, [pc, #88]	; (8001700 <ADC_Init+0x60>)
 80016a6:	f003 fbd7 	bl	8004e58 <iprintf>
	#endif

	//wake up
	HAL_GPIO_WritePin(ADC_PD_GPIO_Port, ADC_PD_Pin, GPIO_PIN_RESET);
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b0:	4814      	ldr	r0, [pc, #80]	; (8001704 <ADC_Init+0x64>)
 80016b2:	f001 f947 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADC_PDADC_GPIO_Port, ADC_PDADC_Pin, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016bc:	4811      	ldr	r0, [pc, #68]	; (8001704 <ADC_Init+0x64>)
 80016be:	f001 f941 	bl	8002944 <HAL_GPIO_WritePin>

	//set Auto-Stop Write
	HAL_GPIO_WritePin(ADC_ASW_GPIO_Port, ADC_ASW_Pin, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016c8:	480f      	ldr	r0, [pc, #60]	; (8001708 <ADC_Init+0x68>)
 80016ca:	f001 f93b 	bl	8002944 <HAL_GPIO_WritePin>

	//set OEDGE to low, data transitions on falling edge of DRDY
	HAL_GPIO_WritePin(ADC_OEDGE_GPIO_Port,ADC_OEDGE_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d4:	480b      	ldr	r0, [pc, #44]	; (8001704 <ADC_Init+0x64>)
 80016d6:	f001 f935 	bl	8002944 <HAL_GPIO_WritePin>

	//turn on the clock
	HAL_GPIO_WritePin(ADC_CLKEN_GPIO_Port,ADC_CLKEN_Pin, GPIO_PIN_SET);
 80016da:	2201      	movs	r2, #1
 80016dc:	2101      	movs	r1, #1
 80016de:	480a      	ldr	r0, [pc, #40]	; (8001708 <ADC_Init+0x68>)
 80016e0:	f001 f930 	bl	8002944 <HAL_GPIO_WritePin>

	//enable outputs
	HAL_GPIO_WritePin(ADC_OE_GPIO_Port, ADC_OE_Pin, GPIO_PIN_SET);
 80016e4:	2201      	movs	r2, #1
 80016e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ea:	4806      	ldr	r0, [pc, #24]	; (8001704 <ADC_Init+0x64>)
 80016ec:	f001 f92a 	bl	8002944 <HAL_GPIO_WritePin>

	ADC_Reset();
 80016f0:	f000 f8ce 	bl	8001890 <ADC_Reset>
	ADC_GetStatus();
 80016f4:	f000 f884 	bl	8001800 <ADC_GetStatus>

	return NICE;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	0800743c 	.word	0x0800743c
 8001704:	40021000 	.word	0x40021000
 8001708:	40020400 	.word	0x40020400

0800170c <ADC_ReadBuffer>:

//reads out the internal ADC buffer into RAM
uint8_t ADC_ReadBuffer(uint8_t data[]){
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
	#ifdef ADC_DEBUG_PRINTING
	printf("Reading the ADC Buffer\n\r");
 8001714:	482a      	ldr	r0, [pc, #168]	; (80017c0 <ADC_ReadBuffer+0xb4>)
 8001716:	f003 fb9f 	bl	8004e58 <iprintf>
	#endif


	//warn me
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	2102      	movs	r1, #2
 800171e:	4829      	ldr	r0, [pc, #164]	; (80017c4 <ADC_ReadBuffer+0xb8>)
 8001720:	f001 f910 	bl	8002944 <HAL_GPIO_WritePin>

	if(!HAL_GPIO_ReadPin(ADC_FF_GPIO_Port, ADC_FF_Pin)){
 8001724:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001728:	4827      	ldr	r0, [pc, #156]	; (80017c8 <ADC_ReadBuffer+0xbc>)
 800172a:	f001 f8f3 	bl	8002914 <HAL_GPIO_ReadPin>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d104      	bne.n	800173e <ADC_ReadBuffer+0x32>
		#ifdef ADC_DEBUG_PRINTING
		printf("\treadBuffer() failed, buffer is not full\n\r");
 8001734:	4825      	ldr	r0, [pc, #148]	; (80017cc <ADC_ReadBuffer+0xc0>)
 8001736:	f003 fb8f 	bl	8004e58 <iprintf>
		#endif
		return RIP;
 800173a:	2301      	movs	r3, #1
 800173c:	e03c      	b.n	80017b8 <ADC_ReadBuffer+0xac>
	}

	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2102      	movs	r1, #2
 8001742:	4820      	ldr	r0, [pc, #128]	; (80017c4 <ADC_ReadBuffer+0xb8>)
 8001744:	f001 f8fe 	bl	8002944 <HAL_GPIO_WritePin>

	/*
	 * See Figure 6 in the datasheet for this timing
	 */
	HAL_GPIO_WritePin(ADC_REN_GPIO_Port, ADC_REN_Pin, GPIO_PIN_SET);
 8001748:	2201      	movs	r2, #1
 800174a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800174e:	481d      	ldr	r0, [pc, #116]	; (80017c4 <ADC_ReadBuffer+0xb8>)
 8001750:	f001 f8f8 	bl	8002944 <HAL_GPIO_WritePin>

	for(int i = 0; i < 2; i++){  //TODO timing constraing violationion
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	e007      	b.n	800176a <ADC_ReadBuffer+0x5e>
		pulseRCLK();
 800175a:	f000 f83b 	bl	80017d4 <pulseRCLK>
		HAL_Delay(1);
 800175e:	2001      	movs	r0, #1
 8001760:	f000 fe32 	bl	80023c8 <HAL_Delay>
	for(int i = 0; i < 2; i++){  //TODO timing constraing violationion
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	3301      	adds	r3, #1
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	2b01      	cmp	r3, #1
 800176e:	ddf4      	ble.n	800175a <ADC_ReadBuffer+0x4e>
	}

	for(int i = 0; i < BSIZE; i++){		//read out the data
 8001770:	2300      	movs	r3, #0
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	e015      	b.n	80017a2 <ADC_ReadBuffer+0x96>
		while(!HAL_GPIO_ReadPin(ADC_DRDY_GPIO_Port, ADC_DRDY_Pin)); //wait for the data
 8001776:	bf00      	nop
 8001778:	f44f 7100 	mov.w	r1, #512	; 0x200
 800177c:	4811      	ldr	r0, [pc, #68]	; (80017c4 <ADC_ReadBuffer+0xb8>)
 800177e:	f001 f8c9 	bl	8002914 <HAL_GPIO_ReadPin>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0f7      	beq.n	8001778 <ADC_ReadBuffer+0x6c>
		data[i] = ((GPIOD->IDR) >> 8);
 8001788:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <ADC_ReadBuffer+0xc4>)
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	0a19      	lsrs	r1, r3, #8
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	4413      	add	r3, r2
 8001794:	b2ca      	uxtb	r2, r1
 8001796:	701a      	strb	r2, [r3, #0]
		pulseRCLK();
 8001798:	f000 f81c 	bl	80017d4 <pulseRCLK>
	for(int i = 0; i < BSIZE; i++){		//read out the data
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	3301      	adds	r3, #1
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a8:	dbe5      	blt.n	8001776 <ADC_ReadBuffer+0x6a>
	}

	HAL_GPIO_WritePin(ADC_REN_GPIO_Port, ADC_REN_Pin, GPIO_PIN_RESET);
 80017aa:	2200      	movs	r2, #0
 80017ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017b0:	4804      	ldr	r0, [pc, #16]	; (80017c4 <ADC_ReadBuffer+0xb8>)
 80017b2:	f001 f8c7 	bl	8002944 <HAL_GPIO_WritePin>

	return NICE;
 80017b6:	2300      	movs	r3, #0

}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	0800745c 	.word	0x0800745c
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40020400 	.word	0x40020400
 80017cc:	08007478 	.word	0x08007478
 80017d0:	40020c00 	.word	0x40020c00

080017d4 <pulseRCLK>:

//helper function for reading the buffer
void pulseRCLK(){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ADC_RCLK_GPIO_Port, ADC_RCLK_Pin, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017de:	4807      	ldr	r0, [pc, #28]	; (80017fc <pulseRCLK+0x28>)
 80017e0:	f001 f8b0 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80017e4:	2001      	movs	r0, #1
 80017e6:	f000 fdef 	bl	80023c8 <HAL_Delay>
	HAL_GPIO_WritePin(ADC_RCLK_GPIO_Port, ADC_RCLK_Pin, GPIO_PIN_RESET);
 80017ea:	2200      	movs	r2, #0
 80017ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017f0:	4802      	ldr	r0, [pc, #8]	; (80017fc <pulseRCLK+0x28>)
 80017f2:	f001 f8a7 	bl	8002944 <HAL_GPIO_WritePin>
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	40020400 	.word	0x40020400

08001800 <ADC_GetStatus>:
	HAL_GPIO_WritePin(ADC_WEN_GPIO_Port, ADC_WEN_Pin, GPIO_PIN_RESET); //stop writing
	return NICE;
}

//really only useful for printing the status. Oh well
uint8_t ADC_GetStatus(){
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
	#ifdef ADC_DEBUG_PRINTING
	printf("ADC Status:\n\r");
 8001806:	481c      	ldr	r0, [pc, #112]	; (8001878 <ADC_GetStatus+0x78>)
 8001808:	f003 fb26 	bl	8004e58 <iprintf>

	uint8_t ff = HAL_GPIO_ReadPin(ADC_FF_GPIO_Port, ADC_FF_Pin);
 800180c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001810:	481a      	ldr	r0, [pc, #104]	; (800187c <ADC_GetStatus+0x7c>)
 8001812:	f001 f87f 	bl	8002914 <HAL_GPIO_ReadPin>
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
	uint8_t ef = HAL_GPIO_ReadPin(ADC_FF_GPIO_Port, ADC_EF_Pin);
 800181a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800181e:	4817      	ldr	r0, [pc, #92]	; (800187c <ADC_GetStatus+0x7c>)
 8001820:	f001 f878 	bl	8002914 <HAL_GPIO_ReadPin>
 8001824:	4603      	mov	r3, r0
 8001826:	71bb      	strb	r3, [r7, #6]
	uint8_t drdy = HAL_GPIO_ReadPin(ADC_DRDY_GPIO_Port, ADC_DRDY_Pin);
 8001828:	f44f 7100 	mov.w	r1, #512	; 0x200
 800182c:	4814      	ldr	r0, [pc, #80]	; (8001880 <ADC_GetStatus+0x80>)
 800182e:	f001 f871 	bl	8002914 <HAL_GPIO_ReadPin>
 8001832:	4603      	mov	r3, r0
 8001834:	717b      	strb	r3, [r7, #5]

	printf("\tFull Flag: %d\n\r", ff);
 8001836:	79fb      	ldrb	r3, [r7, #7]
 8001838:	4619      	mov	r1, r3
 800183a:	4812      	ldr	r0, [pc, #72]	; (8001884 <ADC_GetStatus+0x84>)
 800183c:	f003 fb0c 	bl	8004e58 <iprintf>
	printf("\tEmpty Flag: %d\n\r", ef);
 8001840:	79bb      	ldrb	r3, [r7, #6]
 8001842:	4619      	mov	r1, r3
 8001844:	4810      	ldr	r0, [pc, #64]	; (8001888 <ADC_GetStatus+0x88>)
 8001846:	f003 fb07 	bl	8004e58 <iprintf>
	printf("\tData Ready: %d\n\r", drdy);
 800184a:	797b      	ldrb	r3, [r7, #5]
 800184c:	4619      	mov	r1, r3
 800184e:	480f      	ldr	r0, [pc, #60]	; (800188c <ADC_GetStatus+0x8c>)
 8001850:	f003 fb02 	bl	8004e58 <iprintf>
	#endif

	return (ff << 2 | ef << 1 | drdy << 0);
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	b25a      	sxtb	r2, r3
 800185a:	79bb      	ldrb	r3, [r7, #6]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	b25b      	sxtb	r3, r3
 8001860:	4313      	orrs	r3, r2
 8001862:	b25a      	sxtb	r2, r3
 8001864:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001868:	4313      	orrs	r3, r2
 800186a:	b25b      	sxtb	r3, r3
 800186c:	b2db      	uxtb	r3, r3
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	080074ec 	.word	0x080074ec
 800187c:	40020400 	.word	0x40020400
 8001880:	40021000 	.word	0x40021000
 8001884:	080074fc 	.word	0x080074fc
 8001888:	08007510 	.word	0x08007510
 800188c:	08007524 	.word	0x08007524

08001890 <ADC_Reset>:

	HAL_GPIO_WritePin(ADC_PD_GPIO_Port, ADC_PD_Pin, GPIO_PIN_SET);
	return NICE;
}

uint8_t ADC_Reset(){
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	#ifdef ADC_DEBUG_PRINTING
	printf("Resetting the ADC\n\r");
 8001894:	480c      	ldr	r0, [pc, #48]	; (80018c8 <ADC_Reset+0x38>)
 8001896:	f003 fadf 	bl	8004e58 <iprintf>
	#endif

	HAL_GPIO_WritePin(ADC_PD_GPIO_Port, ADC_PD_Pin, GPIO_PIN_RESET); //don't be off
 800189a:	2200      	movs	r2, #0
 800189c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018a0:	480a      	ldr	r0, [pc, #40]	; (80018cc <ADC_Reset+0x3c>)
 80018a2:	f001 f84f 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADC_RESET_GPIO_Port, ADC_RESET_Pin, GPIO_PIN_SET);
 80018a6:	2201      	movs	r2, #1
 80018a8:	2180      	movs	r1, #128	; 0x80
 80018aa:	4808      	ldr	r0, [pc, #32]	; (80018cc <ADC_Reset+0x3c>)
 80018ac:	f001 f84a 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80018b0:	2001      	movs	r0, #1
 80018b2:	f000 fd89 	bl	80023c8 <HAL_Delay>
	HAL_GPIO_WritePin(ADC_RESET_GPIO_Port, ADC_RESET_Pin, GPIO_PIN_RESET);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2180      	movs	r1, #128	; 0x80
 80018ba:	4804      	ldr	r0, [pc, #16]	; (80018cc <ADC_Reset+0x3c>)
 80018bc:	f001 f842 	bl	8002944 <HAL_GPIO_WritePin>
	return NICE;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	0800754c 	.word	0x0800754c
 80018cc:	40021000 	.word	0x40021000

080018d0 <GPR_CoaxTest>:

#define GPR_DEBUG_PRINTING			//debug output enable

uint8_t adcdata[1024]; //adc data buffer

uint8_t GPR_CoaxTest(float flow, float fhigh, float tchirp){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	ed87 0a03 	vstr	s0, [r7, #12]
 80018da:	edc7 0a02 	vstr	s1, [r7, #8]
 80018de:	ed87 1a01 	vstr	s2, [r7, #4]
	#ifdef GPR_DEBUG_PRINTING
	printf("Starting a Coaxial Cable Test\n\r");
 80018e2:	483f      	ldr	r0, [pc, #252]	; (80019e0 <GPR_CoaxTest+0x110>)
 80018e4:	f003 fab8 	bl	8004e58 <iprintf>
	printf("Set RANGE SELECT to SPLIT\n\r");
 80018e8:	483e      	ldr	r0, [pc, #248]	; (80019e4 <GPR_CoaxTest+0x114>)
 80018ea:	f003 fab5 	bl	8004e58 <iprintf>
	printf("Disable PA BYPASS\n\r");
 80018ee:	483e      	ldr	r0, [pc, #248]	; (80019e8 <GPR_CoaxTest+0x118>)
 80018f0:	f003 fab2 	bl	8004e58 <iprintf>
	printf("Disable both LNAs\n\r");
 80018f4:	483d      	ldr	r0, [pc, #244]	; (80019ec <GPR_CoaxTest+0x11c>)
 80018f6:	f003 faaf 	bl	8004e58 <iprintf>
	HAL_GPIO_WritePin(SW1_GPIO_Port,SW3A_Pin,GPIO_PIN_SET);
	HAL_GPIO_WritePin(SW1_GPIO_Port,SW3A_Pin,GPIO_PIN_RESET);
	*/

	//set up the AD9910
	AD9910_ConfigureChirp(flow, fhigh, tchirp);
 80018fa:	ed97 1a01 	vldr	s2, [r7, #4]
 80018fe:	edd7 0a02 	vldr	s1, [r7, #8]
 8001902:	ed97 0a03 	vldr	s0, [r7, #12]
 8001906:	f7ff fb37 	bl	8000f78 <AD9910_ConfigureChirp>

	//get ready to start the DDS
	uint32_t cfr1 = AD9910_ReadReg32(CFR1);
 800190a:	2000      	movs	r0, #0
 800190c:	f7ff fe20 	bl	8001550 <AD9910_ReadReg32>
 8001910:	6178      	str	r0, [r7, #20]
	AD9910_WriteReg(CFR1, (cfr1 | DR_CLEAR) & ~(RAM_ENABLE));
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001918:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800191c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001920:	461a      	mov	r2, r3
 8001922:	f04f 0300 	mov.w	r3, #0
 8001926:	2000      	movs	r0, #0
 8001928:	f7ff fd80 	bl	800142c <AD9910_WriteReg>

	AD9910_IO_Update(); //save this
 800192c:	f7ff fe64 	bl	80015f8 <AD9910_IO_Update>

	//arm
	cfr1 = AD9910_ReadReg32(CFR1);
 8001930:	2000      	movs	r0, #0
 8001932:	f7ff fe0d 	bl	8001550 <AD9910_ReadReg32>
 8001936:	6178      	str	r0, [r7, #20]
	AD9910_WriteReg(CFR1, ((cfr1 & ~(DR_CLEAR)) | RAM_ENABLE));
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800193e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001942:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001946:	461a      	mov	r2, r3
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	2000      	movs	r0, #0
 800194e:	f7ff fd6d 	bl	800142c <AD9910_WriteReg>

	HAL_GPIO_WritePin(AD9910_DRCTL_GPIO_Port, AD9910_DRCTL_Pin, GPIO_PIN_SET); //ramp up when you can
 8001952:	2201      	movs	r2, #1
 8001954:	2120      	movs	r1, #32
 8001956:	4826      	ldr	r0, [pc, #152]	; (80019f0 <GPR_CoaxTest+0x120>)
 8001958:	f000 fff4 	bl	8002944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin, GPIO_PIN_SET);  //start the trigger
 800195c:	2201      	movs	r2, #1
 800195e:	2102      	movs	r1, #2
 8001960:	4824      	ldr	r0, [pc, #144]	; (80019f4 <GPR_CoaxTest+0x124>)
 8001962:	f000 ffef 	bl	8002944 <HAL_GPIO_WritePin>


	//start an ADC read
	HAL_GPIO_WritePin(ADC_WEN_GPIO_Port, ADC_WEN_Pin, GPIO_PIN_SET);
 8001966:	2201      	movs	r2, #1
 8001968:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800196c:	4820      	ldr	r0, [pc, #128]	; (80019f0 <GPR_CoaxTest+0x120>)
 800196e:	f000 ffe9 	bl	8002944 <HAL_GPIO_WritePin>

	//start the chirp
	HAL_GPIO_WritePin(AD9910_IO_UPDATE_GPIO_Port, AD9910_IO_UPDATE_Pin, GPIO_PIN_SET); //issue an IO update to start the chirp
 8001972:	2201      	movs	r2, #1
 8001974:	2104      	movs	r1, #4
 8001976:	4820      	ldr	r0, [pc, #128]	; (80019f8 <GPR_CoaxTest+0x128>)
 8001978:	f000 ffe4 	bl	8002944 <HAL_GPIO_WritePin>

	//stop reading
	while(!(HAL_GPIO_ReadPin(AD9910_DROVER_GPIO_Port, AD9910_DROVER_Pin) &&
 800197c:	bf00      	nop
 800197e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001982:	481e      	ldr	r0, [pc, #120]	; (80019fc <GPR_CoaxTest+0x12c>)
 8001984:	f000 ffc6 	bl	8002914 <HAL_GPIO_ReadPin>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d0f7      	beq.n	800197e <GPR_CoaxTest+0xae>
			HAL_GPIO_ReadPin(AD9910_RSOVER_GPIO_Port, AD9910_RSOVER_Pin))); //wait for the ramp to finish
 800198e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001992:	481b      	ldr	r0, [pc, #108]	; (8001a00 <GPR_CoaxTest+0x130>)
 8001994:	f000 ffbe 	bl	8002914 <HAL_GPIO_ReadPin>
 8001998:	4603      	mov	r3, r0
	while(!(HAL_GPIO_ReadPin(AD9910_DROVER_GPIO_Port, AD9910_DROVER_Pin) &&
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0ef      	beq.n	800197e <GPR_CoaxTest+0xae>
	while(!HAL_GPIO_ReadPin(ADC_FF_GPIO_Port, ADC_FF_Pin)); //wait for the buffer to be full
 800199e:	bf00      	nop
 80019a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a4:	4812      	ldr	r0, [pc, #72]	; (80019f0 <GPR_CoaxTest+0x120>)
 80019a6:	f000 ffb5 	bl	8002914 <HAL_GPIO_ReadPin>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f7      	beq.n	80019a0 <GPR_CoaxTest+0xd0>
	HAL_GPIO_WritePin(AD9910_IO_UPDATE_GPIO_Port, AD9910_IO_UPDATE_Pin, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	2104      	movs	r1, #4
 80019b4:	4810      	ldr	r0, [pc, #64]	; (80019f8 <GPR_CoaxTest+0x128>)
 80019b6:	f000 ffc5 	bl	8002944 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADC_WEN_GPIO_Port, ADC_WEN_Pin, GPIO_PIN_RESET); //stop writing
 80019ba:	2200      	movs	r2, #0
 80019bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c0:	480b      	ldr	r0, [pc, #44]	; (80019f0 <GPR_CoaxTest+0x120>)
 80019c2:	f000 ffbf 	bl	8002944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TRIG_GPIO_Port,TRIG_Pin, GPIO_PIN_RESET);  //stop the trigger
 80019c6:	2200      	movs	r2, #0
 80019c8:	2102      	movs	r1, #2
 80019ca:	480a      	ldr	r0, [pc, #40]	; (80019f4 <GPR_CoaxTest+0x124>)
 80019cc:	f000 ffba 	bl	8002944 <HAL_GPIO_WritePin>

	//read out the data
	ADC_ReadBuffer(adcdata);
 80019d0:	480c      	ldr	r0, [pc, #48]	; (8001a04 <GPR_CoaxTest+0x134>)
 80019d2:	f7ff fe9b 	bl	800170c <ADC_ReadBuffer>
	//ADC_PrintBuf(adcdata);

	return NICE;
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	08007560 	.word	0x08007560
 80019e4:	08007580 	.word	0x08007580
 80019e8:	0800759c 	.word	0x0800759c
 80019ec:	080075b0 	.word	0x080075b0
 80019f0:	40020400 	.word	0x40020400
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40020c00 	.word	0x40020c00
 80019fc:	40020800 	.word	0x40020800
 8001a00:	40020000 	.word	0x40020000
 8001a04:	20000a1c 	.word	0x20000a1c

08001a08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a0c:	f000 fc6a 	bl	80022e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a10:	f000 f822 	bl	8001a58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a14:	f000 f8ea 	bl	8001bec <MX_GPIO_Init>
  MX_SPI2_Init();
 8001a18:	f000 f888 	bl	8001b2c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001a1c:	f000 f8bc 	bl	8001b98 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2); //set up debug printf
 8001a20:	4809      	ldr	r0, [pc, #36]	; (8001a48 <main+0x40>)
 8001a22:	f000 fa1d 	bl	8001e60 <RetargetInit>

  AD9910_Init();
 8001a26:	f7ff fa3b 	bl	8000ea0 <AD9910_Init>
  ADC_Init();
 8001a2a:	f7ff fe39 	bl	80016a0 <ADC_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  GPR_CoaxTest(65E6, 95E6, 200E-6);
 8001a2e:	ed9f 1a07 	vldr	s2, [pc, #28]	; 8001a4c <main+0x44>
 8001a32:	eddf 0a07 	vldr	s1, [pc, #28]	; 8001a50 <main+0x48>
 8001a36:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8001a54 <main+0x4c>
 8001a3a:	f7ff ff49 	bl	80018d0 <GPR_CoaxTest>
	  HAL_Delay(10000);
 8001a3e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001a42:	f000 fcc1 	bl	80023c8 <HAL_Delay>
	  GPR_CoaxTest(65E6, 95E6, 200E-6);
 8001a46:	e7f2      	b.n	8001a2e <main+0x26>
 8001a48:	20000f74 	.word	0x20000f74
 8001a4c:	3951b717 	.word	0x3951b717
 8001a50:	4cb532b8 	.word	0x4cb532b8
 8001a54:	4c77f490 	.word	0x4c77f490

08001a58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b094      	sub	sp, #80	; 0x50
 8001a5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a5e:	f107 0320 	add.w	r3, r7, #32
 8001a62:	2230      	movs	r2, #48	; 0x30
 8001a64:	2100      	movs	r1, #0
 8001a66:	4618      	mov	r0, r3
 8001a68:	f002 fd84 	bl	8004574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	4b28      	ldr	r3, [pc, #160]	; (8001b24 <SystemClock_Config+0xcc>)
 8001a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a84:	4a27      	ldr	r2, [pc, #156]	; (8001b24 <SystemClock_Config+0xcc>)
 8001a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a8c:	4b25      	ldr	r3, [pc, #148]	; (8001b24 <SystemClock_Config+0xcc>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a98:	2300      	movs	r3, #0
 8001a9a:	607b      	str	r3, [r7, #4]
 8001a9c:	4b22      	ldr	r3, [pc, #136]	; (8001b28 <SystemClock_Config+0xd0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a21      	ldr	r2, [pc, #132]	; (8001b28 <SystemClock_Config+0xd0>)
 8001aa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa6:	6013      	str	r3, [r2, #0]
 8001aa8:	4b1f      	ldr	r3, [pc, #124]	; (8001b28 <SystemClock_Config+0xd0>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ab0:	607b      	str	r3, [r7, #4]
 8001ab2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ab8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ac2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ac6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ac8:	2308      	movs	r3, #8
 8001aca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001acc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001ad0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ad6:	2307      	movs	r3, #7
 8001ad8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ada:	f107 0320 	add.w	r3, r7, #32
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 ff4a 	bl	8002978 <HAL_RCC_OscConfig>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001aea:	f000 f9b1 	bl	8001e50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aee:	230f      	movs	r3, #15
 8001af0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001af2:	2302      	movs	r3, #2
 8001af4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001afa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001afe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b00:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b04:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	2105      	movs	r1, #5
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f001 f9ab 	bl	8002e68 <HAL_RCC_ClockConfig>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b18:	f000 f99a 	bl	8001e50 <Error_Handler>
  }
}
 8001b1c:	bf00      	nop
 8001b1e:	3750      	adds	r7, #80	; 0x50
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40023800 	.word	0x40023800
 8001b28:	40007000 	.word	0x40007000

08001b2c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b30:	4b17      	ldr	r3, [pc, #92]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b32:	4a18      	ldr	r2, [pc, #96]	; (8001b94 <MX_SPI2_Init+0x68>)
 8001b34:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b36:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b3c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001b3e:	4b14      	ldr	r3, [pc, #80]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b44:	4b12      	ldr	r3, [pc, #72]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b50:	4b0f      	ldr	r3, [pc, #60]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b56:	4b0e      	ldr	r3, [pc, #56]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b5c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b60:	2230      	movs	r2, #48	; 0x30
 8001b62:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b64:	4b0a      	ldr	r3, [pc, #40]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b6a:	4b09      	ldr	r3, [pc, #36]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b70:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b78:	220a      	movs	r2, #10
 8001b7a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b7c:	4804      	ldr	r0, [pc, #16]	; (8001b90 <MX_SPI2_Init+0x64>)
 8001b7e:	f001 fb6f 	bl	8003260 <HAL_SPI_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001b88:	f000 f962 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b8c:	bf00      	nop
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000e1c 	.word	0x20000e1c
 8001b94:	40003800 	.word	0x40003800

08001b98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b9c:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001b9e:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <MX_USART2_UART_Init+0x50>)
 8001ba0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001ba4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ba8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001baa:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bbc:	4b09      	ldr	r3, [pc, #36]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bc2:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc8:	4b06      	ldr	r3, [pc, #24]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bce:	4805      	ldr	r0, [pc, #20]	; (8001be4 <MX_USART2_UART_Init+0x4c>)
 8001bd0:	f002 f8ee 	bl	8003db0 <HAL_UART_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bda:	f000 f939 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000f74 	.word	0x20000f74
 8001be8:	40004400 	.word	0x40004400

08001bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08c      	sub	sp, #48	; 0x30
 8001bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf2:	f107 031c 	add.w	r3, r7, #28
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
 8001bfe:	60da      	str	r2, [r3, #12]
 8001c00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	61bb      	str	r3, [r7, #24]
 8001c06:	4b8c      	ldr	r3, [pc, #560]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a8b      	ldr	r2, [pc, #556]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c0c:	f043 0304 	orr.w	r3, r3, #4
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b89      	ldr	r3, [pc, #548]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0304 	and.w	r3, r3, #4
 8001c1a:	61bb      	str	r3, [r7, #24]
 8001c1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	4b85      	ldr	r3, [pc, #532]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	4a84      	ldr	r2, [pc, #528]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c2e:	4b82      	ldr	r3, [pc, #520]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	613b      	str	r3, [r7, #16]
 8001c3e:	4b7e      	ldr	r3, [pc, #504]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a7d      	ldr	r2, [pc, #500]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b7b      	ldr	r3, [pc, #492]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	4b77      	ldr	r3, [pc, #476]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a76      	ldr	r2, [pc, #472]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b74      	ldr	r3, [pc, #464]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	4b70      	ldr	r3, [pc, #448]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	4a6f      	ldr	r2, [pc, #444]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c7c:	f043 0310 	orr.w	r3, r3, #16
 8001c80:	6313      	str	r3, [r2, #48]	; 0x30
 8001c82:	4b6d      	ldr	r3, [pc, #436]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	f003 0310 	and.w	r3, r3, #16
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
 8001c92:	4b69      	ldr	r3, [pc, #420]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a68      	ldr	r2, [pc, #416]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001c98:	f043 0308 	orr.w	r3, r3, #8
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b66      	ldr	r3, [pc, #408]	; (8001e38 <MX_GPIO_Init+0x24c>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SW1_Pin|SW3B_Pin|SW2_Pin|SW3A_Pin
 8001caa:	2200      	movs	r2, #0
 8001cac:	f248 2172 	movw	r1, #33394	; 0x8272
 8001cb0:	4862      	ldr	r0, [pc, #392]	; (8001e3c <MX_GPIO_Init+0x250>)
 8001cb2:	f000 fe47 	bl	8002944 <HAL_GPIO_WritePin>
                          |AD9910_PF0_Pin|AD9910_PF1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADC_CLKEN_Pin|ADC_ASW_Pin|ADC_WEN_Pin|ADC_RCLK_Pin
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f645 01a9 	movw	r1, #22697	; 0x58a9
 8001cbc:	4860      	ldr	r0, [pc, #384]	; (8001e40 <MX_GPIO_Init+0x254>)
 8001cbe:	f000 fe41 	bl	8002944 <HAL_GPIO_WritePin>
                          |AD9910_F1_Pin|AD9910_DRCTL_Pin|AD9910_DRHOLD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADC_RESET_Pin|ADC_PDADC_Pin|ADC_PD_Pin|ADC_OEDGE_Pin
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f24f 4182 	movw	r1, #62594	; 0xf482
 8001cc8:	485e      	ldr	r0, [pc, #376]	; (8001e44 <MX_GPIO_Init+0x258>)
 8001cca:	f000 fe3b 	bl	8002944 <HAL_GPIO_WritePin>
                          |ADC_REN_Pin|ADC_OE_Pin|TRIG_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD9910_CS_Pin|AD9910_RST_Pin|AD9910_IO_RST_Pin|AD9910_PWRDN_Pin
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f44f 613c 	mov.w	r1, #3008	; 0xbc0
 8001cd4:	485c      	ldr	r0, [pc, #368]	; (8001e48 <MX_GPIO_Init+0x25c>)
 8001cd6:	f000 fe35 	bl	8002944 <HAL_GPIO_WritePin>
                          |AD9910_PF2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD9910_OSK_Pin|AD9910_IO_UPDATE_Pin|AD9910_TXE_Pin|AD9910_F0_Pin, GPIO_PIN_RESET);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2155      	movs	r1, #85	; 0x55
 8001cde:	485b      	ldr	r0, [pc, #364]	; (8001e4c <MX_GPIO_Init+0x260>)
 8001ce0:	f000 fe30 	bl	8002944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ce8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4850      	ldr	r0, [pc, #320]	; (8001e3c <MX_GPIO_Init+0x250>)
 8001cfa:	f000 fc6f 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW3B_Pin SW2_Pin SW3A_Pin
                           AD9910_PF0_Pin AD9910_PF1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW3B_Pin|SW2_Pin|SW3A_Pin
 8001cfe:	f248 2372 	movw	r3, #33394	; 0x8272
 8001d02:	61fb      	str	r3, [r7, #28]
                          |AD9910_PF0_Pin|AD9910_PF1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d04:	2301      	movs	r3, #1
 8001d06:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	4619      	mov	r1, r3
 8001d16:	4849      	ldr	r0, [pc, #292]	; (8001e3c <MX_GPIO_Init+0x250>)
 8001d18:	f000 fc60 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_CLKEN_Pin ADC_ASW_Pin ADC_WEN_Pin ADC_RCLK_Pin
                           AD9910_F1_Pin AD9910_DRCTL_Pin AD9910_DRHOLD_Pin */
  GPIO_InitStruct.Pin = ADC_CLKEN_Pin|ADC_ASW_Pin|ADC_WEN_Pin|ADC_RCLK_Pin
 8001d1c:	f645 03a9 	movw	r3, #22697	; 0x58a9
 8001d20:	61fb      	str	r3, [r7, #28]
                          |AD9910_F1_Pin|AD9910_DRCTL_Pin|AD9910_DRHOLD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d22:	2301      	movs	r3, #1
 8001d24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2e:	f107 031c 	add.w	r3, r7, #28
 8001d32:	4619      	mov	r1, r3
 8001d34:	4842      	ldr	r0, [pc, #264]	; (8001e40 <MX_GPIO_Init+0x254>)
 8001d36:	f000 fc51 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_RESET_Pin ADC_PDADC_Pin ADC_PD_Pin ADC_OEDGE_Pin
                           ADC_REN_Pin ADC_OE_Pin */
  GPIO_InitStruct.Pin = ADC_RESET_Pin|ADC_PDADC_Pin|ADC_PD_Pin|ADC_OEDGE_Pin
 8001d3a:	f24f 4380 	movw	r3, #62592	; 0xf480
 8001d3e:	61fb      	str	r3, [r7, #28]
                          |ADC_REN_Pin|ADC_OE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d40:	2301      	movs	r3, #1
 8001d42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d44:	2300      	movs	r3, #0
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	483c      	ldr	r0, [pc, #240]	; (8001e44 <MX_GPIO_Init+0x258>)
 8001d54:	f000 fc42 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_DRDY_Pin ADC_WENSYNC_Pin */
  GPIO_InitStruct.Pin = ADC_DRDY_Pin|ADC_WENSYNC_Pin;
 8001d58:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d66:	f107 031c 	add.w	r3, r7, #28
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4835      	ldr	r0, [pc, #212]	; (8001e44 <MX_GPIO_Init+0x258>)
 8001d6e:	f000 fc35 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : ADC_EF_Pin ADC_FF_Pin */
  GPIO_InitStruct.Pin = ADC_EF_Pin|ADC_FF_Pin;
 8001d72:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	f107 031c 	add.w	r3, r7, #28
 8001d84:	4619      	mov	r1, r3
 8001d86:	482e      	ldr	r0, [pc, #184]	; (8001e40 <MX_GPIO_Init+0x254>)
 8001d88:	f000 fc28 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_Pin DATAD9_Pin DATAD10_Pin DATAD11_Pin
                           DATAD12_Pin DATAD13_Pin DATAD14_Pin DATAD15_Pin
                           AD9910_PLLLOCK_Pin AD9910_SYNC_CLK_Pin */
  GPIO_InitStruct.Pin = DATA_Pin|DATAD9_Pin|DATAD10_Pin|DATAD11_Pin
 8001d8c:	f64f 730a 	movw	r3, #65290	; 0xff0a
 8001d90:	61fb      	str	r3, [r7, #28]
                          |DATAD12_Pin|DATAD13_Pin|DATAD14_Pin|DATAD15_Pin
                          |AD9910_PLLLOCK_Pin|AD9910_SYNC_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d92:	2300      	movs	r3, #0
 8001d94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	4619      	mov	r1, r3
 8001da0:	482a      	ldr	r0, [pc, #168]	; (8001e4c <MX_GPIO_Init+0x260>)
 8001da2:	f000 fc1b 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9910_CS_Pin AD9910_RST_Pin AD9910_IO_RST_Pin AD9910_PWRDN_Pin
                           AD9910_PF2_Pin */
  GPIO_InitStruct.Pin = AD9910_CS_Pin|AD9910_RST_Pin|AD9910_IO_RST_Pin|AD9910_PWRDN_Pin
 8001da6:	f44f 633c 	mov.w	r3, #3008	; 0xbc0
 8001daa:	61fb      	str	r3, [r7, #28]
                          |AD9910_PF2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dac:	2301      	movs	r3, #1
 8001dae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db4:	2300      	movs	r3, #0
 8001db6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4822      	ldr	r0, [pc, #136]	; (8001e48 <MX_GPIO_Init+0x25c>)
 8001dc0:	f000 fc0c 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : SYNC_ERR_Pin AD9910_RSOVER_Pin */
  GPIO_InitStruct.Pin = SYNC_ERR_Pin|AD9910_RSOVER_Pin;
 8001dc4:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd2:	f107 031c 	add.w	r3, r7, #28
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4818      	ldr	r0, [pc, #96]	; (8001e3c <MX_GPIO_Init+0x250>)
 8001dda:	f000 fbff 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9910_DROVER_Pin AD9910_PDCLK_Pin */
  GPIO_InitStruct.Pin = AD9910_DROVER_Pin|AD9910_PDCLK_Pin;
 8001dde:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4619      	mov	r1, r3
 8001df2:	4815      	ldr	r0, [pc, #84]	; (8001e48 <MX_GPIO_Init+0x25c>)
 8001df4:	f000 fbf2 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : AD9910_OSK_Pin AD9910_IO_UPDATE_Pin AD9910_TXE_Pin AD9910_F0_Pin */
  GPIO_InitStruct.Pin = AD9910_OSK_Pin|AD9910_IO_UPDATE_Pin|AD9910_TXE_Pin|AD9910_F0_Pin;
 8001df8:	2355      	movs	r3, #85	; 0x55
 8001dfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	2300      	movs	r3, #0
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e08:	f107 031c 	add.w	r3, r7, #28
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	480f      	ldr	r0, [pc, #60]	; (8001e4c <MX_GPIO_Init+0x260>)
 8001e10:	f000 fbe4 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8001e14:	2302      	movs	r3, #2
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e20:	2302      	movs	r3, #2
 8001e22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4806      	ldr	r0, [pc, #24]	; (8001e44 <MX_GPIO_Init+0x258>)
 8001e2c:	f000 fbd6 	bl	80025dc <HAL_GPIO_Init>

}
 8001e30:	bf00      	nop
 8001e32:	3730      	adds	r7, #48	; 0x30
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40020000 	.word	0x40020000
 8001e40:	40020400 	.word	0x40020400
 8001e44:	40021000 	.word	0x40021000
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	40020c00 	.word	0x40020c00

08001e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001e68:	4a07      	ldr	r2, [pc, #28]	; (8001e88 <RetargetInit+0x28>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001e6e:	4b07      	ldr	r3, [pc, #28]	; (8001e8c <RetargetInit+0x2c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	6898      	ldr	r0, [r3, #8]
 8001e74:	2300      	movs	r3, #0
 8001e76:	2202      	movs	r2, #2
 8001e78:	2100      	movs	r1, #0
 8001e7a:	f003 f805 	bl	8004e88 <setvbuf>
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000fb8 	.word	0x20000fb8
 8001e8c:	20000824 	.word	0x20000824

08001e90 <_isatty>:

int _isatty(int fd) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	db04      	blt.n	8001ea8 <_isatty+0x18>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	dc01      	bgt.n	8001ea8 <_isatty+0x18>
    return 1;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e005      	b.n	8001eb4 <_isatty+0x24>

  errno = EBADF;
 8001ea8:	f002 fb3a 	bl	8004520 <__errno>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2209      	movs	r2, #9
 8001eb0:	601a      	str	r2, [r3, #0]
  return 0;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <_write>:

int _write(int fd, char* ptr, int len) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d002      	beq.n	8001ed4 <_write+0x18>
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d111      	bne.n	8001ef8 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <_write+0x54>)
 8001ed6:	6818      	ldr	r0, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee0:	68b9      	ldr	r1, [r7, #8]
 8001ee2:	f001 ffb2 	bl	8003e4a <HAL_UART_Transmit>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001eea:	7dfb      	ldrb	r3, [r7, #23]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d101      	bne.n	8001ef4 <_write+0x38>
      return len;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	e008      	b.n	8001f06 <_write+0x4a>
    else
      return EIO;
 8001ef4:	2305      	movs	r3, #5
 8001ef6:	e006      	b.n	8001f06 <_write+0x4a>
  }
  errno = EBADF;
 8001ef8:	f002 fb12 	bl	8004520 <__errno>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2209      	movs	r2, #9
 8001f00:	601a      	str	r2, [r3, #0]
  return -1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000fb8 	.word	0x20000fb8

08001f14 <_close>:

int _close(int fd) {
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	db04      	blt.n	8001f2c <_close+0x18>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	dc01      	bgt.n	8001f2c <_close+0x18>
    return 0;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	e006      	b.n	8001f3a <_close+0x26>

  errno = EBADF;
 8001f2c:	f002 faf8 	bl	8004520 <__errno>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2209      	movs	r2, #9
 8001f34:	601a      	str	r2, [r3, #0]
  return -1;
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b084      	sub	sp, #16
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	60f8      	str	r0, [r7, #12]
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001f4e:	f002 fae7 	bl	8004520 <__errno>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2209      	movs	r2, #9
 8001f56:	601a      	str	r2, [r3, #0]
  return -1;
 8001f58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <_read>:

int _read(int fd, char* ptr, int len) {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d110      	bne.n	8001f98 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <_read+0x4c>)
 8001f78:	6818      	ldr	r0, [r3, #0]
 8001f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7e:	2201      	movs	r2, #1
 8001f80:	68b9      	ldr	r1, [r7, #8]
 8001f82:	f001 fff4 	bl	8003f6e <HAL_UART_Receive>
 8001f86:	4603      	mov	r3, r0
 8001f88:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001f8a:	7dfb      	ldrb	r3, [r7, #23]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d101      	bne.n	8001f94 <_read+0x30>
      return 1;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e008      	b.n	8001fa6 <_read+0x42>
    else
      return EIO;
 8001f94:	2305      	movs	r3, #5
 8001f96:	e006      	b.n	8001fa6 <_read+0x42>
  }
  errno = EBADF;
 8001f98:	f002 fac2 	bl	8004520 <__errno>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2209      	movs	r2, #9
 8001fa0:	601a      	str	r2, [r3, #0]
  return -1;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3718      	adds	r7, #24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000fb8 	.word	0x20000fb8

08001fb4 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	db08      	blt.n	8001fd6 <_fstat+0x22>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	dc05      	bgt.n	8001fd6 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fd0:	605a      	str	r2, [r3, #4]
    return 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	e005      	b.n	8001fe2 <_fstat+0x2e>
  }

  errno = EBADF;
 8001fd6:	f002 faa3 	bl	8004520 <__errno>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2209      	movs	r2, #9
 8001fde:	601a      	str	r2, [r3, #0]
  return 0;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	607b      	str	r3, [r7, #4]
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <HAL_MspInit+0x4c>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a0f      	ldr	r2, [pc, #60]	; (8002038 <HAL_MspInit+0x4c>)
 8001ffc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <HAL_MspInit+0x4c>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	603b      	str	r3, [r7, #0]
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <HAL_MspInit+0x4c>)
 8002014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002016:	4a08      	ldr	r2, [pc, #32]	; (8002038 <HAL_MspInit+0x4c>)
 8002018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800201c:	6413      	str	r3, [r2, #64]	; 0x40
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_MspInit+0x4c>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002026:	603b      	str	r3, [r7, #0]
 8002028:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800202a:	2007      	movs	r0, #7
 800202c:	f000 faa2 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40023800 	.word	0x40023800

0800203c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08a      	sub	sp, #40	; 0x28
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a28      	ldr	r2, [pc, #160]	; (80020fc <HAL_SPI_MspInit+0xc0>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d14a      	bne.n	80020f4 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	613b      	str	r3, [r7, #16]
 8002062:	4b27      	ldr	r3, [pc, #156]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	4a26      	ldr	r2, [pc, #152]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 8002068:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800206c:	6413      	str	r3, [r2, #64]	; 0x40
 800206e:	4b24      	ldr	r3, [pc, #144]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	4b20      	ldr	r3, [pc, #128]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a1f      	ldr	r2, [pc, #124]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b1d      	ldr	r3, [pc, #116]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0304 	and.w	r3, r3, #4
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	4b19      	ldr	r3, [pc, #100]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4a18      	ldr	r2, [pc, #96]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 80020a0:	f043 0302 	orr.w	r3, r3, #2
 80020a4:	6313      	str	r3, [r2, #48]	; 0x30
 80020a6:	4b16      	ldr	r3, [pc, #88]	; (8002100 <HAL_SPI_MspInit+0xc4>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020b2:	230c      	movs	r3, #12
 80020b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b6:	2302      	movs	r3, #2
 80020b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020be:	2303      	movs	r3, #3
 80020c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020c2:	2305      	movs	r3, #5
 80020c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020c6:	f107 0314 	add.w	r3, r7, #20
 80020ca:	4619      	mov	r1, r3
 80020cc:	480d      	ldr	r0, [pc, #52]	; (8002104 <HAL_SPI_MspInit+0xc8>)
 80020ce:	f000 fa85 	bl	80025dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80020d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d8:	2302      	movs	r3, #2
 80020da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020dc:	2300      	movs	r3, #0
 80020de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e0:	2303      	movs	r3, #3
 80020e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020e4:	2305      	movs	r3, #5
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e8:	f107 0314 	add.w	r3, r7, #20
 80020ec:	4619      	mov	r1, r3
 80020ee:	4806      	ldr	r0, [pc, #24]	; (8002108 <HAL_SPI_MspInit+0xcc>)
 80020f0:	f000 fa74 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020f4:	bf00      	nop
 80020f6:	3728      	adds	r7, #40	; 0x28
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40003800 	.word	0x40003800
 8002100:	40023800 	.word	0x40023800
 8002104:	40020800 	.word	0x40020800
 8002108:	40020400 	.word	0x40020400

0800210c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08a      	sub	sp, #40	; 0x28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002114:	f107 0314 	add.w	r3, r7, #20
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a19      	ldr	r2, [pc, #100]	; (8002190 <HAL_UART_MspInit+0x84>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d12b      	bne.n	8002186 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	4b18      	ldr	r3, [pc, #96]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	4a17      	ldr	r2, [pc, #92]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002138:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800213c:	6413      	str	r3, [r2, #64]	; 0x40
 800213e:	4b15      	ldr	r3, [pc, #84]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002146:	613b      	str	r3, [r7, #16]
 8002148:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b11      	ldr	r3, [pc, #68]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4a10      	ldr	r2, [pc, #64]	; (8002194 <HAL_UART_MspInit+0x88>)
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <HAL_UART_MspInit+0x88>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002166:	230c      	movs	r3, #12
 8002168:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216a:	2302      	movs	r3, #2
 800216c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002172:	2303      	movs	r3, #3
 8002174:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002176:	2307      	movs	r3, #7
 8002178:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	; (8002198 <HAL_UART_MspInit+0x8c>)
 8002182:	f000 fa2b 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002186:	bf00      	nop
 8002188:	3728      	adds	r7, #40	; 0x28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40004400 	.word	0x40004400
 8002194:	40023800 	.word	0x40023800
 8002198:	40020000 	.word	0x40020000

0800219c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021ae:	e7fe      	b.n	80021ae <HardFault_Handler+0x4>

080021b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021b4:	e7fe      	b.n	80021b4 <MemManage_Handler+0x4>

080021b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021b6:	b480      	push	{r7}
 80021b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ba:	e7fe      	b.n	80021ba <BusFault_Handler+0x4>

080021bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021c0:	e7fe      	b.n	80021c0 <UsageFault_Handler+0x4>

080021c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021c2:	b480      	push	{r7}
 80021c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr

080021de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021de:	b480      	push	{r7}
 80021e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021f0:	f000 f8ca 	bl	8002388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002200:	4a14      	ldr	r2, [pc, #80]	; (8002254 <_sbrk+0x5c>)
 8002202:	4b15      	ldr	r3, [pc, #84]	; (8002258 <_sbrk+0x60>)
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800220c:	4b13      	ldr	r3, [pc, #76]	; (800225c <_sbrk+0x64>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d102      	bne.n	800221a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002214:	4b11      	ldr	r3, [pc, #68]	; (800225c <_sbrk+0x64>)
 8002216:	4a12      	ldr	r2, [pc, #72]	; (8002260 <_sbrk+0x68>)
 8002218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800221a:	4b10      	ldr	r3, [pc, #64]	; (800225c <_sbrk+0x64>)
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4413      	add	r3, r2
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	429a      	cmp	r2, r3
 8002226:	d207      	bcs.n	8002238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002228:	f002 f97a 	bl	8004520 <__errno>
 800222c:	4603      	mov	r3, r0
 800222e:	220c      	movs	r2, #12
 8002230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002232:	f04f 33ff 	mov.w	r3, #4294967295
 8002236:	e009      	b.n	800224c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002238:	4b08      	ldr	r3, [pc, #32]	; (800225c <_sbrk+0x64>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800223e:	4b07      	ldr	r3, [pc, #28]	; (800225c <_sbrk+0x64>)
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4413      	add	r3, r2
 8002246:	4a05      	ldr	r2, [pc, #20]	; (800225c <_sbrk+0x64>)
 8002248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800224a:	68fb      	ldr	r3, [r7, #12]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20020000 	.word	0x20020000
 8002258:	00000400 	.word	0x00000400
 800225c:	20000a10 	.word	0x20000a10
 8002260:	20000fd0 	.word	0x20000fd0

08002264 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002268:	4b08      	ldr	r3, [pc, #32]	; (800228c <SystemInit+0x28>)
 800226a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800226e:	4a07      	ldr	r2, [pc, #28]	; (800228c <SystemInit+0x28>)
 8002270:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002274:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002278:	4b04      	ldr	r3, [pc, #16]	; (800228c <SystemInit+0x28>)
 800227a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800227e:	609a      	str	r2, [r3, #8]
#endif
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002290:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022c8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002294:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002296:	e003      	b.n	80022a0 <LoopCopyDataInit>

08002298 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800229a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800229c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800229e:	3104      	adds	r1, #4

080022a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022a0:	480b      	ldr	r0, [pc, #44]	; (80022d0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022a2:	4b0c      	ldr	r3, [pc, #48]	; (80022d4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022a4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022a6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022a8:	d3f6      	bcc.n	8002298 <CopyDataInit>
  ldr  r2, =_sbss
 80022aa:	4a0b      	ldr	r2, [pc, #44]	; (80022d8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80022ac:	e002      	b.n	80022b4 <LoopFillZerobss>

080022ae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80022ae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80022b0:	f842 3b04 	str.w	r3, [r2], #4

080022b4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022b4:	4b09      	ldr	r3, [pc, #36]	; (80022dc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022b6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022b8:	d3f9      	bcc.n	80022ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022ba:	f7ff ffd3 	bl	8002264 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022be:	f002 f935 	bl	800452c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022c2:	f7ff fba1 	bl	8001a08 <main>
  bx  lr    
 80022c6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022c8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80022cc:	080079cc 	.word	0x080079cc
  ldr  r0, =_sdata
 80022d0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80022d4:	200009f4 	.word	0x200009f4
  ldr  r2, =_sbss
 80022d8:	200009f4 	.word	0x200009f4
  ldr  r3, = _ebss
 80022dc:	20000fd0 	.word	0x20000fd0

080022e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022e0:	e7fe      	b.n	80022e0 <ADC_IRQHandler>
	...

080022e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022e8:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <HAL_Init+0x40>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <HAL_Init+0x40>)
 80022ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022f4:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <HAL_Init+0x40>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <HAL_Init+0x40>)
 80022fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002300:	4b08      	ldr	r3, [pc, #32]	; (8002324 <HAL_Init+0x40>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a07      	ldr	r2, [pc, #28]	; (8002324 <HAL_Init+0x40>)
 8002306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800230a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800230c:	2003      	movs	r0, #3
 800230e:	f000 f931 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002312:	2000      	movs	r0, #0
 8002314:	f000 f808 	bl	8002328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002318:	f7ff fe68 	bl	8001fec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40023c00 	.word	0x40023c00

08002328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_InitTick+0x54>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_InitTick+0x58>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	4619      	mov	r1, r3
 800233a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800233e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002342:	fbb2 f3f3 	udiv	r3, r2, r3
 8002346:	4618      	mov	r0, r3
 8002348:	f000 f93b 	bl	80025c2 <HAL_SYSTICK_Config>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e00e      	b.n	8002374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b0f      	cmp	r3, #15
 800235a:	d80a      	bhi.n	8002372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800235c:	2200      	movs	r2, #0
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	f04f 30ff 	mov.w	r0, #4294967295
 8002364:	f000 f911 	bl	800258a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002368:	4a06      	ldr	r2, [pc, #24]	; (8002384 <HAL_InitTick+0x5c>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	e000      	b.n	8002374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000818 	.word	0x20000818
 8002380:	20000820 	.word	0x20000820
 8002384:	2000081c 	.word	0x2000081c

08002388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	; (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000820 	.word	0x20000820
 80023ac:	20000fbc 	.word	0x20000fbc

080023b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;
 80023b4:	4b03      	ldr	r3, [pc, #12]	; (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	20000fbc 	.word	0x20000fbc

080023c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff ffee 	bl	80023b0 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_Delay+0x44>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffde 	bl	80023b0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000820 	.word	0x20000820

08002410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f003 0307 	and.w	r3, r3, #7
 800241e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002420:	4b0c      	ldr	r3, [pc, #48]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800242c:	4013      	ands	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002438:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800243c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	; (8002454 <__NVIC_SetPriorityGrouping+0x44>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800245c:	4b04      	ldr	r3, [pc, #16]	; (8002470 <__NVIC_GetPriorityGrouping+0x18>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	0a1b      	lsrs	r3, r3, #8
 8002462:	f003 0307 	and.w	r3, r3, #7
}
 8002466:	4618      	mov	r0, r3
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000ed00 	.word	0xe000ed00

08002474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	6039      	str	r1, [r7, #0]
 800247e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002484:	2b00      	cmp	r3, #0
 8002486:	db0a      	blt.n	800249e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	490c      	ldr	r1, [pc, #48]	; (80024c0 <__NVIC_SetPriority+0x4c>)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	0112      	lsls	r2, r2, #4
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	440b      	add	r3, r1
 8002498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800249c:	e00a      	b.n	80024b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4908      	ldr	r1, [pc, #32]	; (80024c4 <__NVIC_SetPriority+0x50>)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	f003 030f 	and.w	r3, r3, #15
 80024aa:	3b04      	subs	r3, #4
 80024ac:	0112      	lsls	r2, r2, #4
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	440b      	add	r3, r1
 80024b2:	761a      	strb	r2, [r3, #24]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b089      	sub	sp, #36	; 0x24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	f1c3 0307 	rsb	r3, r3, #7
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	bf28      	it	cs
 80024e6:	2304      	movcs	r3, #4
 80024e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	3304      	adds	r3, #4
 80024ee:	2b06      	cmp	r3, #6
 80024f0:	d902      	bls.n	80024f8 <NVIC_EncodePriority+0x30>
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3b03      	subs	r3, #3
 80024f6:	e000      	b.n	80024fa <NVIC_EncodePriority+0x32>
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002510:	f04f 31ff 	mov.w	r1, #4294967295
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	fa01 f303 	lsl.w	r3, r1, r3
 800251a:	43d9      	mvns	r1, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002520:	4313      	orrs	r3, r2
         );
}
 8002522:	4618      	mov	r0, r3
 8002524:	3724      	adds	r7, #36	; 0x24
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
	...

08002530 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3b01      	subs	r3, #1
 800253c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002540:	d301      	bcc.n	8002546 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002542:	2301      	movs	r3, #1
 8002544:	e00f      	b.n	8002566 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002546:	4a0a      	ldr	r2, [pc, #40]	; (8002570 <SysTick_Config+0x40>)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3b01      	subs	r3, #1
 800254c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800254e:	210f      	movs	r1, #15
 8002550:	f04f 30ff 	mov.w	r0, #4294967295
 8002554:	f7ff ff8e 	bl	8002474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002558:	4b05      	ldr	r3, [pc, #20]	; (8002570 <SysTick_Config+0x40>)
 800255a:	2200      	movs	r2, #0
 800255c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800255e:	4b04      	ldr	r3, [pc, #16]	; (8002570 <SysTick_Config+0x40>)
 8002560:	2207      	movs	r2, #7
 8002562:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	e000e010 	.word	0xe000e010

08002574 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff ff47 	bl	8002410 <__NVIC_SetPriorityGrouping>
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800258a:	b580      	push	{r7, lr}
 800258c:	b086      	sub	sp, #24
 800258e:	af00      	add	r7, sp, #0
 8002590:	4603      	mov	r3, r0
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800259c:	f7ff ff5c 	bl	8002458 <__NVIC_GetPriorityGrouping>
 80025a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	68b9      	ldr	r1, [r7, #8]
 80025a6:	6978      	ldr	r0, [r7, #20]
 80025a8:	f7ff ff8e 	bl	80024c8 <NVIC_EncodePriority>
 80025ac:	4602      	mov	r2, r0
 80025ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b2:	4611      	mov	r1, r2
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff5d 	bl	8002474 <__NVIC_SetPriority>
}
 80025ba:	bf00      	nop
 80025bc:	3718      	adds	r7, #24
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff ffb0 	bl	8002530 <SysTick_Config>
 80025d0:	4603      	mov	r3, r0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025dc:	b480      	push	{r7}
 80025de:	b089      	sub	sp, #36	; 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025f2:	2300      	movs	r3, #0
 80025f4:	61fb      	str	r3, [r7, #28]
 80025f6:	e16b      	b.n	80028d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025f8:	2201      	movs	r2, #1
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	4013      	ands	r3, r2
 800260a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	429a      	cmp	r2, r3
 8002612:	f040 815a 	bne.w	80028ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f003 0303 	and.w	r3, r3, #3
 800261e:	2b01      	cmp	r3, #1
 8002620:	d005      	beq.n	800262e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800262a:	2b02      	cmp	r3, #2
 800262c:	d130      	bne.n	8002690 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	2203      	movs	r2, #3
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4013      	ands	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4313      	orrs	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002664:	2201      	movs	r2, #1
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	091b      	lsrs	r3, r3, #4
 800267a:	f003 0201 	and.w	r2, r3, #1
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	4313      	orrs	r3, r2
 8002688:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 0303 	and.w	r3, r3, #3
 8002698:	2b03      	cmp	r3, #3
 800269a:	d017      	beq.n	80026cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	2203      	movs	r2, #3
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43db      	mvns	r3, r3
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	4013      	ands	r3, r2
 80026b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	689a      	ldr	r2, [r3, #8]
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	69ba      	ldr	r2, [r7, #24]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f003 0303 	and.w	r3, r3, #3
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d123      	bne.n	8002720 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	08da      	lsrs	r2, r3, #3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3208      	adds	r2, #8
 80026e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	f003 0307 	and.w	r3, r3, #7
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	220f      	movs	r2, #15
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	43db      	mvns	r3, r3
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	4013      	ands	r3, r2
 80026fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	691a      	ldr	r2, [r3, #16]
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	4313      	orrs	r3, r2
 8002710:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	08da      	lsrs	r2, r3, #3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	3208      	adds	r2, #8
 800271a:	69b9      	ldr	r1, [r7, #24]
 800271c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	2203      	movs	r2, #3
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0203 	and.w	r2, r3, #3
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4313      	orrs	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 80b4 	beq.w	80028ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	4b60      	ldr	r3, [pc, #384]	; (80028e8 <HAL_GPIO_Init+0x30c>)
 8002768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276a:	4a5f      	ldr	r2, [pc, #380]	; (80028e8 <HAL_GPIO_Init+0x30c>)
 800276c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002770:	6453      	str	r3, [r2, #68]	; 0x44
 8002772:	4b5d      	ldr	r3, [pc, #372]	; (80028e8 <HAL_GPIO_Init+0x30c>)
 8002774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800277e:	4a5b      	ldr	r2, [pc, #364]	; (80028ec <HAL_GPIO_Init+0x310>)
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	089b      	lsrs	r3, r3, #2
 8002784:	3302      	adds	r3, #2
 8002786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800278a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	f003 0303 	and.w	r3, r3, #3
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	220f      	movs	r2, #15
 8002796:	fa02 f303 	lsl.w	r3, r2, r3
 800279a:	43db      	mvns	r3, r3
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	4013      	ands	r3, r2
 80027a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a52      	ldr	r2, [pc, #328]	; (80028f0 <HAL_GPIO_Init+0x314>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d02b      	beq.n	8002802 <HAL_GPIO_Init+0x226>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a51      	ldr	r2, [pc, #324]	; (80028f4 <HAL_GPIO_Init+0x318>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d025      	beq.n	80027fe <HAL_GPIO_Init+0x222>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a50      	ldr	r2, [pc, #320]	; (80028f8 <HAL_GPIO_Init+0x31c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d01f      	beq.n	80027fa <HAL_GPIO_Init+0x21e>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a4f      	ldr	r2, [pc, #316]	; (80028fc <HAL_GPIO_Init+0x320>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d019      	beq.n	80027f6 <HAL_GPIO_Init+0x21a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4e      	ldr	r2, [pc, #312]	; (8002900 <HAL_GPIO_Init+0x324>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d013      	beq.n	80027f2 <HAL_GPIO_Init+0x216>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4d      	ldr	r2, [pc, #308]	; (8002904 <HAL_GPIO_Init+0x328>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d00d      	beq.n	80027ee <HAL_GPIO_Init+0x212>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4c      	ldr	r2, [pc, #304]	; (8002908 <HAL_GPIO_Init+0x32c>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d007      	beq.n	80027ea <HAL_GPIO_Init+0x20e>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4b      	ldr	r2, [pc, #300]	; (800290c <HAL_GPIO_Init+0x330>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d101      	bne.n	80027e6 <HAL_GPIO_Init+0x20a>
 80027e2:	2307      	movs	r3, #7
 80027e4:	e00e      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027e6:	2308      	movs	r3, #8
 80027e8:	e00c      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027ea:	2306      	movs	r3, #6
 80027ec:	e00a      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027ee:	2305      	movs	r3, #5
 80027f0:	e008      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027f2:	2304      	movs	r3, #4
 80027f4:	e006      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027f6:	2303      	movs	r3, #3
 80027f8:	e004      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e002      	b.n	8002804 <HAL_GPIO_Init+0x228>
 80027fe:	2301      	movs	r3, #1
 8002800:	e000      	b.n	8002804 <HAL_GPIO_Init+0x228>
 8002802:	2300      	movs	r3, #0
 8002804:	69fa      	ldr	r2, [r7, #28]
 8002806:	f002 0203 	and.w	r2, r2, #3
 800280a:	0092      	lsls	r2, r2, #2
 800280c:	4093      	lsls	r3, r2
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	4313      	orrs	r3, r2
 8002812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002814:	4935      	ldr	r1, [pc, #212]	; (80028ec <HAL_GPIO_Init+0x310>)
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	089b      	lsrs	r3, r3, #2
 800281a:	3302      	adds	r3, #2
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002822:	4b3b      	ldr	r3, [pc, #236]	; (8002910 <HAL_GPIO_Init+0x334>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	43db      	mvns	r3, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4013      	ands	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	4313      	orrs	r3, r2
 8002844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002846:	4a32      	ldr	r2, [pc, #200]	; (8002910 <HAL_GPIO_Init+0x334>)
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800284c:	4b30      	ldr	r3, [pc, #192]	; (8002910 <HAL_GPIO_Init+0x334>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	43db      	mvns	r3, r3
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4013      	ands	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002870:	4a27      	ldr	r2, [pc, #156]	; (8002910 <HAL_GPIO_Init+0x334>)
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002876:	4b26      	ldr	r3, [pc, #152]	; (8002910 <HAL_GPIO_Init+0x334>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	43db      	mvns	r3, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4013      	ands	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002892:	69ba      	ldr	r2, [r7, #24]
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800289a:	4a1d      	ldr	r2, [pc, #116]	; (8002910 <HAL_GPIO_Init+0x334>)
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	; (8002910 <HAL_GPIO_Init+0x334>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028c4:	4a12      	ldr	r2, [pc, #72]	; (8002910 <HAL_GPIO_Init+0x334>)
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3301      	adds	r3, #1
 80028ce:	61fb      	str	r3, [r7, #28]
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	2b0f      	cmp	r3, #15
 80028d4:	f67f ae90 	bls.w	80025f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028d8:	bf00      	nop
 80028da:	bf00      	nop
 80028dc:	3724      	adds	r7, #36	; 0x24
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	40023800 	.word	0x40023800
 80028ec:	40013800 	.word	0x40013800
 80028f0:	40020000 	.word	0x40020000
 80028f4:	40020400 	.word	0x40020400
 80028f8:	40020800 	.word	0x40020800
 80028fc:	40020c00 	.word	0x40020c00
 8002900:	40021000 	.word	0x40021000
 8002904:	40021400 	.word	0x40021400
 8002908:	40021800 	.word	0x40021800
 800290c:	40021c00 	.word	0x40021c00
 8002910:	40013c00 	.word	0x40013c00

08002914 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	691a      	ldr	r2, [r3, #16]
 8002924:	887b      	ldrh	r3, [r7, #2]
 8002926:	4013      	ands	r3, r2
 8002928:	2b00      	cmp	r3, #0
 800292a:	d002      	beq.n	8002932 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800292c:	2301      	movs	r3, #1
 800292e:	73fb      	strb	r3, [r7, #15]
 8002930:	e001      	b.n	8002936 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002932:	2300      	movs	r3, #0
 8002934:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3714      	adds	r7, #20
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	460b      	mov	r3, r1
 800294e:	807b      	strh	r3, [r7, #2]
 8002950:	4613      	mov	r3, r2
 8002952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002954:	787b      	ldrb	r3, [r7, #1]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800295a:	887a      	ldrh	r2, [r7, #2]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002960:	e003      	b.n	800296a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002962:	887b      	ldrh	r3, [r7, #2]
 8002964:	041a      	lsls	r2, r3, #16
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	619a      	str	r2, [r3, #24]
}
 800296a:	bf00      	nop
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr
	...

08002978 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e264      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0301 	and.w	r3, r3, #1
 8002992:	2b00      	cmp	r3, #0
 8002994:	d075      	beq.n	8002a82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002996:	4ba3      	ldr	r3, [pc, #652]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 030c 	and.w	r3, r3, #12
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d00c      	beq.n	80029bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029a2:	4ba0      	ldr	r3, [pc, #640]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d112      	bne.n	80029d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ae:	4b9d      	ldr	r3, [pc, #628]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029ba:	d10b      	bne.n	80029d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029bc:	4b99      	ldr	r3, [pc, #612]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d05b      	beq.n	8002a80 <HAL_RCC_OscConfig+0x108>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d157      	bne.n	8002a80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e23f      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029dc:	d106      	bne.n	80029ec <HAL_RCC_OscConfig+0x74>
 80029de:	4b91      	ldr	r3, [pc, #580]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a90      	ldr	r2, [pc, #576]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	e01d      	b.n	8002a28 <HAL_RCC_OscConfig+0xb0>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029f4:	d10c      	bne.n	8002a10 <HAL_RCC_OscConfig+0x98>
 80029f6:	4b8b      	ldr	r3, [pc, #556]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a8a      	ldr	r2, [pc, #552]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 80029fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	4b88      	ldr	r3, [pc, #544]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a87      	ldr	r2, [pc, #540]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	e00b      	b.n	8002a28 <HAL_RCC_OscConfig+0xb0>
 8002a10:	4b84      	ldr	r3, [pc, #528]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a83      	ldr	r2, [pc, #524]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a1a:	6013      	str	r3, [r2, #0]
 8002a1c:	4b81      	ldr	r3, [pc, #516]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a80      	ldr	r2, [pc, #512]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d013      	beq.n	8002a58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7ff fcbe 	bl	80023b0 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a38:	f7ff fcba 	bl	80023b0 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	; 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e204      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4a:	4b76      	ldr	r3, [pc, #472]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d0f0      	beq.n	8002a38 <HAL_RCC_OscConfig+0xc0>
 8002a56:	e014      	b.n	8002a82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a58:	f7ff fcaa 	bl	80023b0 <HAL_GetTick>
 8002a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a5e:	e008      	b.n	8002a72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a60:	f7ff fca6 	bl	80023b0 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	2b64      	cmp	r3, #100	; 0x64
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e1f0      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a72:	4b6c      	ldr	r3, [pc, #432]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1f0      	bne.n	8002a60 <HAL_RCC_OscConfig+0xe8>
 8002a7e:	e000      	b.n	8002a82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0302 	and.w	r3, r3, #2
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d063      	beq.n	8002b56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a8e:	4b65      	ldr	r3, [pc, #404]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00b      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a9a:	4b62      	ldr	r3, [pc, #392]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d11c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aa6:	4b5f      	ldr	r3, [pc, #380]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d116      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab2:	4b5c      	ldr	r3, [pc, #368]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d005      	beq.n	8002aca <HAL_RCC_OscConfig+0x152>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d001      	beq.n	8002aca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e1c4      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aca:	4b56      	ldr	r3, [pc, #344]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	4952      	ldr	r1, [pc, #328]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ade:	e03a      	b.n	8002b56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d020      	beq.n	8002b2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ae8:	4b4f      	ldr	r3, [pc, #316]	; (8002c28 <HAL_RCC_OscConfig+0x2b0>)
 8002aea:	2201      	movs	r2, #1
 8002aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aee:	f7ff fc5f 	bl	80023b0 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af4:	e008      	b.n	8002b08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002af6:	f7ff fc5b 	bl	80023b0 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d901      	bls.n	8002b08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e1a5      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b08:	4b46      	ldr	r3, [pc, #280]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0302 	and.w	r3, r3, #2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d0f0      	beq.n	8002af6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b14:	4b43      	ldr	r3, [pc, #268]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	691b      	ldr	r3, [r3, #16]
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	4940      	ldr	r1, [pc, #256]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002b24:	4313      	orrs	r3, r2
 8002b26:	600b      	str	r3, [r1, #0]
 8002b28:	e015      	b.n	8002b56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b2a:	4b3f      	ldr	r3, [pc, #252]	; (8002c28 <HAL_RCC_OscConfig+0x2b0>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b30:	f7ff fc3e 	bl	80023b0 <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b38:	f7ff fc3a 	bl	80023b0 <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e184      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b4a:	4b36      	ldr	r3, [pc, #216]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f0      	bne.n	8002b38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d030      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d016      	beq.n	8002b98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b6a:	4b30      	ldr	r3, [pc, #192]	; (8002c2c <HAL_RCC_OscConfig+0x2b4>)
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b70:	f7ff fc1e 	bl	80023b0 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b78:	f7ff fc1a 	bl	80023b0 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e164      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b8a:	4b26      	ldr	r3, [pc, #152]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002b8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0f0      	beq.n	8002b78 <HAL_RCC_OscConfig+0x200>
 8002b96:	e015      	b.n	8002bc4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b98:	4b24      	ldr	r3, [pc, #144]	; (8002c2c <HAL_RCC_OscConfig+0x2b4>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9e:	f7ff fc07 	bl	80023b0 <HAL_GetTick>
 8002ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ba6:	f7ff fc03 	bl	80023b0 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e14d      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bb8:	4b1a      	ldr	r3, [pc, #104]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002bba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1f0      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0304 	and.w	r3, r3, #4
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 80a0 	beq.w	8002d12 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bd6:	4b13      	ldr	r3, [pc, #76]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d10f      	bne.n	8002c02 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60bb      	str	r3, [r7, #8]
 8002be6:	4b0f      	ldr	r3, [pc, #60]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	4a0e      	ldr	r2, [pc, #56]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf0:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf2:	4b0c      	ldr	r3, [pc, #48]	; (8002c24 <HAL_RCC_OscConfig+0x2ac>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	60bb      	str	r3, [r7, #8]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <HAL_RCC_OscConfig+0x2b8>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d121      	bne.n	8002c52 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c0e:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <HAL_RCC_OscConfig+0x2b8>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a07      	ldr	r2, [pc, #28]	; (8002c30 <HAL_RCC_OscConfig+0x2b8>)
 8002c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c1a:	f7ff fbc9 	bl	80023b0 <HAL_GetTick>
 8002c1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c20:	e011      	b.n	8002c46 <HAL_RCC_OscConfig+0x2ce>
 8002c22:	bf00      	nop
 8002c24:	40023800 	.word	0x40023800
 8002c28:	42470000 	.word	0x42470000
 8002c2c:	42470e80 	.word	0x42470e80
 8002c30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c34:	f7ff fbbc 	bl	80023b0 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d901      	bls.n	8002c46 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002c42:	2303      	movs	r3, #3
 8002c44:	e106      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c46:	4b85      	ldr	r3, [pc, #532]	; (8002e5c <HAL_RCC_OscConfig+0x4e4>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d0f0      	beq.n	8002c34 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d106      	bne.n	8002c68 <HAL_RCC_OscConfig+0x2f0>
 8002c5a:	4b81      	ldr	r3, [pc, #516]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c5e:	4a80      	ldr	r2, [pc, #512]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6713      	str	r3, [r2, #112]	; 0x70
 8002c66:	e01c      	b.n	8002ca2 <HAL_RCC_OscConfig+0x32a>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b05      	cmp	r3, #5
 8002c6e:	d10c      	bne.n	8002c8a <HAL_RCC_OscConfig+0x312>
 8002c70:	4b7b      	ldr	r3, [pc, #492]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c74:	4a7a      	ldr	r2, [pc, #488]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c76:	f043 0304 	orr.w	r3, r3, #4
 8002c7a:	6713      	str	r3, [r2, #112]	; 0x70
 8002c7c:	4b78      	ldr	r3, [pc, #480]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c80:	4a77      	ldr	r2, [pc, #476]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	6713      	str	r3, [r2, #112]	; 0x70
 8002c88:	e00b      	b.n	8002ca2 <HAL_RCC_OscConfig+0x32a>
 8002c8a:	4b75      	ldr	r3, [pc, #468]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8e:	4a74      	ldr	r2, [pc, #464]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c90:	f023 0301 	bic.w	r3, r3, #1
 8002c94:	6713      	str	r3, [r2, #112]	; 0x70
 8002c96:	4b72      	ldr	r3, [pc, #456]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9a:	4a71      	ldr	r2, [pc, #452]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002c9c:	f023 0304 	bic.w	r3, r3, #4
 8002ca0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d015      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7ff fb81 	bl	80023b0 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb0:	e00a      	b.n	8002cc8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb2:	f7ff fb7d 	bl	80023b0 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d901      	bls.n	8002cc8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e0c5      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc8:	4b65      	ldr	r3, [pc, #404]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0ee      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x33a>
 8002cd4:	e014      	b.n	8002d00 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd6:	f7ff fb6b 	bl	80023b0 <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cdc:	e00a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cde:	f7ff fb67 	bl	80023b0 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e0af      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf4:	4b5a      	ldr	r3, [pc, #360]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cf8:	f003 0302 	and.w	r3, r3, #2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d1ee      	bne.n	8002cde <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d00:	7dfb      	ldrb	r3, [r7, #23]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d105      	bne.n	8002d12 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d06:	4b56      	ldr	r3, [pc, #344]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	4a55      	ldr	r2, [pc, #340]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002d0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f000 809b 	beq.w	8002e52 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d1c:	4b50      	ldr	r3, [pc, #320]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 030c 	and.w	r3, r3, #12
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d05c      	beq.n	8002de2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d141      	bne.n	8002db4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d30:	4b4c      	ldr	r3, [pc, #304]	; (8002e64 <HAL_RCC_OscConfig+0x4ec>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d36:	f7ff fb3b 	bl	80023b0 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d3e:	f7ff fb37 	bl	80023b0 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e081      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d50:	4b43      	ldr	r3, [pc, #268]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1f0      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69da      	ldr	r2, [r3, #28]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	431a      	orrs	r2, r3
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	019b      	lsls	r3, r3, #6
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d72:	085b      	lsrs	r3, r3, #1
 8002d74:	3b01      	subs	r3, #1
 8002d76:	041b      	lsls	r3, r3, #16
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7e:	061b      	lsls	r3, r3, #24
 8002d80:	4937      	ldr	r1, [pc, #220]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d86:	4b37      	ldr	r3, [pc, #220]	; (8002e64 <HAL_RCC_OscConfig+0x4ec>)
 8002d88:	2201      	movs	r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7ff fb10 	bl	80023b0 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d94:	f7ff fb0c 	bl	80023b0 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e056      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da6:	4b2e      	ldr	r3, [pc, #184]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x41c>
 8002db2:	e04e      	b.n	8002e52 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db4:	4b2b      	ldr	r3, [pc, #172]	; (8002e64 <HAL_RCC_OscConfig+0x4ec>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dba:	f7ff faf9 	bl	80023b0 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc2:	f7ff faf5 	bl	80023b0 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e03f      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd4:	4b22      	ldr	r3, [pc, #136]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1f0      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x44a>
 8002de0:	e037      	b.n	8002e52 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d101      	bne.n	8002dee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e032      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dee:	4b1c      	ldr	r3, [pc, #112]	; (8002e60 <HAL_RCC_OscConfig+0x4e8>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d028      	beq.n	8002e4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e06:	429a      	cmp	r2, r3
 8002e08:	d121      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d11a      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e1e:	4013      	ands	r3, r2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e24:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d111      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e34:	085b      	lsrs	r3, r3, #1
 8002e36:	3b01      	subs	r3, #1
 8002e38:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d107      	bne.n	8002e4e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e48:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d001      	beq.n	8002e52 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40007000 	.word	0x40007000
 8002e60:	40023800 	.word	0x40023800
 8002e64:	42470060 	.word	0x42470060

08002e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0cc      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e7c:	4b68      	ldr	r3, [pc, #416]	; (8003020 <HAL_RCC_ClockConfig+0x1b8>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0307 	and.w	r3, r3, #7
 8002e84:	683a      	ldr	r2, [r7, #0]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d90c      	bls.n	8002ea4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e8a:	4b65      	ldr	r3, [pc, #404]	; (8003020 <HAL_RCC_ClockConfig+0x1b8>)
 8002e8c:	683a      	ldr	r2, [r7, #0]
 8002e8e:	b2d2      	uxtb	r2, r2
 8002e90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e92:	4b63      	ldr	r3, [pc, #396]	; (8003020 <HAL_RCC_ClockConfig+0x1b8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0307 	and.w	r3, r3, #7
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e0b8      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d020      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d005      	beq.n	8002ec8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ebc:	4b59      	ldr	r3, [pc, #356]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	4a58      	ldr	r2, [pc, #352]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ec6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0308 	and.w	r3, r3, #8
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ed4:	4b53      	ldr	r3, [pc, #332]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	4a52      	ldr	r2, [pc, #328]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ede:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee0:	4b50      	ldr	r3, [pc, #320]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	494d      	ldr	r1, [pc, #308]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d044      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d107      	bne.n	8002f16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f06:	4b47      	ldr	r3, [pc, #284]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d119      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e07f      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d003      	beq.n	8002f26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d107      	bne.n	8002f36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f26:	4b3f      	ldr	r3, [pc, #252]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d109      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e06f      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f36:	4b3b      	ldr	r3, [pc, #236]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e067      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f46:	4b37      	ldr	r3, [pc, #220]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f023 0203 	bic.w	r2, r3, #3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	4934      	ldr	r1, [pc, #208]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f58:	f7ff fa2a 	bl	80023b0 <HAL_GetTick>
 8002f5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f5e:	e00a      	b.n	8002f76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f60:	f7ff fa26 	bl	80023b0 <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e04f      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f76:	4b2b      	ldr	r3, [pc, #172]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 020c 	and.w	r2, r3, #12
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d1eb      	bne.n	8002f60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f88:	4b25      	ldr	r3, [pc, #148]	; (8003020 <HAL_RCC_ClockConfig+0x1b8>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d20c      	bcs.n	8002fb0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f96:	4b22      	ldr	r3, [pc, #136]	; (8003020 <HAL_RCC_ClockConfig+0x1b8>)
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	b2d2      	uxtb	r2, r2
 8002f9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f9e:	4b20      	ldr	r3, [pc, #128]	; (8003020 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	683a      	ldr	r2, [r7, #0]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d001      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e032      	b.n	8003016 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fbc:	4b19      	ldr	r3, [pc, #100]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	4916      	ldr	r1, [pc, #88]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d009      	beq.n	8002fee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fda:	4b12      	ldr	r3, [pc, #72]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	490e      	ldr	r1, [pc, #56]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fee:	f000 f821 	bl	8003034 <HAL_RCC_GetSysClockFreq>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	4b0b      	ldr	r3, [pc, #44]	; (8003024 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	490a      	ldr	r1, [pc, #40]	; (8003028 <HAL_RCC_ClockConfig+0x1c0>)
 8003000:	5ccb      	ldrb	r3, [r1, r3]
 8003002:	fa22 f303 	lsr.w	r3, r2, r3
 8003006:	4a09      	ldr	r2, [pc, #36]	; (800302c <HAL_RCC_ClockConfig+0x1c4>)
 8003008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800300a:	4b09      	ldr	r3, [pc, #36]	; (8003030 <HAL_RCC_ClockConfig+0x1c8>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4618      	mov	r0, r3
 8003010:	f7ff f98a 	bl	8002328 <HAL_InitTick>

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40023c00 	.word	0x40023c00
 8003024:	40023800 	.word	0x40023800
 8003028:	080075c4 	.word	0x080075c4
 800302c:	20000818 	.word	0x20000818
 8003030:	2000081c 	.word	0x2000081c

08003034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003034:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003038:	b084      	sub	sp, #16
 800303a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	607b      	str	r3, [r7, #4]
 8003040:	2300      	movs	r3, #0
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	2300      	movs	r3, #0
 8003046:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800304c:	4b67      	ldr	r3, [pc, #412]	; (80031ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f003 030c 	and.w	r3, r3, #12
 8003054:	2b08      	cmp	r3, #8
 8003056:	d00d      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x40>
 8003058:	2b08      	cmp	r3, #8
 800305a:	f200 80bd 	bhi.w	80031d8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_RCC_GetSysClockFreq+0x34>
 8003062:	2b04      	cmp	r3, #4
 8003064:	d003      	beq.n	800306e <HAL_RCC_GetSysClockFreq+0x3a>
 8003066:	e0b7      	b.n	80031d8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003068:	4b61      	ldr	r3, [pc, #388]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800306a:	60bb      	str	r3, [r7, #8]
       break;
 800306c:	e0b7      	b.n	80031de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800306e:	4b61      	ldr	r3, [pc, #388]	; (80031f4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003070:	60bb      	str	r3, [r7, #8]
      break;
 8003072:	e0b4      	b.n	80031de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003074:	4b5d      	ldr	r3, [pc, #372]	; (80031ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800307c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800307e:	4b5b      	ldr	r3, [pc, #364]	; (80031ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d04d      	beq.n	8003126 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800308a:	4b58      	ldr	r3, [pc, #352]	; (80031ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	099b      	lsrs	r3, r3, #6
 8003090:	461a      	mov	r2, r3
 8003092:	f04f 0300 	mov.w	r3, #0
 8003096:	f240 10ff 	movw	r0, #511	; 0x1ff
 800309a:	f04f 0100 	mov.w	r1, #0
 800309e:	ea02 0800 	and.w	r8, r2, r0
 80030a2:	ea03 0901 	and.w	r9, r3, r1
 80030a6:	4640      	mov	r0, r8
 80030a8:	4649      	mov	r1, r9
 80030aa:	f04f 0200 	mov.w	r2, #0
 80030ae:	f04f 0300 	mov.w	r3, #0
 80030b2:	014b      	lsls	r3, r1, #5
 80030b4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80030b8:	0142      	lsls	r2, r0, #5
 80030ba:	4610      	mov	r0, r2
 80030bc:	4619      	mov	r1, r3
 80030be:	ebb0 0008 	subs.w	r0, r0, r8
 80030c2:	eb61 0109 	sbc.w	r1, r1, r9
 80030c6:	f04f 0200 	mov.w	r2, #0
 80030ca:	f04f 0300 	mov.w	r3, #0
 80030ce:	018b      	lsls	r3, r1, #6
 80030d0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80030d4:	0182      	lsls	r2, r0, #6
 80030d6:	1a12      	subs	r2, r2, r0
 80030d8:	eb63 0301 	sbc.w	r3, r3, r1
 80030dc:	f04f 0000 	mov.w	r0, #0
 80030e0:	f04f 0100 	mov.w	r1, #0
 80030e4:	00d9      	lsls	r1, r3, #3
 80030e6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80030ea:	00d0      	lsls	r0, r2, #3
 80030ec:	4602      	mov	r2, r0
 80030ee:	460b      	mov	r3, r1
 80030f0:	eb12 0208 	adds.w	r2, r2, r8
 80030f4:	eb43 0309 	adc.w	r3, r3, r9
 80030f8:	f04f 0000 	mov.w	r0, #0
 80030fc:	f04f 0100 	mov.w	r1, #0
 8003100:	0259      	lsls	r1, r3, #9
 8003102:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003106:	0250      	lsls	r0, r2, #9
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4610      	mov	r0, r2
 800310e:	4619      	mov	r1, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	461a      	mov	r2, r3
 8003114:	f04f 0300 	mov.w	r3, #0
 8003118:	f7fd fd46 	bl	8000ba8 <__aeabi_uldivmod>
 800311c:	4602      	mov	r2, r0
 800311e:	460b      	mov	r3, r1
 8003120:	4613      	mov	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	e04a      	b.n	80031bc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003126:	4b31      	ldr	r3, [pc, #196]	; (80031ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	099b      	lsrs	r3, r3, #6
 800312c:	461a      	mov	r2, r3
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003136:	f04f 0100 	mov.w	r1, #0
 800313a:	ea02 0400 	and.w	r4, r2, r0
 800313e:	ea03 0501 	and.w	r5, r3, r1
 8003142:	4620      	mov	r0, r4
 8003144:	4629      	mov	r1, r5
 8003146:	f04f 0200 	mov.w	r2, #0
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	014b      	lsls	r3, r1, #5
 8003150:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003154:	0142      	lsls	r2, r0, #5
 8003156:	4610      	mov	r0, r2
 8003158:	4619      	mov	r1, r3
 800315a:	1b00      	subs	r0, r0, r4
 800315c:	eb61 0105 	sbc.w	r1, r1, r5
 8003160:	f04f 0200 	mov.w	r2, #0
 8003164:	f04f 0300 	mov.w	r3, #0
 8003168:	018b      	lsls	r3, r1, #6
 800316a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800316e:	0182      	lsls	r2, r0, #6
 8003170:	1a12      	subs	r2, r2, r0
 8003172:	eb63 0301 	sbc.w	r3, r3, r1
 8003176:	f04f 0000 	mov.w	r0, #0
 800317a:	f04f 0100 	mov.w	r1, #0
 800317e:	00d9      	lsls	r1, r3, #3
 8003180:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003184:	00d0      	lsls	r0, r2, #3
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	1912      	adds	r2, r2, r4
 800318c:	eb45 0303 	adc.w	r3, r5, r3
 8003190:	f04f 0000 	mov.w	r0, #0
 8003194:	f04f 0100 	mov.w	r1, #0
 8003198:	0299      	lsls	r1, r3, #10
 800319a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800319e:	0290      	lsls	r0, r2, #10
 80031a0:	4602      	mov	r2, r0
 80031a2:	460b      	mov	r3, r1
 80031a4:	4610      	mov	r0, r2
 80031a6:	4619      	mov	r1, r3
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	461a      	mov	r2, r3
 80031ac:	f04f 0300 	mov.w	r3, #0
 80031b0:	f7fd fcfa 	bl	8000ba8 <__aeabi_uldivmod>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4613      	mov	r3, r2
 80031ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80031bc:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <HAL_RCC_GetSysClockFreq+0x1b8>)
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	0c1b      	lsrs	r3, r3, #16
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	3301      	adds	r3, #1
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d4:	60bb      	str	r3, [r7, #8]
      break;
 80031d6:	e002      	b.n	80031de <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031d8:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80031da:	60bb      	str	r3, [r7, #8]
      break;
 80031dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031de:	68bb      	ldr	r3, [r7, #8]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3710      	adds	r7, #16
 80031e4:	46bd      	mov	sp, r7
 80031e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80031ea:	bf00      	nop
 80031ec:	40023800 	.word	0x40023800
 80031f0:	00f42400 	.word	0x00f42400
 80031f4:	007a1200 	.word	0x007a1200

080031f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031fc:	4b03      	ldr	r3, [pc, #12]	; (800320c <HAL_RCC_GetHCLKFreq+0x14>)
 80031fe:	681b      	ldr	r3, [r3, #0]
}
 8003200:	4618      	mov	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	20000818 	.word	0x20000818

08003210 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003214:	f7ff fff0 	bl	80031f8 <HAL_RCC_GetHCLKFreq>
 8003218:	4602      	mov	r2, r0
 800321a:	4b05      	ldr	r3, [pc, #20]	; (8003230 <HAL_RCC_GetPCLK1Freq+0x20>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	0a9b      	lsrs	r3, r3, #10
 8003220:	f003 0307 	and.w	r3, r3, #7
 8003224:	4903      	ldr	r1, [pc, #12]	; (8003234 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003226:	5ccb      	ldrb	r3, [r1, r3]
 8003228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800322c:	4618      	mov	r0, r3
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40023800 	.word	0x40023800
 8003234:	080075d4 	.word	0x080075d4

08003238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800323c:	f7ff ffdc 	bl	80031f8 <HAL_RCC_GetHCLKFreq>
 8003240:	4602      	mov	r2, r0
 8003242:	4b05      	ldr	r3, [pc, #20]	; (8003258 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	0b5b      	lsrs	r3, r3, #13
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	4903      	ldr	r1, [pc, #12]	; (800325c <HAL_RCC_GetPCLK2Freq+0x24>)
 800324e:	5ccb      	ldrb	r3, [r1, r3]
 8003250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003254:	4618      	mov	r0, r3
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40023800 	.word	0x40023800
 800325c:	080075d4 	.word	0x080075d4

08003260 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e07b      	b.n	800336a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	2b00      	cmp	r3, #0
 8003278:	d108      	bne.n	800328c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003282:	d009      	beq.n	8003298 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	61da      	str	r2, [r3, #28]
 800328a:	e005      	b.n	8003298 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d106      	bne.n	80032b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fe fec2 	bl	800203c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	431a      	orrs	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	431a      	orrs	r2, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	699b      	ldr	r3, [r3, #24]
 8003304:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003308:	431a      	orrs	r2, r3
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	69db      	ldr	r3, [r3, #28]
 800330e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003312:	431a      	orrs	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800331c:	ea42 0103 	orr.w	r1, r2, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	0c1b      	lsrs	r3, r3, #16
 8003336:	f003 0104 	and.w	r1, r3, #4
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333e:	f003 0210 	and.w	r2, r3, #16
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	430a      	orrs	r2, r1
 8003348:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	69da      	ldr	r2, [r3, #28]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003358:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b088      	sub	sp, #32
 8003376:	af00      	add	r7, sp, #0
 8003378:	60f8      	str	r0, [r7, #12]
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	603b      	str	r3, [r7, #0]
 800337e:	4613      	mov	r3, r2
 8003380:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_SPI_Transmit+0x22>
 8003390:	2302      	movs	r3, #2
 8003392:	e126      	b.n	80035e2 <HAL_SPI_Transmit+0x270>
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800339c:	f7ff f808 	bl	80023b0 <HAL_GetTick>
 80033a0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80033a2:	88fb      	ldrh	r3, [r7, #6]
 80033a4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d002      	beq.n	80033b8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80033b2:	2302      	movs	r3, #2
 80033b4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80033b6:	e10b      	b.n	80035d0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <HAL_SPI_Transmit+0x52>
 80033be:	88fb      	ldrh	r3, [r7, #6]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d102      	bne.n	80033ca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80033c8:	e102      	b.n	80035d0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2203      	movs	r2, #3
 80033ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2200      	movs	r2, #0
 80033d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	68ba      	ldr	r2, [r7, #8]
 80033dc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	88fa      	ldrh	r2, [r7, #6]
 80033e2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	88fa      	ldrh	r2, [r7, #6]
 80033e8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2200      	movs	r2, #0
 8003400:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2200      	movs	r2, #0
 8003406:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003410:	d10f      	bne.n	8003432 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003420:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003430:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800343c:	2b40      	cmp	r3, #64	; 0x40
 800343e:	d007      	beq.n	8003450 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800344e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003458:	d14b      	bne.n	80034f2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <HAL_SPI_Transmit+0xf6>
 8003462:	8afb      	ldrh	r3, [r7, #22]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d13e      	bne.n	80034e6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346c:	881a      	ldrh	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003478:	1c9a      	adds	r2, r3, #2
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800348c:	e02b      	b.n	80034e6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b02      	cmp	r3, #2
 800349a:	d112      	bne.n	80034c2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a0:	881a      	ldrh	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ac:	1c9a      	adds	r2, r3, #2
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	86da      	strh	r2, [r3, #54]	; 0x36
 80034c0:	e011      	b.n	80034e6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034c2:	f7fe ff75 	bl	80023b0 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d803      	bhi.n	80034da <HAL_SPI_Transmit+0x168>
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d8:	d102      	bne.n	80034e0 <HAL_SPI_Transmit+0x16e>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d102      	bne.n	80034e6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80034e4:	e074      	b.n	80035d0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1ce      	bne.n	800348e <HAL_SPI_Transmit+0x11c>
 80034f0:	e04c      	b.n	800358c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d002      	beq.n	8003500 <HAL_SPI_Transmit+0x18e>
 80034fa:	8afb      	ldrh	r3, [r7, #22]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d140      	bne.n	8003582 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	330c      	adds	r3, #12
 800350a:	7812      	ldrb	r2, [r2, #0]
 800350c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800351c:	b29b      	uxth	r3, r3
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003526:	e02c      	b.n	8003582 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b02      	cmp	r3, #2
 8003534:	d113      	bne.n	800355e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	330c      	adds	r3, #12
 8003540:	7812      	ldrb	r2, [r2, #0]
 8003542:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003548:	1c5a      	adds	r2, r3, #1
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	86da      	strh	r2, [r3, #54]	; 0x36
 800355c:	e011      	b.n	8003582 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800355e:	f7fe ff27 	bl	80023b0 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d803      	bhi.n	8003576 <HAL_SPI_Transmit+0x204>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003574:	d102      	bne.n	800357c <HAL_SPI_Transmit+0x20a>
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d102      	bne.n	8003582 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800357c:	2303      	movs	r3, #3
 800357e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003580:	e026      	b.n	80035d0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003586:	b29b      	uxth	r3, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1cd      	bne.n	8003528 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	6839      	ldr	r1, [r7, #0]
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 fbcb 	bl	8003d2c <SPI_EndRxTxTransaction>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2220      	movs	r2, #32
 80035a0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10a      	bne.n	80035c0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80035aa:	2300      	movs	r3, #0
 80035ac:	613b      	str	r3, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d002      	beq.n	80035ce <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	77fb      	strb	r3, [r7, #31]
 80035cc:	e000      	b.n	80035d0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80035ce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80035e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3720      	adds	r7, #32
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b088      	sub	sp, #32
 80035ee:	af02      	add	r7, sp, #8
 80035f0:	60f8      	str	r0, [r7, #12]
 80035f2:	60b9      	str	r1, [r7, #8]
 80035f4:	603b      	str	r3, [r7, #0]
 80035f6:	4613      	mov	r3, r2
 80035f8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035fa:	2300      	movs	r3, #0
 80035fc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003606:	d112      	bne.n	800362e <HAL_SPI_Receive+0x44>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10e      	bne.n	800362e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2204      	movs	r2, #4
 8003614:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003618:	88fa      	ldrh	r2, [r7, #6]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	4613      	mov	r3, r2
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	68b9      	ldr	r1, [r7, #8]
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f8f1 	bl	800380c <HAL_SPI_TransmitReceive>
 800362a:	4603      	mov	r3, r0
 800362c:	e0ea      	b.n	8003804 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003634:	2b01      	cmp	r3, #1
 8003636:	d101      	bne.n	800363c <HAL_SPI_Receive+0x52>
 8003638:	2302      	movs	r3, #2
 800363a:	e0e3      	b.n	8003804 <HAL_SPI_Receive+0x21a>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003644:	f7fe feb4 	bl	80023b0 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b01      	cmp	r3, #1
 8003654:	d002      	beq.n	800365c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003656:	2302      	movs	r3, #2
 8003658:	75fb      	strb	r3, [r7, #23]
    goto error;
 800365a:	e0ca      	b.n	80037f2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_SPI_Receive+0x7e>
 8003662:	88fb      	ldrh	r3, [r7, #6]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d102      	bne.n	800366e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800366c:	e0c1      	b.n	80037f2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2204      	movs	r2, #4
 8003672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	68ba      	ldr	r2, [r7, #8]
 8003680:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	88fa      	ldrh	r2, [r7, #6]
 8003686:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	88fa      	ldrh	r2, [r7, #6]
 800368c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036b4:	d10f      	bne.n	80036d6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036e0:	2b40      	cmp	r3, #64	; 0x40
 80036e2:	d007      	beq.n	80036f4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d162      	bne.n	80037c2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80036fc:	e02e      	b.n	800375c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b01      	cmp	r3, #1
 800370a:	d115      	bne.n	8003738 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f103 020c 	add.w	r2, r3, #12
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003718:	7812      	ldrb	r2, [r2, #0]
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003722:	1c5a      	adds	r2, r3, #1
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800372c:	b29b      	uxth	r3, r3
 800372e:	3b01      	subs	r3, #1
 8003730:	b29a      	uxth	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003736:	e011      	b.n	800375c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003738:	f7fe fe3a 	bl	80023b0 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d803      	bhi.n	8003750 <HAL_SPI_Receive+0x166>
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374e:	d102      	bne.n	8003756 <HAL_SPI_Receive+0x16c>
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d102      	bne.n	800375c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	75fb      	strb	r3, [r7, #23]
          goto error;
 800375a:	e04a      	b.n	80037f2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1cb      	bne.n	80036fe <HAL_SPI_Receive+0x114>
 8003766:	e031      	b.n	80037cc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	2b01      	cmp	r3, #1
 8003774:	d113      	bne.n	800379e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003780:	b292      	uxth	r2, r2
 8003782:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003788:	1c9a      	adds	r2, r3, #2
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800379c:	e011      	b.n	80037c2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800379e:	f7fe fe07 	bl	80023b0 <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d803      	bhi.n	80037b6 <HAL_SPI_Receive+0x1cc>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b4:	d102      	bne.n	80037bc <HAL_SPI_Receive+0x1d2>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d102      	bne.n	80037c2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80037c0:	e017      	b.n	80037f2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1cd      	bne.n	8003768 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	6839      	ldr	r1, [r7, #0]
 80037d0:	68f8      	ldr	r0, [r7, #12]
 80037d2:	f000 fa45 	bl	8003c60 <SPI_EndRxTransaction>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d002      	beq.n	80037e2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2220      	movs	r2, #32
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d002      	beq.n	80037f0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	75fb      	strb	r3, [r7, #23]
 80037ee:	e000      	b.n	80037f2 <HAL_SPI_Receive+0x208>
  }

error :
 80037f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003802:	7dfb      	ldrb	r3, [r7, #23]
}
 8003804:	4618      	mov	r0, r3
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b08c      	sub	sp, #48	; 0x30
 8003810:	af00      	add	r7, sp, #0
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	60b9      	str	r1, [r7, #8]
 8003816:	607a      	str	r2, [r7, #4]
 8003818:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800381a:	2301      	movs	r3, #1
 800381c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_SPI_TransmitReceive+0x26>
 800382e:	2302      	movs	r3, #2
 8003830:	e18a      	b.n	8003b48 <HAL_SPI_TransmitReceive+0x33c>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800383a:	f7fe fdb9 	bl	80023b0 <HAL_GetTick>
 800383e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003850:	887b      	ldrh	r3, [r7, #2]
 8003852:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003854:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003858:	2b01      	cmp	r3, #1
 800385a:	d00f      	beq.n	800387c <HAL_SPI_TransmitReceive+0x70>
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003862:	d107      	bne.n	8003874 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d103      	bne.n	8003874 <HAL_SPI_TransmitReceive+0x68>
 800386c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003870:	2b04      	cmp	r3, #4
 8003872:	d003      	beq.n	800387c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003874:	2302      	movs	r3, #2
 8003876:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800387a:	e15b      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d005      	beq.n	800388e <HAL_SPI_TransmitReceive+0x82>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d002      	beq.n	800388e <HAL_SPI_TransmitReceive+0x82>
 8003888:	887b      	ldrh	r3, [r7, #2]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d103      	bne.n	8003896 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003894:	e14e      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800389c:	b2db      	uxtb	r3, r3
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d003      	beq.n	80038aa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2205      	movs	r2, #5
 80038a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	887a      	ldrh	r2, [r7, #2]
 80038ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	887a      	ldrh	r2, [r7, #2]
 80038c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	887a      	ldrh	r2, [r7, #2]
 80038cc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	887a      	ldrh	r2, [r7, #2]
 80038d2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ea:	2b40      	cmp	r3, #64	; 0x40
 80038ec:	d007      	beq.n	80038fe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003906:	d178      	bne.n	80039fa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <HAL_SPI_TransmitReceive+0x10a>
 8003910:	8b7b      	ldrh	r3, [r7, #26]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d166      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391a:	881a      	ldrh	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	1c9a      	adds	r2, r3, #2
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003930:	b29b      	uxth	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800393a:	e053      	b.n	80039e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f003 0302 	and.w	r3, r3, #2
 8003946:	2b02      	cmp	r3, #2
 8003948:	d11b      	bne.n	8003982 <HAL_SPI_TransmitReceive+0x176>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800394e:	b29b      	uxth	r3, r3
 8003950:	2b00      	cmp	r3, #0
 8003952:	d016      	beq.n	8003982 <HAL_SPI_TransmitReceive+0x176>
 8003954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003956:	2b01      	cmp	r3, #1
 8003958:	d113      	bne.n	8003982 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395e:	881a      	ldrh	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	1c9a      	adds	r2, r3, #2
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003974:	b29b      	uxth	r3, r3
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800397e:	2300      	movs	r3, #0
 8003980:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b01      	cmp	r3, #1
 800398e:	d119      	bne.n	80039c4 <HAL_SPI_TransmitReceive+0x1b8>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003994:	b29b      	uxth	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d014      	beq.n	80039c4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	b292      	uxth	r2, r2
 80039a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ac:	1c9a      	adds	r2, r3, #2
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039c0:	2301      	movs	r3, #1
 80039c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80039c4:	f7fe fcf4 	bl	80023b0 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d807      	bhi.n	80039e4 <HAL_SPI_TransmitReceive+0x1d8>
 80039d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039da:	d003      	beq.n	80039e4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80039e2:	e0a7      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d1a6      	bne.n	800393c <HAL_SPI_TransmitReceive+0x130>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1a1      	bne.n	800393c <HAL_SPI_TransmitReceive+0x130>
 80039f8:	e07c      	b.n	8003af4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d002      	beq.n	8003a08 <HAL_SPI_TransmitReceive+0x1fc>
 8003a02:	8b7b      	ldrh	r3, [r7, #26]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d16b      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	330c      	adds	r3, #12
 8003a12:	7812      	ldrb	r2, [r2, #0]
 8003a14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a2e:	e057      	b.n	8003ae0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d11c      	bne.n	8003a78 <HAL_SPI_TransmitReceive+0x26c>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d017      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x26c>
 8003a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d114      	bne.n	8003a78 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	330c      	adds	r3, #12
 8003a58:	7812      	ldrb	r2, [r2, #0]
 8003a5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a74:	2300      	movs	r3, #0
 8003a76:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d119      	bne.n	8003aba <HAL_SPI_TransmitReceive+0x2ae>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d014      	beq.n	8003aba <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	68da      	ldr	r2, [r3, #12]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9a:	b2d2      	uxtb	r2, r2
 8003a9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003aba:	f7fe fc79 	bl	80023b0 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d803      	bhi.n	8003ad2 <HAL_SPI_TransmitReceive+0x2c6>
 8003aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad0:	d102      	bne.n	8003ad8 <HAL_SPI_TransmitReceive+0x2cc>
 8003ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d103      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003ade:	e029      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1a2      	bne.n	8003a30 <HAL_SPI_TransmitReceive+0x224>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d19d      	bne.n	8003a30 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f917 	bl	8003d2c <SPI_EndRxTxTransaction>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d006      	beq.n	8003b12 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003b10:	e010      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10b      	bne.n	8003b32 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	617b      	str	r3, [r7, #20]
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	e000      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003b32:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003b44:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3730      	adds	r7, #48	; 0x30
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b088      	sub	sp, #32
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	60f8      	str	r0, [r7, #12]
 8003b58:	60b9      	str	r1, [r7, #8]
 8003b5a:	603b      	str	r3, [r7, #0]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b60:	f7fe fc26 	bl	80023b0 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b68:	1a9b      	subs	r3, r3, r2
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b70:	f7fe fc1e 	bl	80023b0 <HAL_GetTick>
 8003b74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b76:	4b39      	ldr	r3, [pc, #228]	; (8003c5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	015b      	lsls	r3, r3, #5
 8003b7c:	0d1b      	lsrs	r3, r3, #20
 8003b7e:	69fa      	ldr	r2, [r7, #28]
 8003b80:	fb02 f303 	mul.w	r3, r2, r3
 8003b84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b86:	e054      	b.n	8003c32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b8e:	d050      	beq.n	8003c32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b90:	f7fe fc0e 	bl	80023b0 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	69fa      	ldr	r2, [r7, #28]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d902      	bls.n	8003ba6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d13d      	bne.n	8003c22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003bb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bbe:	d111      	bne.n	8003be4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc8:	d004      	beq.n	8003bd4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bd2:	d107      	bne.n	8003be4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003be2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bec:	d10f      	bne.n	8003c0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e017      	b.n	8003c52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	68ba      	ldr	r2, [r7, #8]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	bf0c      	ite	eq
 8003c42:	2301      	moveq	r3, #1
 8003c44:	2300      	movne	r3, #0
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	461a      	mov	r2, r3
 8003c4a:	79fb      	ldrb	r3, [r7, #7]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d19b      	bne.n	8003b88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3720      	adds	r7, #32
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	20000818 	.word	0x20000818

08003c60 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b086      	sub	sp, #24
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c74:	d111      	bne.n	8003c9a <SPI_EndRxTransaction+0x3a>
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c7e:	d004      	beq.n	8003c8a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c88:	d107      	bne.n	8003c9a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c98:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ca2:	d12a      	bne.n	8003cfa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cac:	d012      	beq.n	8003cd4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	2180      	movs	r1, #128	; 0x80
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f7ff ff49 	bl	8003b50 <SPI_WaitFlagStateUntilTimeout>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d02d      	beq.n	8003d20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc8:	f043 0220 	orr.w	r2, r3, #32
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e026      	b.n	8003d22 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	9300      	str	r3, [sp, #0]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2101      	movs	r1, #1
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f7ff ff36 	bl	8003b50 <SPI_WaitFlagStateUntilTimeout>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d01a      	beq.n	8003d20 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cee:	f043 0220 	orr.w	r2, r3, #32
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e013      	b.n	8003d22 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2200      	movs	r2, #0
 8003d02:	2101      	movs	r1, #1
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f7ff ff23 	bl	8003b50 <SPI_WaitFlagStateUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d14:	f043 0220 	orr.w	r2, r3, #32
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e000      	b.n	8003d22 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3710      	adds	r7, #16
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
	...

08003d2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af02      	add	r7, sp, #8
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d38:	4b1b      	ldr	r3, [pc, #108]	; (8003da8 <SPI_EndRxTxTransaction+0x7c>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a1b      	ldr	r2, [pc, #108]	; (8003dac <SPI_EndRxTxTransaction+0x80>)
 8003d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d42:	0d5b      	lsrs	r3, r3, #21
 8003d44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d48:	fb02 f303 	mul.w	r3, r2, r3
 8003d4c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d56:	d112      	bne.n	8003d7e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	9300      	str	r3, [sp, #0]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	2180      	movs	r1, #128	; 0x80
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	f7ff fef4 	bl	8003b50 <SPI_WaitFlagStateUntilTimeout>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d016      	beq.n	8003d9c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d72:	f043 0220 	orr.w	r2, r3, #32
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e00f      	b.n	8003d9e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00a      	beq.n	8003d9a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	3b01      	subs	r3, #1
 8003d88:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d94:	2b80      	cmp	r3, #128	; 0x80
 8003d96:	d0f2      	beq.n	8003d7e <SPI_EndRxTxTransaction+0x52>
 8003d98:	e000      	b.n	8003d9c <SPI_EndRxTxTransaction+0x70>
        break;
 8003d9a:	bf00      	nop
  }

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000818 	.word	0x20000818
 8003dac:	165e9f81 	.word	0x165e9f81

08003db0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d101      	bne.n	8003dc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e03f      	b.n	8003e42 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d106      	bne.n	8003ddc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7fe f998 	bl	800210c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2224      	movs	r2, #36	; 0x24
 8003de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003df2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 f9cb 	bl	8004190 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	695a      	ldr	r2, [r3, #20]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b08a      	sub	sp, #40	; 0x28
 8003e4e:	af02      	add	r7, sp, #8
 8003e50:	60f8      	str	r0, [r7, #12]
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	603b      	str	r3, [r7, #0]
 8003e56:	4613      	mov	r3, r2
 8003e58:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b20      	cmp	r3, #32
 8003e68:	d17c      	bne.n	8003f64 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d002      	beq.n	8003e76 <HAL_UART_Transmit+0x2c>
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e075      	b.n	8003f66 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_UART_Transmit+0x3e>
 8003e84:	2302      	movs	r3, #2
 8003e86:	e06e      	b.n	8003f66 <HAL_UART_Transmit+0x11c>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2221      	movs	r2, #33	; 0x21
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e9e:	f7fe fa87 	bl	80023b0 <HAL_GetTick>
 8003ea2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	88fa      	ldrh	r2, [r7, #6]
 8003ea8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	88fa      	ldrh	r2, [r7, #6]
 8003eae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb8:	d108      	bne.n	8003ecc <HAL_UART_Transmit+0x82>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d104      	bne.n	8003ecc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	61bb      	str	r3, [r7, #24]
 8003eca:	e003      	b.n	8003ed4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003edc:	e02a      	b.n	8003f34 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	9300      	str	r3, [sp, #0]
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2180      	movs	r1, #128	; 0x80
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 f8e2 	bl	80040b2 <UART_WaitOnFlagUntilTimeout>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e036      	b.n	8003f66 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10b      	bne.n	8003f16 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	881b      	ldrh	r3, [r3, #0]
 8003f02:	461a      	mov	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	3302      	adds	r3, #2
 8003f12:	61bb      	str	r3, [r7, #24]
 8003f14:	e007      	b.n	8003f26 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	3301      	adds	r3, #1
 8003f24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1cf      	bne.n	8003ede <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	9300      	str	r3, [sp, #0]
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	2200      	movs	r2, #0
 8003f46:	2140      	movs	r1, #64	; 0x40
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 f8b2 	bl	80040b2 <UART_WaitOnFlagUntilTimeout>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e006      	b.n	8003f66 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	e000      	b.n	8003f66 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f64:	2302      	movs	r3, #2
  }
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3720      	adds	r7, #32
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b08a      	sub	sp, #40	; 0x28
 8003f72:	af02      	add	r7, sp, #8
 8003f74:	60f8      	str	r0, [r7, #12]
 8003f76:	60b9      	str	r1, [r7, #8]
 8003f78:	603b      	str	r3, [r7, #0]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	2b20      	cmp	r3, #32
 8003f8c:	f040 808c 	bne.w	80040a8 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <HAL_UART_Receive+0x2e>
 8003f96:	88fb      	ldrh	r3, [r7, #6]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e084      	b.n	80040aa <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d101      	bne.n	8003fae <HAL_UART_Receive+0x40>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e07d      	b.n	80040aa <HAL_UART_Receive+0x13c>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2222      	movs	r2, #34	; 0x22
 8003fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fca:	f7fe f9f1 	bl	80023b0 <HAL_GetTick>
 8003fce:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	88fa      	ldrh	r2, [r7, #6]
 8003fd4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	88fa      	ldrh	r2, [r7, #6]
 8003fda:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe4:	d108      	bne.n	8003ff8 <HAL_UART_Receive+0x8a>
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d104      	bne.n	8003ff8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	61bb      	str	r3, [r7, #24]
 8003ff6:	e003      	b.n	8004000 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004008:	e043      	b.n	8004092 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	2200      	movs	r2, #0
 8004012:	2120      	movs	r1, #32
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f84c 	bl	80040b2 <UART_WaitOnFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e042      	b.n	80040aa <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d10c      	bne.n	8004044 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	b29b      	uxth	r3, r3
 8004032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004036:	b29a      	uxth	r2, r3
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	3302      	adds	r3, #2
 8004040:	61bb      	str	r3, [r7, #24]
 8004042:	e01f      	b.n	8004084 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800404c:	d007      	beq.n	800405e <HAL_UART_Receive+0xf0>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10a      	bne.n	800406c <HAL_UART_Receive+0xfe>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d106      	bne.n	800406c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	b2da      	uxtb	r2, r3
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	701a      	strb	r2, [r3, #0]
 800406a:	e008      	b.n	800407e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	b2db      	uxtb	r3, r3
 8004074:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004078:	b2da      	uxtb	r2, r3
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3301      	adds	r3, #1
 8004082:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004096:	b29b      	uxth	r3, r3
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1b6      	bne.n	800400a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2220      	movs	r2, #32
 80040a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80040a4:	2300      	movs	r3, #0
 80040a6:	e000      	b.n	80040aa <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80040a8:	2302      	movs	r3, #2
  }
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3720      	adds	r7, #32
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b090      	sub	sp, #64	; 0x40
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	60f8      	str	r0, [r7, #12]
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	603b      	str	r3, [r7, #0]
 80040be:	4613      	mov	r3, r2
 80040c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c2:	e050      	b.n	8004166 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ca:	d04c      	beq.n	8004166 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80040cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d007      	beq.n	80040e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80040d2:	f7fe f96d 	bl	80023b0 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040de:	429a      	cmp	r2, r3
 80040e0:	d241      	bcs.n	8004166 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	330c      	adds	r3, #12
 80040e8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ec:	e853 3f00 	ldrex	r3, [r3]
 80040f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80040f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	330c      	adds	r3, #12
 8004100:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004102:	637a      	str	r2, [r7, #52]	; 0x34
 8004104:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004106:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004108:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800410a:	e841 2300 	strex	r3, r2, [r1]
 800410e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1e5      	bne.n	80040e2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3314      	adds	r3, #20
 800411c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	e853 3f00 	ldrex	r3, [r3]
 8004124:	613b      	str	r3, [r7, #16]
   return(result);
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	f023 0301 	bic.w	r3, r3, #1
 800412c:	63bb      	str	r3, [r7, #56]	; 0x38
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	3314      	adds	r3, #20
 8004134:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004136:	623a      	str	r2, [r7, #32]
 8004138:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800413a:	69f9      	ldr	r1, [r7, #28]
 800413c:	6a3a      	ldr	r2, [r7, #32]
 800413e:	e841 2300 	strex	r3, r2, [r1]
 8004142:	61bb      	str	r3, [r7, #24]
   return(result);
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1e5      	bne.n	8004116 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2220      	movs	r2, #32
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2220      	movs	r2, #32
 8004156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e00f      	b.n	8004186 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	4013      	ands	r3, r2
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	429a      	cmp	r2, r3
 8004174:	bf0c      	ite	eq
 8004176:	2301      	moveq	r3, #1
 8004178:	2300      	movne	r3, #0
 800417a:	b2db      	uxtb	r3, r3
 800417c:	461a      	mov	r2, r3
 800417e:	79fb      	ldrb	r3, [r7, #7]
 8004180:	429a      	cmp	r2, r3
 8004182:	d09f      	beq.n	80040c4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3740      	adds	r7, #64	; 0x40
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004194:	b09f      	sub	sp, #124	; 0x7c
 8004196:	af00      	add	r7, sp, #0
 8004198:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800419a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80041a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041a6:	68d9      	ldr	r1, [r3, #12]
 80041a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	ea40 0301 	orr.w	r3, r0, r1
 80041b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80041b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	431a      	orrs	r2, r3
 80041bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	431a      	orrs	r2, r3
 80041c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c4:	69db      	ldr	r3, [r3, #28]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80041ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80041d4:	f021 010c 	bic.w	r1, r1, #12
 80041d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80041de:	430b      	orrs	r3, r1
 80041e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	695b      	ldr	r3, [r3, #20]
 80041e8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80041ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041ee:	6999      	ldr	r1, [r3, #24]
 80041f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	ea40 0301 	orr.w	r3, r0, r1
 80041f8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4bc5      	ldr	r3, [pc, #788]	; (8004514 <UART_SetConfig+0x384>)
 8004200:	429a      	cmp	r2, r3
 8004202:	d004      	beq.n	800420e <UART_SetConfig+0x7e>
 8004204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	4bc3      	ldr	r3, [pc, #780]	; (8004518 <UART_SetConfig+0x388>)
 800420a:	429a      	cmp	r2, r3
 800420c:	d103      	bne.n	8004216 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800420e:	f7ff f813 	bl	8003238 <HAL_RCC_GetPCLK2Freq>
 8004212:	6778      	str	r0, [r7, #116]	; 0x74
 8004214:	e002      	b.n	800421c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004216:	f7fe fffb 	bl	8003210 <HAL_RCC_GetPCLK1Freq>
 800421a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800421c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004224:	f040 80b6 	bne.w	8004394 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004228:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800422a:	461c      	mov	r4, r3
 800422c:	f04f 0500 	mov.w	r5, #0
 8004230:	4622      	mov	r2, r4
 8004232:	462b      	mov	r3, r5
 8004234:	1891      	adds	r1, r2, r2
 8004236:	6439      	str	r1, [r7, #64]	; 0x40
 8004238:	415b      	adcs	r3, r3
 800423a:	647b      	str	r3, [r7, #68]	; 0x44
 800423c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004240:	1912      	adds	r2, r2, r4
 8004242:	eb45 0303 	adc.w	r3, r5, r3
 8004246:	f04f 0000 	mov.w	r0, #0
 800424a:	f04f 0100 	mov.w	r1, #0
 800424e:	00d9      	lsls	r1, r3, #3
 8004250:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004254:	00d0      	lsls	r0, r2, #3
 8004256:	4602      	mov	r2, r0
 8004258:	460b      	mov	r3, r1
 800425a:	1911      	adds	r1, r2, r4
 800425c:	6639      	str	r1, [r7, #96]	; 0x60
 800425e:	416b      	adcs	r3, r5
 8004260:	667b      	str	r3, [r7, #100]	; 0x64
 8004262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	461a      	mov	r2, r3
 8004268:	f04f 0300 	mov.w	r3, #0
 800426c:	1891      	adds	r1, r2, r2
 800426e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004270:	415b      	adcs	r3, r3
 8004272:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004274:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004278:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800427c:	f7fc fc94 	bl	8000ba8 <__aeabi_uldivmod>
 8004280:	4602      	mov	r2, r0
 8004282:	460b      	mov	r3, r1
 8004284:	4ba5      	ldr	r3, [pc, #660]	; (800451c <UART_SetConfig+0x38c>)
 8004286:	fba3 2302 	umull	r2, r3, r3, r2
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	011e      	lsls	r6, r3, #4
 800428e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004290:	461c      	mov	r4, r3
 8004292:	f04f 0500 	mov.w	r5, #0
 8004296:	4622      	mov	r2, r4
 8004298:	462b      	mov	r3, r5
 800429a:	1891      	adds	r1, r2, r2
 800429c:	6339      	str	r1, [r7, #48]	; 0x30
 800429e:	415b      	adcs	r3, r3
 80042a0:	637b      	str	r3, [r7, #52]	; 0x34
 80042a2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80042a6:	1912      	adds	r2, r2, r4
 80042a8:	eb45 0303 	adc.w	r3, r5, r3
 80042ac:	f04f 0000 	mov.w	r0, #0
 80042b0:	f04f 0100 	mov.w	r1, #0
 80042b4:	00d9      	lsls	r1, r3, #3
 80042b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80042ba:	00d0      	lsls	r0, r2, #3
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	1911      	adds	r1, r2, r4
 80042c2:	65b9      	str	r1, [r7, #88]	; 0x58
 80042c4:	416b      	adcs	r3, r5
 80042c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80042c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	461a      	mov	r2, r3
 80042ce:	f04f 0300 	mov.w	r3, #0
 80042d2:	1891      	adds	r1, r2, r2
 80042d4:	62b9      	str	r1, [r7, #40]	; 0x28
 80042d6:	415b      	adcs	r3, r3
 80042d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042de:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80042e2:	f7fc fc61 	bl	8000ba8 <__aeabi_uldivmod>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4b8c      	ldr	r3, [pc, #560]	; (800451c <UART_SetConfig+0x38c>)
 80042ec:	fba3 1302 	umull	r1, r3, r3, r2
 80042f0:	095b      	lsrs	r3, r3, #5
 80042f2:	2164      	movs	r1, #100	; 0x64
 80042f4:	fb01 f303 	mul.w	r3, r1, r3
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	3332      	adds	r3, #50	; 0x32
 80042fe:	4a87      	ldr	r2, [pc, #540]	; (800451c <UART_SetConfig+0x38c>)
 8004300:	fba2 2303 	umull	r2, r3, r2, r3
 8004304:	095b      	lsrs	r3, r3, #5
 8004306:	005b      	lsls	r3, r3, #1
 8004308:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800430c:	441e      	add	r6, r3
 800430e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004310:	4618      	mov	r0, r3
 8004312:	f04f 0100 	mov.w	r1, #0
 8004316:	4602      	mov	r2, r0
 8004318:	460b      	mov	r3, r1
 800431a:	1894      	adds	r4, r2, r2
 800431c:	623c      	str	r4, [r7, #32]
 800431e:	415b      	adcs	r3, r3
 8004320:	627b      	str	r3, [r7, #36]	; 0x24
 8004322:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004326:	1812      	adds	r2, r2, r0
 8004328:	eb41 0303 	adc.w	r3, r1, r3
 800432c:	f04f 0400 	mov.w	r4, #0
 8004330:	f04f 0500 	mov.w	r5, #0
 8004334:	00dd      	lsls	r5, r3, #3
 8004336:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800433a:	00d4      	lsls	r4, r2, #3
 800433c:	4622      	mov	r2, r4
 800433e:	462b      	mov	r3, r5
 8004340:	1814      	adds	r4, r2, r0
 8004342:	653c      	str	r4, [r7, #80]	; 0x50
 8004344:	414b      	adcs	r3, r1
 8004346:	657b      	str	r3, [r7, #84]	; 0x54
 8004348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	461a      	mov	r2, r3
 800434e:	f04f 0300 	mov.w	r3, #0
 8004352:	1891      	adds	r1, r2, r2
 8004354:	61b9      	str	r1, [r7, #24]
 8004356:	415b      	adcs	r3, r3
 8004358:	61fb      	str	r3, [r7, #28]
 800435a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800435e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004362:	f7fc fc21 	bl	8000ba8 <__aeabi_uldivmod>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4b6c      	ldr	r3, [pc, #432]	; (800451c <UART_SetConfig+0x38c>)
 800436c:	fba3 1302 	umull	r1, r3, r3, r2
 8004370:	095b      	lsrs	r3, r3, #5
 8004372:	2164      	movs	r1, #100	; 0x64
 8004374:	fb01 f303 	mul.w	r3, r1, r3
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	3332      	adds	r3, #50	; 0x32
 800437e:	4a67      	ldr	r2, [pc, #412]	; (800451c <UART_SetConfig+0x38c>)
 8004380:	fba2 2303 	umull	r2, r3, r2, r3
 8004384:	095b      	lsrs	r3, r3, #5
 8004386:	f003 0207 	and.w	r2, r3, #7
 800438a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4432      	add	r2, r6
 8004390:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004392:	e0b9      	b.n	8004508 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004394:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004396:	461c      	mov	r4, r3
 8004398:	f04f 0500 	mov.w	r5, #0
 800439c:	4622      	mov	r2, r4
 800439e:	462b      	mov	r3, r5
 80043a0:	1891      	adds	r1, r2, r2
 80043a2:	6139      	str	r1, [r7, #16]
 80043a4:	415b      	adcs	r3, r3
 80043a6:	617b      	str	r3, [r7, #20]
 80043a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80043ac:	1912      	adds	r2, r2, r4
 80043ae:	eb45 0303 	adc.w	r3, r5, r3
 80043b2:	f04f 0000 	mov.w	r0, #0
 80043b6:	f04f 0100 	mov.w	r1, #0
 80043ba:	00d9      	lsls	r1, r3, #3
 80043bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043c0:	00d0      	lsls	r0, r2, #3
 80043c2:	4602      	mov	r2, r0
 80043c4:	460b      	mov	r3, r1
 80043c6:	eb12 0804 	adds.w	r8, r2, r4
 80043ca:	eb43 0905 	adc.w	r9, r3, r5
 80043ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f04f 0100 	mov.w	r1, #0
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	008b      	lsls	r3, r1, #2
 80043e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80043e6:	0082      	lsls	r2, r0, #2
 80043e8:	4640      	mov	r0, r8
 80043ea:	4649      	mov	r1, r9
 80043ec:	f7fc fbdc 	bl	8000ba8 <__aeabi_uldivmod>
 80043f0:	4602      	mov	r2, r0
 80043f2:	460b      	mov	r3, r1
 80043f4:	4b49      	ldr	r3, [pc, #292]	; (800451c <UART_SetConfig+0x38c>)
 80043f6:	fba3 2302 	umull	r2, r3, r3, r2
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	011e      	lsls	r6, r3, #4
 80043fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004400:	4618      	mov	r0, r3
 8004402:	f04f 0100 	mov.w	r1, #0
 8004406:	4602      	mov	r2, r0
 8004408:	460b      	mov	r3, r1
 800440a:	1894      	adds	r4, r2, r2
 800440c:	60bc      	str	r4, [r7, #8]
 800440e:	415b      	adcs	r3, r3
 8004410:	60fb      	str	r3, [r7, #12]
 8004412:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004416:	1812      	adds	r2, r2, r0
 8004418:	eb41 0303 	adc.w	r3, r1, r3
 800441c:	f04f 0400 	mov.w	r4, #0
 8004420:	f04f 0500 	mov.w	r5, #0
 8004424:	00dd      	lsls	r5, r3, #3
 8004426:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800442a:	00d4      	lsls	r4, r2, #3
 800442c:	4622      	mov	r2, r4
 800442e:	462b      	mov	r3, r5
 8004430:	1814      	adds	r4, r2, r0
 8004432:	64bc      	str	r4, [r7, #72]	; 0x48
 8004434:	414b      	adcs	r3, r1
 8004436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004438:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	4618      	mov	r0, r3
 800443e:	f04f 0100 	mov.w	r1, #0
 8004442:	f04f 0200 	mov.w	r2, #0
 8004446:	f04f 0300 	mov.w	r3, #0
 800444a:	008b      	lsls	r3, r1, #2
 800444c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004450:	0082      	lsls	r2, r0, #2
 8004452:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004456:	f7fc fba7 	bl	8000ba8 <__aeabi_uldivmod>
 800445a:	4602      	mov	r2, r0
 800445c:	460b      	mov	r3, r1
 800445e:	4b2f      	ldr	r3, [pc, #188]	; (800451c <UART_SetConfig+0x38c>)
 8004460:	fba3 1302 	umull	r1, r3, r3, r2
 8004464:	095b      	lsrs	r3, r3, #5
 8004466:	2164      	movs	r1, #100	; 0x64
 8004468:	fb01 f303 	mul.w	r3, r1, r3
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	011b      	lsls	r3, r3, #4
 8004470:	3332      	adds	r3, #50	; 0x32
 8004472:	4a2a      	ldr	r2, [pc, #168]	; (800451c <UART_SetConfig+0x38c>)
 8004474:	fba2 2303 	umull	r2, r3, r2, r3
 8004478:	095b      	lsrs	r3, r3, #5
 800447a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800447e:	441e      	add	r6, r3
 8004480:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004482:	4618      	mov	r0, r3
 8004484:	f04f 0100 	mov.w	r1, #0
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	1894      	adds	r4, r2, r2
 800448e:	603c      	str	r4, [r7, #0]
 8004490:	415b      	adcs	r3, r3
 8004492:	607b      	str	r3, [r7, #4]
 8004494:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004498:	1812      	adds	r2, r2, r0
 800449a:	eb41 0303 	adc.w	r3, r1, r3
 800449e:	f04f 0400 	mov.w	r4, #0
 80044a2:	f04f 0500 	mov.w	r5, #0
 80044a6:	00dd      	lsls	r5, r3, #3
 80044a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80044ac:	00d4      	lsls	r4, r2, #3
 80044ae:	4622      	mov	r2, r4
 80044b0:	462b      	mov	r3, r5
 80044b2:	eb12 0a00 	adds.w	sl, r2, r0
 80044b6:	eb43 0b01 	adc.w	fp, r3, r1
 80044ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	4618      	mov	r0, r3
 80044c0:	f04f 0100 	mov.w	r1, #0
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	008b      	lsls	r3, r1, #2
 80044ce:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80044d2:	0082      	lsls	r2, r0, #2
 80044d4:	4650      	mov	r0, sl
 80044d6:	4659      	mov	r1, fp
 80044d8:	f7fc fb66 	bl	8000ba8 <__aeabi_uldivmod>
 80044dc:	4602      	mov	r2, r0
 80044de:	460b      	mov	r3, r1
 80044e0:	4b0e      	ldr	r3, [pc, #56]	; (800451c <UART_SetConfig+0x38c>)
 80044e2:	fba3 1302 	umull	r1, r3, r3, r2
 80044e6:	095b      	lsrs	r3, r3, #5
 80044e8:	2164      	movs	r1, #100	; 0x64
 80044ea:	fb01 f303 	mul.w	r3, r1, r3
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	011b      	lsls	r3, r3, #4
 80044f2:	3332      	adds	r3, #50	; 0x32
 80044f4:	4a09      	ldr	r2, [pc, #36]	; (800451c <UART_SetConfig+0x38c>)
 80044f6:	fba2 2303 	umull	r2, r3, r2, r3
 80044fa:	095b      	lsrs	r3, r3, #5
 80044fc:	f003 020f 	and.w	r2, r3, #15
 8004500:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4432      	add	r2, r6
 8004506:	609a      	str	r2, [r3, #8]
}
 8004508:	bf00      	nop
 800450a:	377c      	adds	r7, #124	; 0x7c
 800450c:	46bd      	mov	sp, r7
 800450e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004512:	bf00      	nop
 8004514:	40011000 	.word	0x40011000
 8004518:	40011400 	.word	0x40011400
 800451c:	51eb851f 	.word	0x51eb851f

08004520 <__errno>:
 8004520:	4b01      	ldr	r3, [pc, #4]	; (8004528 <__errno+0x8>)
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	4770      	bx	lr
 8004526:	bf00      	nop
 8004528:	20000824 	.word	0x20000824

0800452c <__libc_init_array>:
 800452c:	b570      	push	{r4, r5, r6, lr}
 800452e:	4d0d      	ldr	r5, [pc, #52]	; (8004564 <__libc_init_array+0x38>)
 8004530:	4c0d      	ldr	r4, [pc, #52]	; (8004568 <__libc_init_array+0x3c>)
 8004532:	1b64      	subs	r4, r4, r5
 8004534:	10a4      	asrs	r4, r4, #2
 8004536:	2600      	movs	r6, #0
 8004538:	42a6      	cmp	r6, r4
 800453a:	d109      	bne.n	8004550 <__libc_init_array+0x24>
 800453c:	4d0b      	ldr	r5, [pc, #44]	; (800456c <__libc_init_array+0x40>)
 800453e:	4c0c      	ldr	r4, [pc, #48]	; (8004570 <__libc_init_array+0x44>)
 8004540:	f002 fe0e 	bl	8007160 <_init>
 8004544:	1b64      	subs	r4, r4, r5
 8004546:	10a4      	asrs	r4, r4, #2
 8004548:	2600      	movs	r6, #0
 800454a:	42a6      	cmp	r6, r4
 800454c:	d105      	bne.n	800455a <__libc_init_array+0x2e>
 800454e:	bd70      	pop	{r4, r5, r6, pc}
 8004550:	f855 3b04 	ldr.w	r3, [r5], #4
 8004554:	4798      	blx	r3
 8004556:	3601      	adds	r6, #1
 8004558:	e7ee      	b.n	8004538 <__libc_init_array+0xc>
 800455a:	f855 3b04 	ldr.w	r3, [r5], #4
 800455e:	4798      	blx	r3
 8004560:	3601      	adds	r6, #1
 8004562:	e7f2      	b.n	800454a <__libc_init_array+0x1e>
 8004564:	080079c4 	.word	0x080079c4
 8004568:	080079c4 	.word	0x080079c4
 800456c:	080079c4 	.word	0x080079c4
 8004570:	080079c8 	.word	0x080079c8

08004574 <memset>:
 8004574:	4402      	add	r2, r0
 8004576:	4603      	mov	r3, r0
 8004578:	4293      	cmp	r3, r2
 800457a:	d100      	bne.n	800457e <memset+0xa>
 800457c:	4770      	bx	lr
 800457e:	f803 1b01 	strb.w	r1, [r3], #1
 8004582:	e7f9      	b.n	8004578 <memset+0x4>

08004584 <__cvt>:
 8004584:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004588:	ec55 4b10 	vmov	r4, r5, d0
 800458c:	2d00      	cmp	r5, #0
 800458e:	460e      	mov	r6, r1
 8004590:	4619      	mov	r1, r3
 8004592:	462b      	mov	r3, r5
 8004594:	bfbb      	ittet	lt
 8004596:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800459a:	461d      	movlt	r5, r3
 800459c:	2300      	movge	r3, #0
 800459e:	232d      	movlt	r3, #45	; 0x2d
 80045a0:	700b      	strb	r3, [r1, #0]
 80045a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045a4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80045a8:	4691      	mov	r9, r2
 80045aa:	f023 0820 	bic.w	r8, r3, #32
 80045ae:	bfbc      	itt	lt
 80045b0:	4622      	movlt	r2, r4
 80045b2:	4614      	movlt	r4, r2
 80045b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045b8:	d005      	beq.n	80045c6 <__cvt+0x42>
 80045ba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80045be:	d100      	bne.n	80045c2 <__cvt+0x3e>
 80045c0:	3601      	adds	r6, #1
 80045c2:	2102      	movs	r1, #2
 80045c4:	e000      	b.n	80045c8 <__cvt+0x44>
 80045c6:	2103      	movs	r1, #3
 80045c8:	ab03      	add	r3, sp, #12
 80045ca:	9301      	str	r3, [sp, #4]
 80045cc:	ab02      	add	r3, sp, #8
 80045ce:	9300      	str	r3, [sp, #0]
 80045d0:	ec45 4b10 	vmov	d0, r4, r5
 80045d4:	4653      	mov	r3, sl
 80045d6:	4632      	mov	r2, r6
 80045d8:	f000 fdaa 	bl	8005130 <_dtoa_r>
 80045dc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80045e0:	4607      	mov	r7, r0
 80045e2:	d102      	bne.n	80045ea <__cvt+0x66>
 80045e4:	f019 0f01 	tst.w	r9, #1
 80045e8:	d022      	beq.n	8004630 <__cvt+0xac>
 80045ea:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045ee:	eb07 0906 	add.w	r9, r7, r6
 80045f2:	d110      	bne.n	8004616 <__cvt+0x92>
 80045f4:	783b      	ldrb	r3, [r7, #0]
 80045f6:	2b30      	cmp	r3, #48	; 0x30
 80045f8:	d10a      	bne.n	8004610 <__cvt+0x8c>
 80045fa:	2200      	movs	r2, #0
 80045fc:	2300      	movs	r3, #0
 80045fe:	4620      	mov	r0, r4
 8004600:	4629      	mov	r1, r5
 8004602:	f7fc fa61 	bl	8000ac8 <__aeabi_dcmpeq>
 8004606:	b918      	cbnz	r0, 8004610 <__cvt+0x8c>
 8004608:	f1c6 0601 	rsb	r6, r6, #1
 800460c:	f8ca 6000 	str.w	r6, [sl]
 8004610:	f8da 3000 	ldr.w	r3, [sl]
 8004614:	4499      	add	r9, r3
 8004616:	2200      	movs	r2, #0
 8004618:	2300      	movs	r3, #0
 800461a:	4620      	mov	r0, r4
 800461c:	4629      	mov	r1, r5
 800461e:	f7fc fa53 	bl	8000ac8 <__aeabi_dcmpeq>
 8004622:	b108      	cbz	r0, 8004628 <__cvt+0xa4>
 8004624:	f8cd 900c 	str.w	r9, [sp, #12]
 8004628:	2230      	movs	r2, #48	; 0x30
 800462a:	9b03      	ldr	r3, [sp, #12]
 800462c:	454b      	cmp	r3, r9
 800462e:	d307      	bcc.n	8004640 <__cvt+0xbc>
 8004630:	9b03      	ldr	r3, [sp, #12]
 8004632:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004634:	1bdb      	subs	r3, r3, r7
 8004636:	4638      	mov	r0, r7
 8004638:	6013      	str	r3, [r2, #0]
 800463a:	b004      	add	sp, #16
 800463c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004640:	1c59      	adds	r1, r3, #1
 8004642:	9103      	str	r1, [sp, #12]
 8004644:	701a      	strb	r2, [r3, #0]
 8004646:	e7f0      	b.n	800462a <__cvt+0xa6>

08004648 <__exponent>:
 8004648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800464a:	4603      	mov	r3, r0
 800464c:	2900      	cmp	r1, #0
 800464e:	bfb8      	it	lt
 8004650:	4249      	neglt	r1, r1
 8004652:	f803 2b02 	strb.w	r2, [r3], #2
 8004656:	bfb4      	ite	lt
 8004658:	222d      	movlt	r2, #45	; 0x2d
 800465a:	222b      	movge	r2, #43	; 0x2b
 800465c:	2909      	cmp	r1, #9
 800465e:	7042      	strb	r2, [r0, #1]
 8004660:	dd2a      	ble.n	80046b8 <__exponent+0x70>
 8004662:	f10d 0407 	add.w	r4, sp, #7
 8004666:	46a4      	mov	ip, r4
 8004668:	270a      	movs	r7, #10
 800466a:	46a6      	mov	lr, r4
 800466c:	460a      	mov	r2, r1
 800466e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004672:	fb07 1516 	mls	r5, r7, r6, r1
 8004676:	3530      	adds	r5, #48	; 0x30
 8004678:	2a63      	cmp	r2, #99	; 0x63
 800467a:	f104 34ff 	add.w	r4, r4, #4294967295
 800467e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004682:	4631      	mov	r1, r6
 8004684:	dcf1      	bgt.n	800466a <__exponent+0x22>
 8004686:	3130      	adds	r1, #48	; 0x30
 8004688:	f1ae 0502 	sub.w	r5, lr, #2
 800468c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004690:	1c44      	adds	r4, r0, #1
 8004692:	4629      	mov	r1, r5
 8004694:	4561      	cmp	r1, ip
 8004696:	d30a      	bcc.n	80046ae <__exponent+0x66>
 8004698:	f10d 0209 	add.w	r2, sp, #9
 800469c:	eba2 020e 	sub.w	r2, r2, lr
 80046a0:	4565      	cmp	r5, ip
 80046a2:	bf88      	it	hi
 80046a4:	2200      	movhi	r2, #0
 80046a6:	4413      	add	r3, r2
 80046a8:	1a18      	subs	r0, r3, r0
 80046aa:	b003      	add	sp, #12
 80046ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046b2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80046b6:	e7ed      	b.n	8004694 <__exponent+0x4c>
 80046b8:	2330      	movs	r3, #48	; 0x30
 80046ba:	3130      	adds	r1, #48	; 0x30
 80046bc:	7083      	strb	r3, [r0, #2]
 80046be:	70c1      	strb	r1, [r0, #3]
 80046c0:	1d03      	adds	r3, r0, #4
 80046c2:	e7f1      	b.n	80046a8 <__exponent+0x60>

080046c4 <_printf_float>:
 80046c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046c8:	ed2d 8b02 	vpush	{d8}
 80046cc:	b08d      	sub	sp, #52	; 0x34
 80046ce:	460c      	mov	r4, r1
 80046d0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80046d4:	4616      	mov	r6, r2
 80046d6:	461f      	mov	r7, r3
 80046d8:	4605      	mov	r5, r0
 80046da:	f001 fccd 	bl	8006078 <_localeconv_r>
 80046de:	f8d0 a000 	ldr.w	sl, [r0]
 80046e2:	4650      	mov	r0, sl
 80046e4:	f7fb fd74 	bl	80001d0 <strlen>
 80046e8:	2300      	movs	r3, #0
 80046ea:	930a      	str	r3, [sp, #40]	; 0x28
 80046ec:	6823      	ldr	r3, [r4, #0]
 80046ee:	9305      	str	r3, [sp, #20]
 80046f0:	f8d8 3000 	ldr.w	r3, [r8]
 80046f4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80046f8:	3307      	adds	r3, #7
 80046fa:	f023 0307 	bic.w	r3, r3, #7
 80046fe:	f103 0208 	add.w	r2, r3, #8
 8004702:	f8c8 2000 	str.w	r2, [r8]
 8004706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800470a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800470e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004712:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004716:	9307      	str	r3, [sp, #28]
 8004718:	f8cd 8018 	str.w	r8, [sp, #24]
 800471c:	ee08 0a10 	vmov	s16, r0
 8004720:	4b9f      	ldr	r3, [pc, #636]	; (80049a0 <_printf_float+0x2dc>)
 8004722:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004726:	f04f 32ff 	mov.w	r2, #4294967295
 800472a:	f7fc f9ff 	bl	8000b2c <__aeabi_dcmpun>
 800472e:	bb88      	cbnz	r0, 8004794 <_printf_float+0xd0>
 8004730:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004734:	4b9a      	ldr	r3, [pc, #616]	; (80049a0 <_printf_float+0x2dc>)
 8004736:	f04f 32ff 	mov.w	r2, #4294967295
 800473a:	f7fc f9d9 	bl	8000af0 <__aeabi_dcmple>
 800473e:	bb48      	cbnz	r0, 8004794 <_printf_float+0xd0>
 8004740:	2200      	movs	r2, #0
 8004742:	2300      	movs	r3, #0
 8004744:	4640      	mov	r0, r8
 8004746:	4649      	mov	r1, r9
 8004748:	f7fc f9c8 	bl	8000adc <__aeabi_dcmplt>
 800474c:	b110      	cbz	r0, 8004754 <_printf_float+0x90>
 800474e:	232d      	movs	r3, #45	; 0x2d
 8004750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004754:	4b93      	ldr	r3, [pc, #588]	; (80049a4 <_printf_float+0x2e0>)
 8004756:	4894      	ldr	r0, [pc, #592]	; (80049a8 <_printf_float+0x2e4>)
 8004758:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800475c:	bf94      	ite	ls
 800475e:	4698      	movls	r8, r3
 8004760:	4680      	movhi	r8, r0
 8004762:	2303      	movs	r3, #3
 8004764:	6123      	str	r3, [r4, #16]
 8004766:	9b05      	ldr	r3, [sp, #20]
 8004768:	f023 0204 	bic.w	r2, r3, #4
 800476c:	6022      	str	r2, [r4, #0]
 800476e:	f04f 0900 	mov.w	r9, #0
 8004772:	9700      	str	r7, [sp, #0]
 8004774:	4633      	mov	r3, r6
 8004776:	aa0b      	add	r2, sp, #44	; 0x2c
 8004778:	4621      	mov	r1, r4
 800477a:	4628      	mov	r0, r5
 800477c:	f000 f9d8 	bl	8004b30 <_printf_common>
 8004780:	3001      	adds	r0, #1
 8004782:	f040 8090 	bne.w	80048a6 <_printf_float+0x1e2>
 8004786:	f04f 30ff 	mov.w	r0, #4294967295
 800478a:	b00d      	add	sp, #52	; 0x34
 800478c:	ecbd 8b02 	vpop	{d8}
 8004790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004794:	4642      	mov	r2, r8
 8004796:	464b      	mov	r3, r9
 8004798:	4640      	mov	r0, r8
 800479a:	4649      	mov	r1, r9
 800479c:	f7fc f9c6 	bl	8000b2c <__aeabi_dcmpun>
 80047a0:	b140      	cbz	r0, 80047b4 <_printf_float+0xf0>
 80047a2:	464b      	mov	r3, r9
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bfbc      	itt	lt
 80047a8:	232d      	movlt	r3, #45	; 0x2d
 80047aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047ae:	487f      	ldr	r0, [pc, #508]	; (80049ac <_printf_float+0x2e8>)
 80047b0:	4b7f      	ldr	r3, [pc, #508]	; (80049b0 <_printf_float+0x2ec>)
 80047b2:	e7d1      	b.n	8004758 <_printf_float+0x94>
 80047b4:	6863      	ldr	r3, [r4, #4]
 80047b6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80047ba:	9206      	str	r2, [sp, #24]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	d13f      	bne.n	8004840 <_printf_float+0x17c>
 80047c0:	2306      	movs	r3, #6
 80047c2:	6063      	str	r3, [r4, #4]
 80047c4:	9b05      	ldr	r3, [sp, #20]
 80047c6:	6861      	ldr	r1, [r4, #4]
 80047c8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80047cc:	2300      	movs	r3, #0
 80047ce:	9303      	str	r3, [sp, #12]
 80047d0:	ab0a      	add	r3, sp, #40	; 0x28
 80047d2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80047d6:	ab09      	add	r3, sp, #36	; 0x24
 80047d8:	ec49 8b10 	vmov	d0, r8, r9
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	6022      	str	r2, [r4, #0]
 80047e0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80047e4:	4628      	mov	r0, r5
 80047e6:	f7ff fecd 	bl	8004584 <__cvt>
 80047ea:	9b06      	ldr	r3, [sp, #24]
 80047ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047ee:	2b47      	cmp	r3, #71	; 0x47
 80047f0:	4680      	mov	r8, r0
 80047f2:	d108      	bne.n	8004806 <_printf_float+0x142>
 80047f4:	1cc8      	adds	r0, r1, #3
 80047f6:	db02      	blt.n	80047fe <_printf_float+0x13a>
 80047f8:	6863      	ldr	r3, [r4, #4]
 80047fa:	4299      	cmp	r1, r3
 80047fc:	dd41      	ble.n	8004882 <_printf_float+0x1be>
 80047fe:	f1ab 0b02 	sub.w	fp, fp, #2
 8004802:	fa5f fb8b 	uxtb.w	fp, fp
 8004806:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800480a:	d820      	bhi.n	800484e <_printf_float+0x18a>
 800480c:	3901      	subs	r1, #1
 800480e:	465a      	mov	r2, fp
 8004810:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004814:	9109      	str	r1, [sp, #36]	; 0x24
 8004816:	f7ff ff17 	bl	8004648 <__exponent>
 800481a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800481c:	1813      	adds	r3, r2, r0
 800481e:	2a01      	cmp	r2, #1
 8004820:	4681      	mov	r9, r0
 8004822:	6123      	str	r3, [r4, #16]
 8004824:	dc02      	bgt.n	800482c <_printf_float+0x168>
 8004826:	6822      	ldr	r2, [r4, #0]
 8004828:	07d2      	lsls	r2, r2, #31
 800482a:	d501      	bpl.n	8004830 <_printf_float+0x16c>
 800482c:	3301      	adds	r3, #1
 800482e:	6123      	str	r3, [r4, #16]
 8004830:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004834:	2b00      	cmp	r3, #0
 8004836:	d09c      	beq.n	8004772 <_printf_float+0xae>
 8004838:	232d      	movs	r3, #45	; 0x2d
 800483a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800483e:	e798      	b.n	8004772 <_printf_float+0xae>
 8004840:	9a06      	ldr	r2, [sp, #24]
 8004842:	2a47      	cmp	r2, #71	; 0x47
 8004844:	d1be      	bne.n	80047c4 <_printf_float+0x100>
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1bc      	bne.n	80047c4 <_printf_float+0x100>
 800484a:	2301      	movs	r3, #1
 800484c:	e7b9      	b.n	80047c2 <_printf_float+0xfe>
 800484e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004852:	d118      	bne.n	8004886 <_printf_float+0x1c2>
 8004854:	2900      	cmp	r1, #0
 8004856:	6863      	ldr	r3, [r4, #4]
 8004858:	dd0b      	ble.n	8004872 <_printf_float+0x1ae>
 800485a:	6121      	str	r1, [r4, #16]
 800485c:	b913      	cbnz	r3, 8004864 <_printf_float+0x1a0>
 800485e:	6822      	ldr	r2, [r4, #0]
 8004860:	07d0      	lsls	r0, r2, #31
 8004862:	d502      	bpl.n	800486a <_printf_float+0x1a6>
 8004864:	3301      	adds	r3, #1
 8004866:	440b      	add	r3, r1
 8004868:	6123      	str	r3, [r4, #16]
 800486a:	65a1      	str	r1, [r4, #88]	; 0x58
 800486c:	f04f 0900 	mov.w	r9, #0
 8004870:	e7de      	b.n	8004830 <_printf_float+0x16c>
 8004872:	b913      	cbnz	r3, 800487a <_printf_float+0x1b6>
 8004874:	6822      	ldr	r2, [r4, #0]
 8004876:	07d2      	lsls	r2, r2, #31
 8004878:	d501      	bpl.n	800487e <_printf_float+0x1ba>
 800487a:	3302      	adds	r3, #2
 800487c:	e7f4      	b.n	8004868 <_printf_float+0x1a4>
 800487e:	2301      	movs	r3, #1
 8004880:	e7f2      	b.n	8004868 <_printf_float+0x1a4>
 8004882:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004888:	4299      	cmp	r1, r3
 800488a:	db05      	blt.n	8004898 <_printf_float+0x1d4>
 800488c:	6823      	ldr	r3, [r4, #0]
 800488e:	6121      	str	r1, [r4, #16]
 8004890:	07d8      	lsls	r0, r3, #31
 8004892:	d5ea      	bpl.n	800486a <_printf_float+0x1a6>
 8004894:	1c4b      	adds	r3, r1, #1
 8004896:	e7e7      	b.n	8004868 <_printf_float+0x1a4>
 8004898:	2900      	cmp	r1, #0
 800489a:	bfd4      	ite	le
 800489c:	f1c1 0202 	rsble	r2, r1, #2
 80048a0:	2201      	movgt	r2, #1
 80048a2:	4413      	add	r3, r2
 80048a4:	e7e0      	b.n	8004868 <_printf_float+0x1a4>
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	055a      	lsls	r2, r3, #21
 80048aa:	d407      	bmi.n	80048bc <_printf_float+0x1f8>
 80048ac:	6923      	ldr	r3, [r4, #16]
 80048ae:	4642      	mov	r2, r8
 80048b0:	4631      	mov	r1, r6
 80048b2:	4628      	mov	r0, r5
 80048b4:	47b8      	blx	r7
 80048b6:	3001      	adds	r0, #1
 80048b8:	d12c      	bne.n	8004914 <_printf_float+0x250>
 80048ba:	e764      	b.n	8004786 <_printf_float+0xc2>
 80048bc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048c0:	f240 80e0 	bls.w	8004a84 <_printf_float+0x3c0>
 80048c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048c8:	2200      	movs	r2, #0
 80048ca:	2300      	movs	r3, #0
 80048cc:	f7fc f8fc 	bl	8000ac8 <__aeabi_dcmpeq>
 80048d0:	2800      	cmp	r0, #0
 80048d2:	d034      	beq.n	800493e <_printf_float+0x27a>
 80048d4:	4a37      	ldr	r2, [pc, #220]	; (80049b4 <_printf_float+0x2f0>)
 80048d6:	2301      	movs	r3, #1
 80048d8:	4631      	mov	r1, r6
 80048da:	4628      	mov	r0, r5
 80048dc:	47b8      	blx	r7
 80048de:	3001      	adds	r0, #1
 80048e0:	f43f af51 	beq.w	8004786 <_printf_float+0xc2>
 80048e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048e8:	429a      	cmp	r2, r3
 80048ea:	db02      	blt.n	80048f2 <_printf_float+0x22e>
 80048ec:	6823      	ldr	r3, [r4, #0]
 80048ee:	07d8      	lsls	r0, r3, #31
 80048f0:	d510      	bpl.n	8004914 <_printf_float+0x250>
 80048f2:	ee18 3a10 	vmov	r3, s16
 80048f6:	4652      	mov	r2, sl
 80048f8:	4631      	mov	r1, r6
 80048fa:	4628      	mov	r0, r5
 80048fc:	47b8      	blx	r7
 80048fe:	3001      	adds	r0, #1
 8004900:	f43f af41 	beq.w	8004786 <_printf_float+0xc2>
 8004904:	f04f 0800 	mov.w	r8, #0
 8004908:	f104 091a 	add.w	r9, r4, #26
 800490c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800490e:	3b01      	subs	r3, #1
 8004910:	4543      	cmp	r3, r8
 8004912:	dc09      	bgt.n	8004928 <_printf_float+0x264>
 8004914:	6823      	ldr	r3, [r4, #0]
 8004916:	079b      	lsls	r3, r3, #30
 8004918:	f100 8105 	bmi.w	8004b26 <_printf_float+0x462>
 800491c:	68e0      	ldr	r0, [r4, #12]
 800491e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004920:	4298      	cmp	r0, r3
 8004922:	bfb8      	it	lt
 8004924:	4618      	movlt	r0, r3
 8004926:	e730      	b.n	800478a <_printf_float+0xc6>
 8004928:	2301      	movs	r3, #1
 800492a:	464a      	mov	r2, r9
 800492c:	4631      	mov	r1, r6
 800492e:	4628      	mov	r0, r5
 8004930:	47b8      	blx	r7
 8004932:	3001      	adds	r0, #1
 8004934:	f43f af27 	beq.w	8004786 <_printf_float+0xc2>
 8004938:	f108 0801 	add.w	r8, r8, #1
 800493c:	e7e6      	b.n	800490c <_printf_float+0x248>
 800493e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004940:	2b00      	cmp	r3, #0
 8004942:	dc39      	bgt.n	80049b8 <_printf_float+0x2f4>
 8004944:	4a1b      	ldr	r2, [pc, #108]	; (80049b4 <_printf_float+0x2f0>)
 8004946:	2301      	movs	r3, #1
 8004948:	4631      	mov	r1, r6
 800494a:	4628      	mov	r0, r5
 800494c:	47b8      	blx	r7
 800494e:	3001      	adds	r0, #1
 8004950:	f43f af19 	beq.w	8004786 <_printf_float+0xc2>
 8004954:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004958:	4313      	orrs	r3, r2
 800495a:	d102      	bne.n	8004962 <_printf_float+0x29e>
 800495c:	6823      	ldr	r3, [r4, #0]
 800495e:	07d9      	lsls	r1, r3, #31
 8004960:	d5d8      	bpl.n	8004914 <_printf_float+0x250>
 8004962:	ee18 3a10 	vmov	r3, s16
 8004966:	4652      	mov	r2, sl
 8004968:	4631      	mov	r1, r6
 800496a:	4628      	mov	r0, r5
 800496c:	47b8      	blx	r7
 800496e:	3001      	adds	r0, #1
 8004970:	f43f af09 	beq.w	8004786 <_printf_float+0xc2>
 8004974:	f04f 0900 	mov.w	r9, #0
 8004978:	f104 0a1a 	add.w	sl, r4, #26
 800497c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800497e:	425b      	negs	r3, r3
 8004980:	454b      	cmp	r3, r9
 8004982:	dc01      	bgt.n	8004988 <_printf_float+0x2c4>
 8004984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004986:	e792      	b.n	80048ae <_printf_float+0x1ea>
 8004988:	2301      	movs	r3, #1
 800498a:	4652      	mov	r2, sl
 800498c:	4631      	mov	r1, r6
 800498e:	4628      	mov	r0, r5
 8004990:	47b8      	blx	r7
 8004992:	3001      	adds	r0, #1
 8004994:	f43f aef7 	beq.w	8004786 <_printf_float+0xc2>
 8004998:	f109 0901 	add.w	r9, r9, #1
 800499c:	e7ee      	b.n	800497c <_printf_float+0x2b8>
 800499e:	bf00      	nop
 80049a0:	7fefffff 	.word	0x7fefffff
 80049a4:	080075e0 	.word	0x080075e0
 80049a8:	080075e4 	.word	0x080075e4
 80049ac:	080075ec 	.word	0x080075ec
 80049b0:	080075e8 	.word	0x080075e8
 80049b4:	080075f0 	.word	0x080075f0
 80049b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049bc:	429a      	cmp	r2, r3
 80049be:	bfa8      	it	ge
 80049c0:	461a      	movge	r2, r3
 80049c2:	2a00      	cmp	r2, #0
 80049c4:	4691      	mov	r9, r2
 80049c6:	dc37      	bgt.n	8004a38 <_printf_float+0x374>
 80049c8:	f04f 0b00 	mov.w	fp, #0
 80049cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049d0:	f104 021a 	add.w	r2, r4, #26
 80049d4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049d6:	9305      	str	r3, [sp, #20]
 80049d8:	eba3 0309 	sub.w	r3, r3, r9
 80049dc:	455b      	cmp	r3, fp
 80049de:	dc33      	bgt.n	8004a48 <_printf_float+0x384>
 80049e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049e4:	429a      	cmp	r2, r3
 80049e6:	db3b      	blt.n	8004a60 <_printf_float+0x39c>
 80049e8:	6823      	ldr	r3, [r4, #0]
 80049ea:	07da      	lsls	r2, r3, #31
 80049ec:	d438      	bmi.n	8004a60 <_printf_float+0x39c>
 80049ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049f0:	9b05      	ldr	r3, [sp, #20]
 80049f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	eba2 0901 	sub.w	r9, r2, r1
 80049fa:	4599      	cmp	r9, r3
 80049fc:	bfa8      	it	ge
 80049fe:	4699      	movge	r9, r3
 8004a00:	f1b9 0f00 	cmp.w	r9, #0
 8004a04:	dc35      	bgt.n	8004a72 <_printf_float+0x3ae>
 8004a06:	f04f 0800 	mov.w	r8, #0
 8004a0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a0e:	f104 0a1a 	add.w	sl, r4, #26
 8004a12:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	eba3 0309 	sub.w	r3, r3, r9
 8004a1c:	4543      	cmp	r3, r8
 8004a1e:	f77f af79 	ble.w	8004914 <_printf_float+0x250>
 8004a22:	2301      	movs	r3, #1
 8004a24:	4652      	mov	r2, sl
 8004a26:	4631      	mov	r1, r6
 8004a28:	4628      	mov	r0, r5
 8004a2a:	47b8      	blx	r7
 8004a2c:	3001      	adds	r0, #1
 8004a2e:	f43f aeaa 	beq.w	8004786 <_printf_float+0xc2>
 8004a32:	f108 0801 	add.w	r8, r8, #1
 8004a36:	e7ec      	b.n	8004a12 <_printf_float+0x34e>
 8004a38:	4613      	mov	r3, r2
 8004a3a:	4631      	mov	r1, r6
 8004a3c:	4642      	mov	r2, r8
 8004a3e:	4628      	mov	r0, r5
 8004a40:	47b8      	blx	r7
 8004a42:	3001      	adds	r0, #1
 8004a44:	d1c0      	bne.n	80049c8 <_printf_float+0x304>
 8004a46:	e69e      	b.n	8004786 <_printf_float+0xc2>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	4631      	mov	r1, r6
 8004a4c:	4628      	mov	r0, r5
 8004a4e:	9205      	str	r2, [sp, #20]
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f ae97 	beq.w	8004786 <_printf_float+0xc2>
 8004a58:	9a05      	ldr	r2, [sp, #20]
 8004a5a:	f10b 0b01 	add.w	fp, fp, #1
 8004a5e:	e7b9      	b.n	80049d4 <_printf_float+0x310>
 8004a60:	ee18 3a10 	vmov	r3, s16
 8004a64:	4652      	mov	r2, sl
 8004a66:	4631      	mov	r1, r6
 8004a68:	4628      	mov	r0, r5
 8004a6a:	47b8      	blx	r7
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	d1be      	bne.n	80049ee <_printf_float+0x32a>
 8004a70:	e689      	b.n	8004786 <_printf_float+0xc2>
 8004a72:	9a05      	ldr	r2, [sp, #20]
 8004a74:	464b      	mov	r3, r9
 8004a76:	4442      	add	r2, r8
 8004a78:	4631      	mov	r1, r6
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	47b8      	blx	r7
 8004a7e:	3001      	adds	r0, #1
 8004a80:	d1c1      	bne.n	8004a06 <_printf_float+0x342>
 8004a82:	e680      	b.n	8004786 <_printf_float+0xc2>
 8004a84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a86:	2a01      	cmp	r2, #1
 8004a88:	dc01      	bgt.n	8004a8e <_printf_float+0x3ca>
 8004a8a:	07db      	lsls	r3, r3, #31
 8004a8c:	d538      	bpl.n	8004b00 <_printf_float+0x43c>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	4642      	mov	r2, r8
 8004a92:	4631      	mov	r1, r6
 8004a94:	4628      	mov	r0, r5
 8004a96:	47b8      	blx	r7
 8004a98:	3001      	adds	r0, #1
 8004a9a:	f43f ae74 	beq.w	8004786 <_printf_float+0xc2>
 8004a9e:	ee18 3a10 	vmov	r3, s16
 8004aa2:	4652      	mov	r2, sl
 8004aa4:	4631      	mov	r1, r6
 8004aa6:	4628      	mov	r0, r5
 8004aa8:	47b8      	blx	r7
 8004aaa:	3001      	adds	r0, #1
 8004aac:	f43f ae6b 	beq.w	8004786 <_printf_float+0xc2>
 8004ab0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	f7fc f806 	bl	8000ac8 <__aeabi_dcmpeq>
 8004abc:	b9d8      	cbnz	r0, 8004af6 <_printf_float+0x432>
 8004abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ac0:	f108 0201 	add.w	r2, r8, #1
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	4631      	mov	r1, r6
 8004ac8:	4628      	mov	r0, r5
 8004aca:	47b8      	blx	r7
 8004acc:	3001      	adds	r0, #1
 8004ace:	d10e      	bne.n	8004aee <_printf_float+0x42a>
 8004ad0:	e659      	b.n	8004786 <_printf_float+0xc2>
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	4652      	mov	r2, sl
 8004ad6:	4631      	mov	r1, r6
 8004ad8:	4628      	mov	r0, r5
 8004ada:	47b8      	blx	r7
 8004adc:	3001      	adds	r0, #1
 8004ade:	f43f ae52 	beq.w	8004786 <_printf_float+0xc2>
 8004ae2:	f108 0801 	add.w	r8, r8, #1
 8004ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	4543      	cmp	r3, r8
 8004aec:	dcf1      	bgt.n	8004ad2 <_printf_float+0x40e>
 8004aee:	464b      	mov	r3, r9
 8004af0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004af4:	e6dc      	b.n	80048b0 <_printf_float+0x1ec>
 8004af6:	f04f 0800 	mov.w	r8, #0
 8004afa:	f104 0a1a 	add.w	sl, r4, #26
 8004afe:	e7f2      	b.n	8004ae6 <_printf_float+0x422>
 8004b00:	2301      	movs	r3, #1
 8004b02:	4642      	mov	r2, r8
 8004b04:	e7df      	b.n	8004ac6 <_printf_float+0x402>
 8004b06:	2301      	movs	r3, #1
 8004b08:	464a      	mov	r2, r9
 8004b0a:	4631      	mov	r1, r6
 8004b0c:	4628      	mov	r0, r5
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	f43f ae38 	beq.w	8004786 <_printf_float+0xc2>
 8004b16:	f108 0801 	add.w	r8, r8, #1
 8004b1a:	68e3      	ldr	r3, [r4, #12]
 8004b1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b1e:	1a5b      	subs	r3, r3, r1
 8004b20:	4543      	cmp	r3, r8
 8004b22:	dcf0      	bgt.n	8004b06 <_printf_float+0x442>
 8004b24:	e6fa      	b.n	800491c <_printf_float+0x258>
 8004b26:	f04f 0800 	mov.w	r8, #0
 8004b2a:	f104 0919 	add.w	r9, r4, #25
 8004b2e:	e7f4      	b.n	8004b1a <_printf_float+0x456>

08004b30 <_printf_common>:
 8004b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b34:	4616      	mov	r6, r2
 8004b36:	4699      	mov	r9, r3
 8004b38:	688a      	ldr	r2, [r1, #8]
 8004b3a:	690b      	ldr	r3, [r1, #16]
 8004b3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b40:	4293      	cmp	r3, r2
 8004b42:	bfb8      	it	lt
 8004b44:	4613      	movlt	r3, r2
 8004b46:	6033      	str	r3, [r6, #0]
 8004b48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b4c:	4607      	mov	r7, r0
 8004b4e:	460c      	mov	r4, r1
 8004b50:	b10a      	cbz	r2, 8004b56 <_printf_common+0x26>
 8004b52:	3301      	adds	r3, #1
 8004b54:	6033      	str	r3, [r6, #0]
 8004b56:	6823      	ldr	r3, [r4, #0]
 8004b58:	0699      	lsls	r1, r3, #26
 8004b5a:	bf42      	ittt	mi
 8004b5c:	6833      	ldrmi	r3, [r6, #0]
 8004b5e:	3302      	addmi	r3, #2
 8004b60:	6033      	strmi	r3, [r6, #0]
 8004b62:	6825      	ldr	r5, [r4, #0]
 8004b64:	f015 0506 	ands.w	r5, r5, #6
 8004b68:	d106      	bne.n	8004b78 <_printf_common+0x48>
 8004b6a:	f104 0a19 	add.w	sl, r4, #25
 8004b6e:	68e3      	ldr	r3, [r4, #12]
 8004b70:	6832      	ldr	r2, [r6, #0]
 8004b72:	1a9b      	subs	r3, r3, r2
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	dc26      	bgt.n	8004bc6 <_printf_common+0x96>
 8004b78:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b7c:	1e13      	subs	r3, r2, #0
 8004b7e:	6822      	ldr	r2, [r4, #0]
 8004b80:	bf18      	it	ne
 8004b82:	2301      	movne	r3, #1
 8004b84:	0692      	lsls	r2, r2, #26
 8004b86:	d42b      	bmi.n	8004be0 <_printf_common+0xb0>
 8004b88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b8c:	4649      	mov	r1, r9
 8004b8e:	4638      	mov	r0, r7
 8004b90:	47c0      	blx	r8
 8004b92:	3001      	adds	r0, #1
 8004b94:	d01e      	beq.n	8004bd4 <_printf_common+0xa4>
 8004b96:	6823      	ldr	r3, [r4, #0]
 8004b98:	68e5      	ldr	r5, [r4, #12]
 8004b9a:	6832      	ldr	r2, [r6, #0]
 8004b9c:	f003 0306 	and.w	r3, r3, #6
 8004ba0:	2b04      	cmp	r3, #4
 8004ba2:	bf08      	it	eq
 8004ba4:	1aad      	subeq	r5, r5, r2
 8004ba6:	68a3      	ldr	r3, [r4, #8]
 8004ba8:	6922      	ldr	r2, [r4, #16]
 8004baa:	bf0c      	ite	eq
 8004bac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bb0:	2500      	movne	r5, #0
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	bfc4      	itt	gt
 8004bb6:	1a9b      	subgt	r3, r3, r2
 8004bb8:	18ed      	addgt	r5, r5, r3
 8004bba:	2600      	movs	r6, #0
 8004bbc:	341a      	adds	r4, #26
 8004bbe:	42b5      	cmp	r5, r6
 8004bc0:	d11a      	bne.n	8004bf8 <_printf_common+0xc8>
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	e008      	b.n	8004bd8 <_printf_common+0xa8>
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	4652      	mov	r2, sl
 8004bca:	4649      	mov	r1, r9
 8004bcc:	4638      	mov	r0, r7
 8004bce:	47c0      	blx	r8
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d103      	bne.n	8004bdc <_printf_common+0xac>
 8004bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bdc:	3501      	adds	r5, #1
 8004bde:	e7c6      	b.n	8004b6e <_printf_common+0x3e>
 8004be0:	18e1      	adds	r1, r4, r3
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	2030      	movs	r0, #48	; 0x30
 8004be6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bea:	4422      	add	r2, r4
 8004bec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bf0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004bf4:	3302      	adds	r3, #2
 8004bf6:	e7c7      	b.n	8004b88 <_printf_common+0x58>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	4622      	mov	r2, r4
 8004bfc:	4649      	mov	r1, r9
 8004bfe:	4638      	mov	r0, r7
 8004c00:	47c0      	blx	r8
 8004c02:	3001      	adds	r0, #1
 8004c04:	d0e6      	beq.n	8004bd4 <_printf_common+0xa4>
 8004c06:	3601      	adds	r6, #1
 8004c08:	e7d9      	b.n	8004bbe <_printf_common+0x8e>
	...

08004c0c <_printf_i>:
 8004c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c10:	460c      	mov	r4, r1
 8004c12:	4691      	mov	r9, r2
 8004c14:	7e27      	ldrb	r7, [r4, #24]
 8004c16:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004c18:	2f78      	cmp	r7, #120	; 0x78
 8004c1a:	4680      	mov	r8, r0
 8004c1c:	469a      	mov	sl, r3
 8004c1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c22:	d807      	bhi.n	8004c34 <_printf_i+0x28>
 8004c24:	2f62      	cmp	r7, #98	; 0x62
 8004c26:	d80a      	bhi.n	8004c3e <_printf_i+0x32>
 8004c28:	2f00      	cmp	r7, #0
 8004c2a:	f000 80d8 	beq.w	8004dde <_printf_i+0x1d2>
 8004c2e:	2f58      	cmp	r7, #88	; 0x58
 8004c30:	f000 80a3 	beq.w	8004d7a <_printf_i+0x16e>
 8004c34:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004c38:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c3c:	e03a      	b.n	8004cb4 <_printf_i+0xa8>
 8004c3e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c42:	2b15      	cmp	r3, #21
 8004c44:	d8f6      	bhi.n	8004c34 <_printf_i+0x28>
 8004c46:	a001      	add	r0, pc, #4	; (adr r0, 8004c4c <_printf_i+0x40>)
 8004c48:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004c4c:	08004ca5 	.word	0x08004ca5
 8004c50:	08004cb9 	.word	0x08004cb9
 8004c54:	08004c35 	.word	0x08004c35
 8004c58:	08004c35 	.word	0x08004c35
 8004c5c:	08004c35 	.word	0x08004c35
 8004c60:	08004c35 	.word	0x08004c35
 8004c64:	08004cb9 	.word	0x08004cb9
 8004c68:	08004c35 	.word	0x08004c35
 8004c6c:	08004c35 	.word	0x08004c35
 8004c70:	08004c35 	.word	0x08004c35
 8004c74:	08004c35 	.word	0x08004c35
 8004c78:	08004dc5 	.word	0x08004dc5
 8004c7c:	08004ce9 	.word	0x08004ce9
 8004c80:	08004da7 	.word	0x08004da7
 8004c84:	08004c35 	.word	0x08004c35
 8004c88:	08004c35 	.word	0x08004c35
 8004c8c:	08004de7 	.word	0x08004de7
 8004c90:	08004c35 	.word	0x08004c35
 8004c94:	08004ce9 	.word	0x08004ce9
 8004c98:	08004c35 	.word	0x08004c35
 8004c9c:	08004c35 	.word	0x08004c35
 8004ca0:	08004daf 	.word	0x08004daf
 8004ca4:	680b      	ldr	r3, [r1, #0]
 8004ca6:	1d1a      	adds	r2, r3, #4
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	600a      	str	r2, [r1, #0]
 8004cac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004cb0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e0a3      	b.n	8004e00 <_printf_i+0x1f4>
 8004cb8:	6825      	ldr	r5, [r4, #0]
 8004cba:	6808      	ldr	r0, [r1, #0]
 8004cbc:	062e      	lsls	r6, r5, #24
 8004cbe:	f100 0304 	add.w	r3, r0, #4
 8004cc2:	d50a      	bpl.n	8004cda <_printf_i+0xce>
 8004cc4:	6805      	ldr	r5, [r0, #0]
 8004cc6:	600b      	str	r3, [r1, #0]
 8004cc8:	2d00      	cmp	r5, #0
 8004cca:	da03      	bge.n	8004cd4 <_printf_i+0xc8>
 8004ccc:	232d      	movs	r3, #45	; 0x2d
 8004cce:	426d      	negs	r5, r5
 8004cd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cd4:	485e      	ldr	r0, [pc, #376]	; (8004e50 <_printf_i+0x244>)
 8004cd6:	230a      	movs	r3, #10
 8004cd8:	e019      	b.n	8004d0e <_printf_i+0x102>
 8004cda:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004cde:	6805      	ldr	r5, [r0, #0]
 8004ce0:	600b      	str	r3, [r1, #0]
 8004ce2:	bf18      	it	ne
 8004ce4:	b22d      	sxthne	r5, r5
 8004ce6:	e7ef      	b.n	8004cc8 <_printf_i+0xbc>
 8004ce8:	680b      	ldr	r3, [r1, #0]
 8004cea:	6825      	ldr	r5, [r4, #0]
 8004cec:	1d18      	adds	r0, r3, #4
 8004cee:	6008      	str	r0, [r1, #0]
 8004cf0:	0628      	lsls	r0, r5, #24
 8004cf2:	d501      	bpl.n	8004cf8 <_printf_i+0xec>
 8004cf4:	681d      	ldr	r5, [r3, #0]
 8004cf6:	e002      	b.n	8004cfe <_printf_i+0xf2>
 8004cf8:	0669      	lsls	r1, r5, #25
 8004cfa:	d5fb      	bpl.n	8004cf4 <_printf_i+0xe8>
 8004cfc:	881d      	ldrh	r5, [r3, #0]
 8004cfe:	4854      	ldr	r0, [pc, #336]	; (8004e50 <_printf_i+0x244>)
 8004d00:	2f6f      	cmp	r7, #111	; 0x6f
 8004d02:	bf0c      	ite	eq
 8004d04:	2308      	moveq	r3, #8
 8004d06:	230a      	movne	r3, #10
 8004d08:	2100      	movs	r1, #0
 8004d0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d0e:	6866      	ldr	r6, [r4, #4]
 8004d10:	60a6      	str	r6, [r4, #8]
 8004d12:	2e00      	cmp	r6, #0
 8004d14:	bfa2      	ittt	ge
 8004d16:	6821      	ldrge	r1, [r4, #0]
 8004d18:	f021 0104 	bicge.w	r1, r1, #4
 8004d1c:	6021      	strge	r1, [r4, #0]
 8004d1e:	b90d      	cbnz	r5, 8004d24 <_printf_i+0x118>
 8004d20:	2e00      	cmp	r6, #0
 8004d22:	d04d      	beq.n	8004dc0 <_printf_i+0x1b4>
 8004d24:	4616      	mov	r6, r2
 8004d26:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d2a:	fb03 5711 	mls	r7, r3, r1, r5
 8004d2e:	5dc7      	ldrb	r7, [r0, r7]
 8004d30:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d34:	462f      	mov	r7, r5
 8004d36:	42bb      	cmp	r3, r7
 8004d38:	460d      	mov	r5, r1
 8004d3a:	d9f4      	bls.n	8004d26 <_printf_i+0x11a>
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d10b      	bne.n	8004d58 <_printf_i+0x14c>
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	07df      	lsls	r7, r3, #31
 8004d44:	d508      	bpl.n	8004d58 <_printf_i+0x14c>
 8004d46:	6923      	ldr	r3, [r4, #16]
 8004d48:	6861      	ldr	r1, [r4, #4]
 8004d4a:	4299      	cmp	r1, r3
 8004d4c:	bfde      	ittt	le
 8004d4e:	2330      	movle	r3, #48	; 0x30
 8004d50:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d54:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d58:	1b92      	subs	r2, r2, r6
 8004d5a:	6122      	str	r2, [r4, #16]
 8004d5c:	f8cd a000 	str.w	sl, [sp]
 8004d60:	464b      	mov	r3, r9
 8004d62:	aa03      	add	r2, sp, #12
 8004d64:	4621      	mov	r1, r4
 8004d66:	4640      	mov	r0, r8
 8004d68:	f7ff fee2 	bl	8004b30 <_printf_common>
 8004d6c:	3001      	adds	r0, #1
 8004d6e:	d14c      	bne.n	8004e0a <_printf_i+0x1fe>
 8004d70:	f04f 30ff 	mov.w	r0, #4294967295
 8004d74:	b004      	add	sp, #16
 8004d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d7a:	4835      	ldr	r0, [pc, #212]	; (8004e50 <_printf_i+0x244>)
 8004d7c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	680e      	ldr	r6, [r1, #0]
 8004d84:	061f      	lsls	r7, r3, #24
 8004d86:	f856 5b04 	ldr.w	r5, [r6], #4
 8004d8a:	600e      	str	r6, [r1, #0]
 8004d8c:	d514      	bpl.n	8004db8 <_printf_i+0x1ac>
 8004d8e:	07d9      	lsls	r1, r3, #31
 8004d90:	bf44      	itt	mi
 8004d92:	f043 0320 	orrmi.w	r3, r3, #32
 8004d96:	6023      	strmi	r3, [r4, #0]
 8004d98:	b91d      	cbnz	r5, 8004da2 <_printf_i+0x196>
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	f023 0320 	bic.w	r3, r3, #32
 8004da0:	6023      	str	r3, [r4, #0]
 8004da2:	2310      	movs	r3, #16
 8004da4:	e7b0      	b.n	8004d08 <_printf_i+0xfc>
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	f043 0320 	orr.w	r3, r3, #32
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	2378      	movs	r3, #120	; 0x78
 8004db0:	4828      	ldr	r0, [pc, #160]	; (8004e54 <_printf_i+0x248>)
 8004db2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004db6:	e7e3      	b.n	8004d80 <_printf_i+0x174>
 8004db8:	065e      	lsls	r6, r3, #25
 8004dba:	bf48      	it	mi
 8004dbc:	b2ad      	uxthmi	r5, r5
 8004dbe:	e7e6      	b.n	8004d8e <_printf_i+0x182>
 8004dc0:	4616      	mov	r6, r2
 8004dc2:	e7bb      	b.n	8004d3c <_printf_i+0x130>
 8004dc4:	680b      	ldr	r3, [r1, #0]
 8004dc6:	6826      	ldr	r6, [r4, #0]
 8004dc8:	6960      	ldr	r0, [r4, #20]
 8004dca:	1d1d      	adds	r5, r3, #4
 8004dcc:	600d      	str	r5, [r1, #0]
 8004dce:	0635      	lsls	r5, r6, #24
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	d501      	bpl.n	8004dd8 <_printf_i+0x1cc>
 8004dd4:	6018      	str	r0, [r3, #0]
 8004dd6:	e002      	b.n	8004dde <_printf_i+0x1d2>
 8004dd8:	0671      	lsls	r1, r6, #25
 8004dda:	d5fb      	bpl.n	8004dd4 <_printf_i+0x1c8>
 8004ddc:	8018      	strh	r0, [r3, #0]
 8004dde:	2300      	movs	r3, #0
 8004de0:	6123      	str	r3, [r4, #16]
 8004de2:	4616      	mov	r6, r2
 8004de4:	e7ba      	b.n	8004d5c <_printf_i+0x150>
 8004de6:	680b      	ldr	r3, [r1, #0]
 8004de8:	1d1a      	adds	r2, r3, #4
 8004dea:	600a      	str	r2, [r1, #0]
 8004dec:	681e      	ldr	r6, [r3, #0]
 8004dee:	6862      	ldr	r2, [r4, #4]
 8004df0:	2100      	movs	r1, #0
 8004df2:	4630      	mov	r0, r6
 8004df4:	f7fb f9f4 	bl	80001e0 <memchr>
 8004df8:	b108      	cbz	r0, 8004dfe <_printf_i+0x1f2>
 8004dfa:	1b80      	subs	r0, r0, r6
 8004dfc:	6060      	str	r0, [r4, #4]
 8004dfe:	6863      	ldr	r3, [r4, #4]
 8004e00:	6123      	str	r3, [r4, #16]
 8004e02:	2300      	movs	r3, #0
 8004e04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e08:	e7a8      	b.n	8004d5c <_printf_i+0x150>
 8004e0a:	6923      	ldr	r3, [r4, #16]
 8004e0c:	4632      	mov	r2, r6
 8004e0e:	4649      	mov	r1, r9
 8004e10:	4640      	mov	r0, r8
 8004e12:	47d0      	blx	sl
 8004e14:	3001      	adds	r0, #1
 8004e16:	d0ab      	beq.n	8004d70 <_printf_i+0x164>
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	079b      	lsls	r3, r3, #30
 8004e1c:	d413      	bmi.n	8004e46 <_printf_i+0x23a>
 8004e1e:	68e0      	ldr	r0, [r4, #12]
 8004e20:	9b03      	ldr	r3, [sp, #12]
 8004e22:	4298      	cmp	r0, r3
 8004e24:	bfb8      	it	lt
 8004e26:	4618      	movlt	r0, r3
 8004e28:	e7a4      	b.n	8004d74 <_printf_i+0x168>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	4632      	mov	r2, r6
 8004e2e:	4649      	mov	r1, r9
 8004e30:	4640      	mov	r0, r8
 8004e32:	47d0      	blx	sl
 8004e34:	3001      	adds	r0, #1
 8004e36:	d09b      	beq.n	8004d70 <_printf_i+0x164>
 8004e38:	3501      	adds	r5, #1
 8004e3a:	68e3      	ldr	r3, [r4, #12]
 8004e3c:	9903      	ldr	r1, [sp, #12]
 8004e3e:	1a5b      	subs	r3, r3, r1
 8004e40:	42ab      	cmp	r3, r5
 8004e42:	dcf2      	bgt.n	8004e2a <_printf_i+0x21e>
 8004e44:	e7eb      	b.n	8004e1e <_printf_i+0x212>
 8004e46:	2500      	movs	r5, #0
 8004e48:	f104 0619 	add.w	r6, r4, #25
 8004e4c:	e7f5      	b.n	8004e3a <_printf_i+0x22e>
 8004e4e:	bf00      	nop
 8004e50:	080075f2 	.word	0x080075f2
 8004e54:	08007603 	.word	0x08007603

08004e58 <iprintf>:
 8004e58:	b40f      	push	{r0, r1, r2, r3}
 8004e5a:	4b0a      	ldr	r3, [pc, #40]	; (8004e84 <iprintf+0x2c>)
 8004e5c:	b513      	push	{r0, r1, r4, lr}
 8004e5e:	681c      	ldr	r4, [r3, #0]
 8004e60:	b124      	cbz	r4, 8004e6c <iprintf+0x14>
 8004e62:	69a3      	ldr	r3, [r4, #24]
 8004e64:	b913      	cbnz	r3, 8004e6c <iprintf+0x14>
 8004e66:	4620      	mov	r0, r4
 8004e68:	f001 f868 	bl	8005f3c <__sinit>
 8004e6c:	ab05      	add	r3, sp, #20
 8004e6e:	9a04      	ldr	r2, [sp, #16]
 8004e70:	68a1      	ldr	r1, [r4, #8]
 8004e72:	9301      	str	r3, [sp, #4]
 8004e74:	4620      	mov	r0, r4
 8004e76:	f001 fde3 	bl	8006a40 <_vfiprintf_r>
 8004e7a:	b002      	add	sp, #8
 8004e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e80:	b004      	add	sp, #16
 8004e82:	4770      	bx	lr
 8004e84:	20000824 	.word	0x20000824

08004e88 <setvbuf>:
 8004e88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004e8c:	461d      	mov	r5, r3
 8004e8e:	4b5d      	ldr	r3, [pc, #372]	; (8005004 <setvbuf+0x17c>)
 8004e90:	681f      	ldr	r7, [r3, #0]
 8004e92:	4604      	mov	r4, r0
 8004e94:	460e      	mov	r6, r1
 8004e96:	4690      	mov	r8, r2
 8004e98:	b127      	cbz	r7, 8004ea4 <setvbuf+0x1c>
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	b913      	cbnz	r3, 8004ea4 <setvbuf+0x1c>
 8004e9e:	4638      	mov	r0, r7
 8004ea0:	f001 f84c 	bl	8005f3c <__sinit>
 8004ea4:	4b58      	ldr	r3, [pc, #352]	; (8005008 <setvbuf+0x180>)
 8004ea6:	429c      	cmp	r4, r3
 8004ea8:	d167      	bne.n	8004f7a <setvbuf+0xf2>
 8004eaa:	687c      	ldr	r4, [r7, #4]
 8004eac:	f1b8 0f02 	cmp.w	r8, #2
 8004eb0:	d006      	beq.n	8004ec0 <setvbuf+0x38>
 8004eb2:	f1b8 0f01 	cmp.w	r8, #1
 8004eb6:	f200 809f 	bhi.w	8004ff8 <setvbuf+0x170>
 8004eba:	2d00      	cmp	r5, #0
 8004ebc:	f2c0 809c 	blt.w	8004ff8 <setvbuf+0x170>
 8004ec0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004ec2:	07db      	lsls	r3, r3, #31
 8004ec4:	d405      	bmi.n	8004ed2 <setvbuf+0x4a>
 8004ec6:	89a3      	ldrh	r3, [r4, #12]
 8004ec8:	0598      	lsls	r0, r3, #22
 8004eca:	d402      	bmi.n	8004ed2 <setvbuf+0x4a>
 8004ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ece:	f001 f8d8 	bl	8006082 <__retarget_lock_acquire_recursive>
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	4638      	mov	r0, r7
 8004ed6:	f000 ff9d 	bl	8005e14 <_fflush_r>
 8004eda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004edc:	b141      	cbz	r1, 8004ef0 <setvbuf+0x68>
 8004ede:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ee2:	4299      	cmp	r1, r3
 8004ee4:	d002      	beq.n	8004eec <setvbuf+0x64>
 8004ee6:	4638      	mov	r0, r7
 8004ee8:	f001 fcd6 	bl	8006898 <_free_r>
 8004eec:	2300      	movs	r3, #0
 8004eee:	6363      	str	r3, [r4, #52]	; 0x34
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61a3      	str	r3, [r4, #24]
 8004ef4:	6063      	str	r3, [r4, #4]
 8004ef6:	89a3      	ldrh	r3, [r4, #12]
 8004ef8:	0619      	lsls	r1, r3, #24
 8004efa:	d503      	bpl.n	8004f04 <setvbuf+0x7c>
 8004efc:	6921      	ldr	r1, [r4, #16]
 8004efe:	4638      	mov	r0, r7
 8004f00:	f001 fcca 	bl	8006898 <_free_r>
 8004f04:	89a3      	ldrh	r3, [r4, #12]
 8004f06:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004f0a:	f023 0303 	bic.w	r3, r3, #3
 8004f0e:	f1b8 0f02 	cmp.w	r8, #2
 8004f12:	81a3      	strh	r3, [r4, #12]
 8004f14:	d06c      	beq.n	8004ff0 <setvbuf+0x168>
 8004f16:	ab01      	add	r3, sp, #4
 8004f18:	466a      	mov	r2, sp
 8004f1a:	4621      	mov	r1, r4
 8004f1c:	4638      	mov	r0, r7
 8004f1e:	f001 f8b2 	bl	8006086 <__swhatbuf_r>
 8004f22:	89a3      	ldrh	r3, [r4, #12]
 8004f24:	4318      	orrs	r0, r3
 8004f26:	81a0      	strh	r0, [r4, #12]
 8004f28:	2d00      	cmp	r5, #0
 8004f2a:	d130      	bne.n	8004f8e <setvbuf+0x106>
 8004f2c:	9d00      	ldr	r5, [sp, #0]
 8004f2e:	4628      	mov	r0, r5
 8004f30:	f001 f90e 	bl	8006150 <malloc>
 8004f34:	4606      	mov	r6, r0
 8004f36:	2800      	cmp	r0, #0
 8004f38:	d155      	bne.n	8004fe6 <setvbuf+0x15e>
 8004f3a:	f8dd 9000 	ldr.w	r9, [sp]
 8004f3e:	45a9      	cmp	r9, r5
 8004f40:	d14a      	bne.n	8004fd8 <setvbuf+0x150>
 8004f42:	f04f 35ff 	mov.w	r5, #4294967295
 8004f46:	2200      	movs	r2, #0
 8004f48:	60a2      	str	r2, [r4, #8]
 8004f4a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8004f4e:	6022      	str	r2, [r4, #0]
 8004f50:	6122      	str	r2, [r4, #16]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f58:	6162      	str	r2, [r4, #20]
 8004f5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004f5c:	f043 0302 	orr.w	r3, r3, #2
 8004f60:	07d2      	lsls	r2, r2, #31
 8004f62:	81a3      	strh	r3, [r4, #12]
 8004f64:	d405      	bmi.n	8004f72 <setvbuf+0xea>
 8004f66:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004f6a:	d102      	bne.n	8004f72 <setvbuf+0xea>
 8004f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f6e:	f001 f889 	bl	8006084 <__retarget_lock_release_recursive>
 8004f72:	4628      	mov	r0, r5
 8004f74:	b003      	add	sp, #12
 8004f76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f7a:	4b24      	ldr	r3, [pc, #144]	; (800500c <setvbuf+0x184>)
 8004f7c:	429c      	cmp	r4, r3
 8004f7e:	d101      	bne.n	8004f84 <setvbuf+0xfc>
 8004f80:	68bc      	ldr	r4, [r7, #8]
 8004f82:	e793      	b.n	8004eac <setvbuf+0x24>
 8004f84:	4b22      	ldr	r3, [pc, #136]	; (8005010 <setvbuf+0x188>)
 8004f86:	429c      	cmp	r4, r3
 8004f88:	bf08      	it	eq
 8004f8a:	68fc      	ldreq	r4, [r7, #12]
 8004f8c:	e78e      	b.n	8004eac <setvbuf+0x24>
 8004f8e:	2e00      	cmp	r6, #0
 8004f90:	d0cd      	beq.n	8004f2e <setvbuf+0xa6>
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	b913      	cbnz	r3, 8004f9c <setvbuf+0x114>
 8004f96:	4638      	mov	r0, r7
 8004f98:	f000 ffd0 	bl	8005f3c <__sinit>
 8004f9c:	f1b8 0f01 	cmp.w	r8, #1
 8004fa0:	bf08      	it	eq
 8004fa2:	89a3      	ldrheq	r3, [r4, #12]
 8004fa4:	6026      	str	r6, [r4, #0]
 8004fa6:	bf04      	itt	eq
 8004fa8:	f043 0301 	orreq.w	r3, r3, #1
 8004fac:	81a3      	strheq	r3, [r4, #12]
 8004fae:	89a2      	ldrh	r2, [r4, #12]
 8004fb0:	f012 0308 	ands.w	r3, r2, #8
 8004fb4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004fb8:	d01c      	beq.n	8004ff4 <setvbuf+0x16c>
 8004fba:	07d3      	lsls	r3, r2, #31
 8004fbc:	bf41      	itttt	mi
 8004fbe:	2300      	movmi	r3, #0
 8004fc0:	426d      	negmi	r5, r5
 8004fc2:	60a3      	strmi	r3, [r4, #8]
 8004fc4:	61a5      	strmi	r5, [r4, #24]
 8004fc6:	bf58      	it	pl
 8004fc8:	60a5      	strpl	r5, [r4, #8]
 8004fca:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8004fcc:	f015 0501 	ands.w	r5, r5, #1
 8004fd0:	d115      	bne.n	8004ffe <setvbuf+0x176>
 8004fd2:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004fd6:	e7c8      	b.n	8004f6a <setvbuf+0xe2>
 8004fd8:	4648      	mov	r0, r9
 8004fda:	f001 f8b9 	bl	8006150 <malloc>
 8004fde:	4606      	mov	r6, r0
 8004fe0:	2800      	cmp	r0, #0
 8004fe2:	d0ae      	beq.n	8004f42 <setvbuf+0xba>
 8004fe4:	464d      	mov	r5, r9
 8004fe6:	89a3      	ldrh	r3, [r4, #12]
 8004fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fec:	81a3      	strh	r3, [r4, #12]
 8004fee:	e7d0      	b.n	8004f92 <setvbuf+0x10a>
 8004ff0:	2500      	movs	r5, #0
 8004ff2:	e7a8      	b.n	8004f46 <setvbuf+0xbe>
 8004ff4:	60a3      	str	r3, [r4, #8]
 8004ff6:	e7e8      	b.n	8004fca <setvbuf+0x142>
 8004ff8:	f04f 35ff 	mov.w	r5, #4294967295
 8004ffc:	e7b9      	b.n	8004f72 <setvbuf+0xea>
 8004ffe:	2500      	movs	r5, #0
 8005000:	e7b7      	b.n	8004f72 <setvbuf+0xea>
 8005002:	bf00      	nop
 8005004:	20000824 	.word	0x20000824
 8005008:	080076c8 	.word	0x080076c8
 800500c:	080076e8 	.word	0x080076e8
 8005010:	080076a8 	.word	0x080076a8

08005014 <quorem>:
 8005014:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005018:	6903      	ldr	r3, [r0, #16]
 800501a:	690c      	ldr	r4, [r1, #16]
 800501c:	42a3      	cmp	r3, r4
 800501e:	4607      	mov	r7, r0
 8005020:	f2c0 8081 	blt.w	8005126 <quorem+0x112>
 8005024:	3c01      	subs	r4, #1
 8005026:	f101 0814 	add.w	r8, r1, #20
 800502a:	f100 0514 	add.w	r5, r0, #20
 800502e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005032:	9301      	str	r3, [sp, #4]
 8005034:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005038:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800503c:	3301      	adds	r3, #1
 800503e:	429a      	cmp	r2, r3
 8005040:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005044:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005048:	fbb2 f6f3 	udiv	r6, r2, r3
 800504c:	d331      	bcc.n	80050b2 <quorem+0x9e>
 800504e:	f04f 0e00 	mov.w	lr, #0
 8005052:	4640      	mov	r0, r8
 8005054:	46ac      	mov	ip, r5
 8005056:	46f2      	mov	sl, lr
 8005058:	f850 2b04 	ldr.w	r2, [r0], #4
 800505c:	b293      	uxth	r3, r2
 800505e:	fb06 e303 	mla	r3, r6, r3, lr
 8005062:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005066:	b29b      	uxth	r3, r3
 8005068:	ebaa 0303 	sub.w	r3, sl, r3
 800506c:	0c12      	lsrs	r2, r2, #16
 800506e:	f8dc a000 	ldr.w	sl, [ip]
 8005072:	fb06 e202 	mla	r2, r6, r2, lr
 8005076:	fa13 f38a 	uxtah	r3, r3, sl
 800507a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800507e:	fa1f fa82 	uxth.w	sl, r2
 8005082:	f8dc 2000 	ldr.w	r2, [ip]
 8005086:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800508a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800508e:	b29b      	uxth	r3, r3
 8005090:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005094:	4581      	cmp	r9, r0
 8005096:	f84c 3b04 	str.w	r3, [ip], #4
 800509a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800509e:	d2db      	bcs.n	8005058 <quorem+0x44>
 80050a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80050a4:	b92b      	cbnz	r3, 80050b2 <quorem+0x9e>
 80050a6:	9b01      	ldr	r3, [sp, #4]
 80050a8:	3b04      	subs	r3, #4
 80050aa:	429d      	cmp	r5, r3
 80050ac:	461a      	mov	r2, r3
 80050ae:	d32e      	bcc.n	800510e <quorem+0xfa>
 80050b0:	613c      	str	r4, [r7, #16]
 80050b2:	4638      	mov	r0, r7
 80050b4:	f001 fae0 	bl	8006678 <__mcmp>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	db24      	blt.n	8005106 <quorem+0xf2>
 80050bc:	3601      	adds	r6, #1
 80050be:	4628      	mov	r0, r5
 80050c0:	f04f 0c00 	mov.w	ip, #0
 80050c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80050c8:	f8d0 e000 	ldr.w	lr, [r0]
 80050cc:	b293      	uxth	r3, r2
 80050ce:	ebac 0303 	sub.w	r3, ip, r3
 80050d2:	0c12      	lsrs	r2, r2, #16
 80050d4:	fa13 f38e 	uxtah	r3, r3, lr
 80050d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80050dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050e6:	45c1      	cmp	r9, r8
 80050e8:	f840 3b04 	str.w	r3, [r0], #4
 80050ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80050f0:	d2e8      	bcs.n	80050c4 <quorem+0xb0>
 80050f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80050f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80050fa:	b922      	cbnz	r2, 8005106 <quorem+0xf2>
 80050fc:	3b04      	subs	r3, #4
 80050fe:	429d      	cmp	r5, r3
 8005100:	461a      	mov	r2, r3
 8005102:	d30a      	bcc.n	800511a <quorem+0x106>
 8005104:	613c      	str	r4, [r7, #16]
 8005106:	4630      	mov	r0, r6
 8005108:	b003      	add	sp, #12
 800510a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800510e:	6812      	ldr	r2, [r2, #0]
 8005110:	3b04      	subs	r3, #4
 8005112:	2a00      	cmp	r2, #0
 8005114:	d1cc      	bne.n	80050b0 <quorem+0x9c>
 8005116:	3c01      	subs	r4, #1
 8005118:	e7c7      	b.n	80050aa <quorem+0x96>
 800511a:	6812      	ldr	r2, [r2, #0]
 800511c:	3b04      	subs	r3, #4
 800511e:	2a00      	cmp	r2, #0
 8005120:	d1f0      	bne.n	8005104 <quorem+0xf0>
 8005122:	3c01      	subs	r4, #1
 8005124:	e7eb      	b.n	80050fe <quorem+0xea>
 8005126:	2000      	movs	r0, #0
 8005128:	e7ee      	b.n	8005108 <quorem+0xf4>
 800512a:	0000      	movs	r0, r0
 800512c:	0000      	movs	r0, r0
	...

08005130 <_dtoa_r>:
 8005130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005134:	ed2d 8b02 	vpush	{d8}
 8005138:	ec57 6b10 	vmov	r6, r7, d0
 800513c:	b095      	sub	sp, #84	; 0x54
 800513e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005140:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005144:	9105      	str	r1, [sp, #20]
 8005146:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800514a:	4604      	mov	r4, r0
 800514c:	9209      	str	r2, [sp, #36]	; 0x24
 800514e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005150:	b975      	cbnz	r5, 8005170 <_dtoa_r+0x40>
 8005152:	2010      	movs	r0, #16
 8005154:	f000 fffc 	bl	8006150 <malloc>
 8005158:	4602      	mov	r2, r0
 800515a:	6260      	str	r0, [r4, #36]	; 0x24
 800515c:	b920      	cbnz	r0, 8005168 <_dtoa_r+0x38>
 800515e:	4bb2      	ldr	r3, [pc, #712]	; (8005428 <_dtoa_r+0x2f8>)
 8005160:	21ea      	movs	r1, #234	; 0xea
 8005162:	48b2      	ldr	r0, [pc, #712]	; (800542c <_dtoa_r+0x2fc>)
 8005164:	f001 fec2 	bl	8006eec <__assert_func>
 8005168:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800516c:	6005      	str	r5, [r0, #0]
 800516e:	60c5      	str	r5, [r0, #12]
 8005170:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005172:	6819      	ldr	r1, [r3, #0]
 8005174:	b151      	cbz	r1, 800518c <_dtoa_r+0x5c>
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	604a      	str	r2, [r1, #4]
 800517a:	2301      	movs	r3, #1
 800517c:	4093      	lsls	r3, r2
 800517e:	608b      	str	r3, [r1, #8]
 8005180:	4620      	mov	r0, r4
 8005182:	f001 f83b 	bl	80061fc <_Bfree>
 8005186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005188:	2200      	movs	r2, #0
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	1e3b      	subs	r3, r7, #0
 800518e:	bfb9      	ittee	lt
 8005190:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005194:	9303      	strlt	r3, [sp, #12]
 8005196:	2300      	movge	r3, #0
 8005198:	f8c8 3000 	strge.w	r3, [r8]
 800519c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80051a0:	4ba3      	ldr	r3, [pc, #652]	; (8005430 <_dtoa_r+0x300>)
 80051a2:	bfbc      	itt	lt
 80051a4:	2201      	movlt	r2, #1
 80051a6:	f8c8 2000 	strlt.w	r2, [r8]
 80051aa:	ea33 0309 	bics.w	r3, r3, r9
 80051ae:	d11b      	bne.n	80051e8 <_dtoa_r+0xb8>
 80051b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80051b2:	f242 730f 	movw	r3, #9999	; 0x270f
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80051bc:	4333      	orrs	r3, r6
 80051be:	f000 857a 	beq.w	8005cb6 <_dtoa_r+0xb86>
 80051c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051c4:	b963      	cbnz	r3, 80051e0 <_dtoa_r+0xb0>
 80051c6:	4b9b      	ldr	r3, [pc, #620]	; (8005434 <_dtoa_r+0x304>)
 80051c8:	e024      	b.n	8005214 <_dtoa_r+0xe4>
 80051ca:	4b9b      	ldr	r3, [pc, #620]	; (8005438 <_dtoa_r+0x308>)
 80051cc:	9300      	str	r3, [sp, #0]
 80051ce:	3308      	adds	r3, #8
 80051d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	9800      	ldr	r0, [sp, #0]
 80051d6:	b015      	add	sp, #84	; 0x54
 80051d8:	ecbd 8b02 	vpop	{d8}
 80051dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051e0:	4b94      	ldr	r3, [pc, #592]	; (8005434 <_dtoa_r+0x304>)
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	3303      	adds	r3, #3
 80051e6:	e7f3      	b.n	80051d0 <_dtoa_r+0xa0>
 80051e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80051ec:	2200      	movs	r2, #0
 80051ee:	ec51 0b17 	vmov	r0, r1, d7
 80051f2:	2300      	movs	r3, #0
 80051f4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80051f8:	f7fb fc66 	bl	8000ac8 <__aeabi_dcmpeq>
 80051fc:	4680      	mov	r8, r0
 80051fe:	b158      	cbz	r0, 8005218 <_dtoa_r+0xe8>
 8005200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005202:	2301      	movs	r3, #1
 8005204:	6013      	str	r3, [r2, #0]
 8005206:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 8551 	beq.w	8005cb0 <_dtoa_r+0xb80>
 800520e:	488b      	ldr	r0, [pc, #556]	; (800543c <_dtoa_r+0x30c>)
 8005210:	6018      	str	r0, [r3, #0]
 8005212:	1e43      	subs	r3, r0, #1
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	e7dd      	b.n	80051d4 <_dtoa_r+0xa4>
 8005218:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800521c:	aa12      	add	r2, sp, #72	; 0x48
 800521e:	a913      	add	r1, sp, #76	; 0x4c
 8005220:	4620      	mov	r0, r4
 8005222:	f001 facd 	bl	80067c0 <__d2b>
 8005226:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800522a:	4683      	mov	fp, r0
 800522c:	2d00      	cmp	r5, #0
 800522e:	d07c      	beq.n	800532a <_dtoa_r+0x1fa>
 8005230:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005232:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005236:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800523a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800523e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005242:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005246:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800524a:	4b7d      	ldr	r3, [pc, #500]	; (8005440 <_dtoa_r+0x310>)
 800524c:	2200      	movs	r2, #0
 800524e:	4630      	mov	r0, r6
 8005250:	4639      	mov	r1, r7
 8005252:	f7fb f819 	bl	8000288 <__aeabi_dsub>
 8005256:	a36e      	add	r3, pc, #440	; (adr r3, 8005410 <_dtoa_r+0x2e0>)
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	f7fb f9cc 	bl	80005f8 <__aeabi_dmul>
 8005260:	a36d      	add	r3, pc, #436	; (adr r3, 8005418 <_dtoa_r+0x2e8>)
 8005262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005266:	f7fb f811 	bl	800028c <__adddf3>
 800526a:	4606      	mov	r6, r0
 800526c:	4628      	mov	r0, r5
 800526e:	460f      	mov	r7, r1
 8005270:	f7fb f958 	bl	8000524 <__aeabi_i2d>
 8005274:	a36a      	add	r3, pc, #424	; (adr r3, 8005420 <_dtoa_r+0x2f0>)
 8005276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527a:	f7fb f9bd 	bl	80005f8 <__aeabi_dmul>
 800527e:	4602      	mov	r2, r0
 8005280:	460b      	mov	r3, r1
 8005282:	4630      	mov	r0, r6
 8005284:	4639      	mov	r1, r7
 8005286:	f7fb f801 	bl	800028c <__adddf3>
 800528a:	4606      	mov	r6, r0
 800528c:	460f      	mov	r7, r1
 800528e:	f7fb fc63 	bl	8000b58 <__aeabi_d2iz>
 8005292:	2200      	movs	r2, #0
 8005294:	4682      	mov	sl, r0
 8005296:	2300      	movs	r3, #0
 8005298:	4630      	mov	r0, r6
 800529a:	4639      	mov	r1, r7
 800529c:	f7fb fc1e 	bl	8000adc <__aeabi_dcmplt>
 80052a0:	b148      	cbz	r0, 80052b6 <_dtoa_r+0x186>
 80052a2:	4650      	mov	r0, sl
 80052a4:	f7fb f93e 	bl	8000524 <__aeabi_i2d>
 80052a8:	4632      	mov	r2, r6
 80052aa:	463b      	mov	r3, r7
 80052ac:	f7fb fc0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80052b0:	b908      	cbnz	r0, 80052b6 <_dtoa_r+0x186>
 80052b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052b6:	f1ba 0f16 	cmp.w	sl, #22
 80052ba:	d854      	bhi.n	8005366 <_dtoa_r+0x236>
 80052bc:	4b61      	ldr	r3, [pc, #388]	; (8005444 <_dtoa_r+0x314>)
 80052be:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80052c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80052ca:	f7fb fc07 	bl	8000adc <__aeabi_dcmplt>
 80052ce:	2800      	cmp	r0, #0
 80052d0:	d04b      	beq.n	800536a <_dtoa_r+0x23a>
 80052d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052d6:	2300      	movs	r3, #0
 80052d8:	930e      	str	r3, [sp, #56]	; 0x38
 80052da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80052dc:	1b5d      	subs	r5, r3, r5
 80052de:	1e6b      	subs	r3, r5, #1
 80052e0:	9304      	str	r3, [sp, #16]
 80052e2:	bf43      	ittte	mi
 80052e4:	2300      	movmi	r3, #0
 80052e6:	f1c5 0801 	rsbmi	r8, r5, #1
 80052ea:	9304      	strmi	r3, [sp, #16]
 80052ec:	f04f 0800 	movpl.w	r8, #0
 80052f0:	f1ba 0f00 	cmp.w	sl, #0
 80052f4:	db3b      	blt.n	800536e <_dtoa_r+0x23e>
 80052f6:	9b04      	ldr	r3, [sp, #16]
 80052f8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80052fc:	4453      	add	r3, sl
 80052fe:	9304      	str	r3, [sp, #16]
 8005300:	2300      	movs	r3, #0
 8005302:	9306      	str	r3, [sp, #24]
 8005304:	9b05      	ldr	r3, [sp, #20]
 8005306:	2b09      	cmp	r3, #9
 8005308:	d869      	bhi.n	80053de <_dtoa_r+0x2ae>
 800530a:	2b05      	cmp	r3, #5
 800530c:	bfc4      	itt	gt
 800530e:	3b04      	subgt	r3, #4
 8005310:	9305      	strgt	r3, [sp, #20]
 8005312:	9b05      	ldr	r3, [sp, #20]
 8005314:	f1a3 0302 	sub.w	r3, r3, #2
 8005318:	bfcc      	ite	gt
 800531a:	2500      	movgt	r5, #0
 800531c:	2501      	movle	r5, #1
 800531e:	2b03      	cmp	r3, #3
 8005320:	d869      	bhi.n	80053f6 <_dtoa_r+0x2c6>
 8005322:	e8df f003 	tbb	[pc, r3]
 8005326:	4e2c      	.short	0x4e2c
 8005328:	5a4c      	.short	0x5a4c
 800532a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800532e:	441d      	add	r5, r3
 8005330:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005334:	2b20      	cmp	r3, #32
 8005336:	bfc1      	itttt	gt
 8005338:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800533c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005340:	fa09 f303 	lslgt.w	r3, r9, r3
 8005344:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005348:	bfda      	itte	le
 800534a:	f1c3 0320 	rsble	r3, r3, #32
 800534e:	fa06 f003 	lslle.w	r0, r6, r3
 8005352:	4318      	orrgt	r0, r3
 8005354:	f7fb f8d6 	bl	8000504 <__aeabi_ui2d>
 8005358:	2301      	movs	r3, #1
 800535a:	4606      	mov	r6, r0
 800535c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005360:	3d01      	subs	r5, #1
 8005362:	9310      	str	r3, [sp, #64]	; 0x40
 8005364:	e771      	b.n	800524a <_dtoa_r+0x11a>
 8005366:	2301      	movs	r3, #1
 8005368:	e7b6      	b.n	80052d8 <_dtoa_r+0x1a8>
 800536a:	900e      	str	r0, [sp, #56]	; 0x38
 800536c:	e7b5      	b.n	80052da <_dtoa_r+0x1aa>
 800536e:	f1ca 0300 	rsb	r3, sl, #0
 8005372:	9306      	str	r3, [sp, #24]
 8005374:	2300      	movs	r3, #0
 8005376:	eba8 080a 	sub.w	r8, r8, sl
 800537a:	930d      	str	r3, [sp, #52]	; 0x34
 800537c:	e7c2      	b.n	8005304 <_dtoa_r+0x1d4>
 800537e:	2300      	movs	r3, #0
 8005380:	9308      	str	r3, [sp, #32]
 8005382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005384:	2b00      	cmp	r3, #0
 8005386:	dc39      	bgt.n	80053fc <_dtoa_r+0x2cc>
 8005388:	f04f 0901 	mov.w	r9, #1
 800538c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005390:	464b      	mov	r3, r9
 8005392:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005396:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005398:	2200      	movs	r2, #0
 800539a:	6042      	str	r2, [r0, #4]
 800539c:	2204      	movs	r2, #4
 800539e:	f102 0614 	add.w	r6, r2, #20
 80053a2:	429e      	cmp	r6, r3
 80053a4:	6841      	ldr	r1, [r0, #4]
 80053a6:	d92f      	bls.n	8005408 <_dtoa_r+0x2d8>
 80053a8:	4620      	mov	r0, r4
 80053aa:	f000 fee7 	bl	800617c <_Balloc>
 80053ae:	9000      	str	r0, [sp, #0]
 80053b0:	2800      	cmp	r0, #0
 80053b2:	d14b      	bne.n	800544c <_dtoa_r+0x31c>
 80053b4:	4b24      	ldr	r3, [pc, #144]	; (8005448 <_dtoa_r+0x318>)
 80053b6:	4602      	mov	r2, r0
 80053b8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80053bc:	e6d1      	b.n	8005162 <_dtoa_r+0x32>
 80053be:	2301      	movs	r3, #1
 80053c0:	e7de      	b.n	8005380 <_dtoa_r+0x250>
 80053c2:	2300      	movs	r3, #0
 80053c4:	9308      	str	r3, [sp, #32]
 80053c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c8:	eb0a 0903 	add.w	r9, sl, r3
 80053cc:	f109 0301 	add.w	r3, r9, #1
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	9301      	str	r3, [sp, #4]
 80053d4:	bfb8      	it	lt
 80053d6:	2301      	movlt	r3, #1
 80053d8:	e7dd      	b.n	8005396 <_dtoa_r+0x266>
 80053da:	2301      	movs	r3, #1
 80053dc:	e7f2      	b.n	80053c4 <_dtoa_r+0x294>
 80053de:	2501      	movs	r5, #1
 80053e0:	2300      	movs	r3, #0
 80053e2:	9305      	str	r3, [sp, #20]
 80053e4:	9508      	str	r5, [sp, #32]
 80053e6:	f04f 39ff 	mov.w	r9, #4294967295
 80053ea:	2200      	movs	r2, #0
 80053ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80053f0:	2312      	movs	r3, #18
 80053f2:	9209      	str	r2, [sp, #36]	; 0x24
 80053f4:	e7cf      	b.n	8005396 <_dtoa_r+0x266>
 80053f6:	2301      	movs	r3, #1
 80053f8:	9308      	str	r3, [sp, #32]
 80053fa:	e7f4      	b.n	80053e6 <_dtoa_r+0x2b6>
 80053fc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005400:	f8cd 9004 	str.w	r9, [sp, #4]
 8005404:	464b      	mov	r3, r9
 8005406:	e7c6      	b.n	8005396 <_dtoa_r+0x266>
 8005408:	3101      	adds	r1, #1
 800540a:	6041      	str	r1, [r0, #4]
 800540c:	0052      	lsls	r2, r2, #1
 800540e:	e7c6      	b.n	800539e <_dtoa_r+0x26e>
 8005410:	636f4361 	.word	0x636f4361
 8005414:	3fd287a7 	.word	0x3fd287a7
 8005418:	8b60c8b3 	.word	0x8b60c8b3
 800541c:	3fc68a28 	.word	0x3fc68a28
 8005420:	509f79fb 	.word	0x509f79fb
 8005424:	3fd34413 	.word	0x3fd34413
 8005428:	08007621 	.word	0x08007621
 800542c:	08007638 	.word	0x08007638
 8005430:	7ff00000 	.word	0x7ff00000
 8005434:	0800761d 	.word	0x0800761d
 8005438:	08007614 	.word	0x08007614
 800543c:	080075f1 	.word	0x080075f1
 8005440:	3ff80000 	.word	0x3ff80000
 8005444:	08007790 	.word	0x08007790
 8005448:	08007697 	.word	0x08007697
 800544c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800544e:	9a00      	ldr	r2, [sp, #0]
 8005450:	601a      	str	r2, [r3, #0]
 8005452:	9b01      	ldr	r3, [sp, #4]
 8005454:	2b0e      	cmp	r3, #14
 8005456:	f200 80ad 	bhi.w	80055b4 <_dtoa_r+0x484>
 800545a:	2d00      	cmp	r5, #0
 800545c:	f000 80aa 	beq.w	80055b4 <_dtoa_r+0x484>
 8005460:	f1ba 0f00 	cmp.w	sl, #0
 8005464:	dd36      	ble.n	80054d4 <_dtoa_r+0x3a4>
 8005466:	4ac3      	ldr	r2, [pc, #780]	; (8005774 <_dtoa_r+0x644>)
 8005468:	f00a 030f 	and.w	r3, sl, #15
 800546c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005470:	ed93 7b00 	vldr	d7, [r3]
 8005474:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005478:	ea4f 172a 	mov.w	r7, sl, asr #4
 800547c:	eeb0 8a47 	vmov.f32	s16, s14
 8005480:	eef0 8a67 	vmov.f32	s17, s15
 8005484:	d016      	beq.n	80054b4 <_dtoa_r+0x384>
 8005486:	4bbc      	ldr	r3, [pc, #752]	; (8005778 <_dtoa_r+0x648>)
 8005488:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800548c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005490:	f7fb f9dc 	bl	800084c <__aeabi_ddiv>
 8005494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005498:	f007 070f 	and.w	r7, r7, #15
 800549c:	2503      	movs	r5, #3
 800549e:	4eb6      	ldr	r6, [pc, #728]	; (8005778 <_dtoa_r+0x648>)
 80054a0:	b957      	cbnz	r7, 80054b8 <_dtoa_r+0x388>
 80054a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80054a6:	ec53 2b18 	vmov	r2, r3, d8
 80054aa:	f7fb f9cf 	bl	800084c <__aeabi_ddiv>
 80054ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054b2:	e029      	b.n	8005508 <_dtoa_r+0x3d8>
 80054b4:	2502      	movs	r5, #2
 80054b6:	e7f2      	b.n	800549e <_dtoa_r+0x36e>
 80054b8:	07f9      	lsls	r1, r7, #31
 80054ba:	d508      	bpl.n	80054ce <_dtoa_r+0x39e>
 80054bc:	ec51 0b18 	vmov	r0, r1, d8
 80054c0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80054c4:	f7fb f898 	bl	80005f8 <__aeabi_dmul>
 80054c8:	ec41 0b18 	vmov	d8, r0, r1
 80054cc:	3501      	adds	r5, #1
 80054ce:	107f      	asrs	r7, r7, #1
 80054d0:	3608      	adds	r6, #8
 80054d2:	e7e5      	b.n	80054a0 <_dtoa_r+0x370>
 80054d4:	f000 80a6 	beq.w	8005624 <_dtoa_r+0x4f4>
 80054d8:	f1ca 0600 	rsb	r6, sl, #0
 80054dc:	4ba5      	ldr	r3, [pc, #660]	; (8005774 <_dtoa_r+0x644>)
 80054de:	4fa6      	ldr	r7, [pc, #664]	; (8005778 <_dtoa_r+0x648>)
 80054e0:	f006 020f 	and.w	r2, r6, #15
 80054e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80054e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054f0:	f7fb f882 	bl	80005f8 <__aeabi_dmul>
 80054f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054f8:	1136      	asrs	r6, r6, #4
 80054fa:	2300      	movs	r3, #0
 80054fc:	2502      	movs	r5, #2
 80054fe:	2e00      	cmp	r6, #0
 8005500:	f040 8085 	bne.w	800560e <_dtoa_r+0x4de>
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1d2      	bne.n	80054ae <_dtoa_r+0x37e>
 8005508:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 808c 	beq.w	8005628 <_dtoa_r+0x4f8>
 8005510:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005514:	4b99      	ldr	r3, [pc, #612]	; (800577c <_dtoa_r+0x64c>)
 8005516:	2200      	movs	r2, #0
 8005518:	4630      	mov	r0, r6
 800551a:	4639      	mov	r1, r7
 800551c:	f7fb fade 	bl	8000adc <__aeabi_dcmplt>
 8005520:	2800      	cmp	r0, #0
 8005522:	f000 8081 	beq.w	8005628 <_dtoa_r+0x4f8>
 8005526:	9b01      	ldr	r3, [sp, #4]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d07d      	beq.n	8005628 <_dtoa_r+0x4f8>
 800552c:	f1b9 0f00 	cmp.w	r9, #0
 8005530:	dd3c      	ble.n	80055ac <_dtoa_r+0x47c>
 8005532:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005536:	9307      	str	r3, [sp, #28]
 8005538:	2200      	movs	r2, #0
 800553a:	4b91      	ldr	r3, [pc, #580]	; (8005780 <_dtoa_r+0x650>)
 800553c:	4630      	mov	r0, r6
 800553e:	4639      	mov	r1, r7
 8005540:	f7fb f85a 	bl	80005f8 <__aeabi_dmul>
 8005544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005548:	3501      	adds	r5, #1
 800554a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800554e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005552:	4628      	mov	r0, r5
 8005554:	f7fa ffe6 	bl	8000524 <__aeabi_i2d>
 8005558:	4632      	mov	r2, r6
 800555a:	463b      	mov	r3, r7
 800555c:	f7fb f84c 	bl	80005f8 <__aeabi_dmul>
 8005560:	4b88      	ldr	r3, [pc, #544]	; (8005784 <_dtoa_r+0x654>)
 8005562:	2200      	movs	r2, #0
 8005564:	f7fa fe92 	bl	800028c <__adddf3>
 8005568:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800556c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005570:	9303      	str	r3, [sp, #12]
 8005572:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005574:	2b00      	cmp	r3, #0
 8005576:	d15c      	bne.n	8005632 <_dtoa_r+0x502>
 8005578:	4b83      	ldr	r3, [pc, #524]	; (8005788 <_dtoa_r+0x658>)
 800557a:	2200      	movs	r2, #0
 800557c:	4630      	mov	r0, r6
 800557e:	4639      	mov	r1, r7
 8005580:	f7fa fe82 	bl	8000288 <__aeabi_dsub>
 8005584:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005588:	4606      	mov	r6, r0
 800558a:	460f      	mov	r7, r1
 800558c:	f7fb fac4 	bl	8000b18 <__aeabi_dcmpgt>
 8005590:	2800      	cmp	r0, #0
 8005592:	f040 8296 	bne.w	8005ac2 <_dtoa_r+0x992>
 8005596:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800559a:	4630      	mov	r0, r6
 800559c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80055a0:	4639      	mov	r1, r7
 80055a2:	f7fb fa9b 	bl	8000adc <__aeabi_dcmplt>
 80055a6:	2800      	cmp	r0, #0
 80055a8:	f040 8288 	bne.w	8005abc <_dtoa_r+0x98c>
 80055ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80055b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f2c0 8158 	blt.w	800586c <_dtoa_r+0x73c>
 80055bc:	f1ba 0f0e 	cmp.w	sl, #14
 80055c0:	f300 8154 	bgt.w	800586c <_dtoa_r+0x73c>
 80055c4:	4b6b      	ldr	r3, [pc, #428]	; (8005774 <_dtoa_r+0x644>)
 80055c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80055ca:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f280 80e3 	bge.w	800579c <_dtoa_r+0x66c>
 80055d6:	9b01      	ldr	r3, [sp, #4]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f300 80df 	bgt.w	800579c <_dtoa_r+0x66c>
 80055de:	f040 826d 	bne.w	8005abc <_dtoa_r+0x98c>
 80055e2:	4b69      	ldr	r3, [pc, #420]	; (8005788 <_dtoa_r+0x658>)
 80055e4:	2200      	movs	r2, #0
 80055e6:	4640      	mov	r0, r8
 80055e8:	4649      	mov	r1, r9
 80055ea:	f7fb f805 	bl	80005f8 <__aeabi_dmul>
 80055ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055f2:	f7fb fa87 	bl	8000b04 <__aeabi_dcmpge>
 80055f6:	9e01      	ldr	r6, [sp, #4]
 80055f8:	4637      	mov	r7, r6
 80055fa:	2800      	cmp	r0, #0
 80055fc:	f040 8243 	bne.w	8005a86 <_dtoa_r+0x956>
 8005600:	9d00      	ldr	r5, [sp, #0]
 8005602:	2331      	movs	r3, #49	; 0x31
 8005604:	f805 3b01 	strb.w	r3, [r5], #1
 8005608:	f10a 0a01 	add.w	sl, sl, #1
 800560c:	e23f      	b.n	8005a8e <_dtoa_r+0x95e>
 800560e:	07f2      	lsls	r2, r6, #31
 8005610:	d505      	bpl.n	800561e <_dtoa_r+0x4ee>
 8005612:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005616:	f7fa ffef 	bl	80005f8 <__aeabi_dmul>
 800561a:	3501      	adds	r5, #1
 800561c:	2301      	movs	r3, #1
 800561e:	1076      	asrs	r6, r6, #1
 8005620:	3708      	adds	r7, #8
 8005622:	e76c      	b.n	80054fe <_dtoa_r+0x3ce>
 8005624:	2502      	movs	r5, #2
 8005626:	e76f      	b.n	8005508 <_dtoa_r+0x3d8>
 8005628:	9b01      	ldr	r3, [sp, #4]
 800562a:	f8cd a01c 	str.w	sl, [sp, #28]
 800562e:	930c      	str	r3, [sp, #48]	; 0x30
 8005630:	e78d      	b.n	800554e <_dtoa_r+0x41e>
 8005632:	9900      	ldr	r1, [sp, #0]
 8005634:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005636:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005638:	4b4e      	ldr	r3, [pc, #312]	; (8005774 <_dtoa_r+0x644>)
 800563a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800563e:	4401      	add	r1, r0
 8005640:	9102      	str	r1, [sp, #8]
 8005642:	9908      	ldr	r1, [sp, #32]
 8005644:	eeb0 8a47 	vmov.f32	s16, s14
 8005648:	eef0 8a67 	vmov.f32	s17, s15
 800564c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005650:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005654:	2900      	cmp	r1, #0
 8005656:	d045      	beq.n	80056e4 <_dtoa_r+0x5b4>
 8005658:	494c      	ldr	r1, [pc, #304]	; (800578c <_dtoa_r+0x65c>)
 800565a:	2000      	movs	r0, #0
 800565c:	f7fb f8f6 	bl	800084c <__aeabi_ddiv>
 8005660:	ec53 2b18 	vmov	r2, r3, d8
 8005664:	f7fa fe10 	bl	8000288 <__aeabi_dsub>
 8005668:	9d00      	ldr	r5, [sp, #0]
 800566a:	ec41 0b18 	vmov	d8, r0, r1
 800566e:	4639      	mov	r1, r7
 8005670:	4630      	mov	r0, r6
 8005672:	f7fb fa71 	bl	8000b58 <__aeabi_d2iz>
 8005676:	900c      	str	r0, [sp, #48]	; 0x30
 8005678:	f7fa ff54 	bl	8000524 <__aeabi_i2d>
 800567c:	4602      	mov	r2, r0
 800567e:	460b      	mov	r3, r1
 8005680:	4630      	mov	r0, r6
 8005682:	4639      	mov	r1, r7
 8005684:	f7fa fe00 	bl	8000288 <__aeabi_dsub>
 8005688:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800568a:	3330      	adds	r3, #48	; 0x30
 800568c:	f805 3b01 	strb.w	r3, [r5], #1
 8005690:	ec53 2b18 	vmov	r2, r3, d8
 8005694:	4606      	mov	r6, r0
 8005696:	460f      	mov	r7, r1
 8005698:	f7fb fa20 	bl	8000adc <__aeabi_dcmplt>
 800569c:	2800      	cmp	r0, #0
 800569e:	d165      	bne.n	800576c <_dtoa_r+0x63c>
 80056a0:	4632      	mov	r2, r6
 80056a2:	463b      	mov	r3, r7
 80056a4:	4935      	ldr	r1, [pc, #212]	; (800577c <_dtoa_r+0x64c>)
 80056a6:	2000      	movs	r0, #0
 80056a8:	f7fa fdee 	bl	8000288 <__aeabi_dsub>
 80056ac:	ec53 2b18 	vmov	r2, r3, d8
 80056b0:	f7fb fa14 	bl	8000adc <__aeabi_dcmplt>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	f040 80b9 	bne.w	800582c <_dtoa_r+0x6fc>
 80056ba:	9b02      	ldr	r3, [sp, #8]
 80056bc:	429d      	cmp	r5, r3
 80056be:	f43f af75 	beq.w	80055ac <_dtoa_r+0x47c>
 80056c2:	4b2f      	ldr	r3, [pc, #188]	; (8005780 <_dtoa_r+0x650>)
 80056c4:	ec51 0b18 	vmov	r0, r1, d8
 80056c8:	2200      	movs	r2, #0
 80056ca:	f7fa ff95 	bl	80005f8 <__aeabi_dmul>
 80056ce:	4b2c      	ldr	r3, [pc, #176]	; (8005780 <_dtoa_r+0x650>)
 80056d0:	ec41 0b18 	vmov	d8, r0, r1
 80056d4:	2200      	movs	r2, #0
 80056d6:	4630      	mov	r0, r6
 80056d8:	4639      	mov	r1, r7
 80056da:	f7fa ff8d 	bl	80005f8 <__aeabi_dmul>
 80056de:	4606      	mov	r6, r0
 80056e0:	460f      	mov	r7, r1
 80056e2:	e7c4      	b.n	800566e <_dtoa_r+0x53e>
 80056e4:	ec51 0b17 	vmov	r0, r1, d7
 80056e8:	f7fa ff86 	bl	80005f8 <__aeabi_dmul>
 80056ec:	9b02      	ldr	r3, [sp, #8]
 80056ee:	9d00      	ldr	r5, [sp, #0]
 80056f0:	930c      	str	r3, [sp, #48]	; 0x30
 80056f2:	ec41 0b18 	vmov	d8, r0, r1
 80056f6:	4639      	mov	r1, r7
 80056f8:	4630      	mov	r0, r6
 80056fa:	f7fb fa2d 	bl	8000b58 <__aeabi_d2iz>
 80056fe:	9011      	str	r0, [sp, #68]	; 0x44
 8005700:	f7fa ff10 	bl	8000524 <__aeabi_i2d>
 8005704:	4602      	mov	r2, r0
 8005706:	460b      	mov	r3, r1
 8005708:	4630      	mov	r0, r6
 800570a:	4639      	mov	r1, r7
 800570c:	f7fa fdbc 	bl	8000288 <__aeabi_dsub>
 8005710:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005712:	3330      	adds	r3, #48	; 0x30
 8005714:	f805 3b01 	strb.w	r3, [r5], #1
 8005718:	9b02      	ldr	r3, [sp, #8]
 800571a:	429d      	cmp	r5, r3
 800571c:	4606      	mov	r6, r0
 800571e:	460f      	mov	r7, r1
 8005720:	f04f 0200 	mov.w	r2, #0
 8005724:	d134      	bne.n	8005790 <_dtoa_r+0x660>
 8005726:	4b19      	ldr	r3, [pc, #100]	; (800578c <_dtoa_r+0x65c>)
 8005728:	ec51 0b18 	vmov	r0, r1, d8
 800572c:	f7fa fdae 	bl	800028c <__adddf3>
 8005730:	4602      	mov	r2, r0
 8005732:	460b      	mov	r3, r1
 8005734:	4630      	mov	r0, r6
 8005736:	4639      	mov	r1, r7
 8005738:	f7fb f9ee 	bl	8000b18 <__aeabi_dcmpgt>
 800573c:	2800      	cmp	r0, #0
 800573e:	d175      	bne.n	800582c <_dtoa_r+0x6fc>
 8005740:	ec53 2b18 	vmov	r2, r3, d8
 8005744:	4911      	ldr	r1, [pc, #68]	; (800578c <_dtoa_r+0x65c>)
 8005746:	2000      	movs	r0, #0
 8005748:	f7fa fd9e 	bl	8000288 <__aeabi_dsub>
 800574c:	4602      	mov	r2, r0
 800574e:	460b      	mov	r3, r1
 8005750:	4630      	mov	r0, r6
 8005752:	4639      	mov	r1, r7
 8005754:	f7fb f9c2 	bl	8000adc <__aeabi_dcmplt>
 8005758:	2800      	cmp	r0, #0
 800575a:	f43f af27 	beq.w	80055ac <_dtoa_r+0x47c>
 800575e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005760:	1e6b      	subs	r3, r5, #1
 8005762:	930c      	str	r3, [sp, #48]	; 0x30
 8005764:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005768:	2b30      	cmp	r3, #48	; 0x30
 800576a:	d0f8      	beq.n	800575e <_dtoa_r+0x62e>
 800576c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005770:	e04a      	b.n	8005808 <_dtoa_r+0x6d8>
 8005772:	bf00      	nop
 8005774:	08007790 	.word	0x08007790
 8005778:	08007768 	.word	0x08007768
 800577c:	3ff00000 	.word	0x3ff00000
 8005780:	40240000 	.word	0x40240000
 8005784:	401c0000 	.word	0x401c0000
 8005788:	40140000 	.word	0x40140000
 800578c:	3fe00000 	.word	0x3fe00000
 8005790:	4baf      	ldr	r3, [pc, #700]	; (8005a50 <_dtoa_r+0x920>)
 8005792:	f7fa ff31 	bl	80005f8 <__aeabi_dmul>
 8005796:	4606      	mov	r6, r0
 8005798:	460f      	mov	r7, r1
 800579a:	e7ac      	b.n	80056f6 <_dtoa_r+0x5c6>
 800579c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80057a0:	9d00      	ldr	r5, [sp, #0]
 80057a2:	4642      	mov	r2, r8
 80057a4:	464b      	mov	r3, r9
 80057a6:	4630      	mov	r0, r6
 80057a8:	4639      	mov	r1, r7
 80057aa:	f7fb f84f 	bl	800084c <__aeabi_ddiv>
 80057ae:	f7fb f9d3 	bl	8000b58 <__aeabi_d2iz>
 80057b2:	9002      	str	r0, [sp, #8]
 80057b4:	f7fa feb6 	bl	8000524 <__aeabi_i2d>
 80057b8:	4642      	mov	r2, r8
 80057ba:	464b      	mov	r3, r9
 80057bc:	f7fa ff1c 	bl	80005f8 <__aeabi_dmul>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4630      	mov	r0, r6
 80057c6:	4639      	mov	r1, r7
 80057c8:	f7fa fd5e 	bl	8000288 <__aeabi_dsub>
 80057cc:	9e02      	ldr	r6, [sp, #8]
 80057ce:	9f01      	ldr	r7, [sp, #4]
 80057d0:	3630      	adds	r6, #48	; 0x30
 80057d2:	f805 6b01 	strb.w	r6, [r5], #1
 80057d6:	9e00      	ldr	r6, [sp, #0]
 80057d8:	1bae      	subs	r6, r5, r6
 80057da:	42b7      	cmp	r7, r6
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	d137      	bne.n	8005852 <_dtoa_r+0x722>
 80057e2:	f7fa fd53 	bl	800028c <__adddf3>
 80057e6:	4642      	mov	r2, r8
 80057e8:	464b      	mov	r3, r9
 80057ea:	4606      	mov	r6, r0
 80057ec:	460f      	mov	r7, r1
 80057ee:	f7fb f993 	bl	8000b18 <__aeabi_dcmpgt>
 80057f2:	b9c8      	cbnz	r0, 8005828 <_dtoa_r+0x6f8>
 80057f4:	4642      	mov	r2, r8
 80057f6:	464b      	mov	r3, r9
 80057f8:	4630      	mov	r0, r6
 80057fa:	4639      	mov	r1, r7
 80057fc:	f7fb f964 	bl	8000ac8 <__aeabi_dcmpeq>
 8005800:	b110      	cbz	r0, 8005808 <_dtoa_r+0x6d8>
 8005802:	9b02      	ldr	r3, [sp, #8]
 8005804:	07d9      	lsls	r1, r3, #31
 8005806:	d40f      	bmi.n	8005828 <_dtoa_r+0x6f8>
 8005808:	4620      	mov	r0, r4
 800580a:	4659      	mov	r1, fp
 800580c:	f000 fcf6 	bl	80061fc <_Bfree>
 8005810:	2300      	movs	r3, #0
 8005812:	702b      	strb	r3, [r5, #0]
 8005814:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005816:	f10a 0001 	add.w	r0, sl, #1
 800581a:	6018      	str	r0, [r3, #0]
 800581c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800581e:	2b00      	cmp	r3, #0
 8005820:	f43f acd8 	beq.w	80051d4 <_dtoa_r+0xa4>
 8005824:	601d      	str	r5, [r3, #0]
 8005826:	e4d5      	b.n	80051d4 <_dtoa_r+0xa4>
 8005828:	f8cd a01c 	str.w	sl, [sp, #28]
 800582c:	462b      	mov	r3, r5
 800582e:	461d      	mov	r5, r3
 8005830:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005834:	2a39      	cmp	r2, #57	; 0x39
 8005836:	d108      	bne.n	800584a <_dtoa_r+0x71a>
 8005838:	9a00      	ldr	r2, [sp, #0]
 800583a:	429a      	cmp	r2, r3
 800583c:	d1f7      	bne.n	800582e <_dtoa_r+0x6fe>
 800583e:	9a07      	ldr	r2, [sp, #28]
 8005840:	9900      	ldr	r1, [sp, #0]
 8005842:	3201      	adds	r2, #1
 8005844:	9207      	str	r2, [sp, #28]
 8005846:	2230      	movs	r2, #48	; 0x30
 8005848:	700a      	strb	r2, [r1, #0]
 800584a:	781a      	ldrb	r2, [r3, #0]
 800584c:	3201      	adds	r2, #1
 800584e:	701a      	strb	r2, [r3, #0]
 8005850:	e78c      	b.n	800576c <_dtoa_r+0x63c>
 8005852:	4b7f      	ldr	r3, [pc, #508]	; (8005a50 <_dtoa_r+0x920>)
 8005854:	2200      	movs	r2, #0
 8005856:	f7fa fecf 	bl	80005f8 <__aeabi_dmul>
 800585a:	2200      	movs	r2, #0
 800585c:	2300      	movs	r3, #0
 800585e:	4606      	mov	r6, r0
 8005860:	460f      	mov	r7, r1
 8005862:	f7fb f931 	bl	8000ac8 <__aeabi_dcmpeq>
 8005866:	2800      	cmp	r0, #0
 8005868:	d09b      	beq.n	80057a2 <_dtoa_r+0x672>
 800586a:	e7cd      	b.n	8005808 <_dtoa_r+0x6d8>
 800586c:	9a08      	ldr	r2, [sp, #32]
 800586e:	2a00      	cmp	r2, #0
 8005870:	f000 80c4 	beq.w	80059fc <_dtoa_r+0x8cc>
 8005874:	9a05      	ldr	r2, [sp, #20]
 8005876:	2a01      	cmp	r2, #1
 8005878:	f300 80a8 	bgt.w	80059cc <_dtoa_r+0x89c>
 800587c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800587e:	2a00      	cmp	r2, #0
 8005880:	f000 80a0 	beq.w	80059c4 <_dtoa_r+0x894>
 8005884:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005888:	9e06      	ldr	r6, [sp, #24]
 800588a:	4645      	mov	r5, r8
 800588c:	9a04      	ldr	r2, [sp, #16]
 800588e:	2101      	movs	r1, #1
 8005890:	441a      	add	r2, r3
 8005892:	4620      	mov	r0, r4
 8005894:	4498      	add	r8, r3
 8005896:	9204      	str	r2, [sp, #16]
 8005898:	f000 fd6c 	bl	8006374 <__i2b>
 800589c:	4607      	mov	r7, r0
 800589e:	2d00      	cmp	r5, #0
 80058a0:	dd0b      	ble.n	80058ba <_dtoa_r+0x78a>
 80058a2:	9b04      	ldr	r3, [sp, #16]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	dd08      	ble.n	80058ba <_dtoa_r+0x78a>
 80058a8:	42ab      	cmp	r3, r5
 80058aa:	9a04      	ldr	r2, [sp, #16]
 80058ac:	bfa8      	it	ge
 80058ae:	462b      	movge	r3, r5
 80058b0:	eba8 0803 	sub.w	r8, r8, r3
 80058b4:	1aed      	subs	r5, r5, r3
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	9304      	str	r3, [sp, #16]
 80058ba:	9b06      	ldr	r3, [sp, #24]
 80058bc:	b1fb      	cbz	r3, 80058fe <_dtoa_r+0x7ce>
 80058be:	9b08      	ldr	r3, [sp, #32]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 809f 	beq.w	8005a04 <_dtoa_r+0x8d4>
 80058c6:	2e00      	cmp	r6, #0
 80058c8:	dd11      	ble.n	80058ee <_dtoa_r+0x7be>
 80058ca:	4639      	mov	r1, r7
 80058cc:	4632      	mov	r2, r6
 80058ce:	4620      	mov	r0, r4
 80058d0:	f000 fe0c 	bl	80064ec <__pow5mult>
 80058d4:	465a      	mov	r2, fp
 80058d6:	4601      	mov	r1, r0
 80058d8:	4607      	mov	r7, r0
 80058da:	4620      	mov	r0, r4
 80058dc:	f000 fd60 	bl	80063a0 <__multiply>
 80058e0:	4659      	mov	r1, fp
 80058e2:	9007      	str	r0, [sp, #28]
 80058e4:	4620      	mov	r0, r4
 80058e6:	f000 fc89 	bl	80061fc <_Bfree>
 80058ea:	9b07      	ldr	r3, [sp, #28]
 80058ec:	469b      	mov	fp, r3
 80058ee:	9b06      	ldr	r3, [sp, #24]
 80058f0:	1b9a      	subs	r2, r3, r6
 80058f2:	d004      	beq.n	80058fe <_dtoa_r+0x7ce>
 80058f4:	4659      	mov	r1, fp
 80058f6:	4620      	mov	r0, r4
 80058f8:	f000 fdf8 	bl	80064ec <__pow5mult>
 80058fc:	4683      	mov	fp, r0
 80058fe:	2101      	movs	r1, #1
 8005900:	4620      	mov	r0, r4
 8005902:	f000 fd37 	bl	8006374 <__i2b>
 8005906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005908:	2b00      	cmp	r3, #0
 800590a:	4606      	mov	r6, r0
 800590c:	dd7c      	ble.n	8005a08 <_dtoa_r+0x8d8>
 800590e:	461a      	mov	r2, r3
 8005910:	4601      	mov	r1, r0
 8005912:	4620      	mov	r0, r4
 8005914:	f000 fdea 	bl	80064ec <__pow5mult>
 8005918:	9b05      	ldr	r3, [sp, #20]
 800591a:	2b01      	cmp	r3, #1
 800591c:	4606      	mov	r6, r0
 800591e:	dd76      	ble.n	8005a0e <_dtoa_r+0x8de>
 8005920:	2300      	movs	r3, #0
 8005922:	9306      	str	r3, [sp, #24]
 8005924:	6933      	ldr	r3, [r6, #16]
 8005926:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800592a:	6918      	ldr	r0, [r3, #16]
 800592c:	f000 fcd2 	bl	80062d4 <__hi0bits>
 8005930:	f1c0 0020 	rsb	r0, r0, #32
 8005934:	9b04      	ldr	r3, [sp, #16]
 8005936:	4418      	add	r0, r3
 8005938:	f010 001f 	ands.w	r0, r0, #31
 800593c:	f000 8086 	beq.w	8005a4c <_dtoa_r+0x91c>
 8005940:	f1c0 0320 	rsb	r3, r0, #32
 8005944:	2b04      	cmp	r3, #4
 8005946:	dd7f      	ble.n	8005a48 <_dtoa_r+0x918>
 8005948:	f1c0 001c 	rsb	r0, r0, #28
 800594c:	9b04      	ldr	r3, [sp, #16]
 800594e:	4403      	add	r3, r0
 8005950:	4480      	add	r8, r0
 8005952:	4405      	add	r5, r0
 8005954:	9304      	str	r3, [sp, #16]
 8005956:	f1b8 0f00 	cmp.w	r8, #0
 800595a:	dd05      	ble.n	8005968 <_dtoa_r+0x838>
 800595c:	4659      	mov	r1, fp
 800595e:	4642      	mov	r2, r8
 8005960:	4620      	mov	r0, r4
 8005962:	f000 fe1d 	bl	80065a0 <__lshift>
 8005966:	4683      	mov	fp, r0
 8005968:	9b04      	ldr	r3, [sp, #16]
 800596a:	2b00      	cmp	r3, #0
 800596c:	dd05      	ble.n	800597a <_dtoa_r+0x84a>
 800596e:	4631      	mov	r1, r6
 8005970:	461a      	mov	r2, r3
 8005972:	4620      	mov	r0, r4
 8005974:	f000 fe14 	bl	80065a0 <__lshift>
 8005978:	4606      	mov	r6, r0
 800597a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800597c:	2b00      	cmp	r3, #0
 800597e:	d069      	beq.n	8005a54 <_dtoa_r+0x924>
 8005980:	4631      	mov	r1, r6
 8005982:	4658      	mov	r0, fp
 8005984:	f000 fe78 	bl	8006678 <__mcmp>
 8005988:	2800      	cmp	r0, #0
 800598a:	da63      	bge.n	8005a54 <_dtoa_r+0x924>
 800598c:	2300      	movs	r3, #0
 800598e:	4659      	mov	r1, fp
 8005990:	220a      	movs	r2, #10
 8005992:	4620      	mov	r0, r4
 8005994:	f000 fc54 	bl	8006240 <__multadd>
 8005998:	9b08      	ldr	r3, [sp, #32]
 800599a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800599e:	4683      	mov	fp, r0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	f000 818f 	beq.w	8005cc4 <_dtoa_r+0xb94>
 80059a6:	4639      	mov	r1, r7
 80059a8:	2300      	movs	r3, #0
 80059aa:	220a      	movs	r2, #10
 80059ac:	4620      	mov	r0, r4
 80059ae:	f000 fc47 	bl	8006240 <__multadd>
 80059b2:	f1b9 0f00 	cmp.w	r9, #0
 80059b6:	4607      	mov	r7, r0
 80059b8:	f300 808e 	bgt.w	8005ad8 <_dtoa_r+0x9a8>
 80059bc:	9b05      	ldr	r3, [sp, #20]
 80059be:	2b02      	cmp	r3, #2
 80059c0:	dc50      	bgt.n	8005a64 <_dtoa_r+0x934>
 80059c2:	e089      	b.n	8005ad8 <_dtoa_r+0x9a8>
 80059c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80059c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80059ca:	e75d      	b.n	8005888 <_dtoa_r+0x758>
 80059cc:	9b01      	ldr	r3, [sp, #4]
 80059ce:	1e5e      	subs	r6, r3, #1
 80059d0:	9b06      	ldr	r3, [sp, #24]
 80059d2:	42b3      	cmp	r3, r6
 80059d4:	bfbf      	itttt	lt
 80059d6:	9b06      	ldrlt	r3, [sp, #24]
 80059d8:	9606      	strlt	r6, [sp, #24]
 80059da:	1af2      	sublt	r2, r6, r3
 80059dc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80059de:	bfb6      	itet	lt
 80059e0:	189b      	addlt	r3, r3, r2
 80059e2:	1b9e      	subge	r6, r3, r6
 80059e4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80059e6:	9b01      	ldr	r3, [sp, #4]
 80059e8:	bfb8      	it	lt
 80059ea:	2600      	movlt	r6, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	bfb5      	itete	lt
 80059f0:	eba8 0503 	sublt.w	r5, r8, r3
 80059f4:	9b01      	ldrge	r3, [sp, #4]
 80059f6:	2300      	movlt	r3, #0
 80059f8:	4645      	movge	r5, r8
 80059fa:	e747      	b.n	800588c <_dtoa_r+0x75c>
 80059fc:	9e06      	ldr	r6, [sp, #24]
 80059fe:	9f08      	ldr	r7, [sp, #32]
 8005a00:	4645      	mov	r5, r8
 8005a02:	e74c      	b.n	800589e <_dtoa_r+0x76e>
 8005a04:	9a06      	ldr	r2, [sp, #24]
 8005a06:	e775      	b.n	80058f4 <_dtoa_r+0x7c4>
 8005a08:	9b05      	ldr	r3, [sp, #20]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	dc18      	bgt.n	8005a40 <_dtoa_r+0x910>
 8005a0e:	9b02      	ldr	r3, [sp, #8]
 8005a10:	b9b3      	cbnz	r3, 8005a40 <_dtoa_r+0x910>
 8005a12:	9b03      	ldr	r3, [sp, #12]
 8005a14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a18:	b9a3      	cbnz	r3, 8005a44 <_dtoa_r+0x914>
 8005a1a:	9b03      	ldr	r3, [sp, #12]
 8005a1c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a20:	0d1b      	lsrs	r3, r3, #20
 8005a22:	051b      	lsls	r3, r3, #20
 8005a24:	b12b      	cbz	r3, 8005a32 <_dtoa_r+0x902>
 8005a26:	9b04      	ldr	r3, [sp, #16]
 8005a28:	3301      	adds	r3, #1
 8005a2a:	9304      	str	r3, [sp, #16]
 8005a2c:	f108 0801 	add.w	r8, r8, #1
 8005a30:	2301      	movs	r3, #1
 8005a32:	9306      	str	r3, [sp, #24]
 8005a34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f47f af74 	bne.w	8005924 <_dtoa_r+0x7f4>
 8005a3c:	2001      	movs	r0, #1
 8005a3e:	e779      	b.n	8005934 <_dtoa_r+0x804>
 8005a40:	2300      	movs	r3, #0
 8005a42:	e7f6      	b.n	8005a32 <_dtoa_r+0x902>
 8005a44:	9b02      	ldr	r3, [sp, #8]
 8005a46:	e7f4      	b.n	8005a32 <_dtoa_r+0x902>
 8005a48:	d085      	beq.n	8005956 <_dtoa_r+0x826>
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	301c      	adds	r0, #28
 8005a4e:	e77d      	b.n	800594c <_dtoa_r+0x81c>
 8005a50:	40240000 	.word	0x40240000
 8005a54:	9b01      	ldr	r3, [sp, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	dc38      	bgt.n	8005acc <_dtoa_r+0x99c>
 8005a5a:	9b05      	ldr	r3, [sp, #20]
 8005a5c:	2b02      	cmp	r3, #2
 8005a5e:	dd35      	ble.n	8005acc <_dtoa_r+0x99c>
 8005a60:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005a64:	f1b9 0f00 	cmp.w	r9, #0
 8005a68:	d10d      	bne.n	8005a86 <_dtoa_r+0x956>
 8005a6a:	4631      	mov	r1, r6
 8005a6c:	464b      	mov	r3, r9
 8005a6e:	2205      	movs	r2, #5
 8005a70:	4620      	mov	r0, r4
 8005a72:	f000 fbe5 	bl	8006240 <__multadd>
 8005a76:	4601      	mov	r1, r0
 8005a78:	4606      	mov	r6, r0
 8005a7a:	4658      	mov	r0, fp
 8005a7c:	f000 fdfc 	bl	8006678 <__mcmp>
 8005a80:	2800      	cmp	r0, #0
 8005a82:	f73f adbd 	bgt.w	8005600 <_dtoa_r+0x4d0>
 8005a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a88:	9d00      	ldr	r5, [sp, #0]
 8005a8a:	ea6f 0a03 	mvn.w	sl, r3
 8005a8e:	f04f 0800 	mov.w	r8, #0
 8005a92:	4631      	mov	r1, r6
 8005a94:	4620      	mov	r0, r4
 8005a96:	f000 fbb1 	bl	80061fc <_Bfree>
 8005a9a:	2f00      	cmp	r7, #0
 8005a9c:	f43f aeb4 	beq.w	8005808 <_dtoa_r+0x6d8>
 8005aa0:	f1b8 0f00 	cmp.w	r8, #0
 8005aa4:	d005      	beq.n	8005ab2 <_dtoa_r+0x982>
 8005aa6:	45b8      	cmp	r8, r7
 8005aa8:	d003      	beq.n	8005ab2 <_dtoa_r+0x982>
 8005aaa:	4641      	mov	r1, r8
 8005aac:	4620      	mov	r0, r4
 8005aae:	f000 fba5 	bl	80061fc <_Bfree>
 8005ab2:	4639      	mov	r1, r7
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	f000 fba1 	bl	80061fc <_Bfree>
 8005aba:	e6a5      	b.n	8005808 <_dtoa_r+0x6d8>
 8005abc:	2600      	movs	r6, #0
 8005abe:	4637      	mov	r7, r6
 8005ac0:	e7e1      	b.n	8005a86 <_dtoa_r+0x956>
 8005ac2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005ac4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005ac8:	4637      	mov	r7, r6
 8005aca:	e599      	b.n	8005600 <_dtoa_r+0x4d0>
 8005acc:	9b08      	ldr	r3, [sp, #32]
 8005ace:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f000 80fd 	beq.w	8005cd2 <_dtoa_r+0xba2>
 8005ad8:	2d00      	cmp	r5, #0
 8005ada:	dd05      	ble.n	8005ae8 <_dtoa_r+0x9b8>
 8005adc:	4639      	mov	r1, r7
 8005ade:	462a      	mov	r2, r5
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	f000 fd5d 	bl	80065a0 <__lshift>
 8005ae6:	4607      	mov	r7, r0
 8005ae8:	9b06      	ldr	r3, [sp, #24]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d05c      	beq.n	8005ba8 <_dtoa_r+0xa78>
 8005aee:	6879      	ldr	r1, [r7, #4]
 8005af0:	4620      	mov	r0, r4
 8005af2:	f000 fb43 	bl	800617c <_Balloc>
 8005af6:	4605      	mov	r5, r0
 8005af8:	b928      	cbnz	r0, 8005b06 <_dtoa_r+0x9d6>
 8005afa:	4b80      	ldr	r3, [pc, #512]	; (8005cfc <_dtoa_r+0xbcc>)
 8005afc:	4602      	mov	r2, r0
 8005afe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005b02:	f7ff bb2e 	b.w	8005162 <_dtoa_r+0x32>
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	3202      	adds	r2, #2
 8005b0a:	0092      	lsls	r2, r2, #2
 8005b0c:	f107 010c 	add.w	r1, r7, #12
 8005b10:	300c      	adds	r0, #12
 8005b12:	f000 fb25 	bl	8006160 <memcpy>
 8005b16:	2201      	movs	r2, #1
 8005b18:	4629      	mov	r1, r5
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f000 fd40 	bl	80065a0 <__lshift>
 8005b20:	9b00      	ldr	r3, [sp, #0]
 8005b22:	3301      	adds	r3, #1
 8005b24:	9301      	str	r3, [sp, #4]
 8005b26:	9b00      	ldr	r3, [sp, #0]
 8005b28:	444b      	add	r3, r9
 8005b2a:	9307      	str	r3, [sp, #28]
 8005b2c:	9b02      	ldr	r3, [sp, #8]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	46b8      	mov	r8, r7
 8005b34:	9306      	str	r3, [sp, #24]
 8005b36:	4607      	mov	r7, r0
 8005b38:	9b01      	ldr	r3, [sp, #4]
 8005b3a:	4631      	mov	r1, r6
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	4658      	mov	r0, fp
 8005b40:	9302      	str	r3, [sp, #8]
 8005b42:	f7ff fa67 	bl	8005014 <quorem>
 8005b46:	4603      	mov	r3, r0
 8005b48:	3330      	adds	r3, #48	; 0x30
 8005b4a:	9004      	str	r0, [sp, #16]
 8005b4c:	4641      	mov	r1, r8
 8005b4e:	4658      	mov	r0, fp
 8005b50:	9308      	str	r3, [sp, #32]
 8005b52:	f000 fd91 	bl	8006678 <__mcmp>
 8005b56:	463a      	mov	r2, r7
 8005b58:	4681      	mov	r9, r0
 8005b5a:	4631      	mov	r1, r6
 8005b5c:	4620      	mov	r0, r4
 8005b5e:	f000 fda7 	bl	80066b0 <__mdiff>
 8005b62:	68c2      	ldr	r2, [r0, #12]
 8005b64:	9b08      	ldr	r3, [sp, #32]
 8005b66:	4605      	mov	r5, r0
 8005b68:	bb02      	cbnz	r2, 8005bac <_dtoa_r+0xa7c>
 8005b6a:	4601      	mov	r1, r0
 8005b6c:	4658      	mov	r0, fp
 8005b6e:	f000 fd83 	bl	8006678 <__mcmp>
 8005b72:	9b08      	ldr	r3, [sp, #32]
 8005b74:	4602      	mov	r2, r0
 8005b76:	4629      	mov	r1, r5
 8005b78:	4620      	mov	r0, r4
 8005b7a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005b7e:	f000 fb3d 	bl	80061fc <_Bfree>
 8005b82:	9b05      	ldr	r3, [sp, #20]
 8005b84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b86:	9d01      	ldr	r5, [sp, #4]
 8005b88:	ea43 0102 	orr.w	r1, r3, r2
 8005b8c:	9b06      	ldr	r3, [sp, #24]
 8005b8e:	430b      	orrs	r3, r1
 8005b90:	9b08      	ldr	r3, [sp, #32]
 8005b92:	d10d      	bne.n	8005bb0 <_dtoa_r+0xa80>
 8005b94:	2b39      	cmp	r3, #57	; 0x39
 8005b96:	d029      	beq.n	8005bec <_dtoa_r+0xabc>
 8005b98:	f1b9 0f00 	cmp.w	r9, #0
 8005b9c:	dd01      	ble.n	8005ba2 <_dtoa_r+0xa72>
 8005b9e:	9b04      	ldr	r3, [sp, #16]
 8005ba0:	3331      	adds	r3, #49	; 0x31
 8005ba2:	9a02      	ldr	r2, [sp, #8]
 8005ba4:	7013      	strb	r3, [r2, #0]
 8005ba6:	e774      	b.n	8005a92 <_dtoa_r+0x962>
 8005ba8:	4638      	mov	r0, r7
 8005baa:	e7b9      	b.n	8005b20 <_dtoa_r+0x9f0>
 8005bac:	2201      	movs	r2, #1
 8005bae:	e7e2      	b.n	8005b76 <_dtoa_r+0xa46>
 8005bb0:	f1b9 0f00 	cmp.w	r9, #0
 8005bb4:	db06      	blt.n	8005bc4 <_dtoa_r+0xa94>
 8005bb6:	9905      	ldr	r1, [sp, #20]
 8005bb8:	ea41 0909 	orr.w	r9, r1, r9
 8005bbc:	9906      	ldr	r1, [sp, #24]
 8005bbe:	ea59 0101 	orrs.w	r1, r9, r1
 8005bc2:	d120      	bne.n	8005c06 <_dtoa_r+0xad6>
 8005bc4:	2a00      	cmp	r2, #0
 8005bc6:	ddec      	ble.n	8005ba2 <_dtoa_r+0xa72>
 8005bc8:	4659      	mov	r1, fp
 8005bca:	2201      	movs	r2, #1
 8005bcc:	4620      	mov	r0, r4
 8005bce:	9301      	str	r3, [sp, #4]
 8005bd0:	f000 fce6 	bl	80065a0 <__lshift>
 8005bd4:	4631      	mov	r1, r6
 8005bd6:	4683      	mov	fp, r0
 8005bd8:	f000 fd4e 	bl	8006678 <__mcmp>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	9b01      	ldr	r3, [sp, #4]
 8005be0:	dc02      	bgt.n	8005be8 <_dtoa_r+0xab8>
 8005be2:	d1de      	bne.n	8005ba2 <_dtoa_r+0xa72>
 8005be4:	07da      	lsls	r2, r3, #31
 8005be6:	d5dc      	bpl.n	8005ba2 <_dtoa_r+0xa72>
 8005be8:	2b39      	cmp	r3, #57	; 0x39
 8005bea:	d1d8      	bne.n	8005b9e <_dtoa_r+0xa6e>
 8005bec:	9a02      	ldr	r2, [sp, #8]
 8005bee:	2339      	movs	r3, #57	; 0x39
 8005bf0:	7013      	strb	r3, [r2, #0]
 8005bf2:	462b      	mov	r3, r5
 8005bf4:	461d      	mov	r5, r3
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005bfc:	2a39      	cmp	r2, #57	; 0x39
 8005bfe:	d050      	beq.n	8005ca2 <_dtoa_r+0xb72>
 8005c00:	3201      	adds	r2, #1
 8005c02:	701a      	strb	r2, [r3, #0]
 8005c04:	e745      	b.n	8005a92 <_dtoa_r+0x962>
 8005c06:	2a00      	cmp	r2, #0
 8005c08:	dd03      	ble.n	8005c12 <_dtoa_r+0xae2>
 8005c0a:	2b39      	cmp	r3, #57	; 0x39
 8005c0c:	d0ee      	beq.n	8005bec <_dtoa_r+0xabc>
 8005c0e:	3301      	adds	r3, #1
 8005c10:	e7c7      	b.n	8005ba2 <_dtoa_r+0xa72>
 8005c12:	9a01      	ldr	r2, [sp, #4]
 8005c14:	9907      	ldr	r1, [sp, #28]
 8005c16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c1a:	428a      	cmp	r2, r1
 8005c1c:	d02a      	beq.n	8005c74 <_dtoa_r+0xb44>
 8005c1e:	4659      	mov	r1, fp
 8005c20:	2300      	movs	r3, #0
 8005c22:	220a      	movs	r2, #10
 8005c24:	4620      	mov	r0, r4
 8005c26:	f000 fb0b 	bl	8006240 <__multadd>
 8005c2a:	45b8      	cmp	r8, r7
 8005c2c:	4683      	mov	fp, r0
 8005c2e:	f04f 0300 	mov.w	r3, #0
 8005c32:	f04f 020a 	mov.w	r2, #10
 8005c36:	4641      	mov	r1, r8
 8005c38:	4620      	mov	r0, r4
 8005c3a:	d107      	bne.n	8005c4c <_dtoa_r+0xb1c>
 8005c3c:	f000 fb00 	bl	8006240 <__multadd>
 8005c40:	4680      	mov	r8, r0
 8005c42:	4607      	mov	r7, r0
 8005c44:	9b01      	ldr	r3, [sp, #4]
 8005c46:	3301      	adds	r3, #1
 8005c48:	9301      	str	r3, [sp, #4]
 8005c4a:	e775      	b.n	8005b38 <_dtoa_r+0xa08>
 8005c4c:	f000 faf8 	bl	8006240 <__multadd>
 8005c50:	4639      	mov	r1, r7
 8005c52:	4680      	mov	r8, r0
 8005c54:	2300      	movs	r3, #0
 8005c56:	220a      	movs	r2, #10
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f000 faf1 	bl	8006240 <__multadd>
 8005c5e:	4607      	mov	r7, r0
 8005c60:	e7f0      	b.n	8005c44 <_dtoa_r+0xb14>
 8005c62:	f1b9 0f00 	cmp.w	r9, #0
 8005c66:	9a00      	ldr	r2, [sp, #0]
 8005c68:	bfcc      	ite	gt
 8005c6a:	464d      	movgt	r5, r9
 8005c6c:	2501      	movle	r5, #1
 8005c6e:	4415      	add	r5, r2
 8005c70:	f04f 0800 	mov.w	r8, #0
 8005c74:	4659      	mov	r1, fp
 8005c76:	2201      	movs	r2, #1
 8005c78:	4620      	mov	r0, r4
 8005c7a:	9301      	str	r3, [sp, #4]
 8005c7c:	f000 fc90 	bl	80065a0 <__lshift>
 8005c80:	4631      	mov	r1, r6
 8005c82:	4683      	mov	fp, r0
 8005c84:	f000 fcf8 	bl	8006678 <__mcmp>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	dcb2      	bgt.n	8005bf2 <_dtoa_r+0xac2>
 8005c8c:	d102      	bne.n	8005c94 <_dtoa_r+0xb64>
 8005c8e:	9b01      	ldr	r3, [sp, #4]
 8005c90:	07db      	lsls	r3, r3, #31
 8005c92:	d4ae      	bmi.n	8005bf2 <_dtoa_r+0xac2>
 8005c94:	462b      	mov	r3, r5
 8005c96:	461d      	mov	r5, r3
 8005c98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c9c:	2a30      	cmp	r2, #48	; 0x30
 8005c9e:	d0fa      	beq.n	8005c96 <_dtoa_r+0xb66>
 8005ca0:	e6f7      	b.n	8005a92 <_dtoa_r+0x962>
 8005ca2:	9a00      	ldr	r2, [sp, #0]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d1a5      	bne.n	8005bf4 <_dtoa_r+0xac4>
 8005ca8:	f10a 0a01 	add.w	sl, sl, #1
 8005cac:	2331      	movs	r3, #49	; 0x31
 8005cae:	e779      	b.n	8005ba4 <_dtoa_r+0xa74>
 8005cb0:	4b13      	ldr	r3, [pc, #76]	; (8005d00 <_dtoa_r+0xbd0>)
 8005cb2:	f7ff baaf 	b.w	8005214 <_dtoa_r+0xe4>
 8005cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	f47f aa86 	bne.w	80051ca <_dtoa_r+0x9a>
 8005cbe:	4b11      	ldr	r3, [pc, #68]	; (8005d04 <_dtoa_r+0xbd4>)
 8005cc0:	f7ff baa8 	b.w	8005214 <_dtoa_r+0xe4>
 8005cc4:	f1b9 0f00 	cmp.w	r9, #0
 8005cc8:	dc03      	bgt.n	8005cd2 <_dtoa_r+0xba2>
 8005cca:	9b05      	ldr	r3, [sp, #20]
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	f73f aec9 	bgt.w	8005a64 <_dtoa_r+0x934>
 8005cd2:	9d00      	ldr	r5, [sp, #0]
 8005cd4:	4631      	mov	r1, r6
 8005cd6:	4658      	mov	r0, fp
 8005cd8:	f7ff f99c 	bl	8005014 <quorem>
 8005cdc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005ce0:	f805 3b01 	strb.w	r3, [r5], #1
 8005ce4:	9a00      	ldr	r2, [sp, #0]
 8005ce6:	1aaa      	subs	r2, r5, r2
 8005ce8:	4591      	cmp	r9, r2
 8005cea:	ddba      	ble.n	8005c62 <_dtoa_r+0xb32>
 8005cec:	4659      	mov	r1, fp
 8005cee:	2300      	movs	r3, #0
 8005cf0:	220a      	movs	r2, #10
 8005cf2:	4620      	mov	r0, r4
 8005cf4:	f000 faa4 	bl	8006240 <__multadd>
 8005cf8:	4683      	mov	fp, r0
 8005cfa:	e7eb      	b.n	8005cd4 <_dtoa_r+0xba4>
 8005cfc:	08007697 	.word	0x08007697
 8005d00:	080075f0 	.word	0x080075f0
 8005d04:	08007614 	.word	0x08007614

08005d08 <__sflush_r>:
 8005d08:	898a      	ldrh	r2, [r1, #12]
 8005d0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d0e:	4605      	mov	r5, r0
 8005d10:	0710      	lsls	r0, r2, #28
 8005d12:	460c      	mov	r4, r1
 8005d14:	d458      	bmi.n	8005dc8 <__sflush_r+0xc0>
 8005d16:	684b      	ldr	r3, [r1, #4]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	dc05      	bgt.n	8005d28 <__sflush_r+0x20>
 8005d1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	dc02      	bgt.n	8005d28 <__sflush_r+0x20>
 8005d22:	2000      	movs	r0, #0
 8005d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d2a:	2e00      	cmp	r6, #0
 8005d2c:	d0f9      	beq.n	8005d22 <__sflush_r+0x1a>
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005d34:	682f      	ldr	r7, [r5, #0]
 8005d36:	602b      	str	r3, [r5, #0]
 8005d38:	d032      	beq.n	8005da0 <__sflush_r+0x98>
 8005d3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005d3c:	89a3      	ldrh	r3, [r4, #12]
 8005d3e:	075a      	lsls	r2, r3, #29
 8005d40:	d505      	bpl.n	8005d4e <__sflush_r+0x46>
 8005d42:	6863      	ldr	r3, [r4, #4]
 8005d44:	1ac0      	subs	r0, r0, r3
 8005d46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005d48:	b10b      	cbz	r3, 8005d4e <__sflush_r+0x46>
 8005d4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005d4c:	1ac0      	subs	r0, r0, r3
 8005d4e:	2300      	movs	r3, #0
 8005d50:	4602      	mov	r2, r0
 8005d52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005d54:	6a21      	ldr	r1, [r4, #32]
 8005d56:	4628      	mov	r0, r5
 8005d58:	47b0      	blx	r6
 8005d5a:	1c43      	adds	r3, r0, #1
 8005d5c:	89a3      	ldrh	r3, [r4, #12]
 8005d5e:	d106      	bne.n	8005d6e <__sflush_r+0x66>
 8005d60:	6829      	ldr	r1, [r5, #0]
 8005d62:	291d      	cmp	r1, #29
 8005d64:	d82c      	bhi.n	8005dc0 <__sflush_r+0xb8>
 8005d66:	4a2a      	ldr	r2, [pc, #168]	; (8005e10 <__sflush_r+0x108>)
 8005d68:	40ca      	lsrs	r2, r1
 8005d6a:	07d6      	lsls	r6, r2, #31
 8005d6c:	d528      	bpl.n	8005dc0 <__sflush_r+0xb8>
 8005d6e:	2200      	movs	r2, #0
 8005d70:	6062      	str	r2, [r4, #4]
 8005d72:	04d9      	lsls	r1, r3, #19
 8005d74:	6922      	ldr	r2, [r4, #16]
 8005d76:	6022      	str	r2, [r4, #0]
 8005d78:	d504      	bpl.n	8005d84 <__sflush_r+0x7c>
 8005d7a:	1c42      	adds	r2, r0, #1
 8005d7c:	d101      	bne.n	8005d82 <__sflush_r+0x7a>
 8005d7e:	682b      	ldr	r3, [r5, #0]
 8005d80:	b903      	cbnz	r3, 8005d84 <__sflush_r+0x7c>
 8005d82:	6560      	str	r0, [r4, #84]	; 0x54
 8005d84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d86:	602f      	str	r7, [r5, #0]
 8005d88:	2900      	cmp	r1, #0
 8005d8a:	d0ca      	beq.n	8005d22 <__sflush_r+0x1a>
 8005d8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d90:	4299      	cmp	r1, r3
 8005d92:	d002      	beq.n	8005d9a <__sflush_r+0x92>
 8005d94:	4628      	mov	r0, r5
 8005d96:	f000 fd7f 	bl	8006898 <_free_r>
 8005d9a:	2000      	movs	r0, #0
 8005d9c:	6360      	str	r0, [r4, #52]	; 0x34
 8005d9e:	e7c1      	b.n	8005d24 <__sflush_r+0x1c>
 8005da0:	6a21      	ldr	r1, [r4, #32]
 8005da2:	2301      	movs	r3, #1
 8005da4:	4628      	mov	r0, r5
 8005da6:	47b0      	blx	r6
 8005da8:	1c41      	adds	r1, r0, #1
 8005daa:	d1c7      	bne.n	8005d3c <__sflush_r+0x34>
 8005dac:	682b      	ldr	r3, [r5, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d0c4      	beq.n	8005d3c <__sflush_r+0x34>
 8005db2:	2b1d      	cmp	r3, #29
 8005db4:	d001      	beq.n	8005dba <__sflush_r+0xb2>
 8005db6:	2b16      	cmp	r3, #22
 8005db8:	d101      	bne.n	8005dbe <__sflush_r+0xb6>
 8005dba:	602f      	str	r7, [r5, #0]
 8005dbc:	e7b1      	b.n	8005d22 <__sflush_r+0x1a>
 8005dbe:	89a3      	ldrh	r3, [r4, #12]
 8005dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dc4:	81a3      	strh	r3, [r4, #12]
 8005dc6:	e7ad      	b.n	8005d24 <__sflush_r+0x1c>
 8005dc8:	690f      	ldr	r7, [r1, #16]
 8005dca:	2f00      	cmp	r7, #0
 8005dcc:	d0a9      	beq.n	8005d22 <__sflush_r+0x1a>
 8005dce:	0793      	lsls	r3, r2, #30
 8005dd0:	680e      	ldr	r6, [r1, #0]
 8005dd2:	bf08      	it	eq
 8005dd4:	694b      	ldreq	r3, [r1, #20]
 8005dd6:	600f      	str	r7, [r1, #0]
 8005dd8:	bf18      	it	ne
 8005dda:	2300      	movne	r3, #0
 8005ddc:	eba6 0807 	sub.w	r8, r6, r7
 8005de0:	608b      	str	r3, [r1, #8]
 8005de2:	f1b8 0f00 	cmp.w	r8, #0
 8005de6:	dd9c      	ble.n	8005d22 <__sflush_r+0x1a>
 8005de8:	6a21      	ldr	r1, [r4, #32]
 8005dea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005dec:	4643      	mov	r3, r8
 8005dee:	463a      	mov	r2, r7
 8005df0:	4628      	mov	r0, r5
 8005df2:	47b0      	blx	r6
 8005df4:	2800      	cmp	r0, #0
 8005df6:	dc06      	bgt.n	8005e06 <__sflush_r+0xfe>
 8005df8:	89a3      	ldrh	r3, [r4, #12]
 8005dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005dfe:	81a3      	strh	r3, [r4, #12]
 8005e00:	f04f 30ff 	mov.w	r0, #4294967295
 8005e04:	e78e      	b.n	8005d24 <__sflush_r+0x1c>
 8005e06:	4407      	add	r7, r0
 8005e08:	eba8 0800 	sub.w	r8, r8, r0
 8005e0c:	e7e9      	b.n	8005de2 <__sflush_r+0xda>
 8005e0e:	bf00      	nop
 8005e10:	20400001 	.word	0x20400001

08005e14 <_fflush_r>:
 8005e14:	b538      	push	{r3, r4, r5, lr}
 8005e16:	690b      	ldr	r3, [r1, #16]
 8005e18:	4605      	mov	r5, r0
 8005e1a:	460c      	mov	r4, r1
 8005e1c:	b913      	cbnz	r3, 8005e24 <_fflush_r+0x10>
 8005e1e:	2500      	movs	r5, #0
 8005e20:	4628      	mov	r0, r5
 8005e22:	bd38      	pop	{r3, r4, r5, pc}
 8005e24:	b118      	cbz	r0, 8005e2e <_fflush_r+0x1a>
 8005e26:	6983      	ldr	r3, [r0, #24]
 8005e28:	b90b      	cbnz	r3, 8005e2e <_fflush_r+0x1a>
 8005e2a:	f000 f887 	bl	8005f3c <__sinit>
 8005e2e:	4b14      	ldr	r3, [pc, #80]	; (8005e80 <_fflush_r+0x6c>)
 8005e30:	429c      	cmp	r4, r3
 8005e32:	d11b      	bne.n	8005e6c <_fflush_r+0x58>
 8005e34:	686c      	ldr	r4, [r5, #4]
 8005e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d0ef      	beq.n	8005e1e <_fflush_r+0xa>
 8005e3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005e40:	07d0      	lsls	r0, r2, #31
 8005e42:	d404      	bmi.n	8005e4e <_fflush_r+0x3a>
 8005e44:	0599      	lsls	r1, r3, #22
 8005e46:	d402      	bmi.n	8005e4e <_fflush_r+0x3a>
 8005e48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e4a:	f000 f91a 	bl	8006082 <__retarget_lock_acquire_recursive>
 8005e4e:	4628      	mov	r0, r5
 8005e50:	4621      	mov	r1, r4
 8005e52:	f7ff ff59 	bl	8005d08 <__sflush_r>
 8005e56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e58:	07da      	lsls	r2, r3, #31
 8005e5a:	4605      	mov	r5, r0
 8005e5c:	d4e0      	bmi.n	8005e20 <_fflush_r+0xc>
 8005e5e:	89a3      	ldrh	r3, [r4, #12]
 8005e60:	059b      	lsls	r3, r3, #22
 8005e62:	d4dd      	bmi.n	8005e20 <_fflush_r+0xc>
 8005e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e66:	f000 f90d 	bl	8006084 <__retarget_lock_release_recursive>
 8005e6a:	e7d9      	b.n	8005e20 <_fflush_r+0xc>
 8005e6c:	4b05      	ldr	r3, [pc, #20]	; (8005e84 <_fflush_r+0x70>)
 8005e6e:	429c      	cmp	r4, r3
 8005e70:	d101      	bne.n	8005e76 <_fflush_r+0x62>
 8005e72:	68ac      	ldr	r4, [r5, #8]
 8005e74:	e7df      	b.n	8005e36 <_fflush_r+0x22>
 8005e76:	4b04      	ldr	r3, [pc, #16]	; (8005e88 <_fflush_r+0x74>)
 8005e78:	429c      	cmp	r4, r3
 8005e7a:	bf08      	it	eq
 8005e7c:	68ec      	ldreq	r4, [r5, #12]
 8005e7e:	e7da      	b.n	8005e36 <_fflush_r+0x22>
 8005e80:	080076c8 	.word	0x080076c8
 8005e84:	080076e8 	.word	0x080076e8
 8005e88:	080076a8 	.word	0x080076a8

08005e8c <std>:
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	4604      	mov	r4, r0
 8005e92:	e9c0 3300 	strd	r3, r3, [r0]
 8005e96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e9a:	6083      	str	r3, [r0, #8]
 8005e9c:	8181      	strh	r1, [r0, #12]
 8005e9e:	6643      	str	r3, [r0, #100]	; 0x64
 8005ea0:	81c2      	strh	r2, [r0, #14]
 8005ea2:	6183      	str	r3, [r0, #24]
 8005ea4:	4619      	mov	r1, r3
 8005ea6:	2208      	movs	r2, #8
 8005ea8:	305c      	adds	r0, #92	; 0x5c
 8005eaa:	f7fe fb63 	bl	8004574 <memset>
 8005eae:	4b05      	ldr	r3, [pc, #20]	; (8005ec4 <std+0x38>)
 8005eb0:	6263      	str	r3, [r4, #36]	; 0x24
 8005eb2:	4b05      	ldr	r3, [pc, #20]	; (8005ec8 <std+0x3c>)
 8005eb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005eb6:	4b05      	ldr	r3, [pc, #20]	; (8005ecc <std+0x40>)
 8005eb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005eba:	4b05      	ldr	r3, [pc, #20]	; (8005ed0 <std+0x44>)
 8005ebc:	6224      	str	r4, [r4, #32]
 8005ebe:	6323      	str	r3, [r4, #48]	; 0x30
 8005ec0:	bd10      	pop	{r4, pc}
 8005ec2:	bf00      	nop
 8005ec4:	08006cc1 	.word	0x08006cc1
 8005ec8:	08006ce3 	.word	0x08006ce3
 8005ecc:	08006d1b 	.word	0x08006d1b
 8005ed0:	08006d3f 	.word	0x08006d3f

08005ed4 <_cleanup_r>:
 8005ed4:	4901      	ldr	r1, [pc, #4]	; (8005edc <_cleanup_r+0x8>)
 8005ed6:	f000 b8af 	b.w	8006038 <_fwalk_reent>
 8005eda:	bf00      	nop
 8005edc:	08005e15 	.word	0x08005e15

08005ee0 <__sfmoreglue>:
 8005ee0:	b570      	push	{r4, r5, r6, lr}
 8005ee2:	1e4a      	subs	r2, r1, #1
 8005ee4:	2568      	movs	r5, #104	; 0x68
 8005ee6:	4355      	muls	r5, r2
 8005ee8:	460e      	mov	r6, r1
 8005eea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005eee:	f000 fd23 	bl	8006938 <_malloc_r>
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	b140      	cbz	r0, 8005f08 <__sfmoreglue+0x28>
 8005ef6:	2100      	movs	r1, #0
 8005ef8:	e9c0 1600 	strd	r1, r6, [r0]
 8005efc:	300c      	adds	r0, #12
 8005efe:	60a0      	str	r0, [r4, #8]
 8005f00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005f04:	f7fe fb36 	bl	8004574 <memset>
 8005f08:	4620      	mov	r0, r4
 8005f0a:	bd70      	pop	{r4, r5, r6, pc}

08005f0c <__sfp_lock_acquire>:
 8005f0c:	4801      	ldr	r0, [pc, #4]	; (8005f14 <__sfp_lock_acquire+0x8>)
 8005f0e:	f000 b8b8 	b.w	8006082 <__retarget_lock_acquire_recursive>
 8005f12:	bf00      	nop
 8005f14:	20000fc8 	.word	0x20000fc8

08005f18 <__sfp_lock_release>:
 8005f18:	4801      	ldr	r0, [pc, #4]	; (8005f20 <__sfp_lock_release+0x8>)
 8005f1a:	f000 b8b3 	b.w	8006084 <__retarget_lock_release_recursive>
 8005f1e:	bf00      	nop
 8005f20:	20000fc8 	.word	0x20000fc8

08005f24 <__sinit_lock_acquire>:
 8005f24:	4801      	ldr	r0, [pc, #4]	; (8005f2c <__sinit_lock_acquire+0x8>)
 8005f26:	f000 b8ac 	b.w	8006082 <__retarget_lock_acquire_recursive>
 8005f2a:	bf00      	nop
 8005f2c:	20000fc3 	.word	0x20000fc3

08005f30 <__sinit_lock_release>:
 8005f30:	4801      	ldr	r0, [pc, #4]	; (8005f38 <__sinit_lock_release+0x8>)
 8005f32:	f000 b8a7 	b.w	8006084 <__retarget_lock_release_recursive>
 8005f36:	bf00      	nop
 8005f38:	20000fc3 	.word	0x20000fc3

08005f3c <__sinit>:
 8005f3c:	b510      	push	{r4, lr}
 8005f3e:	4604      	mov	r4, r0
 8005f40:	f7ff fff0 	bl	8005f24 <__sinit_lock_acquire>
 8005f44:	69a3      	ldr	r3, [r4, #24]
 8005f46:	b11b      	cbz	r3, 8005f50 <__sinit+0x14>
 8005f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f4c:	f7ff bff0 	b.w	8005f30 <__sinit_lock_release>
 8005f50:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005f54:	6523      	str	r3, [r4, #80]	; 0x50
 8005f56:	4b13      	ldr	r3, [pc, #76]	; (8005fa4 <__sinit+0x68>)
 8005f58:	4a13      	ldr	r2, [pc, #76]	; (8005fa8 <__sinit+0x6c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	62a2      	str	r2, [r4, #40]	; 0x28
 8005f5e:	42a3      	cmp	r3, r4
 8005f60:	bf04      	itt	eq
 8005f62:	2301      	moveq	r3, #1
 8005f64:	61a3      	streq	r3, [r4, #24]
 8005f66:	4620      	mov	r0, r4
 8005f68:	f000 f820 	bl	8005fac <__sfp>
 8005f6c:	6060      	str	r0, [r4, #4]
 8005f6e:	4620      	mov	r0, r4
 8005f70:	f000 f81c 	bl	8005fac <__sfp>
 8005f74:	60a0      	str	r0, [r4, #8]
 8005f76:	4620      	mov	r0, r4
 8005f78:	f000 f818 	bl	8005fac <__sfp>
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	60e0      	str	r0, [r4, #12]
 8005f80:	2104      	movs	r1, #4
 8005f82:	6860      	ldr	r0, [r4, #4]
 8005f84:	f7ff ff82 	bl	8005e8c <std>
 8005f88:	68a0      	ldr	r0, [r4, #8]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	2109      	movs	r1, #9
 8005f8e:	f7ff ff7d 	bl	8005e8c <std>
 8005f92:	68e0      	ldr	r0, [r4, #12]
 8005f94:	2202      	movs	r2, #2
 8005f96:	2112      	movs	r1, #18
 8005f98:	f7ff ff78 	bl	8005e8c <std>
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	61a3      	str	r3, [r4, #24]
 8005fa0:	e7d2      	b.n	8005f48 <__sinit+0xc>
 8005fa2:	bf00      	nop
 8005fa4:	080075dc 	.word	0x080075dc
 8005fa8:	08005ed5 	.word	0x08005ed5

08005fac <__sfp>:
 8005fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fae:	4607      	mov	r7, r0
 8005fb0:	f7ff ffac 	bl	8005f0c <__sfp_lock_acquire>
 8005fb4:	4b1e      	ldr	r3, [pc, #120]	; (8006030 <__sfp+0x84>)
 8005fb6:	681e      	ldr	r6, [r3, #0]
 8005fb8:	69b3      	ldr	r3, [r6, #24]
 8005fba:	b913      	cbnz	r3, 8005fc2 <__sfp+0x16>
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f7ff ffbd 	bl	8005f3c <__sinit>
 8005fc2:	3648      	adds	r6, #72	; 0x48
 8005fc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	d503      	bpl.n	8005fd4 <__sfp+0x28>
 8005fcc:	6833      	ldr	r3, [r6, #0]
 8005fce:	b30b      	cbz	r3, 8006014 <__sfp+0x68>
 8005fd0:	6836      	ldr	r6, [r6, #0]
 8005fd2:	e7f7      	b.n	8005fc4 <__sfp+0x18>
 8005fd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005fd8:	b9d5      	cbnz	r5, 8006010 <__sfp+0x64>
 8005fda:	4b16      	ldr	r3, [pc, #88]	; (8006034 <__sfp+0x88>)
 8005fdc:	60e3      	str	r3, [r4, #12]
 8005fde:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005fe2:	6665      	str	r5, [r4, #100]	; 0x64
 8005fe4:	f000 f84c 	bl	8006080 <__retarget_lock_init_recursive>
 8005fe8:	f7ff ff96 	bl	8005f18 <__sfp_lock_release>
 8005fec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005ff0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005ff4:	6025      	str	r5, [r4, #0]
 8005ff6:	61a5      	str	r5, [r4, #24]
 8005ff8:	2208      	movs	r2, #8
 8005ffa:	4629      	mov	r1, r5
 8005ffc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006000:	f7fe fab8 	bl	8004574 <memset>
 8006004:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006008:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800600c:	4620      	mov	r0, r4
 800600e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006010:	3468      	adds	r4, #104	; 0x68
 8006012:	e7d9      	b.n	8005fc8 <__sfp+0x1c>
 8006014:	2104      	movs	r1, #4
 8006016:	4638      	mov	r0, r7
 8006018:	f7ff ff62 	bl	8005ee0 <__sfmoreglue>
 800601c:	4604      	mov	r4, r0
 800601e:	6030      	str	r0, [r6, #0]
 8006020:	2800      	cmp	r0, #0
 8006022:	d1d5      	bne.n	8005fd0 <__sfp+0x24>
 8006024:	f7ff ff78 	bl	8005f18 <__sfp_lock_release>
 8006028:	230c      	movs	r3, #12
 800602a:	603b      	str	r3, [r7, #0]
 800602c:	e7ee      	b.n	800600c <__sfp+0x60>
 800602e:	bf00      	nop
 8006030:	080075dc 	.word	0x080075dc
 8006034:	ffff0001 	.word	0xffff0001

08006038 <_fwalk_reent>:
 8006038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800603c:	4606      	mov	r6, r0
 800603e:	4688      	mov	r8, r1
 8006040:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006044:	2700      	movs	r7, #0
 8006046:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800604a:	f1b9 0901 	subs.w	r9, r9, #1
 800604e:	d505      	bpl.n	800605c <_fwalk_reent+0x24>
 8006050:	6824      	ldr	r4, [r4, #0]
 8006052:	2c00      	cmp	r4, #0
 8006054:	d1f7      	bne.n	8006046 <_fwalk_reent+0xe>
 8006056:	4638      	mov	r0, r7
 8006058:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800605c:	89ab      	ldrh	r3, [r5, #12]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d907      	bls.n	8006072 <_fwalk_reent+0x3a>
 8006062:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006066:	3301      	adds	r3, #1
 8006068:	d003      	beq.n	8006072 <_fwalk_reent+0x3a>
 800606a:	4629      	mov	r1, r5
 800606c:	4630      	mov	r0, r6
 800606e:	47c0      	blx	r8
 8006070:	4307      	orrs	r7, r0
 8006072:	3568      	adds	r5, #104	; 0x68
 8006074:	e7e9      	b.n	800604a <_fwalk_reent+0x12>
	...

08006078 <_localeconv_r>:
 8006078:	4800      	ldr	r0, [pc, #0]	; (800607c <_localeconv_r+0x4>)
 800607a:	4770      	bx	lr
 800607c:	20000978 	.word	0x20000978

08006080 <__retarget_lock_init_recursive>:
 8006080:	4770      	bx	lr

08006082 <__retarget_lock_acquire_recursive>:
 8006082:	4770      	bx	lr

08006084 <__retarget_lock_release_recursive>:
 8006084:	4770      	bx	lr

08006086 <__swhatbuf_r>:
 8006086:	b570      	push	{r4, r5, r6, lr}
 8006088:	460e      	mov	r6, r1
 800608a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800608e:	2900      	cmp	r1, #0
 8006090:	b096      	sub	sp, #88	; 0x58
 8006092:	4614      	mov	r4, r2
 8006094:	461d      	mov	r5, r3
 8006096:	da07      	bge.n	80060a8 <__swhatbuf_r+0x22>
 8006098:	2300      	movs	r3, #0
 800609a:	602b      	str	r3, [r5, #0]
 800609c:	89b3      	ldrh	r3, [r6, #12]
 800609e:	061a      	lsls	r2, r3, #24
 80060a0:	d410      	bmi.n	80060c4 <__swhatbuf_r+0x3e>
 80060a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80060a6:	e00e      	b.n	80060c6 <__swhatbuf_r+0x40>
 80060a8:	466a      	mov	r2, sp
 80060aa:	f000 ff5f 	bl	8006f6c <_fstat_r>
 80060ae:	2800      	cmp	r0, #0
 80060b0:	dbf2      	blt.n	8006098 <__swhatbuf_r+0x12>
 80060b2:	9a01      	ldr	r2, [sp, #4]
 80060b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80060b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80060bc:	425a      	negs	r2, r3
 80060be:	415a      	adcs	r2, r3
 80060c0:	602a      	str	r2, [r5, #0]
 80060c2:	e7ee      	b.n	80060a2 <__swhatbuf_r+0x1c>
 80060c4:	2340      	movs	r3, #64	; 0x40
 80060c6:	2000      	movs	r0, #0
 80060c8:	6023      	str	r3, [r4, #0]
 80060ca:	b016      	add	sp, #88	; 0x58
 80060cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080060d0 <__smakebuf_r>:
 80060d0:	898b      	ldrh	r3, [r1, #12]
 80060d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80060d4:	079d      	lsls	r5, r3, #30
 80060d6:	4606      	mov	r6, r0
 80060d8:	460c      	mov	r4, r1
 80060da:	d507      	bpl.n	80060ec <__smakebuf_r+0x1c>
 80060dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	6123      	str	r3, [r4, #16]
 80060e4:	2301      	movs	r3, #1
 80060e6:	6163      	str	r3, [r4, #20]
 80060e8:	b002      	add	sp, #8
 80060ea:	bd70      	pop	{r4, r5, r6, pc}
 80060ec:	ab01      	add	r3, sp, #4
 80060ee:	466a      	mov	r2, sp
 80060f0:	f7ff ffc9 	bl	8006086 <__swhatbuf_r>
 80060f4:	9900      	ldr	r1, [sp, #0]
 80060f6:	4605      	mov	r5, r0
 80060f8:	4630      	mov	r0, r6
 80060fa:	f000 fc1d 	bl	8006938 <_malloc_r>
 80060fe:	b948      	cbnz	r0, 8006114 <__smakebuf_r+0x44>
 8006100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006104:	059a      	lsls	r2, r3, #22
 8006106:	d4ef      	bmi.n	80060e8 <__smakebuf_r+0x18>
 8006108:	f023 0303 	bic.w	r3, r3, #3
 800610c:	f043 0302 	orr.w	r3, r3, #2
 8006110:	81a3      	strh	r3, [r4, #12]
 8006112:	e7e3      	b.n	80060dc <__smakebuf_r+0xc>
 8006114:	4b0d      	ldr	r3, [pc, #52]	; (800614c <__smakebuf_r+0x7c>)
 8006116:	62b3      	str	r3, [r6, #40]	; 0x28
 8006118:	89a3      	ldrh	r3, [r4, #12]
 800611a:	6020      	str	r0, [r4, #0]
 800611c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006120:	81a3      	strh	r3, [r4, #12]
 8006122:	9b00      	ldr	r3, [sp, #0]
 8006124:	6163      	str	r3, [r4, #20]
 8006126:	9b01      	ldr	r3, [sp, #4]
 8006128:	6120      	str	r0, [r4, #16]
 800612a:	b15b      	cbz	r3, 8006144 <__smakebuf_r+0x74>
 800612c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006130:	4630      	mov	r0, r6
 8006132:	f000 ff2d 	bl	8006f90 <_isatty_r>
 8006136:	b128      	cbz	r0, 8006144 <__smakebuf_r+0x74>
 8006138:	89a3      	ldrh	r3, [r4, #12]
 800613a:	f023 0303 	bic.w	r3, r3, #3
 800613e:	f043 0301 	orr.w	r3, r3, #1
 8006142:	81a3      	strh	r3, [r4, #12]
 8006144:	89a0      	ldrh	r0, [r4, #12]
 8006146:	4305      	orrs	r5, r0
 8006148:	81a5      	strh	r5, [r4, #12]
 800614a:	e7cd      	b.n	80060e8 <__smakebuf_r+0x18>
 800614c:	08005ed5 	.word	0x08005ed5

08006150 <malloc>:
 8006150:	4b02      	ldr	r3, [pc, #8]	; (800615c <malloc+0xc>)
 8006152:	4601      	mov	r1, r0
 8006154:	6818      	ldr	r0, [r3, #0]
 8006156:	f000 bbef 	b.w	8006938 <_malloc_r>
 800615a:	bf00      	nop
 800615c:	20000824 	.word	0x20000824

08006160 <memcpy>:
 8006160:	440a      	add	r2, r1
 8006162:	4291      	cmp	r1, r2
 8006164:	f100 33ff 	add.w	r3, r0, #4294967295
 8006168:	d100      	bne.n	800616c <memcpy+0xc>
 800616a:	4770      	bx	lr
 800616c:	b510      	push	{r4, lr}
 800616e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006172:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006176:	4291      	cmp	r1, r2
 8006178:	d1f9      	bne.n	800616e <memcpy+0xe>
 800617a:	bd10      	pop	{r4, pc}

0800617c <_Balloc>:
 800617c:	b570      	push	{r4, r5, r6, lr}
 800617e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006180:	4604      	mov	r4, r0
 8006182:	460d      	mov	r5, r1
 8006184:	b976      	cbnz	r6, 80061a4 <_Balloc+0x28>
 8006186:	2010      	movs	r0, #16
 8006188:	f7ff ffe2 	bl	8006150 <malloc>
 800618c:	4602      	mov	r2, r0
 800618e:	6260      	str	r0, [r4, #36]	; 0x24
 8006190:	b920      	cbnz	r0, 800619c <_Balloc+0x20>
 8006192:	4b18      	ldr	r3, [pc, #96]	; (80061f4 <_Balloc+0x78>)
 8006194:	4818      	ldr	r0, [pc, #96]	; (80061f8 <_Balloc+0x7c>)
 8006196:	2166      	movs	r1, #102	; 0x66
 8006198:	f000 fea8 	bl	8006eec <__assert_func>
 800619c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061a0:	6006      	str	r6, [r0, #0]
 80061a2:	60c6      	str	r6, [r0, #12]
 80061a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80061a6:	68f3      	ldr	r3, [r6, #12]
 80061a8:	b183      	cbz	r3, 80061cc <_Balloc+0x50>
 80061aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80061b2:	b9b8      	cbnz	r0, 80061e4 <_Balloc+0x68>
 80061b4:	2101      	movs	r1, #1
 80061b6:	fa01 f605 	lsl.w	r6, r1, r5
 80061ba:	1d72      	adds	r2, r6, #5
 80061bc:	0092      	lsls	r2, r2, #2
 80061be:	4620      	mov	r0, r4
 80061c0:	f000 fb5a 	bl	8006878 <_calloc_r>
 80061c4:	b160      	cbz	r0, 80061e0 <_Balloc+0x64>
 80061c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80061ca:	e00e      	b.n	80061ea <_Balloc+0x6e>
 80061cc:	2221      	movs	r2, #33	; 0x21
 80061ce:	2104      	movs	r1, #4
 80061d0:	4620      	mov	r0, r4
 80061d2:	f000 fb51 	bl	8006878 <_calloc_r>
 80061d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061d8:	60f0      	str	r0, [r6, #12]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1e4      	bne.n	80061aa <_Balloc+0x2e>
 80061e0:	2000      	movs	r0, #0
 80061e2:	bd70      	pop	{r4, r5, r6, pc}
 80061e4:	6802      	ldr	r2, [r0, #0]
 80061e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80061ea:	2300      	movs	r3, #0
 80061ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061f0:	e7f7      	b.n	80061e2 <_Balloc+0x66>
 80061f2:	bf00      	nop
 80061f4:	08007621 	.word	0x08007621
 80061f8:	08007708 	.word	0x08007708

080061fc <_Bfree>:
 80061fc:	b570      	push	{r4, r5, r6, lr}
 80061fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006200:	4605      	mov	r5, r0
 8006202:	460c      	mov	r4, r1
 8006204:	b976      	cbnz	r6, 8006224 <_Bfree+0x28>
 8006206:	2010      	movs	r0, #16
 8006208:	f7ff ffa2 	bl	8006150 <malloc>
 800620c:	4602      	mov	r2, r0
 800620e:	6268      	str	r0, [r5, #36]	; 0x24
 8006210:	b920      	cbnz	r0, 800621c <_Bfree+0x20>
 8006212:	4b09      	ldr	r3, [pc, #36]	; (8006238 <_Bfree+0x3c>)
 8006214:	4809      	ldr	r0, [pc, #36]	; (800623c <_Bfree+0x40>)
 8006216:	218a      	movs	r1, #138	; 0x8a
 8006218:	f000 fe68 	bl	8006eec <__assert_func>
 800621c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006220:	6006      	str	r6, [r0, #0]
 8006222:	60c6      	str	r6, [r0, #12]
 8006224:	b13c      	cbz	r4, 8006236 <_Bfree+0x3a>
 8006226:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006228:	6862      	ldr	r2, [r4, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006230:	6021      	str	r1, [r4, #0]
 8006232:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006236:	bd70      	pop	{r4, r5, r6, pc}
 8006238:	08007621 	.word	0x08007621
 800623c:	08007708 	.word	0x08007708

08006240 <__multadd>:
 8006240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006244:	690e      	ldr	r6, [r1, #16]
 8006246:	4607      	mov	r7, r0
 8006248:	4698      	mov	r8, r3
 800624a:	460c      	mov	r4, r1
 800624c:	f101 0014 	add.w	r0, r1, #20
 8006250:	2300      	movs	r3, #0
 8006252:	6805      	ldr	r5, [r0, #0]
 8006254:	b2a9      	uxth	r1, r5
 8006256:	fb02 8101 	mla	r1, r2, r1, r8
 800625a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800625e:	0c2d      	lsrs	r5, r5, #16
 8006260:	fb02 c505 	mla	r5, r2, r5, ip
 8006264:	b289      	uxth	r1, r1
 8006266:	3301      	adds	r3, #1
 8006268:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800626c:	429e      	cmp	r6, r3
 800626e:	f840 1b04 	str.w	r1, [r0], #4
 8006272:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006276:	dcec      	bgt.n	8006252 <__multadd+0x12>
 8006278:	f1b8 0f00 	cmp.w	r8, #0
 800627c:	d022      	beq.n	80062c4 <__multadd+0x84>
 800627e:	68a3      	ldr	r3, [r4, #8]
 8006280:	42b3      	cmp	r3, r6
 8006282:	dc19      	bgt.n	80062b8 <__multadd+0x78>
 8006284:	6861      	ldr	r1, [r4, #4]
 8006286:	4638      	mov	r0, r7
 8006288:	3101      	adds	r1, #1
 800628a:	f7ff ff77 	bl	800617c <_Balloc>
 800628e:	4605      	mov	r5, r0
 8006290:	b928      	cbnz	r0, 800629e <__multadd+0x5e>
 8006292:	4602      	mov	r2, r0
 8006294:	4b0d      	ldr	r3, [pc, #52]	; (80062cc <__multadd+0x8c>)
 8006296:	480e      	ldr	r0, [pc, #56]	; (80062d0 <__multadd+0x90>)
 8006298:	21b5      	movs	r1, #181	; 0xb5
 800629a:	f000 fe27 	bl	8006eec <__assert_func>
 800629e:	6922      	ldr	r2, [r4, #16]
 80062a0:	3202      	adds	r2, #2
 80062a2:	f104 010c 	add.w	r1, r4, #12
 80062a6:	0092      	lsls	r2, r2, #2
 80062a8:	300c      	adds	r0, #12
 80062aa:	f7ff ff59 	bl	8006160 <memcpy>
 80062ae:	4621      	mov	r1, r4
 80062b0:	4638      	mov	r0, r7
 80062b2:	f7ff ffa3 	bl	80061fc <_Bfree>
 80062b6:	462c      	mov	r4, r5
 80062b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80062bc:	3601      	adds	r6, #1
 80062be:	f8c3 8014 	str.w	r8, [r3, #20]
 80062c2:	6126      	str	r6, [r4, #16]
 80062c4:	4620      	mov	r0, r4
 80062c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062ca:	bf00      	nop
 80062cc:	08007697 	.word	0x08007697
 80062d0:	08007708 	.word	0x08007708

080062d4 <__hi0bits>:
 80062d4:	0c03      	lsrs	r3, r0, #16
 80062d6:	041b      	lsls	r3, r3, #16
 80062d8:	b9d3      	cbnz	r3, 8006310 <__hi0bits+0x3c>
 80062da:	0400      	lsls	r0, r0, #16
 80062dc:	2310      	movs	r3, #16
 80062de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80062e2:	bf04      	itt	eq
 80062e4:	0200      	lsleq	r0, r0, #8
 80062e6:	3308      	addeq	r3, #8
 80062e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80062ec:	bf04      	itt	eq
 80062ee:	0100      	lsleq	r0, r0, #4
 80062f0:	3304      	addeq	r3, #4
 80062f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80062f6:	bf04      	itt	eq
 80062f8:	0080      	lsleq	r0, r0, #2
 80062fa:	3302      	addeq	r3, #2
 80062fc:	2800      	cmp	r0, #0
 80062fe:	db05      	blt.n	800630c <__hi0bits+0x38>
 8006300:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006304:	f103 0301 	add.w	r3, r3, #1
 8006308:	bf08      	it	eq
 800630a:	2320      	moveq	r3, #32
 800630c:	4618      	mov	r0, r3
 800630e:	4770      	bx	lr
 8006310:	2300      	movs	r3, #0
 8006312:	e7e4      	b.n	80062de <__hi0bits+0xa>

08006314 <__lo0bits>:
 8006314:	6803      	ldr	r3, [r0, #0]
 8006316:	f013 0207 	ands.w	r2, r3, #7
 800631a:	4601      	mov	r1, r0
 800631c:	d00b      	beq.n	8006336 <__lo0bits+0x22>
 800631e:	07da      	lsls	r2, r3, #31
 8006320:	d424      	bmi.n	800636c <__lo0bits+0x58>
 8006322:	0798      	lsls	r0, r3, #30
 8006324:	bf49      	itett	mi
 8006326:	085b      	lsrmi	r3, r3, #1
 8006328:	089b      	lsrpl	r3, r3, #2
 800632a:	2001      	movmi	r0, #1
 800632c:	600b      	strmi	r3, [r1, #0]
 800632e:	bf5c      	itt	pl
 8006330:	600b      	strpl	r3, [r1, #0]
 8006332:	2002      	movpl	r0, #2
 8006334:	4770      	bx	lr
 8006336:	b298      	uxth	r0, r3
 8006338:	b9b0      	cbnz	r0, 8006368 <__lo0bits+0x54>
 800633a:	0c1b      	lsrs	r3, r3, #16
 800633c:	2010      	movs	r0, #16
 800633e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006342:	bf04      	itt	eq
 8006344:	0a1b      	lsreq	r3, r3, #8
 8006346:	3008      	addeq	r0, #8
 8006348:	071a      	lsls	r2, r3, #28
 800634a:	bf04      	itt	eq
 800634c:	091b      	lsreq	r3, r3, #4
 800634e:	3004      	addeq	r0, #4
 8006350:	079a      	lsls	r2, r3, #30
 8006352:	bf04      	itt	eq
 8006354:	089b      	lsreq	r3, r3, #2
 8006356:	3002      	addeq	r0, #2
 8006358:	07da      	lsls	r2, r3, #31
 800635a:	d403      	bmi.n	8006364 <__lo0bits+0x50>
 800635c:	085b      	lsrs	r3, r3, #1
 800635e:	f100 0001 	add.w	r0, r0, #1
 8006362:	d005      	beq.n	8006370 <__lo0bits+0x5c>
 8006364:	600b      	str	r3, [r1, #0]
 8006366:	4770      	bx	lr
 8006368:	4610      	mov	r0, r2
 800636a:	e7e8      	b.n	800633e <__lo0bits+0x2a>
 800636c:	2000      	movs	r0, #0
 800636e:	4770      	bx	lr
 8006370:	2020      	movs	r0, #32
 8006372:	4770      	bx	lr

08006374 <__i2b>:
 8006374:	b510      	push	{r4, lr}
 8006376:	460c      	mov	r4, r1
 8006378:	2101      	movs	r1, #1
 800637a:	f7ff feff 	bl	800617c <_Balloc>
 800637e:	4602      	mov	r2, r0
 8006380:	b928      	cbnz	r0, 800638e <__i2b+0x1a>
 8006382:	4b05      	ldr	r3, [pc, #20]	; (8006398 <__i2b+0x24>)
 8006384:	4805      	ldr	r0, [pc, #20]	; (800639c <__i2b+0x28>)
 8006386:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800638a:	f000 fdaf 	bl	8006eec <__assert_func>
 800638e:	2301      	movs	r3, #1
 8006390:	6144      	str	r4, [r0, #20]
 8006392:	6103      	str	r3, [r0, #16]
 8006394:	bd10      	pop	{r4, pc}
 8006396:	bf00      	nop
 8006398:	08007697 	.word	0x08007697
 800639c:	08007708 	.word	0x08007708

080063a0 <__multiply>:
 80063a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a4:	4614      	mov	r4, r2
 80063a6:	690a      	ldr	r2, [r1, #16]
 80063a8:	6923      	ldr	r3, [r4, #16]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	bfb8      	it	lt
 80063ae:	460b      	movlt	r3, r1
 80063b0:	460d      	mov	r5, r1
 80063b2:	bfbc      	itt	lt
 80063b4:	4625      	movlt	r5, r4
 80063b6:	461c      	movlt	r4, r3
 80063b8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80063bc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80063c0:	68ab      	ldr	r3, [r5, #8]
 80063c2:	6869      	ldr	r1, [r5, #4]
 80063c4:	eb0a 0709 	add.w	r7, sl, r9
 80063c8:	42bb      	cmp	r3, r7
 80063ca:	b085      	sub	sp, #20
 80063cc:	bfb8      	it	lt
 80063ce:	3101      	addlt	r1, #1
 80063d0:	f7ff fed4 	bl	800617c <_Balloc>
 80063d4:	b930      	cbnz	r0, 80063e4 <__multiply+0x44>
 80063d6:	4602      	mov	r2, r0
 80063d8:	4b42      	ldr	r3, [pc, #264]	; (80064e4 <__multiply+0x144>)
 80063da:	4843      	ldr	r0, [pc, #268]	; (80064e8 <__multiply+0x148>)
 80063dc:	f240 115d 	movw	r1, #349	; 0x15d
 80063e0:	f000 fd84 	bl	8006eec <__assert_func>
 80063e4:	f100 0614 	add.w	r6, r0, #20
 80063e8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80063ec:	4633      	mov	r3, r6
 80063ee:	2200      	movs	r2, #0
 80063f0:	4543      	cmp	r3, r8
 80063f2:	d31e      	bcc.n	8006432 <__multiply+0x92>
 80063f4:	f105 0c14 	add.w	ip, r5, #20
 80063f8:	f104 0314 	add.w	r3, r4, #20
 80063fc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006400:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006404:	9202      	str	r2, [sp, #8]
 8006406:	ebac 0205 	sub.w	r2, ip, r5
 800640a:	3a15      	subs	r2, #21
 800640c:	f022 0203 	bic.w	r2, r2, #3
 8006410:	3204      	adds	r2, #4
 8006412:	f105 0115 	add.w	r1, r5, #21
 8006416:	458c      	cmp	ip, r1
 8006418:	bf38      	it	cc
 800641a:	2204      	movcc	r2, #4
 800641c:	9201      	str	r2, [sp, #4]
 800641e:	9a02      	ldr	r2, [sp, #8]
 8006420:	9303      	str	r3, [sp, #12]
 8006422:	429a      	cmp	r2, r3
 8006424:	d808      	bhi.n	8006438 <__multiply+0x98>
 8006426:	2f00      	cmp	r7, #0
 8006428:	dc55      	bgt.n	80064d6 <__multiply+0x136>
 800642a:	6107      	str	r7, [r0, #16]
 800642c:	b005      	add	sp, #20
 800642e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006432:	f843 2b04 	str.w	r2, [r3], #4
 8006436:	e7db      	b.n	80063f0 <__multiply+0x50>
 8006438:	f8b3 a000 	ldrh.w	sl, [r3]
 800643c:	f1ba 0f00 	cmp.w	sl, #0
 8006440:	d020      	beq.n	8006484 <__multiply+0xe4>
 8006442:	f105 0e14 	add.w	lr, r5, #20
 8006446:	46b1      	mov	r9, r6
 8006448:	2200      	movs	r2, #0
 800644a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800644e:	f8d9 b000 	ldr.w	fp, [r9]
 8006452:	b2a1      	uxth	r1, r4
 8006454:	fa1f fb8b 	uxth.w	fp, fp
 8006458:	fb0a b101 	mla	r1, sl, r1, fp
 800645c:	4411      	add	r1, r2
 800645e:	f8d9 2000 	ldr.w	r2, [r9]
 8006462:	0c24      	lsrs	r4, r4, #16
 8006464:	0c12      	lsrs	r2, r2, #16
 8006466:	fb0a 2404 	mla	r4, sl, r4, r2
 800646a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800646e:	b289      	uxth	r1, r1
 8006470:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006474:	45f4      	cmp	ip, lr
 8006476:	f849 1b04 	str.w	r1, [r9], #4
 800647a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800647e:	d8e4      	bhi.n	800644a <__multiply+0xaa>
 8006480:	9901      	ldr	r1, [sp, #4]
 8006482:	5072      	str	r2, [r6, r1]
 8006484:	9a03      	ldr	r2, [sp, #12]
 8006486:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800648a:	3304      	adds	r3, #4
 800648c:	f1b9 0f00 	cmp.w	r9, #0
 8006490:	d01f      	beq.n	80064d2 <__multiply+0x132>
 8006492:	6834      	ldr	r4, [r6, #0]
 8006494:	f105 0114 	add.w	r1, r5, #20
 8006498:	46b6      	mov	lr, r6
 800649a:	f04f 0a00 	mov.w	sl, #0
 800649e:	880a      	ldrh	r2, [r1, #0]
 80064a0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80064a4:	fb09 b202 	mla	r2, r9, r2, fp
 80064a8:	4492      	add	sl, r2
 80064aa:	b2a4      	uxth	r4, r4
 80064ac:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80064b0:	f84e 4b04 	str.w	r4, [lr], #4
 80064b4:	f851 4b04 	ldr.w	r4, [r1], #4
 80064b8:	f8be 2000 	ldrh.w	r2, [lr]
 80064bc:	0c24      	lsrs	r4, r4, #16
 80064be:	fb09 2404 	mla	r4, r9, r4, r2
 80064c2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80064c6:	458c      	cmp	ip, r1
 80064c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80064cc:	d8e7      	bhi.n	800649e <__multiply+0xfe>
 80064ce:	9a01      	ldr	r2, [sp, #4]
 80064d0:	50b4      	str	r4, [r6, r2]
 80064d2:	3604      	adds	r6, #4
 80064d4:	e7a3      	b.n	800641e <__multiply+0x7e>
 80064d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1a5      	bne.n	800642a <__multiply+0x8a>
 80064de:	3f01      	subs	r7, #1
 80064e0:	e7a1      	b.n	8006426 <__multiply+0x86>
 80064e2:	bf00      	nop
 80064e4:	08007697 	.word	0x08007697
 80064e8:	08007708 	.word	0x08007708

080064ec <__pow5mult>:
 80064ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064f0:	4615      	mov	r5, r2
 80064f2:	f012 0203 	ands.w	r2, r2, #3
 80064f6:	4606      	mov	r6, r0
 80064f8:	460f      	mov	r7, r1
 80064fa:	d007      	beq.n	800650c <__pow5mult+0x20>
 80064fc:	4c25      	ldr	r4, [pc, #148]	; (8006594 <__pow5mult+0xa8>)
 80064fe:	3a01      	subs	r2, #1
 8006500:	2300      	movs	r3, #0
 8006502:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006506:	f7ff fe9b 	bl	8006240 <__multadd>
 800650a:	4607      	mov	r7, r0
 800650c:	10ad      	asrs	r5, r5, #2
 800650e:	d03d      	beq.n	800658c <__pow5mult+0xa0>
 8006510:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006512:	b97c      	cbnz	r4, 8006534 <__pow5mult+0x48>
 8006514:	2010      	movs	r0, #16
 8006516:	f7ff fe1b 	bl	8006150 <malloc>
 800651a:	4602      	mov	r2, r0
 800651c:	6270      	str	r0, [r6, #36]	; 0x24
 800651e:	b928      	cbnz	r0, 800652c <__pow5mult+0x40>
 8006520:	4b1d      	ldr	r3, [pc, #116]	; (8006598 <__pow5mult+0xac>)
 8006522:	481e      	ldr	r0, [pc, #120]	; (800659c <__pow5mult+0xb0>)
 8006524:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006528:	f000 fce0 	bl	8006eec <__assert_func>
 800652c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006530:	6004      	str	r4, [r0, #0]
 8006532:	60c4      	str	r4, [r0, #12]
 8006534:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006538:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800653c:	b94c      	cbnz	r4, 8006552 <__pow5mult+0x66>
 800653e:	f240 2171 	movw	r1, #625	; 0x271
 8006542:	4630      	mov	r0, r6
 8006544:	f7ff ff16 	bl	8006374 <__i2b>
 8006548:	2300      	movs	r3, #0
 800654a:	f8c8 0008 	str.w	r0, [r8, #8]
 800654e:	4604      	mov	r4, r0
 8006550:	6003      	str	r3, [r0, #0]
 8006552:	f04f 0900 	mov.w	r9, #0
 8006556:	07eb      	lsls	r3, r5, #31
 8006558:	d50a      	bpl.n	8006570 <__pow5mult+0x84>
 800655a:	4639      	mov	r1, r7
 800655c:	4622      	mov	r2, r4
 800655e:	4630      	mov	r0, r6
 8006560:	f7ff ff1e 	bl	80063a0 <__multiply>
 8006564:	4639      	mov	r1, r7
 8006566:	4680      	mov	r8, r0
 8006568:	4630      	mov	r0, r6
 800656a:	f7ff fe47 	bl	80061fc <_Bfree>
 800656e:	4647      	mov	r7, r8
 8006570:	106d      	asrs	r5, r5, #1
 8006572:	d00b      	beq.n	800658c <__pow5mult+0xa0>
 8006574:	6820      	ldr	r0, [r4, #0]
 8006576:	b938      	cbnz	r0, 8006588 <__pow5mult+0x9c>
 8006578:	4622      	mov	r2, r4
 800657a:	4621      	mov	r1, r4
 800657c:	4630      	mov	r0, r6
 800657e:	f7ff ff0f 	bl	80063a0 <__multiply>
 8006582:	6020      	str	r0, [r4, #0]
 8006584:	f8c0 9000 	str.w	r9, [r0]
 8006588:	4604      	mov	r4, r0
 800658a:	e7e4      	b.n	8006556 <__pow5mult+0x6a>
 800658c:	4638      	mov	r0, r7
 800658e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006592:	bf00      	nop
 8006594:	08007858 	.word	0x08007858
 8006598:	08007621 	.word	0x08007621
 800659c:	08007708 	.word	0x08007708

080065a0 <__lshift>:
 80065a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065a4:	460c      	mov	r4, r1
 80065a6:	6849      	ldr	r1, [r1, #4]
 80065a8:	6923      	ldr	r3, [r4, #16]
 80065aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80065ae:	68a3      	ldr	r3, [r4, #8]
 80065b0:	4607      	mov	r7, r0
 80065b2:	4691      	mov	r9, r2
 80065b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80065b8:	f108 0601 	add.w	r6, r8, #1
 80065bc:	42b3      	cmp	r3, r6
 80065be:	db0b      	blt.n	80065d8 <__lshift+0x38>
 80065c0:	4638      	mov	r0, r7
 80065c2:	f7ff fddb 	bl	800617c <_Balloc>
 80065c6:	4605      	mov	r5, r0
 80065c8:	b948      	cbnz	r0, 80065de <__lshift+0x3e>
 80065ca:	4602      	mov	r2, r0
 80065cc:	4b28      	ldr	r3, [pc, #160]	; (8006670 <__lshift+0xd0>)
 80065ce:	4829      	ldr	r0, [pc, #164]	; (8006674 <__lshift+0xd4>)
 80065d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80065d4:	f000 fc8a 	bl	8006eec <__assert_func>
 80065d8:	3101      	adds	r1, #1
 80065da:	005b      	lsls	r3, r3, #1
 80065dc:	e7ee      	b.n	80065bc <__lshift+0x1c>
 80065de:	2300      	movs	r3, #0
 80065e0:	f100 0114 	add.w	r1, r0, #20
 80065e4:	f100 0210 	add.w	r2, r0, #16
 80065e8:	4618      	mov	r0, r3
 80065ea:	4553      	cmp	r3, sl
 80065ec:	db33      	blt.n	8006656 <__lshift+0xb6>
 80065ee:	6920      	ldr	r0, [r4, #16]
 80065f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065f4:	f104 0314 	add.w	r3, r4, #20
 80065f8:	f019 091f 	ands.w	r9, r9, #31
 80065fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006600:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006604:	d02b      	beq.n	800665e <__lshift+0xbe>
 8006606:	f1c9 0e20 	rsb	lr, r9, #32
 800660a:	468a      	mov	sl, r1
 800660c:	2200      	movs	r2, #0
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	fa00 f009 	lsl.w	r0, r0, r9
 8006614:	4302      	orrs	r2, r0
 8006616:	f84a 2b04 	str.w	r2, [sl], #4
 800661a:	f853 2b04 	ldr.w	r2, [r3], #4
 800661e:	459c      	cmp	ip, r3
 8006620:	fa22 f20e 	lsr.w	r2, r2, lr
 8006624:	d8f3      	bhi.n	800660e <__lshift+0x6e>
 8006626:	ebac 0304 	sub.w	r3, ip, r4
 800662a:	3b15      	subs	r3, #21
 800662c:	f023 0303 	bic.w	r3, r3, #3
 8006630:	3304      	adds	r3, #4
 8006632:	f104 0015 	add.w	r0, r4, #21
 8006636:	4584      	cmp	ip, r0
 8006638:	bf38      	it	cc
 800663a:	2304      	movcc	r3, #4
 800663c:	50ca      	str	r2, [r1, r3]
 800663e:	b10a      	cbz	r2, 8006644 <__lshift+0xa4>
 8006640:	f108 0602 	add.w	r6, r8, #2
 8006644:	3e01      	subs	r6, #1
 8006646:	4638      	mov	r0, r7
 8006648:	612e      	str	r6, [r5, #16]
 800664a:	4621      	mov	r1, r4
 800664c:	f7ff fdd6 	bl	80061fc <_Bfree>
 8006650:	4628      	mov	r0, r5
 8006652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006656:	f842 0f04 	str.w	r0, [r2, #4]!
 800665a:	3301      	adds	r3, #1
 800665c:	e7c5      	b.n	80065ea <__lshift+0x4a>
 800665e:	3904      	subs	r1, #4
 8006660:	f853 2b04 	ldr.w	r2, [r3], #4
 8006664:	f841 2f04 	str.w	r2, [r1, #4]!
 8006668:	459c      	cmp	ip, r3
 800666a:	d8f9      	bhi.n	8006660 <__lshift+0xc0>
 800666c:	e7ea      	b.n	8006644 <__lshift+0xa4>
 800666e:	bf00      	nop
 8006670:	08007697 	.word	0x08007697
 8006674:	08007708 	.word	0x08007708

08006678 <__mcmp>:
 8006678:	b530      	push	{r4, r5, lr}
 800667a:	6902      	ldr	r2, [r0, #16]
 800667c:	690c      	ldr	r4, [r1, #16]
 800667e:	1b12      	subs	r2, r2, r4
 8006680:	d10e      	bne.n	80066a0 <__mcmp+0x28>
 8006682:	f100 0314 	add.w	r3, r0, #20
 8006686:	3114      	adds	r1, #20
 8006688:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800668c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006690:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006694:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006698:	42a5      	cmp	r5, r4
 800669a:	d003      	beq.n	80066a4 <__mcmp+0x2c>
 800669c:	d305      	bcc.n	80066aa <__mcmp+0x32>
 800669e:	2201      	movs	r2, #1
 80066a0:	4610      	mov	r0, r2
 80066a2:	bd30      	pop	{r4, r5, pc}
 80066a4:	4283      	cmp	r3, r0
 80066a6:	d3f3      	bcc.n	8006690 <__mcmp+0x18>
 80066a8:	e7fa      	b.n	80066a0 <__mcmp+0x28>
 80066aa:	f04f 32ff 	mov.w	r2, #4294967295
 80066ae:	e7f7      	b.n	80066a0 <__mcmp+0x28>

080066b0 <__mdiff>:
 80066b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	460c      	mov	r4, r1
 80066b6:	4606      	mov	r6, r0
 80066b8:	4611      	mov	r1, r2
 80066ba:	4620      	mov	r0, r4
 80066bc:	4617      	mov	r7, r2
 80066be:	f7ff ffdb 	bl	8006678 <__mcmp>
 80066c2:	1e05      	subs	r5, r0, #0
 80066c4:	d110      	bne.n	80066e8 <__mdiff+0x38>
 80066c6:	4629      	mov	r1, r5
 80066c8:	4630      	mov	r0, r6
 80066ca:	f7ff fd57 	bl	800617c <_Balloc>
 80066ce:	b930      	cbnz	r0, 80066de <__mdiff+0x2e>
 80066d0:	4b39      	ldr	r3, [pc, #228]	; (80067b8 <__mdiff+0x108>)
 80066d2:	4602      	mov	r2, r0
 80066d4:	f240 2132 	movw	r1, #562	; 0x232
 80066d8:	4838      	ldr	r0, [pc, #224]	; (80067bc <__mdiff+0x10c>)
 80066da:	f000 fc07 	bl	8006eec <__assert_func>
 80066de:	2301      	movs	r3, #1
 80066e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80066e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066e8:	bfa4      	itt	ge
 80066ea:	463b      	movge	r3, r7
 80066ec:	4627      	movge	r7, r4
 80066ee:	4630      	mov	r0, r6
 80066f0:	6879      	ldr	r1, [r7, #4]
 80066f2:	bfa6      	itte	ge
 80066f4:	461c      	movge	r4, r3
 80066f6:	2500      	movge	r5, #0
 80066f8:	2501      	movlt	r5, #1
 80066fa:	f7ff fd3f 	bl	800617c <_Balloc>
 80066fe:	b920      	cbnz	r0, 800670a <__mdiff+0x5a>
 8006700:	4b2d      	ldr	r3, [pc, #180]	; (80067b8 <__mdiff+0x108>)
 8006702:	4602      	mov	r2, r0
 8006704:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006708:	e7e6      	b.n	80066d8 <__mdiff+0x28>
 800670a:	693e      	ldr	r6, [r7, #16]
 800670c:	60c5      	str	r5, [r0, #12]
 800670e:	6925      	ldr	r5, [r4, #16]
 8006710:	f107 0114 	add.w	r1, r7, #20
 8006714:	f104 0914 	add.w	r9, r4, #20
 8006718:	f100 0e14 	add.w	lr, r0, #20
 800671c:	f107 0210 	add.w	r2, r7, #16
 8006720:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006724:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006728:	46f2      	mov	sl, lr
 800672a:	2700      	movs	r7, #0
 800672c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006730:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006734:	fa1f f883 	uxth.w	r8, r3
 8006738:	fa17 f78b 	uxtah	r7, r7, fp
 800673c:	0c1b      	lsrs	r3, r3, #16
 800673e:	eba7 0808 	sub.w	r8, r7, r8
 8006742:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006746:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800674a:	fa1f f888 	uxth.w	r8, r8
 800674e:	141f      	asrs	r7, r3, #16
 8006750:	454d      	cmp	r5, r9
 8006752:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006756:	f84a 3b04 	str.w	r3, [sl], #4
 800675a:	d8e7      	bhi.n	800672c <__mdiff+0x7c>
 800675c:	1b2b      	subs	r3, r5, r4
 800675e:	3b15      	subs	r3, #21
 8006760:	f023 0303 	bic.w	r3, r3, #3
 8006764:	3304      	adds	r3, #4
 8006766:	3415      	adds	r4, #21
 8006768:	42a5      	cmp	r5, r4
 800676a:	bf38      	it	cc
 800676c:	2304      	movcc	r3, #4
 800676e:	4419      	add	r1, r3
 8006770:	4473      	add	r3, lr
 8006772:	469e      	mov	lr, r3
 8006774:	460d      	mov	r5, r1
 8006776:	4565      	cmp	r5, ip
 8006778:	d30e      	bcc.n	8006798 <__mdiff+0xe8>
 800677a:	f10c 0203 	add.w	r2, ip, #3
 800677e:	1a52      	subs	r2, r2, r1
 8006780:	f022 0203 	bic.w	r2, r2, #3
 8006784:	3903      	subs	r1, #3
 8006786:	458c      	cmp	ip, r1
 8006788:	bf38      	it	cc
 800678a:	2200      	movcc	r2, #0
 800678c:	441a      	add	r2, r3
 800678e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006792:	b17b      	cbz	r3, 80067b4 <__mdiff+0x104>
 8006794:	6106      	str	r6, [r0, #16]
 8006796:	e7a5      	b.n	80066e4 <__mdiff+0x34>
 8006798:	f855 8b04 	ldr.w	r8, [r5], #4
 800679c:	fa17 f488 	uxtah	r4, r7, r8
 80067a0:	1422      	asrs	r2, r4, #16
 80067a2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80067a6:	b2a4      	uxth	r4, r4
 80067a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80067ac:	f84e 4b04 	str.w	r4, [lr], #4
 80067b0:	1417      	asrs	r7, r2, #16
 80067b2:	e7e0      	b.n	8006776 <__mdiff+0xc6>
 80067b4:	3e01      	subs	r6, #1
 80067b6:	e7ea      	b.n	800678e <__mdiff+0xde>
 80067b8:	08007697 	.word	0x08007697
 80067bc:	08007708 	.word	0x08007708

080067c0 <__d2b>:
 80067c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80067c4:	4689      	mov	r9, r1
 80067c6:	2101      	movs	r1, #1
 80067c8:	ec57 6b10 	vmov	r6, r7, d0
 80067cc:	4690      	mov	r8, r2
 80067ce:	f7ff fcd5 	bl	800617c <_Balloc>
 80067d2:	4604      	mov	r4, r0
 80067d4:	b930      	cbnz	r0, 80067e4 <__d2b+0x24>
 80067d6:	4602      	mov	r2, r0
 80067d8:	4b25      	ldr	r3, [pc, #148]	; (8006870 <__d2b+0xb0>)
 80067da:	4826      	ldr	r0, [pc, #152]	; (8006874 <__d2b+0xb4>)
 80067dc:	f240 310a 	movw	r1, #778	; 0x30a
 80067e0:	f000 fb84 	bl	8006eec <__assert_func>
 80067e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80067e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067ec:	bb35      	cbnz	r5, 800683c <__d2b+0x7c>
 80067ee:	2e00      	cmp	r6, #0
 80067f0:	9301      	str	r3, [sp, #4]
 80067f2:	d028      	beq.n	8006846 <__d2b+0x86>
 80067f4:	4668      	mov	r0, sp
 80067f6:	9600      	str	r6, [sp, #0]
 80067f8:	f7ff fd8c 	bl	8006314 <__lo0bits>
 80067fc:	9900      	ldr	r1, [sp, #0]
 80067fe:	b300      	cbz	r0, 8006842 <__d2b+0x82>
 8006800:	9a01      	ldr	r2, [sp, #4]
 8006802:	f1c0 0320 	rsb	r3, r0, #32
 8006806:	fa02 f303 	lsl.w	r3, r2, r3
 800680a:	430b      	orrs	r3, r1
 800680c:	40c2      	lsrs	r2, r0
 800680e:	6163      	str	r3, [r4, #20]
 8006810:	9201      	str	r2, [sp, #4]
 8006812:	9b01      	ldr	r3, [sp, #4]
 8006814:	61a3      	str	r3, [r4, #24]
 8006816:	2b00      	cmp	r3, #0
 8006818:	bf14      	ite	ne
 800681a:	2202      	movne	r2, #2
 800681c:	2201      	moveq	r2, #1
 800681e:	6122      	str	r2, [r4, #16]
 8006820:	b1d5      	cbz	r5, 8006858 <__d2b+0x98>
 8006822:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006826:	4405      	add	r5, r0
 8006828:	f8c9 5000 	str.w	r5, [r9]
 800682c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006830:	f8c8 0000 	str.w	r0, [r8]
 8006834:	4620      	mov	r0, r4
 8006836:	b003      	add	sp, #12
 8006838:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800683c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006840:	e7d5      	b.n	80067ee <__d2b+0x2e>
 8006842:	6161      	str	r1, [r4, #20]
 8006844:	e7e5      	b.n	8006812 <__d2b+0x52>
 8006846:	a801      	add	r0, sp, #4
 8006848:	f7ff fd64 	bl	8006314 <__lo0bits>
 800684c:	9b01      	ldr	r3, [sp, #4]
 800684e:	6163      	str	r3, [r4, #20]
 8006850:	2201      	movs	r2, #1
 8006852:	6122      	str	r2, [r4, #16]
 8006854:	3020      	adds	r0, #32
 8006856:	e7e3      	b.n	8006820 <__d2b+0x60>
 8006858:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800685c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006860:	f8c9 0000 	str.w	r0, [r9]
 8006864:	6918      	ldr	r0, [r3, #16]
 8006866:	f7ff fd35 	bl	80062d4 <__hi0bits>
 800686a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800686e:	e7df      	b.n	8006830 <__d2b+0x70>
 8006870:	08007697 	.word	0x08007697
 8006874:	08007708 	.word	0x08007708

08006878 <_calloc_r>:
 8006878:	b513      	push	{r0, r1, r4, lr}
 800687a:	434a      	muls	r2, r1
 800687c:	4611      	mov	r1, r2
 800687e:	9201      	str	r2, [sp, #4]
 8006880:	f000 f85a 	bl	8006938 <_malloc_r>
 8006884:	4604      	mov	r4, r0
 8006886:	b118      	cbz	r0, 8006890 <_calloc_r+0x18>
 8006888:	9a01      	ldr	r2, [sp, #4]
 800688a:	2100      	movs	r1, #0
 800688c:	f7fd fe72 	bl	8004574 <memset>
 8006890:	4620      	mov	r0, r4
 8006892:	b002      	add	sp, #8
 8006894:	bd10      	pop	{r4, pc}
	...

08006898 <_free_r>:
 8006898:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800689a:	2900      	cmp	r1, #0
 800689c:	d048      	beq.n	8006930 <_free_r+0x98>
 800689e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068a2:	9001      	str	r0, [sp, #4]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f1a1 0404 	sub.w	r4, r1, #4
 80068aa:	bfb8      	it	lt
 80068ac:	18e4      	addlt	r4, r4, r3
 80068ae:	f000 fba3 	bl	8006ff8 <__malloc_lock>
 80068b2:	4a20      	ldr	r2, [pc, #128]	; (8006934 <_free_r+0x9c>)
 80068b4:	9801      	ldr	r0, [sp, #4]
 80068b6:	6813      	ldr	r3, [r2, #0]
 80068b8:	4615      	mov	r5, r2
 80068ba:	b933      	cbnz	r3, 80068ca <_free_r+0x32>
 80068bc:	6063      	str	r3, [r4, #4]
 80068be:	6014      	str	r4, [r2, #0]
 80068c0:	b003      	add	sp, #12
 80068c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80068c6:	f000 bb9d 	b.w	8007004 <__malloc_unlock>
 80068ca:	42a3      	cmp	r3, r4
 80068cc:	d90b      	bls.n	80068e6 <_free_r+0x4e>
 80068ce:	6821      	ldr	r1, [r4, #0]
 80068d0:	1862      	adds	r2, r4, r1
 80068d2:	4293      	cmp	r3, r2
 80068d4:	bf04      	itt	eq
 80068d6:	681a      	ldreq	r2, [r3, #0]
 80068d8:	685b      	ldreq	r3, [r3, #4]
 80068da:	6063      	str	r3, [r4, #4]
 80068dc:	bf04      	itt	eq
 80068de:	1852      	addeq	r2, r2, r1
 80068e0:	6022      	streq	r2, [r4, #0]
 80068e2:	602c      	str	r4, [r5, #0]
 80068e4:	e7ec      	b.n	80068c0 <_free_r+0x28>
 80068e6:	461a      	mov	r2, r3
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	b10b      	cbz	r3, 80068f0 <_free_r+0x58>
 80068ec:	42a3      	cmp	r3, r4
 80068ee:	d9fa      	bls.n	80068e6 <_free_r+0x4e>
 80068f0:	6811      	ldr	r1, [r2, #0]
 80068f2:	1855      	adds	r5, r2, r1
 80068f4:	42a5      	cmp	r5, r4
 80068f6:	d10b      	bne.n	8006910 <_free_r+0x78>
 80068f8:	6824      	ldr	r4, [r4, #0]
 80068fa:	4421      	add	r1, r4
 80068fc:	1854      	adds	r4, r2, r1
 80068fe:	42a3      	cmp	r3, r4
 8006900:	6011      	str	r1, [r2, #0]
 8006902:	d1dd      	bne.n	80068c0 <_free_r+0x28>
 8006904:	681c      	ldr	r4, [r3, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	6053      	str	r3, [r2, #4]
 800690a:	4421      	add	r1, r4
 800690c:	6011      	str	r1, [r2, #0]
 800690e:	e7d7      	b.n	80068c0 <_free_r+0x28>
 8006910:	d902      	bls.n	8006918 <_free_r+0x80>
 8006912:	230c      	movs	r3, #12
 8006914:	6003      	str	r3, [r0, #0]
 8006916:	e7d3      	b.n	80068c0 <_free_r+0x28>
 8006918:	6825      	ldr	r5, [r4, #0]
 800691a:	1961      	adds	r1, r4, r5
 800691c:	428b      	cmp	r3, r1
 800691e:	bf04      	itt	eq
 8006920:	6819      	ldreq	r1, [r3, #0]
 8006922:	685b      	ldreq	r3, [r3, #4]
 8006924:	6063      	str	r3, [r4, #4]
 8006926:	bf04      	itt	eq
 8006928:	1949      	addeq	r1, r1, r5
 800692a:	6021      	streq	r1, [r4, #0]
 800692c:	6054      	str	r4, [r2, #4]
 800692e:	e7c7      	b.n	80068c0 <_free_r+0x28>
 8006930:	b003      	add	sp, #12
 8006932:	bd30      	pop	{r4, r5, pc}
 8006934:	20000a14 	.word	0x20000a14

08006938 <_malloc_r>:
 8006938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800693a:	1ccd      	adds	r5, r1, #3
 800693c:	f025 0503 	bic.w	r5, r5, #3
 8006940:	3508      	adds	r5, #8
 8006942:	2d0c      	cmp	r5, #12
 8006944:	bf38      	it	cc
 8006946:	250c      	movcc	r5, #12
 8006948:	2d00      	cmp	r5, #0
 800694a:	4606      	mov	r6, r0
 800694c:	db01      	blt.n	8006952 <_malloc_r+0x1a>
 800694e:	42a9      	cmp	r1, r5
 8006950:	d903      	bls.n	800695a <_malloc_r+0x22>
 8006952:	230c      	movs	r3, #12
 8006954:	6033      	str	r3, [r6, #0]
 8006956:	2000      	movs	r0, #0
 8006958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800695a:	f000 fb4d 	bl	8006ff8 <__malloc_lock>
 800695e:	4921      	ldr	r1, [pc, #132]	; (80069e4 <_malloc_r+0xac>)
 8006960:	680a      	ldr	r2, [r1, #0]
 8006962:	4614      	mov	r4, r2
 8006964:	b99c      	cbnz	r4, 800698e <_malloc_r+0x56>
 8006966:	4f20      	ldr	r7, [pc, #128]	; (80069e8 <_malloc_r+0xb0>)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	b923      	cbnz	r3, 8006976 <_malloc_r+0x3e>
 800696c:	4621      	mov	r1, r4
 800696e:	4630      	mov	r0, r6
 8006970:	f000 f996 	bl	8006ca0 <_sbrk_r>
 8006974:	6038      	str	r0, [r7, #0]
 8006976:	4629      	mov	r1, r5
 8006978:	4630      	mov	r0, r6
 800697a:	f000 f991 	bl	8006ca0 <_sbrk_r>
 800697e:	1c43      	adds	r3, r0, #1
 8006980:	d123      	bne.n	80069ca <_malloc_r+0x92>
 8006982:	230c      	movs	r3, #12
 8006984:	6033      	str	r3, [r6, #0]
 8006986:	4630      	mov	r0, r6
 8006988:	f000 fb3c 	bl	8007004 <__malloc_unlock>
 800698c:	e7e3      	b.n	8006956 <_malloc_r+0x1e>
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	1b5b      	subs	r3, r3, r5
 8006992:	d417      	bmi.n	80069c4 <_malloc_r+0x8c>
 8006994:	2b0b      	cmp	r3, #11
 8006996:	d903      	bls.n	80069a0 <_malloc_r+0x68>
 8006998:	6023      	str	r3, [r4, #0]
 800699a:	441c      	add	r4, r3
 800699c:	6025      	str	r5, [r4, #0]
 800699e:	e004      	b.n	80069aa <_malloc_r+0x72>
 80069a0:	6863      	ldr	r3, [r4, #4]
 80069a2:	42a2      	cmp	r2, r4
 80069a4:	bf0c      	ite	eq
 80069a6:	600b      	streq	r3, [r1, #0]
 80069a8:	6053      	strne	r3, [r2, #4]
 80069aa:	4630      	mov	r0, r6
 80069ac:	f000 fb2a 	bl	8007004 <__malloc_unlock>
 80069b0:	f104 000b 	add.w	r0, r4, #11
 80069b4:	1d23      	adds	r3, r4, #4
 80069b6:	f020 0007 	bic.w	r0, r0, #7
 80069ba:	1ac2      	subs	r2, r0, r3
 80069bc:	d0cc      	beq.n	8006958 <_malloc_r+0x20>
 80069be:	1a1b      	subs	r3, r3, r0
 80069c0:	50a3      	str	r3, [r4, r2]
 80069c2:	e7c9      	b.n	8006958 <_malloc_r+0x20>
 80069c4:	4622      	mov	r2, r4
 80069c6:	6864      	ldr	r4, [r4, #4]
 80069c8:	e7cc      	b.n	8006964 <_malloc_r+0x2c>
 80069ca:	1cc4      	adds	r4, r0, #3
 80069cc:	f024 0403 	bic.w	r4, r4, #3
 80069d0:	42a0      	cmp	r0, r4
 80069d2:	d0e3      	beq.n	800699c <_malloc_r+0x64>
 80069d4:	1a21      	subs	r1, r4, r0
 80069d6:	4630      	mov	r0, r6
 80069d8:	f000 f962 	bl	8006ca0 <_sbrk_r>
 80069dc:	3001      	adds	r0, #1
 80069de:	d1dd      	bne.n	800699c <_malloc_r+0x64>
 80069e0:	e7cf      	b.n	8006982 <_malloc_r+0x4a>
 80069e2:	bf00      	nop
 80069e4:	20000a14 	.word	0x20000a14
 80069e8:	20000a18 	.word	0x20000a18

080069ec <__sfputc_r>:
 80069ec:	6893      	ldr	r3, [r2, #8]
 80069ee:	3b01      	subs	r3, #1
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	b410      	push	{r4}
 80069f4:	6093      	str	r3, [r2, #8]
 80069f6:	da08      	bge.n	8006a0a <__sfputc_r+0x1e>
 80069f8:	6994      	ldr	r4, [r2, #24]
 80069fa:	42a3      	cmp	r3, r4
 80069fc:	db01      	blt.n	8006a02 <__sfputc_r+0x16>
 80069fe:	290a      	cmp	r1, #10
 8006a00:	d103      	bne.n	8006a0a <__sfputc_r+0x1e>
 8006a02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a06:	f000 b99f 	b.w	8006d48 <__swbuf_r>
 8006a0a:	6813      	ldr	r3, [r2, #0]
 8006a0c:	1c58      	adds	r0, r3, #1
 8006a0e:	6010      	str	r0, [r2, #0]
 8006a10:	7019      	strb	r1, [r3, #0]
 8006a12:	4608      	mov	r0, r1
 8006a14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <__sfputs_r>:
 8006a1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a1c:	4606      	mov	r6, r0
 8006a1e:	460f      	mov	r7, r1
 8006a20:	4614      	mov	r4, r2
 8006a22:	18d5      	adds	r5, r2, r3
 8006a24:	42ac      	cmp	r4, r5
 8006a26:	d101      	bne.n	8006a2c <__sfputs_r+0x12>
 8006a28:	2000      	movs	r0, #0
 8006a2a:	e007      	b.n	8006a3c <__sfputs_r+0x22>
 8006a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a30:	463a      	mov	r2, r7
 8006a32:	4630      	mov	r0, r6
 8006a34:	f7ff ffda 	bl	80069ec <__sfputc_r>
 8006a38:	1c43      	adds	r3, r0, #1
 8006a3a:	d1f3      	bne.n	8006a24 <__sfputs_r+0xa>
 8006a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a40 <_vfiprintf_r>:
 8006a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a44:	460d      	mov	r5, r1
 8006a46:	b09d      	sub	sp, #116	; 0x74
 8006a48:	4614      	mov	r4, r2
 8006a4a:	4698      	mov	r8, r3
 8006a4c:	4606      	mov	r6, r0
 8006a4e:	b118      	cbz	r0, 8006a58 <_vfiprintf_r+0x18>
 8006a50:	6983      	ldr	r3, [r0, #24]
 8006a52:	b90b      	cbnz	r3, 8006a58 <_vfiprintf_r+0x18>
 8006a54:	f7ff fa72 	bl	8005f3c <__sinit>
 8006a58:	4b89      	ldr	r3, [pc, #548]	; (8006c80 <_vfiprintf_r+0x240>)
 8006a5a:	429d      	cmp	r5, r3
 8006a5c:	d11b      	bne.n	8006a96 <_vfiprintf_r+0x56>
 8006a5e:	6875      	ldr	r5, [r6, #4]
 8006a60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a62:	07d9      	lsls	r1, r3, #31
 8006a64:	d405      	bmi.n	8006a72 <_vfiprintf_r+0x32>
 8006a66:	89ab      	ldrh	r3, [r5, #12]
 8006a68:	059a      	lsls	r2, r3, #22
 8006a6a:	d402      	bmi.n	8006a72 <_vfiprintf_r+0x32>
 8006a6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a6e:	f7ff fb08 	bl	8006082 <__retarget_lock_acquire_recursive>
 8006a72:	89ab      	ldrh	r3, [r5, #12]
 8006a74:	071b      	lsls	r3, r3, #28
 8006a76:	d501      	bpl.n	8006a7c <_vfiprintf_r+0x3c>
 8006a78:	692b      	ldr	r3, [r5, #16]
 8006a7a:	b9eb      	cbnz	r3, 8006ab8 <_vfiprintf_r+0x78>
 8006a7c:	4629      	mov	r1, r5
 8006a7e:	4630      	mov	r0, r6
 8006a80:	f000 f9c6 	bl	8006e10 <__swsetup_r>
 8006a84:	b1c0      	cbz	r0, 8006ab8 <_vfiprintf_r+0x78>
 8006a86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a88:	07dc      	lsls	r4, r3, #31
 8006a8a:	d50e      	bpl.n	8006aaa <_vfiprintf_r+0x6a>
 8006a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a90:	b01d      	add	sp, #116	; 0x74
 8006a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a96:	4b7b      	ldr	r3, [pc, #492]	; (8006c84 <_vfiprintf_r+0x244>)
 8006a98:	429d      	cmp	r5, r3
 8006a9a:	d101      	bne.n	8006aa0 <_vfiprintf_r+0x60>
 8006a9c:	68b5      	ldr	r5, [r6, #8]
 8006a9e:	e7df      	b.n	8006a60 <_vfiprintf_r+0x20>
 8006aa0:	4b79      	ldr	r3, [pc, #484]	; (8006c88 <_vfiprintf_r+0x248>)
 8006aa2:	429d      	cmp	r5, r3
 8006aa4:	bf08      	it	eq
 8006aa6:	68f5      	ldreq	r5, [r6, #12]
 8006aa8:	e7da      	b.n	8006a60 <_vfiprintf_r+0x20>
 8006aaa:	89ab      	ldrh	r3, [r5, #12]
 8006aac:	0598      	lsls	r0, r3, #22
 8006aae:	d4ed      	bmi.n	8006a8c <_vfiprintf_r+0x4c>
 8006ab0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ab2:	f7ff fae7 	bl	8006084 <__retarget_lock_release_recursive>
 8006ab6:	e7e9      	b.n	8006a8c <_vfiprintf_r+0x4c>
 8006ab8:	2300      	movs	r3, #0
 8006aba:	9309      	str	r3, [sp, #36]	; 0x24
 8006abc:	2320      	movs	r3, #32
 8006abe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ac2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ac6:	2330      	movs	r3, #48	; 0x30
 8006ac8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006c8c <_vfiprintf_r+0x24c>
 8006acc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ad0:	f04f 0901 	mov.w	r9, #1
 8006ad4:	4623      	mov	r3, r4
 8006ad6:	469a      	mov	sl, r3
 8006ad8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006adc:	b10a      	cbz	r2, 8006ae2 <_vfiprintf_r+0xa2>
 8006ade:	2a25      	cmp	r2, #37	; 0x25
 8006ae0:	d1f9      	bne.n	8006ad6 <_vfiprintf_r+0x96>
 8006ae2:	ebba 0b04 	subs.w	fp, sl, r4
 8006ae6:	d00b      	beq.n	8006b00 <_vfiprintf_r+0xc0>
 8006ae8:	465b      	mov	r3, fp
 8006aea:	4622      	mov	r2, r4
 8006aec:	4629      	mov	r1, r5
 8006aee:	4630      	mov	r0, r6
 8006af0:	f7ff ff93 	bl	8006a1a <__sfputs_r>
 8006af4:	3001      	adds	r0, #1
 8006af6:	f000 80aa 	beq.w	8006c4e <_vfiprintf_r+0x20e>
 8006afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006afc:	445a      	add	r2, fp
 8006afe:	9209      	str	r2, [sp, #36]	; 0x24
 8006b00:	f89a 3000 	ldrb.w	r3, [sl]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 80a2 	beq.w	8006c4e <_vfiprintf_r+0x20e>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b14:	f10a 0a01 	add.w	sl, sl, #1
 8006b18:	9304      	str	r3, [sp, #16]
 8006b1a:	9307      	str	r3, [sp, #28]
 8006b1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b20:	931a      	str	r3, [sp, #104]	; 0x68
 8006b22:	4654      	mov	r4, sl
 8006b24:	2205      	movs	r2, #5
 8006b26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b2a:	4858      	ldr	r0, [pc, #352]	; (8006c8c <_vfiprintf_r+0x24c>)
 8006b2c:	f7f9 fb58 	bl	80001e0 <memchr>
 8006b30:	9a04      	ldr	r2, [sp, #16]
 8006b32:	b9d8      	cbnz	r0, 8006b6c <_vfiprintf_r+0x12c>
 8006b34:	06d1      	lsls	r1, r2, #27
 8006b36:	bf44      	itt	mi
 8006b38:	2320      	movmi	r3, #32
 8006b3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b3e:	0713      	lsls	r3, r2, #28
 8006b40:	bf44      	itt	mi
 8006b42:	232b      	movmi	r3, #43	; 0x2b
 8006b44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b48:	f89a 3000 	ldrb.w	r3, [sl]
 8006b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8006b4e:	d015      	beq.n	8006b7c <_vfiprintf_r+0x13c>
 8006b50:	9a07      	ldr	r2, [sp, #28]
 8006b52:	4654      	mov	r4, sl
 8006b54:	2000      	movs	r0, #0
 8006b56:	f04f 0c0a 	mov.w	ip, #10
 8006b5a:	4621      	mov	r1, r4
 8006b5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b60:	3b30      	subs	r3, #48	; 0x30
 8006b62:	2b09      	cmp	r3, #9
 8006b64:	d94e      	bls.n	8006c04 <_vfiprintf_r+0x1c4>
 8006b66:	b1b0      	cbz	r0, 8006b96 <_vfiprintf_r+0x156>
 8006b68:	9207      	str	r2, [sp, #28]
 8006b6a:	e014      	b.n	8006b96 <_vfiprintf_r+0x156>
 8006b6c:	eba0 0308 	sub.w	r3, r0, r8
 8006b70:	fa09 f303 	lsl.w	r3, r9, r3
 8006b74:	4313      	orrs	r3, r2
 8006b76:	9304      	str	r3, [sp, #16]
 8006b78:	46a2      	mov	sl, r4
 8006b7a:	e7d2      	b.n	8006b22 <_vfiprintf_r+0xe2>
 8006b7c:	9b03      	ldr	r3, [sp, #12]
 8006b7e:	1d19      	adds	r1, r3, #4
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	9103      	str	r1, [sp, #12]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	bfbb      	ittet	lt
 8006b88:	425b      	neglt	r3, r3
 8006b8a:	f042 0202 	orrlt.w	r2, r2, #2
 8006b8e:	9307      	strge	r3, [sp, #28]
 8006b90:	9307      	strlt	r3, [sp, #28]
 8006b92:	bfb8      	it	lt
 8006b94:	9204      	strlt	r2, [sp, #16]
 8006b96:	7823      	ldrb	r3, [r4, #0]
 8006b98:	2b2e      	cmp	r3, #46	; 0x2e
 8006b9a:	d10c      	bne.n	8006bb6 <_vfiprintf_r+0x176>
 8006b9c:	7863      	ldrb	r3, [r4, #1]
 8006b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8006ba0:	d135      	bne.n	8006c0e <_vfiprintf_r+0x1ce>
 8006ba2:	9b03      	ldr	r3, [sp, #12]
 8006ba4:	1d1a      	adds	r2, r3, #4
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	9203      	str	r2, [sp, #12]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	bfb8      	it	lt
 8006bae:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bb2:	3402      	adds	r4, #2
 8006bb4:	9305      	str	r3, [sp, #20]
 8006bb6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006c9c <_vfiprintf_r+0x25c>
 8006bba:	7821      	ldrb	r1, [r4, #0]
 8006bbc:	2203      	movs	r2, #3
 8006bbe:	4650      	mov	r0, sl
 8006bc0:	f7f9 fb0e 	bl	80001e0 <memchr>
 8006bc4:	b140      	cbz	r0, 8006bd8 <_vfiprintf_r+0x198>
 8006bc6:	2340      	movs	r3, #64	; 0x40
 8006bc8:	eba0 000a 	sub.w	r0, r0, sl
 8006bcc:	fa03 f000 	lsl.w	r0, r3, r0
 8006bd0:	9b04      	ldr	r3, [sp, #16]
 8006bd2:	4303      	orrs	r3, r0
 8006bd4:	3401      	adds	r4, #1
 8006bd6:	9304      	str	r3, [sp, #16]
 8006bd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bdc:	482c      	ldr	r0, [pc, #176]	; (8006c90 <_vfiprintf_r+0x250>)
 8006bde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006be2:	2206      	movs	r2, #6
 8006be4:	f7f9 fafc 	bl	80001e0 <memchr>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	d03f      	beq.n	8006c6c <_vfiprintf_r+0x22c>
 8006bec:	4b29      	ldr	r3, [pc, #164]	; (8006c94 <_vfiprintf_r+0x254>)
 8006bee:	bb1b      	cbnz	r3, 8006c38 <_vfiprintf_r+0x1f8>
 8006bf0:	9b03      	ldr	r3, [sp, #12]
 8006bf2:	3307      	adds	r3, #7
 8006bf4:	f023 0307 	bic.w	r3, r3, #7
 8006bf8:	3308      	adds	r3, #8
 8006bfa:	9303      	str	r3, [sp, #12]
 8006bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bfe:	443b      	add	r3, r7
 8006c00:	9309      	str	r3, [sp, #36]	; 0x24
 8006c02:	e767      	b.n	8006ad4 <_vfiprintf_r+0x94>
 8006c04:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c08:	460c      	mov	r4, r1
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	e7a5      	b.n	8006b5a <_vfiprintf_r+0x11a>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	3401      	adds	r4, #1
 8006c12:	9305      	str	r3, [sp, #20]
 8006c14:	4619      	mov	r1, r3
 8006c16:	f04f 0c0a 	mov.w	ip, #10
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c20:	3a30      	subs	r2, #48	; 0x30
 8006c22:	2a09      	cmp	r2, #9
 8006c24:	d903      	bls.n	8006c2e <_vfiprintf_r+0x1ee>
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d0c5      	beq.n	8006bb6 <_vfiprintf_r+0x176>
 8006c2a:	9105      	str	r1, [sp, #20]
 8006c2c:	e7c3      	b.n	8006bb6 <_vfiprintf_r+0x176>
 8006c2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c32:	4604      	mov	r4, r0
 8006c34:	2301      	movs	r3, #1
 8006c36:	e7f0      	b.n	8006c1a <_vfiprintf_r+0x1da>
 8006c38:	ab03      	add	r3, sp, #12
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	462a      	mov	r2, r5
 8006c3e:	4b16      	ldr	r3, [pc, #88]	; (8006c98 <_vfiprintf_r+0x258>)
 8006c40:	a904      	add	r1, sp, #16
 8006c42:	4630      	mov	r0, r6
 8006c44:	f7fd fd3e 	bl	80046c4 <_printf_float>
 8006c48:	4607      	mov	r7, r0
 8006c4a:	1c78      	adds	r0, r7, #1
 8006c4c:	d1d6      	bne.n	8006bfc <_vfiprintf_r+0x1bc>
 8006c4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c50:	07d9      	lsls	r1, r3, #31
 8006c52:	d405      	bmi.n	8006c60 <_vfiprintf_r+0x220>
 8006c54:	89ab      	ldrh	r3, [r5, #12]
 8006c56:	059a      	lsls	r2, r3, #22
 8006c58:	d402      	bmi.n	8006c60 <_vfiprintf_r+0x220>
 8006c5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c5c:	f7ff fa12 	bl	8006084 <__retarget_lock_release_recursive>
 8006c60:	89ab      	ldrh	r3, [r5, #12]
 8006c62:	065b      	lsls	r3, r3, #25
 8006c64:	f53f af12 	bmi.w	8006a8c <_vfiprintf_r+0x4c>
 8006c68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c6a:	e711      	b.n	8006a90 <_vfiprintf_r+0x50>
 8006c6c:	ab03      	add	r3, sp, #12
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	462a      	mov	r2, r5
 8006c72:	4b09      	ldr	r3, [pc, #36]	; (8006c98 <_vfiprintf_r+0x258>)
 8006c74:	a904      	add	r1, sp, #16
 8006c76:	4630      	mov	r0, r6
 8006c78:	f7fd ffc8 	bl	8004c0c <_printf_i>
 8006c7c:	e7e4      	b.n	8006c48 <_vfiprintf_r+0x208>
 8006c7e:	bf00      	nop
 8006c80:	080076c8 	.word	0x080076c8
 8006c84:	080076e8 	.word	0x080076e8
 8006c88:	080076a8 	.word	0x080076a8
 8006c8c:	08007864 	.word	0x08007864
 8006c90:	0800786e 	.word	0x0800786e
 8006c94:	080046c5 	.word	0x080046c5
 8006c98:	08006a1b 	.word	0x08006a1b
 8006c9c:	0800786a 	.word	0x0800786a

08006ca0 <_sbrk_r>:
 8006ca0:	b538      	push	{r3, r4, r5, lr}
 8006ca2:	4d06      	ldr	r5, [pc, #24]	; (8006cbc <_sbrk_r+0x1c>)
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	4604      	mov	r4, r0
 8006ca8:	4608      	mov	r0, r1
 8006caa:	602b      	str	r3, [r5, #0]
 8006cac:	f7fb faa4 	bl	80021f8 <_sbrk>
 8006cb0:	1c43      	adds	r3, r0, #1
 8006cb2:	d102      	bne.n	8006cba <_sbrk_r+0x1a>
 8006cb4:	682b      	ldr	r3, [r5, #0]
 8006cb6:	b103      	cbz	r3, 8006cba <_sbrk_r+0x1a>
 8006cb8:	6023      	str	r3, [r4, #0]
 8006cba:	bd38      	pop	{r3, r4, r5, pc}
 8006cbc:	20000fcc 	.word	0x20000fcc

08006cc0 <__sread>:
 8006cc0:	b510      	push	{r4, lr}
 8006cc2:	460c      	mov	r4, r1
 8006cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cc8:	f000 f9a2 	bl	8007010 <_read_r>
 8006ccc:	2800      	cmp	r0, #0
 8006cce:	bfab      	itete	ge
 8006cd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8006cd4:	181b      	addge	r3, r3, r0
 8006cd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006cda:	bfac      	ite	ge
 8006cdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8006cde:	81a3      	strhlt	r3, [r4, #12]
 8006ce0:	bd10      	pop	{r4, pc}

08006ce2 <__swrite>:
 8006ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ce6:	461f      	mov	r7, r3
 8006ce8:	898b      	ldrh	r3, [r1, #12]
 8006cea:	05db      	lsls	r3, r3, #23
 8006cec:	4605      	mov	r5, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	4616      	mov	r6, r2
 8006cf2:	d505      	bpl.n	8006d00 <__swrite+0x1e>
 8006cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f000 f958 	bl	8006fb0 <_lseek_r>
 8006d00:	89a3      	ldrh	r3, [r4, #12]
 8006d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d0a:	81a3      	strh	r3, [r4, #12]
 8006d0c:	4632      	mov	r2, r6
 8006d0e:	463b      	mov	r3, r7
 8006d10:	4628      	mov	r0, r5
 8006d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d16:	f000 b869 	b.w	8006dec <_write_r>

08006d1a <__sseek>:
 8006d1a:	b510      	push	{r4, lr}
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d22:	f000 f945 	bl	8006fb0 <_lseek_r>
 8006d26:	1c43      	adds	r3, r0, #1
 8006d28:	89a3      	ldrh	r3, [r4, #12]
 8006d2a:	bf15      	itete	ne
 8006d2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006d36:	81a3      	strheq	r3, [r4, #12]
 8006d38:	bf18      	it	ne
 8006d3a:	81a3      	strhne	r3, [r4, #12]
 8006d3c:	bd10      	pop	{r4, pc}

08006d3e <__sclose>:
 8006d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d42:	f000 b8f1 	b.w	8006f28 <_close_r>
	...

08006d48 <__swbuf_r>:
 8006d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d4a:	460e      	mov	r6, r1
 8006d4c:	4614      	mov	r4, r2
 8006d4e:	4605      	mov	r5, r0
 8006d50:	b118      	cbz	r0, 8006d5a <__swbuf_r+0x12>
 8006d52:	6983      	ldr	r3, [r0, #24]
 8006d54:	b90b      	cbnz	r3, 8006d5a <__swbuf_r+0x12>
 8006d56:	f7ff f8f1 	bl	8005f3c <__sinit>
 8006d5a:	4b21      	ldr	r3, [pc, #132]	; (8006de0 <__swbuf_r+0x98>)
 8006d5c:	429c      	cmp	r4, r3
 8006d5e:	d12b      	bne.n	8006db8 <__swbuf_r+0x70>
 8006d60:	686c      	ldr	r4, [r5, #4]
 8006d62:	69a3      	ldr	r3, [r4, #24]
 8006d64:	60a3      	str	r3, [r4, #8]
 8006d66:	89a3      	ldrh	r3, [r4, #12]
 8006d68:	071a      	lsls	r2, r3, #28
 8006d6a:	d52f      	bpl.n	8006dcc <__swbuf_r+0x84>
 8006d6c:	6923      	ldr	r3, [r4, #16]
 8006d6e:	b36b      	cbz	r3, 8006dcc <__swbuf_r+0x84>
 8006d70:	6923      	ldr	r3, [r4, #16]
 8006d72:	6820      	ldr	r0, [r4, #0]
 8006d74:	1ac0      	subs	r0, r0, r3
 8006d76:	6963      	ldr	r3, [r4, #20]
 8006d78:	b2f6      	uxtb	r6, r6
 8006d7a:	4283      	cmp	r3, r0
 8006d7c:	4637      	mov	r7, r6
 8006d7e:	dc04      	bgt.n	8006d8a <__swbuf_r+0x42>
 8006d80:	4621      	mov	r1, r4
 8006d82:	4628      	mov	r0, r5
 8006d84:	f7ff f846 	bl	8005e14 <_fflush_r>
 8006d88:	bb30      	cbnz	r0, 8006dd8 <__swbuf_r+0x90>
 8006d8a:	68a3      	ldr	r3, [r4, #8]
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	60a3      	str	r3, [r4, #8]
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	1c5a      	adds	r2, r3, #1
 8006d94:	6022      	str	r2, [r4, #0]
 8006d96:	701e      	strb	r6, [r3, #0]
 8006d98:	6963      	ldr	r3, [r4, #20]
 8006d9a:	3001      	adds	r0, #1
 8006d9c:	4283      	cmp	r3, r0
 8006d9e:	d004      	beq.n	8006daa <__swbuf_r+0x62>
 8006da0:	89a3      	ldrh	r3, [r4, #12]
 8006da2:	07db      	lsls	r3, r3, #31
 8006da4:	d506      	bpl.n	8006db4 <__swbuf_r+0x6c>
 8006da6:	2e0a      	cmp	r6, #10
 8006da8:	d104      	bne.n	8006db4 <__swbuf_r+0x6c>
 8006daa:	4621      	mov	r1, r4
 8006dac:	4628      	mov	r0, r5
 8006dae:	f7ff f831 	bl	8005e14 <_fflush_r>
 8006db2:	b988      	cbnz	r0, 8006dd8 <__swbuf_r+0x90>
 8006db4:	4638      	mov	r0, r7
 8006db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006db8:	4b0a      	ldr	r3, [pc, #40]	; (8006de4 <__swbuf_r+0x9c>)
 8006dba:	429c      	cmp	r4, r3
 8006dbc:	d101      	bne.n	8006dc2 <__swbuf_r+0x7a>
 8006dbe:	68ac      	ldr	r4, [r5, #8]
 8006dc0:	e7cf      	b.n	8006d62 <__swbuf_r+0x1a>
 8006dc2:	4b09      	ldr	r3, [pc, #36]	; (8006de8 <__swbuf_r+0xa0>)
 8006dc4:	429c      	cmp	r4, r3
 8006dc6:	bf08      	it	eq
 8006dc8:	68ec      	ldreq	r4, [r5, #12]
 8006dca:	e7ca      	b.n	8006d62 <__swbuf_r+0x1a>
 8006dcc:	4621      	mov	r1, r4
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 f81e 	bl	8006e10 <__swsetup_r>
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	d0cb      	beq.n	8006d70 <__swbuf_r+0x28>
 8006dd8:	f04f 37ff 	mov.w	r7, #4294967295
 8006ddc:	e7ea      	b.n	8006db4 <__swbuf_r+0x6c>
 8006dde:	bf00      	nop
 8006de0:	080076c8 	.word	0x080076c8
 8006de4:	080076e8 	.word	0x080076e8
 8006de8:	080076a8 	.word	0x080076a8

08006dec <_write_r>:
 8006dec:	b538      	push	{r3, r4, r5, lr}
 8006dee:	4d07      	ldr	r5, [pc, #28]	; (8006e0c <_write_r+0x20>)
 8006df0:	4604      	mov	r4, r0
 8006df2:	4608      	mov	r0, r1
 8006df4:	4611      	mov	r1, r2
 8006df6:	2200      	movs	r2, #0
 8006df8:	602a      	str	r2, [r5, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	f7fb f85e 	bl	8001ebc <_write>
 8006e00:	1c43      	adds	r3, r0, #1
 8006e02:	d102      	bne.n	8006e0a <_write_r+0x1e>
 8006e04:	682b      	ldr	r3, [r5, #0]
 8006e06:	b103      	cbz	r3, 8006e0a <_write_r+0x1e>
 8006e08:	6023      	str	r3, [r4, #0]
 8006e0a:	bd38      	pop	{r3, r4, r5, pc}
 8006e0c:	20000fcc 	.word	0x20000fcc

08006e10 <__swsetup_r>:
 8006e10:	4b32      	ldr	r3, [pc, #200]	; (8006edc <__swsetup_r+0xcc>)
 8006e12:	b570      	push	{r4, r5, r6, lr}
 8006e14:	681d      	ldr	r5, [r3, #0]
 8006e16:	4606      	mov	r6, r0
 8006e18:	460c      	mov	r4, r1
 8006e1a:	b125      	cbz	r5, 8006e26 <__swsetup_r+0x16>
 8006e1c:	69ab      	ldr	r3, [r5, #24]
 8006e1e:	b913      	cbnz	r3, 8006e26 <__swsetup_r+0x16>
 8006e20:	4628      	mov	r0, r5
 8006e22:	f7ff f88b 	bl	8005f3c <__sinit>
 8006e26:	4b2e      	ldr	r3, [pc, #184]	; (8006ee0 <__swsetup_r+0xd0>)
 8006e28:	429c      	cmp	r4, r3
 8006e2a:	d10f      	bne.n	8006e4c <__swsetup_r+0x3c>
 8006e2c:	686c      	ldr	r4, [r5, #4]
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e34:	0719      	lsls	r1, r3, #28
 8006e36:	d42c      	bmi.n	8006e92 <__swsetup_r+0x82>
 8006e38:	06dd      	lsls	r5, r3, #27
 8006e3a:	d411      	bmi.n	8006e60 <__swsetup_r+0x50>
 8006e3c:	2309      	movs	r3, #9
 8006e3e:	6033      	str	r3, [r6, #0]
 8006e40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e44:	81a3      	strh	r3, [r4, #12]
 8006e46:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4a:	e03e      	b.n	8006eca <__swsetup_r+0xba>
 8006e4c:	4b25      	ldr	r3, [pc, #148]	; (8006ee4 <__swsetup_r+0xd4>)
 8006e4e:	429c      	cmp	r4, r3
 8006e50:	d101      	bne.n	8006e56 <__swsetup_r+0x46>
 8006e52:	68ac      	ldr	r4, [r5, #8]
 8006e54:	e7eb      	b.n	8006e2e <__swsetup_r+0x1e>
 8006e56:	4b24      	ldr	r3, [pc, #144]	; (8006ee8 <__swsetup_r+0xd8>)
 8006e58:	429c      	cmp	r4, r3
 8006e5a:	bf08      	it	eq
 8006e5c:	68ec      	ldreq	r4, [r5, #12]
 8006e5e:	e7e6      	b.n	8006e2e <__swsetup_r+0x1e>
 8006e60:	0758      	lsls	r0, r3, #29
 8006e62:	d512      	bpl.n	8006e8a <__swsetup_r+0x7a>
 8006e64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e66:	b141      	cbz	r1, 8006e7a <__swsetup_r+0x6a>
 8006e68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e6c:	4299      	cmp	r1, r3
 8006e6e:	d002      	beq.n	8006e76 <__swsetup_r+0x66>
 8006e70:	4630      	mov	r0, r6
 8006e72:	f7ff fd11 	bl	8006898 <_free_r>
 8006e76:	2300      	movs	r3, #0
 8006e78:	6363      	str	r3, [r4, #52]	; 0x34
 8006e7a:	89a3      	ldrh	r3, [r4, #12]
 8006e7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e80:	81a3      	strh	r3, [r4, #12]
 8006e82:	2300      	movs	r3, #0
 8006e84:	6063      	str	r3, [r4, #4]
 8006e86:	6923      	ldr	r3, [r4, #16]
 8006e88:	6023      	str	r3, [r4, #0]
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	f043 0308 	orr.w	r3, r3, #8
 8006e90:	81a3      	strh	r3, [r4, #12]
 8006e92:	6923      	ldr	r3, [r4, #16]
 8006e94:	b94b      	cbnz	r3, 8006eaa <__swsetup_r+0x9a>
 8006e96:	89a3      	ldrh	r3, [r4, #12]
 8006e98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ea0:	d003      	beq.n	8006eaa <__swsetup_r+0x9a>
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	4630      	mov	r0, r6
 8006ea6:	f7ff f913 	bl	80060d0 <__smakebuf_r>
 8006eaa:	89a0      	ldrh	r0, [r4, #12]
 8006eac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006eb0:	f010 0301 	ands.w	r3, r0, #1
 8006eb4:	d00a      	beq.n	8006ecc <__swsetup_r+0xbc>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	60a3      	str	r3, [r4, #8]
 8006eba:	6963      	ldr	r3, [r4, #20]
 8006ebc:	425b      	negs	r3, r3
 8006ebe:	61a3      	str	r3, [r4, #24]
 8006ec0:	6923      	ldr	r3, [r4, #16]
 8006ec2:	b943      	cbnz	r3, 8006ed6 <__swsetup_r+0xc6>
 8006ec4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006ec8:	d1ba      	bne.n	8006e40 <__swsetup_r+0x30>
 8006eca:	bd70      	pop	{r4, r5, r6, pc}
 8006ecc:	0781      	lsls	r1, r0, #30
 8006ece:	bf58      	it	pl
 8006ed0:	6963      	ldrpl	r3, [r4, #20]
 8006ed2:	60a3      	str	r3, [r4, #8]
 8006ed4:	e7f4      	b.n	8006ec0 <__swsetup_r+0xb0>
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	e7f7      	b.n	8006eca <__swsetup_r+0xba>
 8006eda:	bf00      	nop
 8006edc:	20000824 	.word	0x20000824
 8006ee0:	080076c8 	.word	0x080076c8
 8006ee4:	080076e8 	.word	0x080076e8
 8006ee8:	080076a8 	.word	0x080076a8

08006eec <__assert_func>:
 8006eec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006eee:	4614      	mov	r4, r2
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	4b09      	ldr	r3, [pc, #36]	; (8006f18 <__assert_func+0x2c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4605      	mov	r5, r0
 8006ef8:	68d8      	ldr	r0, [r3, #12]
 8006efa:	b14c      	cbz	r4, 8006f10 <__assert_func+0x24>
 8006efc:	4b07      	ldr	r3, [pc, #28]	; (8006f1c <__assert_func+0x30>)
 8006efe:	9100      	str	r1, [sp, #0]
 8006f00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f04:	4906      	ldr	r1, [pc, #24]	; (8006f20 <__assert_func+0x34>)
 8006f06:	462b      	mov	r3, r5
 8006f08:	f000 f81e 	bl	8006f48 <fiprintf>
 8006f0c:	f000 f89f 	bl	800704e <abort>
 8006f10:	4b04      	ldr	r3, [pc, #16]	; (8006f24 <__assert_func+0x38>)
 8006f12:	461c      	mov	r4, r3
 8006f14:	e7f3      	b.n	8006efe <__assert_func+0x12>
 8006f16:	bf00      	nop
 8006f18:	20000824 	.word	0x20000824
 8006f1c:	08007875 	.word	0x08007875
 8006f20:	08007882 	.word	0x08007882
 8006f24:	080078b0 	.word	0x080078b0

08006f28 <_close_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	4d06      	ldr	r5, [pc, #24]	; (8006f44 <_close_r+0x1c>)
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4608      	mov	r0, r1
 8006f32:	602b      	str	r3, [r5, #0]
 8006f34:	f7fa ffee 	bl	8001f14 <_close>
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d102      	bne.n	8006f42 <_close_r+0x1a>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	b103      	cbz	r3, 8006f42 <_close_r+0x1a>
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	20000fcc 	.word	0x20000fcc

08006f48 <fiprintf>:
 8006f48:	b40e      	push	{r1, r2, r3}
 8006f4a:	b503      	push	{r0, r1, lr}
 8006f4c:	4601      	mov	r1, r0
 8006f4e:	ab03      	add	r3, sp, #12
 8006f50:	4805      	ldr	r0, [pc, #20]	; (8006f68 <fiprintf+0x20>)
 8006f52:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f56:	6800      	ldr	r0, [r0, #0]
 8006f58:	9301      	str	r3, [sp, #4]
 8006f5a:	f7ff fd71 	bl	8006a40 <_vfiprintf_r>
 8006f5e:	b002      	add	sp, #8
 8006f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f64:	b003      	add	sp, #12
 8006f66:	4770      	bx	lr
 8006f68:	20000824 	.word	0x20000824

08006f6c <_fstat_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4d07      	ldr	r5, [pc, #28]	; (8006f8c <_fstat_r+0x20>)
 8006f70:	2300      	movs	r3, #0
 8006f72:	4604      	mov	r4, r0
 8006f74:	4608      	mov	r0, r1
 8006f76:	4611      	mov	r1, r2
 8006f78:	602b      	str	r3, [r5, #0]
 8006f7a:	f7fb f81b 	bl	8001fb4 <_fstat>
 8006f7e:	1c43      	adds	r3, r0, #1
 8006f80:	d102      	bne.n	8006f88 <_fstat_r+0x1c>
 8006f82:	682b      	ldr	r3, [r5, #0]
 8006f84:	b103      	cbz	r3, 8006f88 <_fstat_r+0x1c>
 8006f86:	6023      	str	r3, [r4, #0]
 8006f88:	bd38      	pop	{r3, r4, r5, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20000fcc 	.word	0x20000fcc

08006f90 <_isatty_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	4d06      	ldr	r5, [pc, #24]	; (8006fac <_isatty_r+0x1c>)
 8006f94:	2300      	movs	r3, #0
 8006f96:	4604      	mov	r4, r0
 8006f98:	4608      	mov	r0, r1
 8006f9a:	602b      	str	r3, [r5, #0]
 8006f9c:	f7fa ff78 	bl	8001e90 <_isatty>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_isatty_r+0x1a>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_isatty_r+0x1a>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	20000fcc 	.word	0x20000fcc

08006fb0 <_lseek_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	; (8006fd0 <_lseek_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fa ffbf 	bl	8001f42 <_lseek>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_lseek_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_lseek_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000fcc 	.word	0x20000fcc

08006fd4 <__ascii_mbtowc>:
 8006fd4:	b082      	sub	sp, #8
 8006fd6:	b901      	cbnz	r1, 8006fda <__ascii_mbtowc+0x6>
 8006fd8:	a901      	add	r1, sp, #4
 8006fda:	b142      	cbz	r2, 8006fee <__ascii_mbtowc+0x1a>
 8006fdc:	b14b      	cbz	r3, 8006ff2 <__ascii_mbtowc+0x1e>
 8006fde:	7813      	ldrb	r3, [r2, #0]
 8006fe0:	600b      	str	r3, [r1, #0]
 8006fe2:	7812      	ldrb	r2, [r2, #0]
 8006fe4:	1e10      	subs	r0, r2, #0
 8006fe6:	bf18      	it	ne
 8006fe8:	2001      	movne	r0, #1
 8006fea:	b002      	add	sp, #8
 8006fec:	4770      	bx	lr
 8006fee:	4610      	mov	r0, r2
 8006ff0:	e7fb      	b.n	8006fea <__ascii_mbtowc+0x16>
 8006ff2:	f06f 0001 	mvn.w	r0, #1
 8006ff6:	e7f8      	b.n	8006fea <__ascii_mbtowc+0x16>

08006ff8 <__malloc_lock>:
 8006ff8:	4801      	ldr	r0, [pc, #4]	; (8007000 <__malloc_lock+0x8>)
 8006ffa:	f7ff b842 	b.w	8006082 <__retarget_lock_acquire_recursive>
 8006ffe:	bf00      	nop
 8007000:	20000fc4 	.word	0x20000fc4

08007004 <__malloc_unlock>:
 8007004:	4801      	ldr	r0, [pc, #4]	; (800700c <__malloc_unlock+0x8>)
 8007006:	f7ff b83d 	b.w	8006084 <__retarget_lock_release_recursive>
 800700a:	bf00      	nop
 800700c:	20000fc4 	.word	0x20000fc4

08007010 <_read_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d07      	ldr	r5, [pc, #28]	; (8007030 <_read_r+0x20>)
 8007014:	4604      	mov	r4, r0
 8007016:	4608      	mov	r0, r1
 8007018:	4611      	mov	r1, r2
 800701a:	2200      	movs	r2, #0
 800701c:	602a      	str	r2, [r5, #0]
 800701e:	461a      	mov	r2, r3
 8007020:	f7fa ffa0 	bl	8001f64 <_read>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d102      	bne.n	800702e <_read_r+0x1e>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	b103      	cbz	r3, 800702e <_read_r+0x1e>
 800702c:	6023      	str	r3, [r4, #0]
 800702e:	bd38      	pop	{r3, r4, r5, pc}
 8007030:	20000fcc 	.word	0x20000fcc

08007034 <__ascii_wctomb>:
 8007034:	b149      	cbz	r1, 800704a <__ascii_wctomb+0x16>
 8007036:	2aff      	cmp	r2, #255	; 0xff
 8007038:	bf85      	ittet	hi
 800703a:	238a      	movhi	r3, #138	; 0x8a
 800703c:	6003      	strhi	r3, [r0, #0]
 800703e:	700a      	strbls	r2, [r1, #0]
 8007040:	f04f 30ff 	movhi.w	r0, #4294967295
 8007044:	bf98      	it	ls
 8007046:	2001      	movls	r0, #1
 8007048:	4770      	bx	lr
 800704a:	4608      	mov	r0, r1
 800704c:	4770      	bx	lr

0800704e <abort>:
 800704e:	b508      	push	{r3, lr}
 8007050:	2006      	movs	r0, #6
 8007052:	f000 f82b 	bl	80070ac <raise>
 8007056:	2001      	movs	r0, #1
 8007058:	f000 f880 	bl	800715c <_exit>

0800705c <_raise_r>:
 800705c:	291f      	cmp	r1, #31
 800705e:	b538      	push	{r3, r4, r5, lr}
 8007060:	4604      	mov	r4, r0
 8007062:	460d      	mov	r5, r1
 8007064:	d904      	bls.n	8007070 <_raise_r+0x14>
 8007066:	2316      	movs	r3, #22
 8007068:	6003      	str	r3, [r0, #0]
 800706a:	f04f 30ff 	mov.w	r0, #4294967295
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007072:	b112      	cbz	r2, 800707a <_raise_r+0x1e>
 8007074:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007078:	b94b      	cbnz	r3, 800708e <_raise_r+0x32>
 800707a:	4620      	mov	r0, r4
 800707c:	f000 f830 	bl	80070e0 <_getpid_r>
 8007080:	462a      	mov	r2, r5
 8007082:	4601      	mov	r1, r0
 8007084:	4620      	mov	r0, r4
 8007086:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800708a:	f000 b817 	b.w	80070bc <_kill_r>
 800708e:	2b01      	cmp	r3, #1
 8007090:	d00a      	beq.n	80070a8 <_raise_r+0x4c>
 8007092:	1c59      	adds	r1, r3, #1
 8007094:	d103      	bne.n	800709e <_raise_r+0x42>
 8007096:	2316      	movs	r3, #22
 8007098:	6003      	str	r3, [r0, #0]
 800709a:	2001      	movs	r0, #1
 800709c:	e7e7      	b.n	800706e <_raise_r+0x12>
 800709e:	2400      	movs	r4, #0
 80070a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80070a4:	4628      	mov	r0, r5
 80070a6:	4798      	blx	r3
 80070a8:	2000      	movs	r0, #0
 80070aa:	e7e0      	b.n	800706e <_raise_r+0x12>

080070ac <raise>:
 80070ac:	4b02      	ldr	r3, [pc, #8]	; (80070b8 <raise+0xc>)
 80070ae:	4601      	mov	r1, r0
 80070b0:	6818      	ldr	r0, [r3, #0]
 80070b2:	f7ff bfd3 	b.w	800705c <_raise_r>
 80070b6:	bf00      	nop
 80070b8:	20000824 	.word	0x20000824

080070bc <_kill_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	4d07      	ldr	r5, [pc, #28]	; (80070dc <_kill_r+0x20>)
 80070c0:	2300      	movs	r3, #0
 80070c2:	4604      	mov	r4, r0
 80070c4:	4608      	mov	r0, r1
 80070c6:	4611      	mov	r1, r2
 80070c8:	602b      	str	r3, [r5, #0]
 80070ca:	f000 f83f 	bl	800714c <_kill>
 80070ce:	1c43      	adds	r3, r0, #1
 80070d0:	d102      	bne.n	80070d8 <_kill_r+0x1c>
 80070d2:	682b      	ldr	r3, [r5, #0]
 80070d4:	b103      	cbz	r3, 80070d8 <_kill_r+0x1c>
 80070d6:	6023      	str	r3, [r4, #0]
 80070d8:	bd38      	pop	{r3, r4, r5, pc}
 80070da:	bf00      	nop
 80070dc:	20000fcc 	.word	0x20000fcc

080070e0 <_getpid_r>:
 80070e0:	f000 b82c 	b.w	800713c <_getpid>

080070e4 <lroundf>:
 80070e4:	ee10 3a10 	vmov	r3, s0
 80070e8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f1a2 017f 	sub.w	r1, r2, #127	; 0x7f
 80070f2:	bfb4      	ite	lt
 80070f4:	f04f 30ff 	movlt.w	r0, #4294967295
 80070f8:	2001      	movge	r0, #1
 80070fa:	291e      	cmp	r1, #30
 80070fc:	b510      	push	{r4, lr}
 80070fe:	dc18      	bgt.n	8007132 <lroundf+0x4e>
 8007100:	2900      	cmp	r1, #0
 8007102:	da03      	bge.n	800710c <lroundf+0x28>
 8007104:	3101      	adds	r1, #1
 8007106:	bf18      	it	ne
 8007108:	2000      	movne	r0, #0
 800710a:	bd10      	pop	{r4, pc}
 800710c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007110:	2916      	cmp	r1, #22
 8007112:	f443 0400 	orr.w	r4, r3, #8388608	; 0x800000
 8007116:	bfdd      	ittte	le
 8007118:	f44f 0380 	movle.w	r3, #4194304	; 0x400000
 800711c:	410b      	asrle	r3, r1
 800711e:	191b      	addle	r3, r3, r4
 8007120:	3a96      	subgt	r2, #150	; 0x96
 8007122:	bfd6      	itet	le
 8007124:	f1c1 0117 	rsble	r1, r1, #23
 8007128:	fa04 f302 	lslgt.w	r3, r4, r2
 800712c:	40cb      	lsrle	r3, r1
 800712e:	4358      	muls	r0, r3
 8007130:	e7eb      	b.n	800710a <lroundf+0x26>
 8007132:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007136:	ee17 0a90 	vmov	r0, s15
 800713a:	e7e6      	b.n	800710a <lroundf+0x26>

0800713c <_getpid>:
 800713c:	4b02      	ldr	r3, [pc, #8]	; (8007148 <_getpid+0xc>)
 800713e:	2258      	movs	r2, #88	; 0x58
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	f04f 30ff 	mov.w	r0, #4294967295
 8007146:	4770      	bx	lr
 8007148:	20000fcc 	.word	0x20000fcc

0800714c <_kill>:
 800714c:	4b02      	ldr	r3, [pc, #8]	; (8007158 <_kill+0xc>)
 800714e:	2258      	movs	r2, #88	; 0x58
 8007150:	601a      	str	r2, [r3, #0]
 8007152:	f04f 30ff 	mov.w	r0, #4294967295
 8007156:	4770      	bx	lr
 8007158:	20000fcc 	.word	0x20000fcc

0800715c <_exit>:
 800715c:	e7fe      	b.n	800715c <_exit>
	...

08007160 <_init>:
 8007160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007162:	bf00      	nop
 8007164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007166:	bc08      	pop	{r3}
 8007168:	469e      	mov	lr, r3
 800716a:	4770      	bx	lr

0800716c <_fini>:
 800716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716e:	bf00      	nop
 8007170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007172:	bc08      	pop	{r3}
 8007174:	469e      	mov	lr, r3
 8007176:	4770      	bx	lr
