# system info Qsys_LED on 2018.06.30.08:47:50
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1530319599
#
#
# Files generated for Qsys_LED on 2018.06.30.08:47:50
files:
filepath,kind,attributes,module,is_top
simulation/Qsys_LED.v,VERILOG,,Qsys_LED,true
simulation/submodules/Qsys_LED_JTAG.v,VERILOG,,Qsys_LED_JTAG,false
simulation/submodules/Qsys_LED_LED.v,VERILOG,,Qsys_LED_LED,false
simulation/submodules/Qsys_LED_RAM.hex,HEX,,Qsys_LED_RAM,false
simulation/submodules/Qsys_LED_RAM.v,VERILOG,,Qsys_LED_RAM,false
simulation/submodules/Qsys_LED_ROM.hex,HEX,,Qsys_LED_ROM,false
simulation/submodules/Qsys_LED_ROM.v,VERILOG,,Qsys_LED_ROM,false
simulation/submodules/Qsys_LED_SystemID.v,VERILOG,,Qsys_LED_SystemID,false
simulation/submodules/Qsys_LED_key.v,VERILOG,,Qsys_LED_key,false
simulation/submodules/Qsys_LED_nios2.v,VERILOG,,Qsys_LED_nios2,false
simulation/submodules/Qsys_LED_mm_interconnect_0.v,VERILOG,,Qsys_LED_mm_interconnect_0,false
simulation/submodules/Qsys_LED_irq_mapper.sv,SYSTEM_VERILOG,,Qsys_LED_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/Qsys_LED_nios2_cpu.sdc,SDC,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu.vo,VERILOG,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_bht_ram.dat,DAT,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_bht_ram.hex,HEX,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_bht_ram.mif,MIF,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_dc_tag_ram.dat,DAT,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_dc_tag_ram.hex,HEX,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_dc_tag_ram.mif,MIF,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_debug_slave_sysclk.v,VERILOG,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_debug_slave_tck.v,VERILOG,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_debug_slave_wrapper.v,VERILOG,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_ic_tag_ram.dat,DAT,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_ic_tag_ram.hex,HEX,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_ic_tag_ram.mif,MIF,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_mult_cell.v,VERILOG,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_nios2_waves.do,OTHER,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_ociram_default_contents.dat,DAT,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_ociram_default_contents.hex,HEX,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_ociram_default_contents.mif,MIF,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_rf_ram_a.dat,DAT,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_rf_ram_a.hex,HEX,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_rf_ram_a.mif,MIF,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_rf_ram_b.dat,DAT,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_rf_ram_b.hex,HEX,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_rf_ram_b.mif,MIF,,Qsys_LED_nios2_cpu,false
simulation/submodules/Qsys_LED_nios2_cpu_test_bench.v,VERILOG,,Qsys_LED_nios2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Qsys_LED_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_router,false
simulation/submodules/Qsys_LED_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_router_001,false
simulation/submodules/Qsys_LED_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_router_002,false
simulation/submodules/Qsys_LED_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/Qsys_LED_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_cmd_demux,false
simulation/submodules/Qsys_LED_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/Qsys_LED_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_cmd_mux,false
simulation/submodules/Qsys_LED_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/Qsys_LED_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_rsp_demux,false
simulation/submodules/Qsys_LED_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/Qsys_LED_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_rsp_mux,false
simulation/submodules/Qsys_LED_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/Qsys_LED_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Qsys_LED_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Qsys_LED.JTAG,Qsys_LED_JTAG
Qsys_LED.LED,Qsys_LED_LED
Qsys_LED.RAM,Qsys_LED_RAM
Qsys_LED.ROM,Qsys_LED_ROM
Qsys_LED.SystemID,Qsys_LED_SystemID
Qsys_LED.key,Qsys_LED_key
Qsys_LED.nios2,Qsys_LED_nios2
Qsys_LED.nios2.cpu,Qsys_LED_nios2_cpu
Qsys_LED.mm_interconnect_0,Qsys_LED_mm_interconnect_0
Qsys_LED.mm_interconnect_0.nios2_data_master_translator,altera_merlin_master_translator
Qsys_LED.mm_interconnect_0.nios2_instruction_master_translator,altera_merlin_master_translator
Qsys_LED.mm_interconnect_0.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.SystemID_control_slave_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.nios2_debug_mem_slave_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.ROM_s1_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.LED_s1_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
Qsys_LED.mm_interconnect_0.nios2_data_master_agent,altera_merlin_master_agent
Qsys_LED.mm_interconnect_0.nios2_instruction_master_agent,altera_merlin_master_agent
Qsys_LED.mm_interconnect_0.JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.SystemID_control_slave_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.nios2_debug_mem_slave_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.ROM_s1_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.LED_s1_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
Qsys_LED.mm_interconnect_0.JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.SystemID_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.nios2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.ROM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.LED_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Qsys_LED.mm_interconnect_0.router,Qsys_LED_mm_interconnect_0_router
Qsys_LED.mm_interconnect_0.router_001,Qsys_LED_mm_interconnect_0_router_001
Qsys_LED.mm_interconnect_0.router_002,Qsys_LED_mm_interconnect_0_router_002
Qsys_LED.mm_interconnect_0.router_003,Qsys_LED_mm_interconnect_0_router_002
Qsys_LED.mm_interconnect_0.router_004,Qsys_LED_mm_interconnect_0_router_004
Qsys_LED.mm_interconnect_0.router_005,Qsys_LED_mm_interconnect_0_router_004
Qsys_LED.mm_interconnect_0.router_006,Qsys_LED_mm_interconnect_0_router_004
Qsys_LED.mm_interconnect_0.router_007,Qsys_LED_mm_interconnect_0_router_004
Qsys_LED.mm_interconnect_0.router_008,Qsys_LED_mm_interconnect_0_router_004
Qsys_LED.mm_interconnect_0.nios2_data_master_limiter,altera_merlin_traffic_limiter
Qsys_LED.mm_interconnect_0.nios2_instruction_master_limiter,altera_merlin_traffic_limiter
Qsys_LED.mm_interconnect_0.cmd_demux,Qsys_LED_mm_interconnect_0_cmd_demux
Qsys_LED.mm_interconnect_0.cmd_demux_001,Qsys_LED_mm_interconnect_0_cmd_demux_001
Qsys_LED.mm_interconnect_0.cmd_mux,Qsys_LED_mm_interconnect_0_cmd_mux
Qsys_LED.mm_interconnect_0.cmd_mux_001,Qsys_LED_mm_interconnect_0_cmd_mux
Qsys_LED.mm_interconnect_0.cmd_mux_002,Qsys_LED_mm_interconnect_0_cmd_mux_002
Qsys_LED.mm_interconnect_0.cmd_mux_003,Qsys_LED_mm_interconnect_0_cmd_mux_002
Qsys_LED.mm_interconnect_0.cmd_mux_004,Qsys_LED_mm_interconnect_0_cmd_mux_002
Qsys_LED.mm_interconnect_0.cmd_mux_005,Qsys_LED_mm_interconnect_0_cmd_mux_002
Qsys_LED.mm_interconnect_0.cmd_mux_006,Qsys_LED_mm_interconnect_0_cmd_mux_002
Qsys_LED.mm_interconnect_0.rsp_demux,Qsys_LED_mm_interconnect_0_rsp_demux
Qsys_LED.mm_interconnect_0.rsp_demux_001,Qsys_LED_mm_interconnect_0_rsp_demux
Qsys_LED.mm_interconnect_0.rsp_demux_002,Qsys_LED_mm_interconnect_0_rsp_demux_002
Qsys_LED.mm_interconnect_0.rsp_demux_003,Qsys_LED_mm_interconnect_0_rsp_demux_002
Qsys_LED.mm_interconnect_0.rsp_demux_004,Qsys_LED_mm_interconnect_0_rsp_demux_002
Qsys_LED.mm_interconnect_0.rsp_demux_005,Qsys_LED_mm_interconnect_0_rsp_demux_002
Qsys_LED.mm_interconnect_0.rsp_demux_006,Qsys_LED_mm_interconnect_0_rsp_demux_002
Qsys_LED.mm_interconnect_0.rsp_mux,Qsys_LED_mm_interconnect_0_rsp_mux
Qsys_LED.mm_interconnect_0.rsp_mux_001,Qsys_LED_mm_interconnect_0_rsp_mux_001
Qsys_LED.mm_interconnect_0.avalon_st_adapter,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.mm_interconnect_0.avalon_st_adapter_001,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.mm_interconnect_0.avalon_st_adapter_002,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.mm_interconnect_0.avalon_st_adapter_003,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.mm_interconnect_0.avalon_st_adapter_004,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.mm_interconnect_0.avalon_st_adapter_005,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.mm_interconnect_0.avalon_st_adapter_006,Qsys_LED_mm_interconnect_0_avalon_st_adapter
Qsys_LED.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,Qsys_LED_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Qsys_LED.irq_mapper,Qsys_LED_irq_mapper
Qsys_LED.rst_controller,altera_reset_controller
