; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 5
4 input 3 datain
5 sort bitvec 12
6 input 5 instruction
7 sort bitvec 3
8 const 7 000
9 state 7 State
10 init 7 9 8
11 slice 1 9 2 2
12 const 1 0
13 eq 1 11 12
14 sort bitvec 2
15 slice 14 9 1 0
16 const 14 00
17 eq 1 15 16
18 or 1 13 17
19 not 1 18
20 output 19 prop_neg
21 const 1 1
22 not 1 18
23 and 1 21 22
24 bad 23
25 input 3
26 uext 3 25 0 A
27 input 3
28 uext 3 27 0 ALUOutput
29 input 3
30 uext 3 29 0 B
31 input 1
32 uext 1 31 0 Cond
33 input 5
34 uext 5 33 0 IR
35 input 3
36 uext 3 35 0 LMD
37 input 3
38 uext 3 37 0 NPC
39 input 3
40 uext 3 39 0 PC
41 input 3
42 uext 3 41 0 Registers[0]
43 input 3
44 uext 3 43 0 Registers[1]
45 input 3
46 uext 3 45 0 Registers[2]
47 input 3
48 uext 3 47 0 Registers[3]
49 uext 1 18 0 prop
50 const 7 001
51 add 7 9 50
52 const 7 100
53 eq 1 9 52
54 ite 7 53 8 51
55 next 7 9 54
; end of yosys output
