verilog-cache-enabled is a variable defined in `verilog-mode.el'.<br/>Its value is t<br/><br/>Documentation:<br/>Non-nil enables caching of signals, etc.  Set to nil for debugging to make things SLOW!