// pka
#define HW_MEMORY_MAP0_REG_ADDR 0x0UL
#define HW_MEMORY_MAP1_REG_ADDR 0x4UL
#define HW_MEMORY_MAP2_REG_ADDR 0x8UL
#define HW_MEMORY_MAP3_REG_ADDR 0xCUL
#define HW_MEMORY_MAP4_REG_ADDR 0x10UL
#define HW_MEMORY_MAP5_REG_ADDR 0x14UL
#define HW_MEMORY_MAP6_REG_ADDR 0x18UL
#define HW_MEMORY_MAP7_REG_ADDR 0x1CUL
#define HW_MEMORY_MAP8_REG_ADDR 0x20UL
#define HW_MEMORY_MAP9_REG_ADDR 0x24UL
#define HW_MEMORY_MAP10_REG_ADDR 0x28UL
#define HW_MEMORY_MAP11_REG_ADDR 0x2CUL
#define HW_MEMORY_MAP12_REG_ADDR 0x30UL
#define HW_MEMORY_MAP13_REG_ADDR 0x34UL
#define HW_MEMORY_MAP14_REG_ADDR 0x38UL
#define HW_MEMORY_MAP15_REG_ADDR 0x3CUL
#define HW_MEMORY_MAP16_REG_ADDR 0x40UL
#define HW_MEMORY_MAP17_REG_ADDR 0x44UL
#define HW_MEMORY_MAP18_REG_ADDR 0x48UL
#define HW_MEMORY_MAP19_REG_ADDR 0x4CUL
#define HW_MEMORY_MAP20_REG_ADDR 0x50UL
#define HW_MEMORY_MAP21_REG_ADDR 0x54UL
#define HW_MEMORY_MAP22_REG_ADDR 0x58UL
#define HW_MEMORY_MAP23_REG_ADDR 0x5CUL
#define HW_MEMORY_MAP24_REG_ADDR 0x60UL
#define HW_MEMORY_MAP25_REG_ADDR 0x64UL
#define HW_MEMORY_MAP26_REG_ADDR 0x68UL
#define HW_MEMORY_MAP27_REG_ADDR 0x6CUL
#define HW_MEMORY_MAP28_REG_ADDR 0x70UL
#define HW_MEMORY_MAP29_REG_ADDR 0x74UL
#define HW_MEMORY_MAP30_REG_ADDR 0x78UL
#define HW_MEMORY_MAP31_REG_ADDR 0x7CUL
#define HW_OPCODE_REG_ADDR 0x80UL
#define HW_N_NP_T0_T1_ADDR_REG_ADDR 0x84UL
#define HW_PKA_STATUS_REG_ADDR 0x88UL
#define HW_PKA_SW_RESET_REG_ADDR 0x8CUL
#define HW_PKA_L0_REG_ADDR 0x90UL
#define HW_PKA_L1_REG_ADDR 0x94UL
#define HW_PKA_L2_REG_ADDR 0x98UL
#define HW_PKA_L3_REG_ADDR 0x9CUL
#define HW_PKA_L4_REG_ADDR 0xA0UL
#define HW_PKA_L5_REG_ADDR 0xA4UL
#define HW_PKA_L6_REG_ADDR 0xA8UL
#define HW_PKA_L7_REG_ADDR 0xACUL
#define HW_PKA_PIPE_RDY_REG_ADDR 0xB0UL
#define HW_PKA_DONE_REG_ADDR 0xB4UL
#define HW_PKA_MON_SELECT_REG_ADDR 0xB8UL
#define HW_PKA_DEBUG_REG_EN_REG_ADDR 0xBCUL
#define HW_DEBUG_CNT_ADDR_REG_ADDR 0xC0UL
#define HW_DEBUG_EXT_ADDR_REG_ADDR 0xC4UL
#define HW_PKA_DEBUG_HALT_REG_ADDR 0xC8UL
#define HW_PKA_MSB_ADDR_REG_ADDR 0xCCUL
#define HW_PKA_MON_READ_REG_ADDR 0xD0UL
// rng
#define HW_RNG_IMR_REG_ADDR 0x100UL
#define HW_RNG_ISR_REG_ADDR 0x104UL
#define HW_RNG_ICR_REG_ADDR 0x108UL
#define HW_TRNG_CONFIG_REG_ADDR 0x10CUL
#define HW_TRNG_VALID_REG_ADDR 0x110UL
#define HW_EHR_DATA_ADDR_0_REG_ADDR 0x114UL
#define HW_EHR_DATA_ADDR_1_REG_ADDR 0x118UL
#define HW_EHR_DATA_ADDR_2_REG_ADDR 0x11CUL
#define HW_EHR_DATA_ADDR_3_REG_ADDR 0x120UL
#define HW_EHR_DATA_ADDR_4_REG_ADDR 0x124UL
#define HW_EHR_DATA_ADDR_5_REG_ADDR 0x128UL
#define HW_RND_SOURCE_ENABLE_REG_ADDR 0x12CUL
#define HW_SAMPLE_CNT1_REG_ADDR 0x130UL
#define HW_AUTOCORR_STATISTIC_REG_ADDR 0x134UL
#define HW_TRNG_DEBUG_CONTROL_REG_ADDR 0x138UL
#define HW_RNG_SW_RESET_REG_ADDR 0x140UL
#define HW_RNG_DEBUG_EN_INPUT_REG_ADDR 0x1B4UL
#define HW_RNG_BUSY_REG_ADDR 0x1B8UL
#define HW_RST_BITS_COUNTER_REG_ADDR 0x1BCUL
#define HW_RNG_VERSION_REG_ADDR 0x1C0UL
// des
#define HW_DES_KEY_0_REG_ADDR 0x208UL
#define HW_DES_KEY_1_REG_ADDR 0x20CUL
#define HW_DES_KEY_2_REG_ADDR 0x210UL
#define HW_DES_KEY_3_REG_ADDR 0x214UL
#define HW_DES_KEY_4_REG_ADDR 0x218UL
#define HW_DES_KEY_5_REG_ADDR 0x21CUL
#define HW_DES_CONTROL_0_REG_ADDR 0x220UL
#define HW_DES_CONTROL_1_REG_ADDR 0x224UL
#define HW_DES_IV_0_REG_ADDR 0x228UL
#define HW_DES_IV_1_REG_ADDR 0x22CUL
#define HW_DES_VERSION_REG_ADDR 0x230UL
#define HW_DES_RBG_INIT_VAL_REG_ADDR 0x248UL
#define HW_DES_RBG_READY_REG_ADDR 0x24CUL
#define HW_DES_BUSY_REG_ADDR 0x270UL
#define HW_DES_SW_RESET_REG_ADDR 0x280UL
// rc4
#define HW_RC4_INIT_REG_ADDR 0x300UL
#define HW_RC4_READY_REG_ADDR 0x304UL
#define HW_RC4_KEY_REG_REG_ADDR 0x308UL
#define HW_RC4_RST_KEY_PTR_REG_ADDR 0x30CUL
#define HW_RC4_KEY_LENGTH_REG_ADDR 0x318UL
#define HW_RC4_SUSPEND_REQUEST_REG_ADDR 0x31CUL
#define HW_RC4_SUSPEND_ANSWER_REG_ADDR 0x320UL
#define HW_RC4_RESUME_REQUEST_REG_ADDR 0x324UL
#define HW_RC4_SPECIAL_REGISTER_REG_ADDR 0x32CUL
#define HW_RC4_DATA_READY_REG_ADDR 0x330UL
#define HW_RC4_VERSION_REG_ADDR 0x334UL
#define HW_RC4_SW_RESET_REG_ADDR 0x338UL
#define HW_RC4_BUSY_REG_ADDR 0x33CUL
// aes
#define HW_AES_KEY_0_ADDR_0_REG_ADDR 0x400UL
#define HW_AES_KEY_0_ADDR_1_REG_ADDR 0x404UL
#define HW_AES_KEY_0_ADDR_2_REG_ADDR 0x408UL
#define HW_AES_KEY_0_ADDR_3_REG_ADDR 0x40CUL
#define HW_AES_KEY_0_ADDR_4_REG_ADDR 0x410UL
#define HW_AES_KEY_0_ADDR_5_REG_ADDR 0x414UL
#define HW_AES_KEY_0_ADDR_6_REG_ADDR 0x418UL
#define HW_AES_KEY_0_ADDR_7_REG_ADDR 0x41CUL
#define HW_AES_KEY_1_ADDR_0_REG_ADDR 0x420UL
#define HW_AES_KEY_1_ADDR_1_REG_ADDR 0x424UL
#define HW_AES_KEY_1_ADDR_2_REG_ADDR 0x428UL
#define HW_AES_KEY_1_ADDR_3_REG_ADDR 0x42CUL
#define HW_AES_KEY_1_ADDR_4_REG_ADDR 0x430UL
#define HW_AES_KEY_1_ADDR_5_REG_ADDR 0x434UL
#define HW_AES_KEY_1_ADDR_6_REG_ADDR 0x438UL
#define HW_AES_KEY_1_ADDR_7_REG_ADDR 0x43CUL
#define HW_AES_IV_0_ADDR_0_REG_ADDR 0x440UL
#define HW_AES_IV_0_ADDR_1_REG_ADDR 0x444UL
#define HW_AES_IV_0_ADDR_2_REG_ADDR 0x448UL
#define HW_AES_IV_0_ADDR_3_REG_ADDR 0x44CUL
#define HW_AES_IV_1_ADDR_0_REG_ADDR 0x450UL
#define HW_AES_IV_1_ADDR_1_REG_ADDR 0x454UL
#define HW_AES_IV_1_ADDR_2_REG_ADDR 0x458UL
#define HW_AES_IV_1_ADDR_3_REG_ADDR 0x45CUL
#define HW_AES_CTR0_ADDR_0_REG_ADDR 0x460UL
#define HW_AES_CTR0_ADDR_1_REG_ADDR 0x464UL
#define HW_AES_CTR0_ADDR_2_REG_ADDR 0x468UL
#define HW_AES_CTR0_ADDR_3_REG_ADDR 0x46CUL
#define HW_AES_BUSY_REG_ADDR 0x470UL
#define HW_AES_SK_REG_ADDR 0x478UL
#define HW_AES_CMAC_INIT_REG_ADDR 0x47CUL
#define HW_AES_PREV_IV_1_ADDR_0_REG_ADDR 0x480UL
#define HW_AES_PREV_IV_1_ADDR_1_REG_ADDR 0x484UL
#define HW_AES_PREV_IV_1_ADDR_2_REG_ADDR 0x488UL
#define HW_AES_PREV_IV_1_ADDR_3_REG_ADDR 0x48CUL
#define HW_AES_PREV_IV_0_ADDR_0_REG_ADDR 0x490UL
#define HW_AES_PREV_IV_0_ADDR_1_REG_ADDR 0x494UL
#define HW_AES_PREV_IV_0_ADDR_2_REG_ADDR 0x498UL
#define HW_AES_PREV_IV_0_ADDR_3_REG_ADDR 0x49CUL
#define HW_AES_REMAINING_BYTES_REG_ADDR 0x4BCUL
#define HW_AES_CONTROL_REG_ADDR 0x4C0UL
#define HW_AES_VERSION_REG_ADDR 0x4C4UL
#define HW_AES_HW_FLAGS_REG_ADDR 0x4C8UL
#define HW_AES_CTR1_ADDR_0_REG_ADDR 0x4E0UL
#define HW_AES_CTR1_ADDR_1_REG_ADDR 0x4E4UL
#define HW_AES_CTR1_ADDR_2_REG_ADDR 0x4E8UL
#define HW_AES_CTR1_ADDR_3_REG_ADDR 0x4ECUL
#define HW_AES_SW_RESET_REG_ADDR 0x4F4UL
#define HW_AES_CMAC_SIZE0_KICK_REG_ADDR 0x524UL
#define HW_AES_TOP_MODE_REG_ADDR 0xEEEEUL
// hash
#define HW_HASH_H0_REG_ADDR 0x640UL
#define HW_HASH_H1_REG_ADDR 0x644UL
#define HW_HASH_H2_REG_ADDR 0x648UL
#define HW_HASH_H3_REG_ADDR 0x64CUL
#define HW_HASH_H4_REG_ADDR 0x650UL
#define HW_HASH_H5_REG_ADDR 0x654UL
#define HW_HASH_H6_REG_ADDR 0x658UL
#define HW_HASH_H7_REG_ADDR 0x65CUL
#define HW_HASH_H8_REG_ADDR 0x660UL
//NEWLY ADDED for build
#define 	 HW_HASH_H9_REG_ADDR 		     0x0664UL
#define 	 HW_HASH_H10_REG_ADDR 		     0x0668UL
#define 	 HW_HASH_H11_REG_ADDR 		     0x066CUL
#define 	 HW_HASH_H12_REG_ADDR 		     0x0670UL
#define 	 HW_HASH_H13_REG_ADDR 		     0x0674UL
#define 	 HW_HASH_H14_REG_ADDR 		     0x0678UL
#define 	 HW_HASH_H15_REG_ADDR 		     0x067CUL

#define HW_AUTO_HW_PADDING_REG_ADDR 0x684UL
#define HW_LOAD_INIT_STATE_REG_ADDR 0x694UL
#define HW_GHASH_SUBKEY0_REG_ADDR 0x700UL
#define HW_GHASH_SUBKEY1_REG_ADDR 0x704UL
#define HW_GHASH_SUBKEY2_REG_ADDR 0x708UL
#define HW_GHASH_SUBKEY3_REG_ADDR 0x70CUL
#define HW_GHASH_DIGEST0_REG_ADDR 0x710UL
#define HW_GHASH_DIGEST1_REG_ADDR 0x714UL
#define HW_GHASH_DIGEST2_REG_ADDR 0x718UL
#define HW_GHASH_DIGEST3_REG_ADDR 0x71CUL
#define HW_GHASH_START_GCM_REG_ADDR 0x720UL
#define HW_HASH_VERSION_REG_ADDR 0x7B0UL
#define HW_HASH_CONTROL_REG_ADDR 0x7C0UL
#define HW_HASH_PAD_EN_REG_ADDR 0x7C4UL
#define HW_HASH_PAD_CFG_REG_ADDR 0x7C8UL
#define HW_HASH_CUR_LEN_0_REG_ADDR 0x7CCUL
#define HW_HASH_CUR_LEN_1_REG_ADDR 0x7D0UL
//NEWLY ADDED for build
#define 	 HW_HASH_CUR_LEN_2_REG_ADDR 	 0x07D4UL
#define 	 HW_HASH_CUR_LEN_3_REG_ADDR 	 0x07D8UL

#define HW_HASH_PARAM_REG_ADDR 0x7DCUL
#define HW_HASH_AES_SW_RESET_REG_ADDR 0x7E4UL
#define HW_HASH_ENDIANESS_REG_ADDR 0x7E8UL
// cf
#define HW_AES_CLK_ENABLE_REG_ADDR 0x810UL
#define HW_DES_CLK_ENABLE_REG_ADDR 0x814UL
#define HW_HASH_CLK_ENABLE_REG_ADDR 0x818UL
#define HW_PKA_CLK_ENABLE_REG_ADDR 0x81CUL
#define HW_CLK_STATUS_REG_ADDR 0x824UL
#define HW_AHB_CLK_ENABLE_REG_ADDR 0x82CUL
#define HW_RNG_CLK_ENABLE_REG_ADDR 0x850UL
#define HW_RC4_CLK_ENABLE_REG_ADDR 0x854UL
#define HW_C2_CLK_ENABLE_REG_ADDR 0x858UL
#define HW_CRYPTO_CTL_REG_ADDR 0x900UL
#define HW_CRYPTO_BUSY_REG_ADDR 0x910UL
#define HW_HASH_BUSY_REG_ADDR 0x91CUL
#define HW_VERSION_REG_ADDR 0x928UL
#define HW_CONTEXT_ID_REG_ADDR 0x930UL
#define HW_DIN_BUFFER_REG_ADDR 0xC00UL
#define HW_DIN_MEM_DMA_BUSY_REG_ADDR 0xC20UL
#define HW_SRC_LLI_SRAM_ADDR_REG_ADDR 0xC24UL
#define HW_SRC_LLI_WORD0_REG_ADDR 0xC28UL
#define HW_SRC_LLI_WORD1_REG_ADDR 0xC2CUL
#define HW_SRAM_SRC_ADDR_REG_ADDR 0xC30UL
#define HW_DIN_SRAM_BYTES_LEN_REG_ADDR 0xC34UL
#define HW_DIN_SRAM_DMA_BUSY_REG_ADDR 0xC38UL
#define HW_WRITE_ALIGN_REG_ADDR 0xC3CUL
#define HW_WRITE_ALIGN_LAST_REG_ADDR 0xC4CUL
#define HW_FIFO_IN_EMPTY_REG_ADDR 0xC50UL
#define HW_DIN_FIFO_RST_PNTR_REG_ADDR 0xC54UL
#define HW_DOUT_BUFFER_REG_ADDR 0xC00UL
#define HW_DST_LLI_WORD0_REG_ADDR 0xD28UL
#define HW_DST_LLI_WORD1_REG_ADDR 0xD2CUL
#define HW_DST_LLI_SRAM_ADDR_REG_ADDR 0xD24UL
#define HW_DOUT_MEM_DMA_BUSY_REG_ADDR 0xD20UL
#define HW_SRAM_DEST_ADDR_REG_ADDR 0xD30UL
#define HW_DOUT_SRAM_BYTES_LEN_REG_ADDR 0xD34UL
#define HW_DOUT_SRAM_DMA_BUSY_REG_ADDR 0xD38UL
#define HW_READ_ALIGN_REG_ADDR 0xD3CUL
#define HW_RST_DOUT_BUFFER_REG_ADDR 0xD40UL
#define HW_READ_ALIGN_LAST_REG_ADDR 0xD44UL
#define HW_FIFO_MODE_REG_ADDR 0xD48UL
#define HW_DOUT_FIFO_EMPTY_REG_ADDR 0xD50UL
#define HW_AHB_INPUT_ENDIANESS_REG_ADDR 0xE08UL
#define HW_AHB_OUTPUT_ENDIANESS_REG_ADDR 0xE0CUL
#define HW_AHB_RD_WR_BURSTS_REG_ADDR 0xE10UL
#define HW_AHB_HW_FLAGS_REG_ADDR 0xE14UL
// c2
#define HW_C2_CONTROL_REG_REG_ADDR 0x380UL
#define HW_C2_KEY0_REG_ADDR 0x384UL
#define HW_C2_KEY1_REG_ADDR 0x388UL
#define HW_C2_SW_RESET_REG_ADDR 0x38CUL
#define HW_C2_BUSY_REG_ADDR 0x390UL
#define HW_C2_LOAD_SBOX_DATA_REG_ADDR 0x394UL
#define HW_C2_RST_KEY_AFTR_X_BLCKS_REG_ADDR 0x398UL
#define HW_C2_SUSPEND_RESUME_REG_ADDR 0x39CUL
#define HW_C2_SUSPEND_RDATA_REG_ADDR 0x3A0UL
#define HW_C2_RESUME_WDATA_REG_ADDR 0x3A4UL
