SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/ipcore_dir/
SET_PREFERENCE workingdirectory C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/tang/Desktop/IPBus_ATLYS/example_designs/projects/demo_atlys/ise14/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name tri_mode_eth_mac_v5_4
SET_PARAMETER Physical_Interface GMII
SET_PARAMETER MAC_Speed 1000_Mbps
SET_PARAMETER Half_Duplex false
SET_PARAMETER Management_Interface false
SET_PARAMETER Frame_Filter false
SET_PARAMETER Number_of_Table_Entries 0
SET_PARAMETER Statistics_Counters false
SET_PARAMETER Statistics_Reset true
SET_PARAMETER Statistics_Width 64bit
SET_PARAMETER Enable_AVB false
SET_PARAMETER Enable_1588 false
SET_PARAMETER Enable_1588_1step false
SET_SIM_PARAMETER c_component_name tri_mode_eth_mac_v5_4
SET_CORE_NAME Tri Mode Ethernet MAC
SET_CORE_VERSION 5.5
SET_CORE_VLNV xilinx.com:ip:tri_mode_eth_mac:5.5
SET_CORE_CLASS com.xilinx.ip.tri_mode_eth_mac_v5_5.tri_mode_eth_mac_v5_5
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode_eth_mac_v5_5
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode_eth_mac_v5_5/gui/tri_mode_eth_mac_v5_5.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tri_mode_eth_mac_v5_5\doc\pg051-tri-mode-eth-mac.pdf
SET_CORE_LICENSE_KEY tri_mode_eth_mac@2012.12;10_100_mb_eth_mac@2012.12;eth_avb_endpoint@2012.12
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tri_mode_eth_mac_v5_5\doc\pg051-tri-mode-eth-mac.pdf><pg051-tri-mode-eth-mac.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tri_mode_eth_mac_v5_5\doc\tri_mode_eth_mac_v5_5_vinfo.html><tri_mode_eth_mac_v5_5_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\tri_mode_eth_mac_v5_5\doc\tri_mode_eth_mac_readme.txt><tri_mode_eth_mac_readme.txt>
