{"vcs1":{"timestamp_begin":1713424548.604542960, "rt":0.98, "ut":0.52, "st":0.32}}
{"vcselab":{"timestamp_begin":1713424549.753338144, "rt":0.87, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1713424550.791834305, "rt":0.40, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713424547.747211578}
{"VCS_COMP_START_TIME": 1713424547.747211578}
{"VCS_COMP_END_TIME": 1713424551.357766468}
{"VCS_USER_OPTIONS": "-sverilog -debug mylibrary.sv task2.sv"}
{"vcs1": {"peak_mem": 338820}}
{"stitch_vcselab": {"peak_mem": 238996}}
