<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->



<CLIPDeclaration Name="RGB_Matrix">
  <FormatVersion>4.2</FormatVersion>
  <Description>Handles initializing and updating the 16X32 RGB LED Matrix</Description>
 	<TopLevelEntityAndArchitecture>
		  <SynthesisModel>
			   <Entity>top_level</Entity>
			   <Architecture>str</Architecture>
		  </SynthesisModel>
    <SimulationModel>
		   <Entity>top_level</Entity>
		   <Architecture>str</Architecture>
</SimulationModel>
 	</TopLevelEntityAndArchitecture>
  
  <SupportedDeviceFamilies>Unlimited</SupportedDeviceFamilies>
  
  <InterfaceList>
    <Interface Name="LabVIEW">
      <InterfaceType>LabVIEW</InterfaceType>
      <SignalList>
        <Signal Name="clk_in">
          <HDLName>clk_in</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>40.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="origin">
          <HDLName>origin</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="data_valid">
          <HDLName>data_valid</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="data_in32">
          <HDLName>data_in32</HDLName>
          <HDLType>STD_LOGIC_VECTOR(31 DOWNTO 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description>Pass in the data that makes up the image, one 3-byte pixe at a time. The MSB is unusedin each U32 value.</Description>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="clk_out">
          <HDLName>clk_out</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="r1">
          <HDLName>r1</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="r2">
          <HDLName>r2</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="b1">
          <HDLName>b1</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="b2">
          <HDLName>b2</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="g1">
          <HDLName>g1</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="g2">
          <HDLName>g2</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="a">
          <HDLName>a</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="b">
          <HDLName>b</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="c">
          <HDLName>c</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lat">
          <HDLName>lat</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="oe">
          <HDLName>oe</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
      </SignalList>
    </Interface>
    <Interface Name="Fabric">
      <InterfaceType>Fabric</InterfaceType>
      <SignalList>
        <Signal Name="rst">
          <HDLName>rst</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>reset</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  </Signal>
  </SignalList>
</Interface>
  </InterfaceList>
  <ImplementationList>
    <Path Name="top_level.vhd">
      <TopLevel/>
      <MD5>2c56aba906e4dde4ab9772db4c47876f</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="memory.vhd">
  
      <MD5>85839c9427a5365be603e0e24eae13b0</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="ram_half.vhd">
  
      <MD5>07192cbd64df0858762770404c406e55</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="ledctrl.vhd">
  
      <MD5>080cdb404f3c871c025903273ba41930</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="config.vhd">
  
      <MD5>491557b32a0f0212d3f7623169d3d74a</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="Sync.vhd">
  
      <MD5>b581d73bbac4c14386061643095aed4c</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="clk_div.vhd">
  
      <MD5>d268cb9c636ee99d6d0e56cf0d85a47d</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
</ImplementationList>
  <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
  <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
  <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
  

</CLIPDeclaration>