// Seed: 4146055420
module module_0 (
    output tri   id_0,
    output uwire id_1
);
  final id_1 = id_3;
  assign id_1 = id_3;
  wand id_4 = id_4;
  wire id_5;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    output wand id_6,
    input supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    output tri id_10,
    output supply0 id_11,
    output uwire id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15
);
  assign id_2 = id_1 == 1;
  module_0(
      id_6, id_10
  );
endmodule
