/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [25:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  reg [25:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~(celloutsig_0_1z & celloutsig_0_10z[1]);
  assign celloutsig_1_19z = !(celloutsig_1_15z[3] ? celloutsig_1_14z : celloutsig_1_13z[24]);
  assign celloutsig_1_18z = ~((celloutsig_1_4z | celloutsig_1_10z) & celloutsig_1_1z);
  assign celloutsig_0_8z = ~((in_data[79] | in_data[51]) & celloutsig_0_5z);
  assign celloutsig_0_15z = ~((celloutsig_0_10z[0] | celloutsig_0_6z) & (celloutsig_0_8z | celloutsig_0_12z));
  assign celloutsig_1_15z = in_data[101:97] + celloutsig_1_7z[8:4];
  assign celloutsig_1_3z = { in_data[173:153], celloutsig_1_2z } / { 1'h1, celloutsig_1_2z[6:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z[9:1], in_data[96] };
  assign celloutsig_0_6z = { celloutsig_0_3z[3:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } == { in_data[52], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = celloutsig_0_0z[5:1] > celloutsig_0_0z[7:3];
  assign celloutsig_0_4z = in_data[58:51] <= celloutsig_0_0z;
  assign celloutsig_0_5z = { in_data[65:56], celloutsig_0_1z, celloutsig_0_4z } < { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_3z = in_data[3:0] % { 1'h1, celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z[4:0] = celloutsig_0_3z[1] ? { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z } : { celloutsig_0_3z[3:2], 1'h0, celloutsig_0_3z[0], celloutsig_0_8z };
  assign celloutsig_1_9z = celloutsig_1_5z ? celloutsig_1_7z[9:3] : in_data[173:167];
  assign celloutsig_1_4z = | in_data[154:148];
  assign celloutsig_1_5z = | { celloutsig_1_2z[6:5], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_2z[9:3], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[4:2];
  assign celloutsig_1_10z = ~^ celloutsig_1_7z[9:2];
  assign celloutsig_1_12z = ~^ celloutsig_1_7z[10:5];
  assign celloutsig_0_16z = ^ { celloutsig_0_0z[1], celloutsig_0_9z[4:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_2z = { in_data[150:146], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << in_data[148:139];
  assign celloutsig_1_7z = { celloutsig_1_3z[24:13], celloutsig_1_5z } <<< { celloutsig_1_3z[16:6], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_0z = ~((in_data[180] & in_data[111]) | in_data[140]);
  assign celloutsig_1_1z = ~((in_data[101] & in_data[156]) | in_data[129]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[15:8];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_10z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_10z = celloutsig_0_3z[2:0];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 26'h0000000;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_7z[11:0], celloutsig_1_0z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_13z = 26'h0000000;
    else if (!clkin_data[32]) celloutsig_1_13z = celloutsig_1_8z;
  assign celloutsig_0_9z[11:5] = celloutsig_0_0z[7:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
