

================================================================
== Vitis HLS Report for 'ban_interface_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Tue Feb  8 15:34:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.696 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |        3|        3|         3|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1625|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|    1670|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln68_fu_235_p2     |         +|   0|  0|    9|           2|           1|
    |add_ln69_3_fu_127_p2   |         +|   0|  0|   14|           7|           6|
    |add_ln69_4_fu_145_p2   |         +|   0|  0|   15|           8|           1|
    |add_ln69_fu_121_p2     |         +|   0|  0|   14|           7|           6|
    |sub_ln69_fu_187_p2     |         -|   0|  0|  135|         128|         128|
    |and_ln69_fu_193_p2     |       and|   0|  0|  128|         128|         128|
    |empty_58_fu_254_p2     |       and|   0|  0|    2|           1|           1|
    |res_5_fu_260_p2        |       and|   0|  0|    2|           1|           1|
    |icmp_ln68_fu_107_p2    |      icmp|   0|  0|    8|           2|           2|
    |notlhs851_fu_223_p2    |      icmp|   0|  0|   11|           8|           2|
    |notrhs852_fu_229_p2    |      icmp|   0|  0|   16|          23|           1|
    |lshr_ln69_fu_199_p2    |      lshr|   0|  0|  423|         128|         128|
    |empty_57_fu_250_p2     |        or|   0|  0|    2|           1|           1|
    |select_ln69_fu_169_p3  |    select|   0|  0|  107|           1|           1|
    |shl_ln69_2_fu_177_p2   |       shl|   0|  0|  314|           1|          97|
    |shl_ln69_fu_155_p2     |       shl|   0|  0|  423|           1|         128|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1625|         448|         634|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_10_fu_64               |   9|          2|    2|          4|
    |res_reg_81               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_10_fu_64                        |   2|   0|    2|          0|
    |icmp_ln68_reg_273                 |   1|   0|    1|          0|
    |icmp_ln68_reg_273_pp0_iter1_reg   |   1|   0|    1|          0|
    |notlhs851_reg_282                 |   1|   0|    1|          0|
    |notlhs851_reg_282_pp0_iter1_reg   |   1|   0|    1|          0|
    |notrhs852_reg_287                 |   1|   0|    1|          0|
    |notrhs852_reg_287_pp0_iter1_reg   |   1|   0|    1|          0|
    |res_reg_81                        |   1|   0|    1|          0|
    |trunc_ln69_reg_277                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_7441_p_din0    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_7441_p_din1    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_7441_p_opcode  |  out|    5|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_7441_p_dout0   |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_7441_p_ce      |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_68_1|  return value|
|b_op1_load            |   in|  128|     ap_none|                              b_op1_load|        scalar|
|res_9_out             |  out|    1|      ap_vld|                               res_9_out|       pointer|
|res_9_out_ap_vld      |  out|    1|      ap_vld|                               res_9_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 6 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load"   --->   Operation 7 'read' 'b_op1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %i_10"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i2 %i_10" [../src/ban.cpp:68]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.44ns)   --->   "%icmp_ln68 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:68]   --->   Operation 11 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split37_ifconv, void %_ZNK3BaneqEf.exit.loopexit.exitStub" [../src/ban.cpp:68]   --->   Operation 12 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i, i5 0" [../src/ban.cpp:69]   --->   Operation 13 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%add_ln69 = add i7 %shl_ln3, i7 32" [../src/ban.cpp:69]   --->   Operation 14 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln69_3 = add i7 %shl_ln3, i7 63" [../src/ban.cpp:69]   --->   Operation 15 'add' 'add_ln69_3' <Predicate = (!icmp_ln68)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln69)   --->   "%zext_ln69 = zext i7 %add_ln69" [../src/ban.cpp:69]   --->   Operation 16 'zext' 'zext_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%zext_ln69_8 = zext i7 %add_ln69" [../src/ban.cpp:69]   --->   Operation 17 'zext' 'zext_ln69_8' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln69_9 = zext i7 %add_ln69_3" [../src/ban.cpp:69]   --->   Operation 18 'zext' 'zext_ln69_9' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.77ns)   --->   "%add_ln69_4 = add i8 %zext_ln69_9, i8 1" [../src/ban.cpp:69]   --->   Operation 19 'add' 'add_ln69_4' <Predicate = (!icmp_ln68)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%zext_ln69_10 = zext i8 %add_ln69_4" [../src/ban.cpp:69]   --->   Operation 20 'zext' 'zext_ln69_10' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%shl_ln69 = shl i128 1, i128 %zext_ln69_10" [../src/ban.cpp:69]   --->   Operation 21 'shl' 'shl_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln69_4, i32 7" [../src/ban.cpp:69]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%select_ln69 = select i1 %tmp, i128 0, i128 %shl_ln69" [../src/ban.cpp:69]   --->   Operation 23 'select' 'select_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%shl_ln69_2 = shl i97 1, i97 %zext_ln69_8" [../src/ban.cpp:69]   --->   Operation 24 'shl' 'shl_ln69_2' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln69)   --->   "%zext_ln69_11 = zext i97 %shl_ln69_2" [../src/ban.cpp:69]   --->   Operation 25 'zext' 'zext_ln69_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln69 = sub i128 %select_ln69, i128 %zext_ln69_11" [../src/ban.cpp:69]   --->   Operation 26 'sub' 'sub_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln69)   --->   "%and_ln69 = and i128 %b_op1_load_read, i128 %sub_ln69" [../src/ban.cpp:69]   --->   Operation 27 'and' 'and_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln69 = lshr i128 %and_ln69, i128 %zext_ln69" [../src/ban.cpp:69]   --->   Operation 28 'lshr' 'lshr_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i128 %lshr_ln69" [../src/ban.cpp:69]   --->   Operation 29 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln69, i32 23, i32 30" [../src/ban.cpp:69]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_56 = trunc i128 %lshr_ln69" [../src/ban.cpp:69]   --->   Operation 31 'trunc' 'empty_56' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%notlhs851 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:69]   --->   Operation 32 'icmp' 'notlhs851' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.05ns)   --->   "%notrhs852 = icmp_eq  i23 %empty_56, i23 0" [../src/ban.cpp:69]   --->   Operation 33 'icmp' 'notrhs852' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.54ns)   --->   "%add_ln68 = add i2 %i, i2 1" [../src/ban.cpp:68]   --->   Operation 34 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln68 = store i2 %add_ln68, i2 %i_10" [../src/ban.cpp:68]   --->   Operation 35 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%res = phi i1 %res_5, void %.split37_ifconv, i1 1, void %newFuncRoot"   --->   Operation 36 'phi' 'res' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %trunc_ln69" [../src/ban.cpp:69]   --->   Operation 39 'bitcast' 'bitcast_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.78ns)   --->   "%tmp_93 = fcmp_oeq  i32 %bitcast_ln69, i32 0" [../src/ban.cpp:69]   --->   Operation 40 'fcmp' 'tmp_93' <Predicate = (!icmp_ln68)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_9_out, i1 %res" [../src/ban.cpp:69]   --->   Operation 47 'write' 'write_ln69' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/ban.cpp:67]   --->   Operation 41 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%empty_57 = or i1 %notrhs852, i1 %notlhs851" [../src/ban.cpp:69]   --->   Operation 42 'or' 'empty_57' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (2.78ns)   --->   "%tmp_93 = fcmp_oeq  i32 %bitcast_ln69, i32 0" [../src/ban.cpp:69]   --->   Operation 43 'fcmp' 'tmp_93' <Predicate = (!icmp_ln68)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node res_5)   --->   "%empty_58 = and i1 %empty_57, i1 %tmp_93" [../src/ban.cpp:69]   --->   Operation 44 'and' 'empty_58' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_5 = and i1 %empty_58, i1 %res" [../src/ban.cpp:69]   --->   Operation 45 'and' 'res_5' <Predicate = (!icmp_ln68)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_op1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_10              (alloca           ) [ 0100]
b_op1_load_read   (read             ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0111]
i                 (load             ) [ 0000]
icmp_ln68         (icmp             ) [ 0111]
br_ln68           (br               ) [ 0000]
shl_ln3           (bitconcatenate   ) [ 0000]
add_ln69          (add              ) [ 0000]
add_ln69_3        (add              ) [ 0000]
zext_ln69         (zext             ) [ 0000]
zext_ln69_8       (zext             ) [ 0000]
zext_ln69_9       (zext             ) [ 0000]
add_ln69_4        (add              ) [ 0000]
zext_ln69_10      (zext             ) [ 0000]
shl_ln69          (shl              ) [ 0000]
tmp               (bitselect        ) [ 0000]
select_ln69       (select           ) [ 0000]
shl_ln69_2        (shl              ) [ 0000]
zext_ln69_11      (zext             ) [ 0000]
sub_ln69          (sub              ) [ 0000]
and_ln69          (and              ) [ 0000]
lshr_ln69         (lshr             ) [ 0000]
trunc_ln69        (trunc            ) [ 0110]
tmp_s             (partselect       ) [ 0000]
empty_56          (trunc            ) [ 0000]
notlhs851         (icmp             ) [ 0111]
notrhs852         (icmp             ) [ 0111]
add_ln68          (add              ) [ 0000]
store_ln68        (store            ) [ 0000]
res               (phi              ) [ 0111]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
bitcast_ln69      (bitcast          ) [ 0101]
specloopname_ln67 (specloopname     ) [ 0000]
empty_57          (or               ) [ 0000]
tmp_93            (fcmp             ) [ 0000]
empty_58          (and              ) [ 0000]
res_5             (and              ) [ 0111]
br_ln0            (br               ) [ 0111]
write_ln69        (write            ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_op1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_op1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_9_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_9_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_10_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="b_op1_load_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="128" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_op1_load_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln69_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="res_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="res_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="1" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_93/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln68_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="shl_ln3_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln69_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln69_3_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="7" slack="0"/>
<pin id="130" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_3/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln69_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln69_8_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_8/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln69_9_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_9/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln69_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69_4/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln69_10_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_10/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln69_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln69/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="0" index="2" bw="4" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln69_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="128" slack="0"/>
<pin id="172" dir="0" index="2" bw="128" slack="0"/>
<pin id="173" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="shl_ln69_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln69_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln69_11_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="97" slack="0"/>
<pin id="185" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_11/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_ln69_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="0"/>
<pin id="189" dir="0" index="1" bw="97" slack="0"/>
<pin id="190" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln69/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln69_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="128" slack="0"/>
<pin id="195" dir="0" index="1" bw="128" slack="0"/>
<pin id="196" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="lshr_ln69_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln69/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln69_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="128" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_56_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="0"/>
<pin id="221" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_56/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="notlhs851_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs851/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="notrhs852_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="23" slack="0"/>
<pin id="231" dir="0" index="1" bw="23" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs852/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln68_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln68_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln69_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="empty_57_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2"/>
<pin id="252" dir="0" index="1" bw="1" slack="2"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_57/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="empty_58_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_58/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="res_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="1"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_5/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_10_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln68_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="277" class="1005" name="trunc_ln69_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="282" class="1005" name="notlhs851_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="2"/>
<pin id="284" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs851 "/>
</bind>
</comp>

<comp id="287" class="1005" name="notrhs852_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="2"/>
<pin id="289" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs852 "/>
</bind>
</comp>

<comp id="292" class="1005" name="bitcast_ln69_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln69 "/>
</bind>
</comp>

<comp id="297" class="1005" name="res_5_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="62" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="85" pin="4"/><net_sink comp="74" pin=2"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="111"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="104" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="121" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="121" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="127" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="151" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="145" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="174"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="155" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="137" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="169" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="68" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="133" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="199" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="199" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="209" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="219" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="104" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="94" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="81" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="64" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="276"><net_src comp="107" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="205" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="285"><net_src comp="223" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="290"><net_src comp="229" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="295"><net_src comp="246" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="300"><net_src comp="260" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_9_out | {2 }
 - Input state : 
	Port: ban_interface_Pipeline_VITIS_LOOP_68_1 : b_op1_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln68 : 2
		br_ln68 : 3
		shl_ln3 : 2
		add_ln69 : 3
		add_ln69_3 : 3
		zext_ln69 : 4
		zext_ln69_8 : 4
		zext_ln69_9 : 4
		add_ln69_4 : 5
		zext_ln69_10 : 6
		shl_ln69 : 7
		tmp : 6
		select_ln69 : 8
		shl_ln69_2 : 5
		zext_ln69_11 : 6
		sub_ln69 : 9
		and_ln69 : 10
		lshr_ln69 : 10
		trunc_ln69 : 11
		tmp_s : 11
		empty_56 : 11
		notlhs851 : 12
		notrhs852 : 12
		add_ln68 : 2
		store_ln68 : 3
	State 2
		tmp_93 : 1
		write_ln69 : 1
	State 3
		empty_58 : 1
		res_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln69_fu_199      |    0    |   423   |
|----------|----------------------------|---------|---------|
|    sub   |       sub_ln69_fu_187      |    0    |   135   |
|----------|----------------------------|---------|---------|
|          |       and_ln69_fu_193      |    0    |   128   |
|    and   |       empty_58_fu_254      |    0    |    2    |
|          |        res_5_fu_260        |    0    |    2    |
|----------|----------------------------|---------|---------|
|  select  |     select_ln69_fu_169     |    0    |   107   |
|----------|----------------------------|---------|---------|
|          |       add_ln69_fu_121      |    0    |    14   |
|    add   |      add_ln69_3_fu_127     |    0    |    14   |
|          |      add_ln69_4_fu_145     |    0    |    14   |
|          |       add_ln68_fu_235      |    0    |    9    |
|----------|----------------------------|---------|---------|
|          |      icmp_ln68_fu_107      |    0    |    8    |
|   icmp   |      notlhs851_fu_223      |    0    |    11   |
|          |      notrhs852_fu_229      |    0    |    16   |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln69_fu_155      |    0    |    16   |
|          |      shl_ln69_2_fu_177     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    or    |       empty_57_fu_250      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | b_op1_load_read_read_fu_68 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln69_write_fu_74   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |          grp_fu_94         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln3_fu_113       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln69_fu_133      |    0    |    0    |
|          |     zext_ln69_8_fu_137     |    0    |    0    |
|   zext   |     zext_ln69_9_fu_141     |    0    |    0    |
|          |     zext_ln69_10_fu_151    |    0    |    0    |
|          |     zext_ln69_11_fu_183    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_161         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln69_fu_205     |    0    |    0    |
|          |       empty_56_fu_219      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_209        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   915   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|bitcast_ln69_reg_292|   32   |
|    i_10_reg_266    |    2   |
|  icmp_ln68_reg_273 |    1   |
|  notlhs851_reg_282 |    1   |
|  notrhs852_reg_287 |    1   |
|    res_5_reg_297   |    1   |
|     res_reg_81     |    1   |
| trunc_ln69_reg_277 |   32   |
+--------------------+--------+
|        Total       |   71   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| res_reg_81 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_fu_94 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   66   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   915  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   71   |   933  |
+-----------+--------+--------+--------+
