Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'fftw_05_2_18_18_cw'

Design Information
------------------
Command Line   : map -o fftw_05_2_18_18_cw_map.ncd -intstyle xflow -detail -ol
high fftw_05_2_18_18_cw.ngd fftw_05_2_18_18_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Jan 14 12:35:09 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 28 secs 
Total CPU  time at the beginning of Placer: 26 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:534df76) REAL time: 31 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:534df76) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:534df76) REAL time: 31 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:534df76) REAL time: 31 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:534df76) REAL time: 46 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:534df76) REAL time: 46 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:685ef116) REAL time: 48 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:685ef116) REAL time: 48 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:685ef116) REAL time: 48 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:b809a30a) REAL time: 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:b809a30a) REAL time: 49 secs 

Phase 12.8  Global Placement
.................................
.....................
...............................................................................................................................................
................
................
..............................
Phase 12.8  Global Placement (Checksum:bb9153bc) REAL time: 1 mins 2 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:bb9153bc) REAL time: 1 mins 2 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:bb9153bc) REAL time: 1 mins 2 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a1a89690) REAL time: 1 mins 18 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a1a89690) REAL time: 1 mins 18 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a1a89690) REAL time: 1 mins 18 secs 

Total REAL time to Placer completion: 1 mins 18 secs 
Total CPU  time to Placer completion: 1 mins 15 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 4,706 out of  58,880    7%
    Number used as Flip Flops:               4,706
  Number of Slice LUTs:                      4,551 out of  58,880    7%
    Number used as logic:                    3,706 out of  58,880    6%
      Number using O6 output only:           2,654
      Number using O5 output only:             902
      Number using O5 and O6:                  150
    Number used as Memory:                     790 out of  24,320    3%
      Number used as Shift Register:           790
        Number using O6 output only:           790
    Number used as exclusive route-thru:        55
  Number of route-thrus:                       961
    Number using O6 output only:               957
    Number using O5 output only:                 4

Slice Logic Distribution:
  Number of occupied Slices:                 1,642 out of  14,720   11%
  Number of LUT Flip Flop pairs used:        5,577
    Number with an unused Flip Flop:           871 out of   5,577   15%
    Number with an unused LUT:               1,026 out of   5,577   18%
    Number of fully used LUT-FF pairs:       3,680 out of   5,577   65%
    Number of unique control sets:              21
    Number of slice register sites lost
      to control set restrictions:              36 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       153 out of     640   23%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      12 out of     244    4%
    Number using BlockRAM only:                 12
    Total primitives used:
      Number of 18k BlockRAM used:              16
    Total Memory used (KB):                    288 out of   8,784    3%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                            20 out of     640    3%

Average Fanout of Non-Clock Nets:                2.02

Peak Memory Usage:  1158 MB
Total REAL time to MAP completion:  1 mins 23 secs 
Total CPU time to MAP completion:   1 mins 20 secs 

Mapping completed.
See MAP report file "fftw_05_2_18_18_cw_map.mrp" for details.
