Info: Start Nativelink Simulation process
Info: NativeLink has detected VHDL design -- VHDL simulation models will be used

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  c:/altera_lite/24.1std/quartus/bin64/
Quartus sim root      :  c:/altera_lite/24.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script c:/altera_lite/24.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File teste_array_run_msim_rtl_vhdl.do already exists - backing up current file as teste_array_run_msim_rtl_vhdl.do.bak
Info: Spawning Questa Intel FPGA Simulation software 
Info: NativeLink simulation flow was successful
