
*** Running vivado
    with args -log Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Board.tcl -notrace
Command: synth_design -top Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12812 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:41]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:42]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:51]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:52]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/vivado/03_ALU/Board.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 351.734 ; gain = 83.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Board' [D:/vivado/03_ALU/Board.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/03_ALU/Board.v:59]
WARNING: [Synth 8-567] referenced signal 'data2' should be on the sensitivity list [D:/vivado/03_ALU/Board.v:58]
WARNING: [Synth 8-567] referenced signal 'data1' should be on the sensitivity list [D:/vivado/03_ALU/Board.v:58]
INFO: [Synth 8-6157] synthesizing module 'Shift' [D:/vivado/03_ALU/Shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Shift' (1#1) [D:/vivado/03_ALU/Shift.v:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/vivado/03_ALU/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/03_ALU/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [D:/vivado/03_ALU/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/vivado/03_ALU/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (3#1) [D:/vivado/03_ALU/Display.v:3]
WARNING: [Synth 8-350] instance 'Display_Instance' of module 'Display' requires 6 connections, but only 4 given [D:/vivado/03_ALU/Board.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Board' (4#1) [D:/vivado/03_ALU/Board.v:3]
WARNING: [Synth 8-3917] design Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design Board has unconnected port led[6]
WARNING: [Synth 8-3331] design Board has unconnected port led[7]
WARNING: [Synth 8-3331] design Board has unconnected port led[8]
WARNING: [Synth 8-3331] design Board has unconnected port led[9]
WARNING: [Synth 8-3331] design Board has unconnected port led[10]
WARNING: [Synth 8-3331] design Board has unconnected port led[11]
WARNING: [Synth 8-3331] design Board has unconnected port led[12]
WARNING: [Synth 8-3331] design Board has unconnected port led[13]
WARNING: [Synth 8-3331] design Board has unconnected port led[14]
WARNING: [Synth 8-3331] design Board has unconnected port led[15]
WARNING: [Synth 8-3331] design Board has unconnected port led[16]
WARNING: [Synth 8-3331] design Board has unconnected port led[17]
WARNING: [Synth 8-3331] design Board has unconnected port led[18]
WARNING: [Synth 8-3331] design Board has unconnected port led[19]
WARNING: [Synth 8-3331] design Board has unconnected port led[20]
WARNING: [Synth 8-3331] design Board has unconnected port led[21]
WARNING: [Synth 8-3331] design Board has unconnected port led[22]
WARNING: [Synth 8-3331] design Board has unconnected port led[23]
WARNING: [Synth 8-3331] design Board has unconnected port led[24]
WARNING: [Synth 8-3331] design Board has unconnected port led[25]
WARNING: [Synth 8-3331] design Board has unconnected port led[26]
WARNING: [Synth 8-3331] design Board has unconnected port led[27]
WARNING: [Synth 8-3331] design Board has unconnected port led[28]
WARNING: [Synth 8-3331] design Board has unconnected port led[29]
WARNING: [Synth 8-3331] design Board has unconnected port led[30]
WARNING: [Synth 8-3331] design Board has unconnected port swb[4]
WARNING: [Synth 8-3331] design Board has unconnected port swb[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.035 ; gain = 117.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.035 ; gain = 117.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 386.035 ; gain = 117.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/03_ALU/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [D:/vivado/03_ALU/Board.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [D:/vivado/03_ALU/Board.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [D:/vivado/03_ALU/Board.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [D:/vivado/03_ALU/Board.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [D:/vivado/03_ALU/Board.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [D:/vivado/03_ALU/Board.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [D:/vivado/03_ALU/Board.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado/03_ALU/Board.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivado/03_ALU/Board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/03_ALU/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.961 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 724.961 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 724.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 724.961 ; gain = 456.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 724.961 ; gain = 456.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 724.961 ; gain = 456.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [D:/vivado/03_ALU/ALU.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/vivado/03_ALU/Board.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 724.961 ; gain = 456.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module Shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design Board has unconnected port led[6]
WARNING: [Synth 8-3331] design Board has unconnected port led[7]
WARNING: [Synth 8-3331] design Board has unconnected port led[8]
WARNING: [Synth 8-3331] design Board has unconnected port led[9]
WARNING: [Synth 8-3331] design Board has unconnected port led[10]
WARNING: [Synth 8-3331] design Board has unconnected port led[11]
WARNING: [Synth 8-3331] design Board has unconnected port led[12]
WARNING: [Synth 8-3331] design Board has unconnected port led[13]
WARNING: [Synth 8-3331] design Board has unconnected port led[14]
WARNING: [Synth 8-3331] design Board has unconnected port led[15]
WARNING: [Synth 8-3331] design Board has unconnected port led[16]
WARNING: [Synth 8-3331] design Board has unconnected port led[17]
WARNING: [Synth 8-3331] design Board has unconnected port led[18]
WARNING: [Synth 8-3331] design Board has unconnected port led[19]
WARNING: [Synth 8-3331] design Board has unconnected port led[20]
WARNING: [Synth 8-3331] design Board has unconnected port led[21]
WARNING: [Synth 8-3331] design Board has unconnected port led[22]
WARNING: [Synth 8-3331] design Board has unconnected port led[23]
WARNING: [Synth 8-3331] design Board has unconnected port led[24]
WARNING: [Synth 8-3331] design Board has unconnected port led[25]
WARNING: [Synth 8-3331] design Board has unconnected port led[26]
WARNING: [Synth 8-3331] design Board has unconnected port led[27]
WARNING: [Synth 8-3331] design Board has unconnected port led[28]
WARNING: [Synth 8-3331] design Board has unconnected port led[29]
WARNING: [Synth 8-3331] design Board has unconnected port led[30]
WARNING: [Synth 8-3331] design Board has unconnected port swb[4]
WARNING: [Synth 8-3331] design Board has unconnected port swb[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[6]
INFO: [Synth 8-3886] merging instance 'data2_reg[1]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[1]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[5]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[5]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[9]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[9]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[13]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[13]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[17]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[17]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[21]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[21]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[25]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[25]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[29]' (FD) to 'data2_reg[2]'
INFO: [Synth 8-3886] merging instance 'data1_reg[29]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[2]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[2]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[6]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[6]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[10]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[10]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[14]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[14]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[18]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[18]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[22]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[22]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[26]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[26]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[30]' (FD) to 'data2_reg[3]'
INFO: [Synth 8-3886] merging instance 'data1_reg[30]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[3]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[3]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[7]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[7]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[11]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[11]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[15]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[15]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[19]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[19]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[23]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[23]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[27]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[27]' (FDE) to 'data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'data2_reg[31]' (FD) to 'data2_reg[4]'
INFO: [Synth 8-3886] merging instance 'data1_reg[31]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[4]' (FD) to 'data2_reg[8]'
INFO: [Synth 8-3886] merging instance 'data1_reg[4]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[8]' (FD) to 'data2_reg[12]'
INFO: [Synth 8-3886] merging instance 'data1_reg[8]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[12]' (FD) to 'data2_reg[16]'
INFO: [Synth 8-3886] merging instance 'data1_reg[12]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[16]' (FD) to 'data2_reg[20]'
INFO: [Synth 8-3886] merging instance 'data1_reg[16]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[20]' (FD) to 'data2_reg[24]'
INFO: [Synth 8-3886] merging instance 'data1_reg[20]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'data2_reg[24]' (FD) to 'data2_reg[28]'
INFO: [Synth 8-3886] merging instance 'data1_reg[24]' (FDE) to 'data1_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data1_reg[28] )
INFO: [Synth 8-3886] merging instance 'data_reg[2]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[6]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[10]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[14]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[18]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[22]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[26]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[30]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[1]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[5]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[9]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[13]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[17]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[21]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[25]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[29]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[3]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[7]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[11]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[15]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[19]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[23]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[27]' (LD) to 'data_reg[31]'
INFO: [Synth 8-3886] merging instance 'data_reg[31]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[4]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[8]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[12]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[16]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[20]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3886] merging instance 'data_reg[24]' (LD) to 'data_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[28] )
WARNING: [Synth 8-3332] Sequential element (data_reg[28]) is unused and will be removed from module Board.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 724.961 ; gain = 456.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 736.297 ; gain = 467.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 737.141 ; gain = 468.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    62|
|3     |LUT1   |    42|
|4     |LUT2   |   211|
|5     |LUT3   |    91|
|6     |LUT4   |   108|
|7     |LUT5   |   150|
|8     |LUT6   |   678|
|9     |MUXF7  |    21|
|10    |FDRE   |   110|
|11    |LD     |    34|
|12    |IBUF   |    36|
|13    |OBUF   |    19|
|14    |OBUFT  |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------+------+
|      |Instance           |Module  |Cells |
+------+-------------------+--------+------+
|1     |top                |        |  1591|
|2     |  ALU_Instance     |ALU     |  1266|
|3     |  Display_Instance |Display |    31|
+------+-------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 768.855 ; gain = 500.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 768.855 ; gain = 161.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 768.855 ; gain = 500.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 78 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 768.855 ; gain = 500.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 768.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivado/03_ALU/03_ALU.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 18 21:25:05 2021...
