<h1 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-Importantupdatesthatcomewithmovingtomaster">Important updates that come with moving to master</h1><ol><li>PMON library elements needed for PMON logic being added to Ncore.</li><li>DW adapter fixes for performance bubbles and piping in various modes of pipeForward and pipeBackward.</li><li>Changes to CSR infrastructure to deal with registers that change state during RAL test.</li><li>Async updates to deal with power being removed from one side at a time.</li><li>Bug fix in axi_targ for busy bit. Fix in Context for Busy Bit</li><li>Default selection behavior for address matching inside Common Layer</li></ol><h1 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-hw-lib">hw-lib</h1><h2 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-CPRdifferences:">CPR differences:</h2><p>ET: These are just String changes in description of the FSC registers.</p><p><span>Files ncore/hw-lib/cpr/csr/fsc.csr.cpr and regress/hw-lib/cpr/csr/fsc.csr.cpr differ</span></p><p><br/></p><p><span>Added parameters to turn off read and write sub interfaces separately. Changes are backward compatible:</span></p><p><span>Files ncore/hw-lib/cpr/design/postMap/InterfaceAXI.design.cpr and regress/hw-lib/cpr/design/postMap/InterfaceAXI.design.cpr differ</span></p><p><br/></p><p><span>Ncore Doesn't Use Interrupt blocks:</span></p><p><span>Files ncore/hw-lib/cpr/design/postMap/InterfaceINT.design.cpr and regress/hw-lib/cpr/design/postMap/InterfaceINT.design.cpr differ</span></p><p><span>Files ncore/hw-lib/cpr/design/postMap/interrupt.design.cpr and regress/hw-lib/cpr/design/postMap/interrupt.design.cpr differ</span></p><p><span>Files ncore/hw-lib/cpr/json/interrupt.json and regress/hw-lib/cpr/json/interrupt.json differ</span></p><p><br/></p><h2 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-JSdifferences:">JS differences:</h2><p><span>Lots of changes made to JS libraries associated with Perfmon and interrupts and CSRs used to generate interrupts maps for symphony:</span></p><p><span>Files ncore/hw-lib/index.js and regress/hw-lib/index.js differ</span></p><p><span>Files ncore/hw-lib/js/cprLib.js and regress/hw-lib/js/cprLib.js differ</span></p><p><span>Files ncore/hw-lib/js/find_pat.js and regress/hw-lib/js/find_pat.js differ</span></p><p><span>Files ncore/hw-lib/js/ipxact2InterruptBitTrees.js and regress/hw-lib/js/ipxact2InterruptBitTrees.js differ</span></p><p><br/></p><p><span>Fixes in Verilog expression generator libraries, new functions added to convert new-style interfaces to old-style, functions to work with CSR objects.:</span></p><p><span>Files ncore/hw-lib/js/lib_utils.js and regress/hw-lib/js/lib_utils.js differ</span></p><p><br/></p><p><span>Standalone script not used by Ncore:</span></p><p><span>Files ncore/hw-lib/js/merge_csr.js and regress/hw-lib/js/merge_csr.js differ</span></p><p><span>Files ncore/hw-lib/js/reportParmCvg.js and regress/hw-lib/js/reportParmCvg.js differ</span></p><p><br/></p><p><span>Fixes in Perfmon related functions. Functions to compute params for Symphony Perfmon, CSR for ATU blocks, and functions that parse ATP packets:</span></p><p><span>Files ncore/hw-lib/js/sym_csr_lib.js and regress/hw-lib/js/sym_csr_lib.js differ</span></p><p><span>Files ncore/hw-lib/js/updateParmCvg.js and regress/hw-lib/js/updateParmCvg.js differ</span></p><p><br/></p><h2 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-TACHLdifferences:">TACHL differences:</h2><p><span>Changes to library elements to fix timing issues:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/ao_mux.tachl and regress/hw-lib/rtl/lib/src/ao_mux.tachl differ (Also adds additional but optional ports)</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/apb_pipe.tachl and regress/hw-lib/rtl/lib/src/apb_pipe.tachl differ</span></p><p><br/></p><p><span>Changes to libraries to add functionality to CSRs for both interrupts and registers that change during RAL:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/apb_csr.tachl and regress/hw-lib/rtl/lib/src/apb_csr.tachl differ</span></p><p><br/></p><p><span style="letter-spacing: 0.0px;">Changes to async blocks to </span>deal<span style="letter-spacing: 0.0px;"> with both sides </span>being independently turned on and off:</p><p><span style="letter-spacing: 0.0px;">Files ncore/hw-lib/rtl/lib/src/async_fifo_rd_ctl.tachl and regress/hw-lib/rtl/lib/src/async_fifo_rd_ctl.tachl differ</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/async_fifo_wt_ctl.tachl and regress/hw-lib/rtl/lib/src/async_fifo_wt_ctl.tachl differ</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/gen_async_adapter_in.tachl and regress/hw-lib/rtl/lib/src/gen_async_adapter_in.tachl differ</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/gen_async_adapter_out.tachl and regress/hw-lib/rtl/lib/src/gen_async_adapter_out.tachl differ</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/gen_async_adapter.tachl and regress/hw-lib/rtl/lib/src/gen_async_adapter.tachl differ</span></p><p><br/></p><p><span>Changes to cg cell to get rid of need for an alternate view for verilator:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/cg.tachl and regress/hw-lib/rtl/lib/src/cg.tachl differ</span></p><p><span>Files ncore/hw-lib/verilog/cg_prim.v and regress/hw-lib/verilog/cg_prim.v differ</span></p><p><br/></p><p><span>Added in pipeline changes needed for new CPP. Backward compatible:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/ecc_dec.tachl and regress/hw-lib/rtl/lib/src/ecc_dec.tachl differ</span></p><p><br/></p><p><span>Memory changes associated with new way of doing memory wrappers. Backward compatible:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/em_mem_check_sym.tachl and regress/hw-lib/rtl/lib/src/em_mem_check_sym.tachl differ</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/em_mem_check.tachl and regress/hw-lib/rtl/lib/src/em_mem_check.tachl differ</span></p><p><br/></p><p>Block not used by Ncore:</p><p><span>Files ncore/hw-lib/rtl/lib/src/interrupt.tachl and regress/hw-lib/rtl/lib/src/interrupt.tachl differ</span></p><p><br/></p><p><span>Bug fix:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/logic_tree_bus_pipe_rdy_vld.tachl and regress/hw-lib/rtl/lib/src/logic_tree_bus_pipe_rdy_vld.tachl differ</span></p><p><br/></p><p><span>ET - These are assrtion fixes:</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/pma_master.tachl and regress/hw-lib/rtl/lib/src/pma_master.tachl differ</span></p><p><span>Files ncore/hw-lib/rtl/lib/src/pma_slave.tachl and regress/hw-lib/rtl/lib/src/pma_slave.tachl differ</span></p><p><br/></p><h1 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-hw-sym"><span>hw-sym</span></h1><h2 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-CPRdifferences:.1"><span>CPR differences:</span></h2><p><span>Ncore doesn't use ATUI APB:</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/atui_apb.design.cpr and regress/hw-sym/cpr/design/postMap/atui_apb.design.cpr differ</span></p><p><br/></p><p><span>Ncore doesn't use ATU* CTL:</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/atui_ctl.design.cpr and regress/hw-sym/cpr/design/postMap/atui_ctl.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/atut_ctl.design.cpr and regress/hw-sym/cpr/design/postMap/atut_ctl.design.cpr differ</span></p><p><br/></p><p><span>Ncore doesn't use ATUT AXI:</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/atut_axi.design.cpr and regress/hw-sym/cpr/design/postMap/atut_axi.design.cpr differ</span></p><p><br/></p><p>ET: Added new interfaces, Added RoB Parameters / Memory Parameters, Added PMON Parameters, Changed defaults. </p><p><span>Files ncore/hw-sym/cpr/design/postMap/atui_axi.design.cpr and regress/hw-sym/cpr/design/postMap/atui_axi.design.cpr differ</span></p><p><br/></p><p><span>JV: Added new params,exclusiveTimeouts, updated defaults, modified apbSlvLut type, removed enBufWrite (Ncore uses this block. Cleanup of new params &amp; new defaults apply. Exclusive monitor timeout params are not applicable)</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/atut_apb.design.cpr and regress/hw-sym/cpr/design/postMap/atut_apb.design.cpr differ</span></p><p><br/></p><p>Updates for new memory wrappers, backward compatible:</p><p><span>Files ncore/hw-sym/cpr/design/postMap/MemoryGen.design.cpr and regress/hw-sym/cpr/design/postMap/MemoryGen.design.cpr differ</span></p><p><br/></p><p><span>Changes made because of update to support the two sides being powered down independently:</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_async_adapter.design.cpr and regress/hw-sym/cpr/design/postMap/sym_async_adapter.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_async_adapter_in.design.cpr and regress/hw-sym/cpr/design/postMap/sym_async_adapter_in.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_async_adapter_out.design.cpr and regress/hw-sym/cpr/design/postMap/sym_async_adapter_out.design.cpr differ</span></p><p><br/></p><p><span>Ncore doesn't use FIFOs or rate adapters:</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_fifo_adapter.design.cpr and regress/hw-sym/cpr/design/postMap/sym_fifo_adapter.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_fifo_rate_adapter.design.cpr and regress/hw-sym/cpr/design/postMap/sym_fifo_rate_adapter.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_rate_adapter.design.cpr and regress/hw-sym/cpr/design/postMap/sym_rate_adapter.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_rate_adapter_in.design.cpr and regress/hw-sym/cpr/design/postMap/sym_rate_adapter_in.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/design/postMap/sym_rate_adapter_out.design.cpr and regress/hw-sym/cpr/design/postMap/sym_rate_adapter_out.design.cpr differ</span></p><p><span>Files ncore/hw-sym/cpr/json/sym_fifo_adapter.json and regress/hw-sym/cpr/json/sym_fifo_adapter.json differ</span></p><p><span>Files ncore/hw-sym/cpr/json/sym_fifo_rate_adapter.json and regress/hw-sym/cpr/json/sym_fifo_rate_adapter.json differ</span></p><p><span>Files ncore/hw-sym/cpr/json/sym_vc_fifo_adapter.json and regress/hw-sym/cpr/json/sym_vc_fifo_adapter.json differ</span></p><p><span>Files ncore/hw-sym/cpr/json/sym_vc_fifo_rate_adapter.json and regress/hw-sym/cpr/json/sym_vc_fifo_rate_adapter.json differ</span></p><p><br/></p><h2 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-JSdifferences:.1"><span>JS differences:</span></h2><p><span>Bug fixes to fix native layer native-to-CTL signal mappings when one of AXI write or AXI read are disabled.</span></p><p><span>Files ncore/hw-sym/js/interfaceMapLibs.js and regress/hw-sym/js/interfaceMapLibs.js differ</span></p><p><span>Files ncore/hw-sym/js/sym_lib_utils.js and regress/hw-sym/js/sym_lib_utils.js differ</span></p><p><br/></p><h2 id="Differencesbetweenhw-lib/hw-symonNcore3branchVsMasterbranch-TACHLdifferences:.1"><span>TACHL differences:</span></h2><p><span>Ncore doesn't use ATUI APB:</span></p><p><span>Files ncore/hw-sym/rtl/apb_init/src/apb_init.tachl and regress/hw-sym/rtl/apb_init/src/apb_init.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/atui/src/atui_apb.tachl and regress/hw-sym/rtl/atui/src/atui_apb.tachl differ</span></p><p><br/></p><p><span>Ncore doesn't use ATU* CTL:</span></p><p><span>Files ncore/hw-sym/rtl/atui/src/atui_ctl.tachl and regress/hw-sym/rtl/atui/src/atui_ctl.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/atut/src/atut_ctl.tachl and regress/hw-sym/rtl/atut/src/atut_ctl.tachl differ</span></p><p><br/></p><p><span>Ncore doesn't use ATUT AXI:</span></p><p><span>Files ncore/hw-sym/rtl/atut/src/atut_axi.tachl and regress/hw-sym/rtl/atut/src/atut_axi.tachl differ</span></p><p><br/></p><p><span>JV: Removed unused params, implemented various exclusive monitor fixes, cleanup unused logic, byte enable fixes, response data fix.  (Ncore uses this block, exclusive monitor fixes do not apply, byte enable fixes should be picked up)</span></p><p><span>Files ncore/hw-sym/rtl/apb_targ/src/apb_targ.tachl and regress/hw-sym/rtl/apb_targ/src/apb_targ.tachl differ</span></p><p><br/></p><p><span>Optional parameters added to include Perfmon, interrupt-accumulator blocks and access to CSR registers through APB:</span></p><p><span>Files ncore/hw-sym/rtl/atui/src/atui_axi.tachl and regress/hw-sym/rtl/atui/src/atui_axi.tachl differ</span></p><p><br/></p><p>JV: Added exclusive monitor timeout params, updated apbSlvLut type, added defaults, cleanup code, conditionalize exclusive monitor <span>(Ncore uses this block, cleanup changes should be picked up)</span></p><p><span>Files ncore/hw-sym/rtl/atut/src/atut_apb.tachl and regress/hw-sym/rtl/atut/src/atut_apb.tachl differ</span></p><p><br/></p><p>There were some bug fixes related to firewall and data-interleaving. And some other changes related to supporting disabling AXI write or read channels.</p><p><span>Files ncore/hw-sym/rtl/axi_init/src/axi_ctl_req.tachl and regress/hw-sym/rtl/axi_init/src/axi_ctl_req.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/axi_init/src/ctl_axi_resp.tachl and regress/hw-sym/rtl/axi_init/src/ctl_axi_resp.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/axi_targ/src/axi_ctl_resp_dp.tachl and regress/hw-sym/rtl/axi_targ/src/axi_ctl_resp_dp.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/axi_targ/src/axi_ctl_resp.tachl and regress/hw-sym/rtl/axi_targ/src/axi_ctl_resp.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/axi_targ/src/ctl_axi_req.tachl and regress/hw-sym/rtl/axi_targ/src/ctl_axi_req.tachl differ</span></p><p><br/></p><p><span>ET: CLK Interface name changes, Piping Edits</span></p><p><span>Files ncore/hw-sym/rtl/axi_init/src/axi_init.tachl and regress/hw-sym/rtl/axi_init/src/axi_init.tachl differ</span></p><p><span>ET: Interface and Port Simplification, Bug Fix for Busy Bit</span></p><p><span>Files ncore/hw-sym/rtl/axi_targ/src/axi_targ.tachl and regress/hw-sym/rtl/axi_targ/src/axi_targ.tachl differ</span></p><p><span>ET: Domain Logic, Splitting Timing Improvement, Default Selection Behaviour</span></p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init_addr_lookup.tachl and regress/hw-sym/rtl/ctl_init/src/ctl_init_addr_lookup.tachl differ</span></p><p><span>ET: Error response Generation Fixes, General Error detection fixes, A lot of Fixes, Busy Bit Fix, Domain and Decode Error </span>Implementation, Timing Fixes, Error response merging fixes. </p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init_context.tachl regress/hw-sym/rtl/ctl_init/src/ctl_init_context.tachl differ</span></p><p><span>ET: Error Fixes, WRAP Logic Fixes, Timing Fixes</span></p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init_req_dp.tachl regress/hw-sym/rtl/ctl_init/src/ctl_init_req_dp.tachl differ</span></p><p><span>ET: Alot of functional and timing fixes but splitting doesnt occur in NCore</span></p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init_req_split.tachl regress/hw-sym/rtl/ctl_init/src/ctl_init_req_split.tachl differ</span></p><p><span>ET: General Connectivity of features put in. Mostly new Errors</span></p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init_req.tachl regress/hw-sym/rtl/ctl_init/src/ctl_init_req.tachl differ</span></p><p><span>ET: Narrow error response fixes.</span></p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init_resp_dp.tachl regress/hw-sym/rtl/ctl_init/src/ctl_init_resp_dp.tachl differ</span></p><p><span>ET: Connectivity and configuration of new features, Bug Fixes.</span></p><p><span>Files ncore/hw-sym/rtl/ctl_init/src/ctl_init.tachl regress/hw-sym/rtl/ctl_init/src/ctl_init.tachl differ</span></p><p><br/></p><p><span>JV: Compressed ID fixes, poison error bug fixes, timeout error fixes, cleanup code, response lookup fixes for timing (Ncore does NOT use features the fixes were made for logic is conditonalized out, code cleanup only applies)</span></p><p><span>Files ncore/hw-sym/rtl/ctl_targ/src/ctl_targ_context.tachl and regress/hw-sym/rtl/ctl_targ/src/ctl_targ_context.tachl differ</span></p><p><span>JV: Added timeout error fixes, added DP context piping, WRAP conversion fixes, cleanup code.  (Ncore does NOT use features the fixes were made for logic is conditonalized out, code cleanup only applies)</span></p><p><span>Files ncore/hw-sym/rtl/ctl_targ/src/ctl_targ_req_dp.tachl and regress/hw-sym/rtl/ctl_targ/src/ctl_targ_req_dp.tachl differ</span></p><p><span>JV: Moved address modification to before context block, param cleanup, WRAP conversion fixes, qos param cleanup, cleanup code. (Ncore does NOT use features the fixes were made for logic is conditonalized out, code cleanup only applies)</span></p><p><span>Files ncore/hw-sym/rtl/ctl_targ/src/ctl_targ_req.tachl and regress/hw-sym/rtl/ctl_targ/src/ctl_targ_req.tachl differ</span></p><p>JV: Timeout error fixes, cleanup code, narrow conversion bug fixes, WRAP conversion fixes.<span> (Ncore does NOT use features the fixes were made for logic is conditonalized out, code cleanup only applies)</span></p><p><span>Files ncore/hw-sym/rtl/ctl_targ/src/ctl_targ_resp_dp.tachl and regress/hw-sym/rtl/ctl_targ/src/ctl_targ_resp_dp.tachl differ</span></p><p><span>JV: Modify apb interface to new style, compressed ID fixes, poison error bug fixes, statistics fixes, timeout error fixes, cleanup assertions &amp; code.  (Ncore does NOT use features the fixes were made for logic is conditonalized out, code cleanup only applies)</span></p><p><span>Files ncore/hw-sym/rtl/ctl_targ/src/ctl_targ.tachl and regress/hw-sym/rtl/ctl_targ/src/ctl_targ.tachl differ</span></p><p><br/></p><p><span>Performance fixes to remove bubbles and some bug fixes in hdr_translare for fixed-style packets (Fixed style packets are not used by Ncore):</span></p><p><span>Files ncore/hw-sym/rtl/dw_adapter/src/data_translate.tachl and regress/hw-sym/rtl/dw_adapter/src/data_translate.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/dw_adapter/src/dw_adapter.tachl and regress/hw-sym/rtl/dw_adapter/src/dw_adapter.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/dw_adapter/src/hdr_translate.tachl and regress/hw-sym/rtl/dw_adapter/src/hdr_translate.tachl differ<br/><br/>Assertions added:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_atp_hdr_data_merge.tachl and regress/hw-sym/rtl/lib/src/sym_atp_hdr_data_merge.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_atp_hdr_data_split.tachl and regress/hw-sym/rtl/lib/src/sym_atp_hdr_data_split.tachl differ</span></p><p><br/></p><p>BP: These 2 are <strong>only to be used</strong> for the Symphony Exclusive Monitor and the Symphony target native layer splitting interface not present on ncore.</p><p>The age_fifo changes were mainly the addition of asserts. age_queue, while also adding asserts, also added some functionality to support piping for a bug fix.</p><p>These <strong>should probably be removed from the library</strong> so as to not cause confusion. The chiaiu ott uses something called an age_fifo, but uses a different macro.</p><p><span>Files ncore/hw-sym/rtl/lib/src/age_fifo.tachl and regress/hw-sym/rtl/lib/src/age_fifo.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/age_queue.tachl and regress/hw-sym/rtl/lib/src/age_queue.tachl differ</span></p><p><br/></p><p><span>Timing improvements such as option to pipe, and using ao_mux and logic trees:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/apb_demux.tachl and regress/hw-sym/rtl/lib/src/apb_demux.tachl differ</span></p><p><br/></p><p><span>Timing improvement and refactoring to use ao_mux:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/path_lookup.tachl and regress/hw-sym/rtl/lib/src/path_lookup.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_atp_depack.tachl and regress/hw-sym/rtl/lib/src/sym_atp_depack.tachl differ</span></p><p><br/></p><p>ET : We dont use the beat buffer, rate limiter, or data packer in NCore.</p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_beat_buffer.tachl and regress/hw-sym/rtl/lib/src/sym_beat_buffer.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_common_queue.tachl and regress/hw-sym/rtl/lib/src/sym_common_queue.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_common_rate_limiter.tachl and regress/hw-sym/rtl/lib/src/sym_common_rate_limiter.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_data_packer.tachl and regress/hw-sym/rtl/lib/src/sym_data_packer.tachl differ</span></p><p><br/></p><p>Ncore doesn't use exclusive monitor:</p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_exclmon_context.tachl and regress/hw-sym/rtl/lib/src/sym_exclmon_context.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_exclusive_monitor.tachl and regress/hw-sym/rtl/lib/src/sym_exclusive_monitor.tachl differ</span></p><p><br/></p><p><span>Ncore doesn't use FIFOs in Legato:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_adapter.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_adapter.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_mem_1p_ctl.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_mem_1p_ctl.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_mem_2p_ctl.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_mem_2p_ctl.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_rate_adapter.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_rate_adapter.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_rate_mem_1p_ctl.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_rate_mem_1p_ctl.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_rate_mem_1p.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_rate_mem_1p.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_rate_mem_2p_ctl.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_rate_mem_2p_ctl.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_fifo_rate_mem_2p.tachl and regress/hw-sym/rtl/lib/src/sym_fifo_rate_mem_2p.tachl differ</span></p><p><br/></p><p><span>Ncore doesn't use firewalls in Legato:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_firewall_adapter.tachl and regress/hw-sym/rtl/lib/src/sym_firewall_adapter.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_firewall_injector.tachl and regress/hw-sym/rtl/lib/src/sym_firewall_injector.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_firewall_udv.tachl and regress/hw-sym/rtl/lib/src/sym_firewall_udv.tachl differ</span></p><p><br/></p><p>Ncore doesn't use multicast:</p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_multicast_context.tachl and regress/hw-sym/rtl/lib/src/sym_multicast_context.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_multicast_fifo.tachl and regress/hw-sym/rtl/lib/src/sym_multicast_fifo.tachl differ</span></p><p><br/></p><p><span>Ncore doesn't use rate adapters in Legato:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_rate_adapter_in.tachl and regress/hw-sym/rtl/lib/src/sym_rate_adapter_in.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_rate_adapter_out.tachl and regress/hw-sym/rtl/lib/src/sym_rate_adapter_out.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_rate_adapter.tachl and regress/hw-sym/rtl/lib/src/sym_rate_adapter.tachl differ</span></p><p><br/></p><p><span>Fixed a bug in a locking mode that Ncore doesn't use:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_switch.tachl and regress/hw-sym/rtl/lib/src/sym_switch.tachl differ</span></p><p><br/></p><p><span>Updates associated with power on work:</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_sync_adapter.tachl and regress/hw-sym/rtl/lib/src/sym_sync_adapter.tachl differ</span></p><p><br/></p><p>ET : We dont us the beat buffer in NCore.</p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_vc_beat_buffer.tachl and regress/hw-sym/rtl/lib/src/sym_vc_beat_buffer.tachl differ</span></p><p><br/></p><p>Ncore doesn't use Rate Adapters nor VC versions of them:</p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_vc_rate_adapter_in.tachl and regress/hw-sym/rtl/lib/src/sym_vc_rate_adapter_in.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_vc_rate_adapter_out.tachl and regress/hw-sym/rtl/lib/src/sym_vc_rate_adapter_out.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/lib/src/sym_vc_rate_adapter.tachl and regress/hw-sym/rtl/lib/src/sym_vc_rate_adapter.tachl differ</span></p><p><br/></p><p><span>Ncore doesn't use pmon blocks:</span></p><p><span>Files ncore/hw-sym/rtl/pmon/src/pmon_probe.tachl and regress/hw-sym/rtl/pmon/src/pmon_probe.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/pmon/src/pmon_stats.tachl and regress/hw-sym/rtl/pmon/src/pmon_stats.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/pmon/src/pmon_tmr.tachl and regress/hw-sym/rtl/pmon/src/pmon_tmr.tachl differ</span></p><p><br/></p><p>Ncore doesn't use the ROB:</p><p><span>Files ncore/hw-sym/rtl/rob/src/rob.tachl and regress/hw-sym/rtl/rob/src/rob.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/rob/src/rob_top.tachl and regress/hw-sym/rtl/rob/src/rob_top.tachl differ</span></p><p><br/></p><p>Assertions and fixes for supporting fixed-style packets:</p><p><span>Files ncore/hw-sym/rtl/smi_depkt/src/pkt_dec.tachl and regress/hw-sym/rtl/smi_depkt/src/pkt_dec.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/smi_depkt/src/smi_depkt.tachl and regress/hw-sym/rtl/smi_depkt/src/smi_depkt.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/smi_pkt/src/pkt_gen.tachl and regress/hw-sym/rtl/smi_pkt/src/pkt_gen.tachl differ</span></p><p><span>Files ncore/hw-sym/rtl/smi_pkt/src/smi_pkt.tachl and regress/hw-sym/rtl/smi_pkt/src/smi_pkt.tachl differ</span></p><p><br/></p>