{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 770.0000"
  ],
  "cts__clock__skew__hold": -38.4454,
  "cts__clock__skew__hold__post_repair": -38.3129,
  "cts__clock__skew__hold__pre_repair": -35.5132,
  "cts__clock__skew__setup": 21.8868,
  "cts__clock__skew__setup__post_repair": 21.719,
  "cts__clock__skew__setup__pre_repair": 21.7208,
  "cts__design__instance__area": 22197.127,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 22153.7754,
  "cts__design__instance__area__pre_repair": 22153.3398,
  "cts__design__instance__area__stdcell": 22197.127,
  "cts__design__instance__area__stdcell__post_repair": 22153.7754,
  "cts__design__instance__area__stdcell__pre_repair": 22153.3398,
  "cts__design__instance__count": 80562,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 80489,
  "cts__design__instance__count__pre_repair": 80488,
  "cts__design__instance__count__setup_buffer": 73.0,
  "cts__design__instance__count__stdcell": 80562,
  "cts__design__instance__count__stdcell__post_repair": 80489,
  "cts__design__instance__count__stdcell__pre_repair": 80488,
  "cts__design__instance__displacement__max": 1.992,
  "cts__design__instance__displacement__mean": 0.0025,
  "cts__design__instance__displacement__total": 206.3,
  "cts__design__instance__utilization": 0.4435,
  "cts__design__instance__utilization__post_repair": 0.4427,
  "cts__design__instance__utilization__pre_repair": 0.4426,
  "cts__design__instance__utilization__stdcell": 0.4435,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4427,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4426,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.1342,
  "cts__power__internal__total__post_repair": 0.1341,
  "cts__power__internal__total__pre_repair": 0.1341,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.1146,
  "cts__power__switching__total__post_repair": 0.1139,
  "cts__power__switching__total__pre_repair": 0.1138,
  "cts__power__total": 0.2488,
  "cts__power__total__post_repair": 0.248,
  "cts__power__total__pre_repair": 0.248,
  "cts__route__wirelength__estimated": 318386.2575,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.8785,
  "cts__timing__drv__max_cap_limit__post_repair": 0.8796,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.8796,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.2162,
  "cts__timing__drv__max_slew_limit__post_repair": 0.3222,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.3222,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -52468.0703,
  "cts__timing__setup__tns__post_repair": -101763.8672,
  "cts__timing__setup__tns__pre_repair": -102830.1562,
  "cts__timing__setup__ws": -213.46,
  "cts__timing__setup__ws__post_repair": -404.42,
  "cts__timing__setup__ws__pre_repair": -404.43,
  "detailedplace__cpu__total": 74.91,
  "detailedplace__design__instance__area": 22055.7988,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 22055.7988,
  "detailedplace__design__instance__count": 80320,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 80320,
  "detailedplace__design__instance__displacement__max": 5.9045,
  "detailedplace__design__instance__displacement__mean": 0.423,
  "detailedplace__design__instance__displacement__total": 33995.2085,
  "detailedplace__design__instance__utilization": 0.4407,
  "detailedplace__design__instance__utilization__stdcell": 0.4407,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 679848.0,
  "detailedplace__power__internal__total": 0.1327,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.1083,
  "detailedplace__power__total": 0.2409,
  "detailedplace__route__wirelength__estimated": 323166.043,
  "detailedplace__runtime__total": "1:16.11",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.8796,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.3222,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -140512.6094,
  "detailedplace__timing__setup__ws": -381.64,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 56659,
  "detailedroute__route__drc_errors__iter:2": 13464,
  "detailedroute__route__drc_errors__iter:3": 12737,
  "detailedroute__route__drc_errors__iter:4": 14,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 78704,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 574936,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 574936,
  "detailedroute__route__wirelength": 364496,
  "detailedroute__route__wirelength__iter:1": 372176,
  "detailedroute__route__wirelength__iter:2": 366138,
  "detailedroute__route__wirelength__iter:3": 364520,
  "detailedroute__route__wirelength__iter:4": 364497,
  "detailedroute__route__wirelength__iter:5": 364496,
  "finish__clock__skew__hold": -33.931,
  "finish__clock__skew__setup": 20.2052,
  "finish__cpu__total": 80.28,
  "finish__design__instance__area": 22197.127,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 22197.127,
  "finish__design__instance__count": 80562,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 80562,
  "finish__design__instance__utilization": 0.4435,
  "finish__design__instance__utilization__stdcell": 0.4435,
  "finish__design__io": 47,
  "finish__mem__peak": 2616456.0,
  "finish__power__internal__total": 0.1341,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.1103,
  "finish__power__total": 0.2445,
  "finish__runtime__total": "1:23.90",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.8922,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.7674,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -43.23,
  "finish__timing__setup__ws": -28.53,
  "finish__timing__wns_percent_delay": -3.150766,
  "floorplan__cpu__total": 4.74,
  "floorplan__design__instance__area": 19594.8906,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 19594.8906,
  "floorplan__design__instance__count": 77853,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 77853,
  "floorplan__design__instance__utilization": 0.3915,
  "floorplan__design__instance__utilization__stdcell": 0.3915,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 443636.0,
  "floorplan__power__internal__total": 0.1358,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0798,
  "floorplan__power__total": 0.2156,
  "floorplan__runtime__total": "0:05.24",
  "floorplan__timing__setup__tns": -36659880.0,
  "floorplan__timing__setup__ws": -24880.1895,
  "globalplace__cpu__total": 49.17,
  "globalplace__design__instance__area": 20711.7871,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 20711.7871,
  "globalplace__design__instance__count": 79731,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 79731,
  "globalplace__design__instance__utilization": 0.4138,
  "globalplace__design__instance__utilization__stdcell": 0.4138,
  "globalplace__design__io": 47,
  "globalplace__mem__peak": 678964.0,
  "globalplace__power__internal__total": 0.1495,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.1058,
  "globalplace__power__total": 0.2553,
  "globalplace__runtime__total": "0:50.46",
  "globalplace__timing__setup__tns": -241292992.0,
  "globalplace__timing__setup__ws": -132908.2344,
  "globalroute__clock__skew__hold": -40.9982,
  "globalroute__clock__skew__setup": 24.2106,
  "globalroute__design__instance__area": 22197.127,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 22197.127,
  "globalroute__design__instance__count": 80562,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 80562,
  "globalroute__design__instance__utilization": 0.4435,
  "globalroute__design__instance__utilization__stdcell": 0.4435,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.1343,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.1273,
  "globalroute__power__total": 0.2616,
  "globalroute__timing__clock__slack": -165.278,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.8673,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.7495,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -22945.4004,
  "globalroute__timing__setup__ws": -165.28,
  "placeopt__cpu__total": 49.17,
  "placeopt__design__instance__area": 22055.7988,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 20711.7871,
  "placeopt__design__instance__area__stdcell": 22055.7988,
  "placeopt__design__instance__area__stdcell__pre_opt": 20711.7871,
  "placeopt__design__instance__count": 80320,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 79731,
  "placeopt__design__instance__count__stdcell": 80320,
  "placeopt__design__instance__count__stdcell__pre_opt": 79731,
  "placeopt__design__instance__utilization": 0.4407,
  "placeopt__design__instance__utilization__pre_opt": 0.4138,
  "placeopt__design__instance__utilization__stdcell": 0.4407,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.4138,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 678964.0,
  "placeopt__power__internal__total": 0.1324,
  "placeopt__power__internal__total__pre_opt": 0.1495,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.1061,
  "placeopt__power__switching__total__pre_opt": 0.1058,
  "placeopt__power__total": 0.2386,
  "placeopt__power__total__pre_opt": 0.2553,
  "placeopt__runtime__total": "0:50.46",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.8813,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.3189,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -163083.4844,
  "placeopt__timing__setup__tns__pre_opt": -241292992.0,
  "placeopt__timing__setup__ws": -389.23,
  "placeopt__timing__setup__ws__pre_opt": -132908.2344,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-12-29 17:24",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "gf12",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "7b691580113b4e2d30ecf76d3ea2f20ff2a61975",
  "run__flow__scripts_commit": "2b93d1f5f60a7e1fd2b55823379a1a485e865cec",
  "run__flow__uuid": "b1a74874-07e4-4eb1-86b7-22d510c09296",
  "run__flow__variant": "base",
  "synth__cpu__total": 190.12,
  "synth__design__instance__area__stdcell": 20074.23104,
  "synth__design__instance__count__stdcell": 79888.0,
  "synth__mem__peak": 910220.0,
  "synth__runtime__total": "3:16.77",
  "total_time": "0:07:42.940000"
}