{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747016703313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747016703314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 23:25:03 2025 " "Processing started: Sun May 11 23:25:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747016703314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016703314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016703314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747016703934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747016703934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_principal " "Found entity 1: ram_principal" {  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5_erv25_grupo2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tp2_e5_ERV25_grupo2 " "Found entity 1: tp2_e5_ERV25_grupo2" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant0_lpm_constant_r09 " "Found entity 1: constant0_lpm_constant_r09" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713986 ""} { "Info" "ISGN_ENTITY_NAME" "2 constant0 " "Found entity 2: constant0" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb.v 1 1 " "Found 1 design units, including 1 entities, in source file btb.v" { { "Info" "ISGN_ENTITY_NAME" "1 btb " "Found entity 1: btb" {  } { { "btb.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/btb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_testbench " "Found entity 1: bht_testbench" {  } { { "bht_testbench.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_module " "Found entity 1: bht_module" {  } { { "bht_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016713992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file bht_btb_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016713993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_ram " "Found entity 1: bht_btb_ram" {  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module " "Found entity 1: bht_btb_module" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_controller2.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_controller2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_controller " "Found entity 1: bht_btb_controller" {  } { { "bht_btb_controller2.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_controller2.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module2 " "Found entity 1: bht_btb_module2" {  } { { "bht_btb_module2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_decode " "Found entity 1: opcode_decode" {  } { { "opcode_decode.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_builder " "Found entity 1: immediate_builder" {  } { { "immediate_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_latch " "Found entity 1: decode_latch" {  } { { "decode_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file op_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_latch " "Found entity 1: op_latch" {  } { { "op_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_build.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_build.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_build " "Found entity 1: operand_build" {  } { { "operand_build.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_funct.v 1 1 " "Found 1 design units, including 1 entities, in source file concat_funct.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_funct " "Found entity 1: concat_funct" {  } { { "concat_funct.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_latch " "Found entity 1: alu_latch" {  } { { "alu_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_constant.v 2 2 " "Found 2 design units, including 2 entities, in source file instruction_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_constant_lpm_constant_319 " "Found entity 1: instruction_constant_lpm_constant_319" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714027 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_constant " "Found entity 2: instruction_constant" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747016714027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp2_e5_ERV25_grupo2 " "Elaborating entity \"tp2_e5_ERV25_grupo2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747016714125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_latch alu_latch:inst7 " "Elaborating entity \"alu_latch\" for hierarchy \"alu_latch:inst7\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst7" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1200 1912 2096 1344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst30 " "Elaborating entity \"alu\" for hierarchy \"alu:inst30\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst30" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1216 1544 1712 1328 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_build operand_build:inst24 " "Elaborating entity \"operand_build\" for hierarchy \"operand_build:inst24\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst24" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 1216 1136 1328 1360 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_latch op_latch:inst29 " "Elaborating entity \"op_latch\" for hierarchy \"op_latch:inst29\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst29" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 592 1448 1696 960 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_latch decode_latch:inst4 " "Elaborating entity \"decode_latch\" for hierarchy \"decode_latch:inst4\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst4" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -8 1888 2136 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat_funct concat_funct:inst28 " "Elaborating entity \"concat_funct\" for hierarchy \"concat_funct:inst28\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst28" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 296 1392 1584 376 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit fetch_unit:inst2 " "Elaborating entity \"fetch_unit\" for hierarchy \"fetch_unit:inst2\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst2" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 328 536 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_constant instruction_constant:inst10 " "Elaborating entity \"instruction_constant\" for hierarchy \"instruction_constant:inst10\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst10" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { -56 152 264 -8 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_constant_lpm_constant_319 instruction_constant:inst10\|instruction_constant_lpm_constant_319:instruction_constant_lpm_constant_319_component " "Elaborating entity \"instruction_constant_lpm_constant_319\" for hierarchy \"instruction_constant:inst10\|instruction_constant_lpm_constant_319:instruction_constant_lpm_constant_319_component\"" {  } { { "instruction_constant.v" "instruction_constant_lpm_constant_319_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_builder immediate_builder:inst17 " "Elaborating entity \"immediate_builder\" for hierarchy \"immediate_builder:inst17\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst17" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 64 1360 1560 144 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_decode opcode_decode:inst16 " "Elaborating entity \"opcode_decode\" for hierarchy \"opcode_decode:inst16\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst16" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 1016 1232 256 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst22 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst22\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst22" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 648 320 536 824 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714165 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out register_bank.v(14) " "Output port \"data_out\" at register_bank.v(14) has no driver" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747016714178 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "memwrite register_bank.v(16) " "Output port \"memwrite\" at register_bank.v(16) has no driver" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1747016714178 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714182 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714183 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[31\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[31\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714184 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714185 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714186 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714187 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[30\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[30\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714188 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714189 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[29\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[29\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714190 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714191 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[28\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[28\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714192 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714193 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[27\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[27\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714194 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714195 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[26\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[26\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714196 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714197 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714198 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[25\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[25\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714199 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714200 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714201 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[24\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[24\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714202 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714203 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714204 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714205 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[23\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[23\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714205 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714205 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714205 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714205 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714205 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714206 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714206 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714206 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714207 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714208 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[22\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[22\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714209 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714210 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714211 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[21\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[21\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714212 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714213 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714214 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[20\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[20\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714215 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714216 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[19\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[19\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714217 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714218 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[18\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[18\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714219 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714220 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714221 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[17\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[17\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714222 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714223 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[16\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[16\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714224 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714225 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[15\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[15\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714226 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714227 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714228 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[14\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[14\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714229 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714230 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[13\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[13\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714231 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714232 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714233 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[12\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[12\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714234 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714235 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[11\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[11\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714236 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714237 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714238 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[10\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[10\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714239 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714240 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[9\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714241 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714242 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714243 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[8\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714244 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714245 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714246 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[7\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714247 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714248 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714249 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714250 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714250 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714250 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714250 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714250 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714250 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[6\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714251 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714252 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714253 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[5\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714254 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714255 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714256 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714256 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714256 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714256 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714256 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714256 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[4\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714257 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714258 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714259 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[3\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714260 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[0\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[0\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[1\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[1\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[2\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[2\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[3\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[3\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[4\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[4\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[5\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[5\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[6\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[6\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714261 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[7\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[7\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714262 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[8\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[8\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714262 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[9\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[9\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714262 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[10\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[10\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714262 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[11\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[11\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714262 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[12\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[12\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714262 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[13\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[13\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[14\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[14\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[15\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[15\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[16\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[16\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[17\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[17\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[18\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[18\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[19\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[19\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[20\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[20\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[21\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[21\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[22\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[22\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714263 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[23\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[23\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[24\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[24\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[25\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[25\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[26\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[26\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[27\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[27\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[28\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[28\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[29\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[29\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[30\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[30\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\]\[31\] register_bank.v(44) " "Inferred latch for \"x\[0\]\[31\]\" at register_bank.v(44)" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747016714264 "|tp2_e5_ERV25_grupo2|register_bank:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_principal ram_principal:inst " "Elaborating entity \"ram_principal\" for hierarchy \"ram_principal:inst\"" {  } { { "tp2_e5_ERV25_grupo2.bdf" "inst" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { { 80 -136 120 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747016714497 ""}
