$date
	Thu May 12 20:07:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sr_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$scope module dut $end
$var wire 1 " R $end
$var wire 1 # S $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10000
1!
1#
#20000
0#
#30000
0!
1"
#40000
0"
#50000
