

================================================================
== Vitis HLS Report for 'count_Pipeline_APPEARANCES'
================================================================
* Date:           Mon Aug  8 19:27:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1028|     1028|  9.621 us|  9.621 us|  1028|  1028|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    118|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     68|    -|
|Register         |        -|   -|     42|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     42|    186|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln859_fu_225_p2                |         +|   0|  0|  11|           3|           1|
    |count_V_fu_184_p2                  |         +|   0|  0|  11|           3|           1|
    |i_3_fu_130_p2                      |         +|   0|  0|  12|          11|           1|
    |ret_V_1_fu_219_p2                  |         +|   0|  0|  13|           4|           1|
    |ret_V_fu_178_p2                    |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_124_p2                |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln37_fu_136_p2                |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln41_fu_156_p2                |      icmp|   0|  0|  11|           8|           8|
    |count_V_1_fu_198_p3                |    select|   0|  0|   3|           1|           2|
    |count_V_2_fu_239_p3                |    select|   0|  0|   3|           1|           2|
    |prev_1_fu_150_p3                   |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 118|          63|          44|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |In_r_blk_n                   |   9|          2|    1|          2|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2         |   9|          2|   11|         22|
    |ap_sig_allocacmp_lhs_load_1  |   9|          2|    3|          6|
    |i_fu_62                      |   9|          2|   11|         22|
    |lhs_fu_54                    |  14|          3|    3|          9|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  68|         15|   31|         65|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_62                           |  11|   0|   11|          0|
    |icmp_ln33_reg_283                 |   1|   0|    1|          0|
    |icmp_ln33_reg_283_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln37_reg_287                 |   1|   0|    1|          0|
    |icmp_ln37_reg_287_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln41_reg_300                 |   1|   0|    1|          0|
    |lhs_fu_54                         |   3|   0|    3|          0|
    |prev_2_reg_292                    |   8|   0|    8|          0|
    |prev_fu_58                        |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  42|   0|   42|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  count_Pipeline_APPEARANCES|  return value|
|In_r_dout             |   in|    8|     ap_fifo|                        In_r|       pointer|
|In_r_empty_n          |   in|    1|     ap_fifo|                        In_r|       pointer|
|In_r_read             |  out|    1|     ap_fifo|                        In_r|       pointer|
|appear_address0       |  out|    8|   ap_memory|                      appear|         array|
|appear_ce0            |  out|    1|   ap_memory|                      appear|         array|
|appear_we0            |  out|    1|   ap_memory|                      appear|         array|
|appear_d0             |  out|    3|   ap_memory|                      appear|         array|
|appear_address1       |  out|    8|   ap_memory|                      appear|         array|
|appear_ce1            |  out|    1|   ap_memory|                      appear|         array|
|appear_q1             |   in|    3|   ap_memory|                      appear|         array|
|prev_out              |  out|    8|      ap_vld|                    prev_out|       pointer|
|prev_out_ap_vld       |  out|    1|      ap_vld|                    prev_out|       pointer|
|count_V_5_out         |  out|    3|      ap_vld|               count_V_5_out|       pointer|
|count_V_5_out_ap_vld  |  out|    1|      ap_vld|               count_V_5_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 7 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%prev = alloca i32 1"   --->   Operation 8 'alloca' 'prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln0 = store i3 0, i3 %lhs"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.88ns)   --->   "%icmp_ln33 = icmp_eq  i11 %i_2, i11 1024" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 15 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i_2, i11 1" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 17 'add' 'i_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body5.split, void %for.end20.exitStub" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 18 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln37 = icmp_eq  i11 %i_2, i11 0" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 19 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln33 = store i11 %i_3, i11 %i" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 20 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 21 [1/1] (3.41ns)   --->   "%prev_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %In_r" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'prev_2' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%prev_load_1 = load i8 %prev" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 22 'load' 'prev_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [byte_count_stream/src/byte_count_stream.cpp:34]   --->   Operation 23 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 24 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.24ns)   --->   "%prev_1 = select i1 %icmp_ln37, i8 %prev_2, i8 %prev_load_1" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 25 'select' 'prev_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_eq  i8 %prev_1, i8 %prev_2" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 26 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i3 %lhs"   --->   Operation 27 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %if.else, void %_ZN13ap_fixed_baseILi33ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.i" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 28 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %prev_1" [byte_count_stream/src/byte_count_stream.cpp:44]   --->   Operation 29 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%appear_addr = getelementptr i3 %appear, i32 0, i32 %zext_ln44" [byte_count_stream/src/byte_count_stream.cpp:44]   --->   Operation 30 'getelementptr' 'appear_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln44 = store i3 %lhs_load_1, i8 %appear_addr" [byte_count_stream/src/byte_count_stream.cpp:44]   --->   Operation 31 'store' 'store_ln44' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 256> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i8 %prev_2"   --->   Operation 32 'zext' 'zext_ln859' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%appear_addr_1 = getelementptr i3 %appear, i32 0, i32 %zext_ln859"   --->   Operation 33 'getelementptr' 'appear_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.32ns)   --->   "%lhs_1 = load i8 %appear_addr_1"   --->   Operation 34 'load' 'lhs_1' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i3 %lhs_load_1"   --->   Operation 35 'zext' 'zext_ln1393' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.65ns)   --->   "%ret_V = add i4 %zext_ln1393, i4 1"   --->   Operation 36 'add' 'ret_V' <Predicate = (icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.65ns)   --->   "%count_V = add i3 %lhs_load_1, i3 1"   --->   Operation 37 'add' 'count_V' <Predicate = (icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%overflow = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %ret_V, i32 3"   --->   Operation 38 'bitselect' 'overflow' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.98ns)   --->   "%count_V_1 = select i1 %overflow, i3 7, i3 %count_V"   --->   Operation 39 'select' 'count_V_1' <Predicate = (icmp_ln41)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.70ns)   --->   "%store_ln43 = store i3 %count_V_1, i3 %lhs" [byte_count_stream/src/byte_count_stream.cpp:43]   --->   Operation 40 'store' 'store_ln43' <Predicate = (icmp_ln41)> <Delay = 1.70>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc18" [byte_count_stream/src/byte_count_stream.cpp:43]   --->   Operation 41 'br' 'br_ln43' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln33 = store i8 %prev_2, i8 %prev" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 42 'store' 'store_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body5" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 43 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%lhs_load = load i3 %lhs"   --->   Operation 52 'load' 'lhs_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%prev_load = load i8 %prev"   --->   Operation 53 'load' 'prev_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_out, i8 %prev_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %count_V_5_out, i3 %lhs_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.65>
ST_4 : Operation 44 [1/2] (2.32ns)   --->   "%lhs_1 = load i8 %appear_addr_1"   --->   Operation 44 'load' 'lhs_1' <Predicate = (!icmp_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 256> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1393_1 = zext i3 %lhs_1"   --->   Operation 45 'zext' 'zext_ln1393_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.65ns)   --->   "%ret_V_1 = add i4 %zext_ln1393_1, i4 1"   --->   Operation 46 'add' 'ret_V_1' <Predicate = (!icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln859 = add i3 %lhs_1, i3 1"   --->   Operation 47 'add' 'add_ln859' <Predicate = (!icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%overflow_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %ret_V_1, i32 3"   --->   Operation 48 'bitselect' 'overflow_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.98ns)   --->   "%count_V_2 = select i1 %overflow_1, i3 7, i3 %add_ln859"   --->   Operation 49 'select' 'count_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln348 = store i3 %count_V_2, i3 %lhs"   --->   Operation 50 'store' 'store_ln348' <Predicate = (!icmp_ln41)> <Delay = 1.70>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc18"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ appear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ prev_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ count_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs               (alloca           ) [ 01111]
prev              (alloca           ) [ 01110]
i                 (alloca           ) [ 01000]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
i_2               (load             ) [ 00000]
icmp_ln33         (icmp             ) [ 01110]
empty             (speclooptripcount) [ 00000]
i_3               (add              ) [ 00000]
br_ln33           (br               ) [ 00000]
icmp_ln37         (icmp             ) [ 01110]
store_ln33        (store            ) [ 00000]
prev_2            (read             ) [ 01010]
prev_load_1       (load             ) [ 00000]
specpipeline_ln34 (specpipeline     ) [ 00000]
specloopname_ln29 (specloopname     ) [ 00000]
prev_1            (select           ) [ 00000]
icmp_ln41         (icmp             ) [ 01011]
lhs_load_1        (load             ) [ 00000]
br_ln41           (br               ) [ 00000]
zext_ln44         (zext             ) [ 00000]
appear_addr       (getelementptr    ) [ 00000]
store_ln44        (store            ) [ 00000]
zext_ln859        (zext             ) [ 00000]
appear_addr_1     (getelementptr    ) [ 01001]
zext_ln1393       (zext             ) [ 00000]
ret_V             (add              ) [ 00000]
count_V           (add              ) [ 00000]
overflow          (bitselect        ) [ 00000]
count_V_1         (select           ) [ 00000]
store_ln43        (store            ) [ 00000]
br_ln43           (br               ) [ 00000]
store_ln33        (store            ) [ 00000]
br_ln33           (br               ) [ 00000]
lhs_1             (load             ) [ 00000]
zext_ln1393_1     (zext             ) [ 00000]
ret_V_1           (add              ) [ 00000]
add_ln859         (add              ) [ 00000]
overflow_1        (bitselect        ) [ 00000]
count_V_2         (select           ) [ 00000]
store_ln348       (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
lhs_load          (load             ) [ 00000]
prev_load         (load             ) [ 00000]
write_ln0         (write            ) [ 00000]
write_ln0         (write            ) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="appear">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="appear"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prev_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prev_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="count_V_5_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="lhs_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="prev_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prev/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="prev_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prev_2/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln0_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="3" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="appear_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appear_addr/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="3" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="3" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln44/3 lhs_1/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="appear_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="appear_addr_1/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_2_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln33_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln37_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="11" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln33_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="11" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="prev_load_1_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="2"/>
<pin id="149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_load_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="prev_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="2"/>
<pin id="152" dir="0" index="1" bw="8" slack="1"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prev_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln41_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="1"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lhs_load_1_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="2"/>
<pin id="163" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln44_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln859_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln1393_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ret_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="count_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_V/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="overflow_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="overflow/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="count_V_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_V_1/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln43_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="2"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln33_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="0" index="1" bw="8" slack="2"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln1393_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1393_1/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="ret_V_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln859_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="overflow_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="overflow_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="count_V_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_V_2/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln348_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="3"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln348/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lhs_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="2"/>
<pin id="254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="prev_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="2"/>
<pin id="258" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="prev_load/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="lhs_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="269" class="1005" name="prev_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2"/>
<pin id="271" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="prev "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln33_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="2"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln37_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="2"/>
<pin id="289" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="292" class="1005" name="prev_2_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prev_2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln41_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="304" class="1005" name="appear_addr_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="1"/>
<pin id="306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="appear_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="121" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="130" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="150" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="168"><net_src comp="150" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="177"><net_src comp="161" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="161" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="178" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="46" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="184" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="218"><net_src comp="93" pin="7"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="93" pin="7"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="219" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="225" pin="2"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="263"><net_src comp="54" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="272"><net_src comp="58" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="279"><net_src comp="62" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="286"><net_src comp="124" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="136" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="295"><net_src comp="66" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="303"><net_src comp="156" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="99" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: In_r | {}
	Port: appear | {3 }
	Port: prev_out | {3 }
	Port: count_V_5_out | {3 }
 - Input state : 
	Port: count_Pipeline_APPEARANCES : In_r | {2 }
	Port: count_Pipeline_APPEARANCES : appear | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln33 : 2
		i_3 : 2
		br_ln33 : 3
		icmp_ln37 : 2
		store_ln33 : 3
	State 2
	State 3
		prev_1 : 1
		icmp_ln41 : 2
		br_ln41 : 3
		zext_ln44 : 2
		appear_addr : 3
		store_ln44 : 4
		appear_addr_1 : 1
		lhs_1 : 2
		zext_ln1393 : 1
		ret_V : 2
		count_V : 1
		overflow : 3
		count_V_1 : 4
		store_ln43 : 5
		write_ln0 : 1
		write_ln0 : 1
	State 4
		zext_ln1393_1 : 1
		ret_V_1 : 2
		add_ln859 : 1
		overflow_1 : 3
		count_V_2 : 4
		store_ln348 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       i_3_fu_130      |    0    |    12   |
|          |      ret_V_fu_178     |    0    |    11   |
|    add   |     count_V_fu_184    |    0    |    11   |
|          |     ret_V_1_fu_219    |    0    |    11   |
|          |    add_ln859_fu_225   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln33_fu_124   |    0    |    11   |
|   icmp   |    icmp_ln37_fu_136   |    0    |    11   |
|          |    icmp_ln41_fu_156   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |     prev_1_fu_150     |    0    |    8    |
|  select  |    count_V_1_fu_198   |    0    |    3    |
|          |    count_V_2_fu_239   |    0    |    3    |
|----------|-----------------------|---------|---------|
|   read   |   prev_2_read_fu_66   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_72 |    0    |    0    |
|          | write_ln0_write_fu_79 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln44_fu_165   |    0    |    0    |
|   zext   |   zext_ln859_fu_170   |    0    |    0    |
|          |   zext_ln1393_fu_174  |    0    |    0    |
|          |  zext_ln1393_1_fu_215 |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|    overflow_fu_190    |    0    |    0    |
|          |   overflow_1_fu_231   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   103   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|appear_addr_1_reg_304|    8   |
|      i_reg_276      |   11   |
|  icmp_ln33_reg_283  |    1   |
|  icmp_ln37_reg_287  |    1   |
|  icmp_ln41_reg_300  |    1   |
|     lhs_reg_260     |    3   |
|    prev_2_reg_292   |    8   |
|     prev_reg_269    |    8   |
+---------------------+--------+
|        Total        |   41   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   112  |
+-----------+--------+--------+--------+
