#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec 16 23:55:40 2024
# Process ID: 2160
# Current directory: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top
# Command line: vivado
# Log file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.log
# Journal file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_dti_riscv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_uart_dti_uart'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6519.973 ; gain = 215.430 ; free physical = 148762 ; free virtual = 221920
launch_runs impl_1 -to_step write_bitstream -jobs 72
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
launch_runs impl_1 -to_step write_bitstream -jobs 72
ERROR: [Common 17-70] Application Exception: Top module not set for fileset 'sources_1'. Please ensure that a valid value is provided for 'top'. The value for 'top' can be set/changed using the 'Top Module Name' field under 'Project Settings', or using the 'set_property top' Tcl command (e.g. set_property top <name> [current_fileset]).
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top design_1_wrapper [current_fileset]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs impl_1 -to_step write_bitstream -jobs 72
[Mon Dec 16 23:58:20 2024] Launched synth_1...
Run output will be captured here: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/synth_1/runme.log
[Mon Dec 16 23:58:21 2024] Launched impl_1...
Run output will be captured here: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7300.637 ; gain = 7.000 ; free physical = 148820 ; free virtual = 220268
Restored from archive | CPU: 1.140000 secs | Memory: 18.854065 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7300.637 ; gain = 7.000 ; free physical = 148820 ; free virtual = 220269
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:14 ; elapsed = 00:01:36 . Memory (MB): peak = 8113.797 ; gain = 1390.738 ; free physical = 147846 ; free virtual = 219501
file mkdir /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk
file copy -force /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/design_1_wrapper.sysdef /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf

launch_sdk -workspace /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk -hwspec /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk -hwspec /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator Questa [current_project]
set_property top dti_riscv_top [get_filesets sim_1]
set_property compxlib.questa_compiled_library_dir /data_sip/sip4/workspace/hautx0/xil_questa_lib2018 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf
set_property used_in_simulation 0 [get_files /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf]
add_files -fileset sim_1 -norecurse /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sources_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sim_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/riscv_app/Debug/riscv_app.elf}]
file mkdir /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv w ]
add_files -fileset sim_1 /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv
export_ip_user_files -of_objects  [get_files /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv
open_bd_design {/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- user.org:user:dti_riscv:1.0 - dti_riscv_0
Adding cell -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- user.org:user:dti_uart:1.0 - dti_uart_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_cpu(clk) and /dti_riscv_0/apb_pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_cpu(clk) and /dti_uart_0/pclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /dti_riscv_0/apb_presetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_clk_wiz_0_100M/peripheral_aresetn(rst) and /dti_uart_0/presetn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_uart(clk) and /dti_riscv_0/clk_uart(undef)
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file </data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8113.797 ; gain = 0.000 ; free physical = 162307 ; free virtual = 219214
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv w ]
add_files -fileset sim_1 /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/sim/libs/uart_rx.v
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:58 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 10:26:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:58 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd(56): (vcom-1598) Library "axi_apb_bridge_v3_0_14" not found.
** Error: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd(57): (vcom-1136) Unknown identifier "axi_apb_bridge_v3_0_14".
** Note: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd(59): VHDL Compiler exiting
End time: 10:26:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:58 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 10:26:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:58 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd(56): (vcom-1598) Library "proc_sys_reset_v5_0_12" not found.
** Error: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd(57): (vcom-1136) Unknown identifier "proc_sys_reset_v5_0_12".
** Note: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd(59): VHDL Compiler exiting
End time: 10:26:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:58 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 10:26:59 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:59 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 10:26:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:59 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
** Error: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd(56): (vcom-1598) Library "lmb_v10_v3_0_9" not found.
** Error: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd(57): (vcom-1136) Unknown identifier "lmb_v10_v3_0_9".
** Note: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd(59): VHDL Compiler exiting
End time: 10:26:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 2, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:59 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 10:26:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:59 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
** Error: ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv(63): (vlog-2730) Undefined variable: 'reset_n'.
End time: 10:26:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:26:59 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 10:26:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:27:00 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 10:27:00 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-99] Step results log file:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
compile_simlib -simulator questa -simulator_exec_path {/data_nas3/tools/mentor/questasim-2023.4/linux_x86_64/} -family all -language all -library all -dir {/data_sip/sip4/workspace/hautx0/xil_questa_lib2018}
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
..............................................
WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/displayport_v8_0_rfs.vhd' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/displayport_v8_0_rfs.v' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/sink/displayport_v8_0_0_rx_defs.v' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/sink/displayport_v8_0_0_rx_dpcd_defs.v' (displayport,xilinx.com:ip:displayport:8.0)

WARNING: [setup_ip_static_library-Tcl-22] Associated library not defined for 'hdl/source/displayport_v8_0_0_tx_defs.v' (displayport,xilinx.com:ip:displayport:8.0)
.........................................................
.......................................................................................................
.......................................................................................................
...........................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 433 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible questasim simulator installation version '2023.4'! The supported simulator version for the current Vivado release is '10.6c'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'questasim' simulator in '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018'

Compiling verilog library 'secureip'...
compile_simlib: 0 error(s), 655 warning(s), 0.28 % complete

Compiling vhdl library 'unisim'... vhdl library 'unimacro'...[0 error(s), 0 warning(s)] vhdl library 'unifast'...[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 0.56 % complete

Compiling verilog library 'unisim'... verilog library 'unimacro'...[0 error(s), 0 warning(s)] verilog library 'unifast'...[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 0.84 % complete

Compiling verilog library 'simprim'...
compile_simlib: 0 error(s), 0 warning(s), 1.12 % complete

Compiling vhdl library 'xpm'...
compile_simlib: 0 error(s), 0 warning(s), 1.40 % complete

Compiling verilog library 'xpm'...
compile_simlib: 0 error(s), 0 warning(s), 1.68 % complete

Compiling verilog library 'xilinx_vip'...
compile_simlib: 0 error(s), 46 warning(s), 1.96 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 2.24 % complete

Compiling verilog library 'audio_clock_recovery_v1_0'...
compile_simlib: 0 error(s), 0 warning(s), 2.52 % complete

Compiling verilog library 'audio_tpg_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 2.80 % complete

Compiling verilog library 'av_pat_gen_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 3.08 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 3.36 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 3.64 % complete

Compiling verilog library 'axi_chip2chip_v5_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 3.92 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 4.20 % complete

Compiling verilog library 'axi_jtag_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 4.48 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 4.76 % complete

Compiling verilog library 'axi_pcie3_v3_0_6'...
compile_simlib: 0 error(s), 2 warning(s), 5.04 % complete

Compiling verilog library 'axi_perf_mon_v5_0_18'...
compile_simlib: 0 error(s), 0 warning(s), 5.32 % complete

Compiling verilog library 'axis_infrastructure_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 5.60 % complete

Compiling verilog library 'axis_protocol_checker_v1_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 5.88 % complete

Compiling verilog library 'axis_protocol_checker_v1_2_2'...
compile_simlib: 0 error(s), 0 warning(s), 6.16 % complete

Compiling verilog library 'axis_protocol_checker_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 6.44 % complete

Compiling verilog library 'blk_mem_gen_v8_3_6'...
compile_simlib: 0 error(s), 0 warning(s), 6.72 % complete

Compiling verilog library 'blk_mem_gen_v8_4_1'...
compile_simlib: 0 error(s), 0 warning(s), 7.00 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 7.28 % complete

Compiling verilog library 'bs_switch_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 7.56 % complete

Compiling vhdl library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 7.84 % complete

Compiling verilog library 'bsip_v1_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 8.12 % complete

Compiling verilog library 'clk_vip_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 8.40 % complete

Compiling verilog library 'cmac_usplus_v2_4_2'...
compile_simlib: 0 error(s), 0 warning(s), 8.68 % complete

Compiling verilog library 'cmac_v2_3_2'...
compile_simlib: 0 error(s), 0 warning(s), 8.96 % complete

Compiling vhdl library 'compact_gt_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 9.24 % complete

Compiling verilog library 'dist_mem_gen_v8_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 9.52 % complete

Compiling verilog library 'ecc_v2_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 9.80 % complete

Compiling vhdl library 'emc_common_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 10.08 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 10.36 % complete

Compiling verilog library 'ethernet_1_10_25g_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 10.64 % complete

Compiling vhdl library 'fifo_generator_v13_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 10.92 % complete

Compiling vhdl library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 11.20 % complete

Compiling verilog library 'fifo_generator_v13_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 11.48 % complete

Compiling vhdl library 'fifo_generator_v13_2_2'...
compile_simlib: 0 error(s), 0 warning(s), 11.76 % complete

Compiling verilog library 'fifo_generator_v13_2_2'...
compile_simlib: 0 error(s), 0 warning(s), 12.04 % complete

Compiling vhdl library 'fit_timer_v2_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 12.32 % complete

Compiling verilog library 'generic_baseblocks_v2_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 12.61 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 12.89 % complete

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 13.17 % complete

Compiling verilog library 'gigantic_mux'...
compile_simlib: 0 error(s), 0 warning(s), 13.45 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 13.73 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
compile_simlib: 0 error(s), 0 warning(s), 14.01 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_9'...
compile_simlib: 0 error(s), 0 warning(s), 14.29 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_3'...
compile_simlib: 0 error(s), 0 warning(s), 14.57 % complete

Compiling verilog library 'hbm_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 14.85 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 15.13 % complete

Compiling verilog library 'hdcp22_rng_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 15.41 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 15.69 % complete

Compiling verilog library 'hdcp_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 15.97 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_3_0'...
compile_simlib: 0 error(s), 0 warning(s), 16.25 % complete

Compiling verilog library 'i2s_receiver_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 16.53 % complete

Compiling verilog library 'i2s_transmitter_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 16.81 % complete

Compiling verilog library 'ibert_lib_v1_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 17.09 % complete

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 17.37 % complete

Compiling verilog library 'in_system_ibert_v1_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 17.65 % complete

Compiling verilog library 'interlaken_v2_4_0'...
compile_simlib: 0 error(s), 0 warning(s), 17.93 % complete

Compiling vhdl library 'iomodule_v3_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 18.21 % complete

Compiling verilog library 'jesd204_v7_2_2'...
compile_simlib: 0 error(s), 0 warning(s), 18.49 % complete

Compiling verilog library 'jesd204c_v3_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 18.77 % complete

Compiling verilog library 'jtag_axi'...
compile_simlib: 0 error(s), 0 warning(s), 19.05 % complete

Compiling verilog library 'l_ethernet_v2_3_2'...
compile_simlib: 0 error(s), 0 warning(s), 19.33 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 19.61 % complete

Compiling vhdl library 'lib_pkg_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 19.89 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 20.17 % complete

Compiling vhdl library 'lmb_v10_v3_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 20.45 % complete

Compiling verilog library 'ltlib_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 20.73 % complete

Compiling verilog library 'lut_buffer_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 21.01 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 21.29 % complete

Compiling vhdl library 'microblaze_v10_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 21.57 % complete

Compiling vhdl library 'microblaze_v9_5_4'...
compile_simlib: 0 error(s), 0 warning(s), 21.85 % complete

Compiling vhdl library 'mii_to_rmii_v2_0_18'...
compile_simlib: 0 error(s), 0 warning(s), 22.13 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 22.41 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 22.69 % complete

Compiling verilog library 'mipi_dphy_v4_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 22.97 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 23.25 % complete

Compiling vhdl library 'mutex_v2_1_8'...
compile_simlib: 0 error(s), 0 warning(s), 23.53 % complete

Compiling verilog library 'oddr_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 23.81 % complete

Compiling vhdl library 'pc_cfr_v6_0_7'...
compile_simlib: 0 error(s), 0 warning(s), 24.09 % complete

Compiling vhdl library 'pc_cfr_v6_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 24.37 % complete

Compiling vhdl library 'pci32_v5_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 24.65 % complete

Compiling verilog library 'pci32_v5_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 24.93 % complete

Compiling vhdl library 'pci64_v5_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 25.21 % complete

Compiling verilog library 'pci64_v5_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 25.49 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 25.77 % complete

Compiling verilog library 'qdma_v1_0_0'...
compile_simlib: 0 error(s), 1099 warning(s), 26.05 % complete

Compiling verilog library 'rst_vip_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 26.33 % complete

Compiling verilog library 'smartconnect_v1_0'...
compile_simlib: 0 error(s), 10 warning(s), 26.61 % complete

Compiling verilog library 'sd_fec_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 26.89 % complete

Compiling verilog library 'sem_ultra_v3_1_7'...
compile_simlib: 0 error(s), 0 warning(s), 27.17 % complete

Compiling verilog library 'sem_v4_1_11'...
compile_simlib: 0 error(s), 0 warning(s), 27.45 % complete

Compiling verilog library 'sim_clk_gen_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 27.73 % complete

Compiling verilog library 'sim_rst_gen_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 28.01 % complete

Compiling vhdl library 'system_cache_v4_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 28.29 % complete

Compiling verilog library 'ta_dma_v1_0_0'...
compile_simlib: 0 error(s), 1 warning(s), 28.57 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
compile_simlib: 0 error(s), 17 warning(s), 28.85 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_5'...
compile_simlib: 0 error(s), 0 warning(s), 29.13 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 29.41 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 0 warning(s), 29.69 % complete

Compiling verilog library 'timer_sync_1588_v1_2_4'...
compile_simlib: 0 error(s), 0 warning(s), 29.97 % complete

Compiling vhdl library 'tmr_inject_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 30.25 % complete

Compiling vhdl library 'tmr_manager_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 30.53 % complete

Compiling vhdl library 'tmr_voter_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 30.81 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 31.09 % complete

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 31.37 % complete

Compiling vhdl library 'uhdsdi_gt_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 31.65 % complete

Compiling verilog library 'uhdsdi_gt_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 31.93 % complete

Compiling verilog library 'usxgmii_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 32.21 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 32.49 % complete

Compiling verilog library 'util_reduced_logic_v2_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 32.77 % complete

Compiling verilog library 'util_vector_logic_v2_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 33.05 % complete

Compiling verilog library 'v_axi4s_remap_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 33.33 % complete

Compiling verilog library 'v_csc_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 33.61 % complete

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 33.89 % complete

Compiling verilog library 'v_deinterlacer_v5_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 34.17 % complete

Compiling verilog library 'v_demosaic_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 34.45 % complete

Compiling verilog library 'v_frmbuf_rd_v2_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 34.73 % complete

Compiling verilog library 'v_frmbuf_wr_v2_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 35.01 % complete

Compiling verilog library 'v_gamma_lut_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 35.29 % complete

Compiling verilog library 'v_hcresampler_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 35.57 % complete

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 35.85 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
compile_simlib: 0 error(s), 263 warning(s), 36.13 % complete

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 36.41 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 36.69 % complete

Compiling verilog library 'v_hscaler_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 36.97 % complete

Compiling verilog library 'v_letterbox_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 37.25 % complete

Compiling verilog library 'v_mix_v2_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 37.54 % complete

Compiling verilog library 'v_mix_v3_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 37.82 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 38.10 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 38.38 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 38.66 % complete

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 38.94 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 39.22 % complete

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 39.50 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_5'...
compile_simlib: 0 error(s), 1 warning(s), 39.78 % complete

Compiling verilog library 'v_tpg_v7_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 40.06 % complete

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 40.34 % complete

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 40.62 % complete

Compiling verilog library 'v_vcresampler_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 40.90 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 41.18 % complete

Compiling verilog library 'v_vscaler_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 41.46 % complete

Compiling verilog library 'vfb_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 41.74 % complete

Compiling vhdl library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 42.02 % complete

Compiling verilog library 'vid_edid_v1_0_0'...
compile_simlib: 0 error(s), 2 warning(s), 42.30 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 42.58 % complete

Compiling verilog library 'vid_phy_controller_v2_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 42.86 % complete

Compiling vhdl library 'vid_phy_controller_v2_2_0'...
compile_simlib: 0 error(s), 0 warning(s), 43.14 % complete

Compiling verilog library 'vid_phy_controller_v2_2_0'...
compile_simlib: 0 error(s), 0 warning(s), 43.42 % complete

Compiling verilog library 'video_frame_crc_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 43.70 % complete

Compiling vhdl library 'xaui_v12_3_3'...
compile_simlib: 0 error(s), 0 warning(s), 43.98 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 44.26 % complete

Compiling vhdl library 'xbip_utils_v3_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 44.54 % complete

Compiling verilog library 'xdma_v4_1_0'...
compile_simlib: 0 error(s), 680 warning(s), 44.82 % complete

Compiling verilog library 'xhmc_v1_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 45.10 % complete

Compiling verilog library 'xlconcat_v2_1_1'...
compile_simlib: 0 error(s), 0 warning(s), 45.38 % complete

Compiling verilog library 'xlconstant_v1_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 45.66 % complete

Compiling verilog library 'xlslice_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 45.94 % complete

Compiling verilog library 'xsdbm_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 46.22 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 46.50 % complete

Compiling verilog library 'xxv_ethernet_v2_4_0'...
compile_simlib: 0 error(s), 0 warning(s), 46.78 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 47.06 % complete

Compiling vhdl library 'lib_fifo_v1_0_11'...
compile_simlib: 0 error(s), 0 warning(s), 47.34 % complete

Compiling vhdl library 'axi_datamover_v5_1_18'...
compile_simlib: 0 error(s), 0 warning(s), 47.62 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 47.90 % complete

Compiling verilog library 'axi4stream_vip_v1_1_2'...
compile_simlib: 0 error(s), 0 warning(s), 48.18 % complete

Compiling vhdl library 'v_tc_v6_1_12'...
compile_simlib: 0 error(s), 0 warning(s), 48.46 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 48.74 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 49.02 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 49.30 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 49.58 % complete

Compiling vhdl library 'axi_sg_v4_1_9'...
compile_simlib: 0 error(s), 0 warning(s), 49.86 % complete

Compiling vhdl library 'axi_cdma_v4_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 50.14 % complete

Compiling verilog library 'axi_clock_converter_v2_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 50.42 % complete

Compiling verilog library 'axi_data_fifo_v2_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 50.70 % complete

Compiling verilog library 'axi_register_slice_v2_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 50.98 % complete

Compiling verilog library 'axi_crossbar_v2_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 51.26 % complete

Compiling vhdl library 'axi_dma_v7_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 51.54 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 51.82 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 52.10 % complete

Compiling vhdl library 'axi_emc_v3_0_16'...
compile_simlib: 0 error(s), 1 warning(s), 52.38 % complete

Compiling vhdl library 'axi_epc_v2_0_19'...
compile_simlib: 0 error(s), 0 warning(s), 52.66 % complete

Compiling vhdl library 'lib_bmg_v1_0_10'...
compile_simlib: 0 error(s), 0 warning(s), 52.94 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_18'...
compile_simlib: 0 error(s), 2 warning(s), 53.22 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 53.50 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_1_13'...
compile_simlib: 0 error(s), 0 warning(s), 53.78 % complete

Compiling verilog library 'axi_firewall_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 54.06 % complete

Compiling vhdl library 'interrupt_control_v3_1_4'...
compile_simlib: 0 error(s), 0 warning(s), 54.34 % complete

Compiling vhdl library 'axi_gpio_v2_0_18'...
compile_simlib: 0 error(s), 0 warning(s), 54.62 % complete

Compiling vhdl library 'axi_hwicap_v3_0_20'...
compile_simlib: 0 error(s), 0 warning(s), 54.90 % complete

Compiling vhdl library 'axi_iic_v2_0_19'...
compile_simlib: 0 error(s), 0 warning(s), 55.18 % complete

Compiling vhdl library 'axi_intc_v4_1_10'...
compile_simlib: 0 error(s), 0 warning(s), 55.46 % complete

Compiling verilog library 'axi_interconnect_v1_7_14'...
compile_simlib: 0 error(s), 0 warning(s), 55.74 % complete

Compiling vhdl library 'axi_master_burst_v2_0_7'...
compile_simlib: 0 error(s), 0 warning(s), 56.02 % complete

Compiling vhdl library 'axi_msg_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 56.30 % complete

Compiling vhdl library 'axi_mcdma_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 56.58 % complete

Compiling verilog library 'axis_register_slice_v1_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 56.86 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 57.14 % complete

Compiling verilog library 'axis_switch_v1_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 57.42 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 57.70 % complete

Compiling verilog library 'axi_mmu_v2_1_14'...
compile_simlib: 0 error(s), 0 warning(s), 57.98 % complete

Compiling vhdl library 'axi_pcie_v2_8_8'...
compile_simlib: 0 error(s), 6 warning(s), 58.26 % complete

Compiling verilog library 'axi_pcie_v2_8_8'...
compile_simlib: 0 error(s), 0 warning(s), 58.54 % complete

Compiling verilog library 'axi_protocol_checker_v1_1_16'...
compile_simlib: 0 error(s), 1 warning(s), 58.82 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 59.10 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_15'...
compile_simlib: 0 error(s), 11 warning(s), 59.38 % complete

Compiling verilog library 'axi_sideband_util_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 59.66 % complete

Compiling vhdl library 'axi_tft_v2_0_20'...
compile_simlib: 0 error(s), 0 warning(s), 59.94 % complete

Compiling verilog library 'axi_tft_v2_0_20'...
compile_simlib: 0 error(s), 0 warning(s), 60.22 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 60.50 % complete

Compiling vhdl library 'axi_timer_v2_0_18'...
compile_simlib: 0 error(s), 0 warning(s), 60.78 % complete

Compiling vhdl library 'axi_traffic_gen_v2_0_17'...
compile_simlib: 0 error(s), 0 warning(s), 61.06 % complete

Compiling verilog library 'axi_traffic_gen_v2_0_17'...
compile_simlib: 0 error(s), 0 warning(s), 61.34 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 61.62 % complete

Compiling verilog library 'axi_traffic_gen_v3_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 61.90 % complete

Compiling vhdl library 'axi_uart16550_v2_0_18'...
compile_simlib: 0 error(s), 0 warning(s), 62.18 % complete

Compiling vhdl library 'axi_uartlite_v2_0_20'...
compile_simlib: 0 error(s), 0 warning(s), 62.46 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_17'...
compile_simlib: 0 error(s), 0 warning(s), 62.75 % complete

Compiling verilog library 'axi_usb2_device_v5_0_17'...
compile_simlib: 0 error(s), 0 warning(s), 63.03 % complete

Compiling vhdl library 'axi_utils_v2_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 63.31 % complete

Compiling vhdl library 'axi_vdma_v6_3_4'...
compile_simlib: 0 error(s), 0 warning(s), 63.59 % complete

Compiling verilog library 'axi_vdma_v6_3_4'...
compile_simlib: 0 error(s), 0 warning(s), 63.87 % complete

Compiling vhdl library 'xbip_pipe_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 64.15 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 64.43 % complete

Compiling vhdl library 'xbip_addsub_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 64.71 % complete

Compiling vhdl library 'c_reg_fd_v12_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 64.99 % complete

Compiling vhdl library 'c_addsub_v12_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 65.27 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_18'...
compile_simlib: 0 error(s), 0 warning(s), 65.55 % complete

Compiling verilog library 'axi_vip_v1_1_2'...
compile_simlib: 0 error(s), 0 warning(s), 65.83 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_13'...
compile_simlib: 0 error(s), 215 warning(s), 66.11 % complete

Compiling verilog library 'axis_broadcaster_v1_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 66.39 % complete

Compiling verilog library 'axis_clock_converter_v1_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 66.67 % complete

Compiling verilog library 'axis_combiner_v1_1_14'...
compile_simlib: 0 error(s), 0 warning(s), 66.95 % complete

Compiling verilog library 'axis_data_fifo_v1_1_17'...
compile_simlib: 0 error(s), 0 warning(s), 67.23 % complete

Compiling verilog library 'axis_interconnect_v1_1_15'...
compile_simlib: 0 error(s), 0 warning(s), 67.51 % complete

Compiling verilog library 'axis_subset_converter_v1_1_16'...
compile_simlib: 0 error(s), 0 warning(s), 67.79 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 68.07 % complete

Compiling vhdl library 'xbip_accum_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 68.35 % complete

Compiling vhdl library 'c_accum_v12_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 68.63 % complete

Compiling vhdl library 'c_gate_bit_v12_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 68.91 % complete

Compiling vhdl library 'c_compare_v12_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 69.19 % complete

Compiling vhdl library 'xbip_counter_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 69.47 % complete

Compiling vhdl library 'c_counter_binary_v12_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 69.75 % complete

Compiling vhdl library 'c_mux_bit_v12_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 70.03 % complete

Compiling vhdl library 'c_mux_bus_v12_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 70.31 % complete

Compiling vhdl library 'c_shift_ram_v12_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 70.59 % complete

Compiling vhdl library 'can_v5_0_19'...
compile_simlib: 0 error(s), 0 warning(s), 70.87 % complete

Compiling verilog library 'canfd_v1_0_9'...
compile_simlib: 0 error(s), 0 warning(s), 71.15 % complete

Compiling vhdl library 'cic_compiler_v4_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 71.43 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 71.71 % complete

Compiling vhdl library 'mult_gen_v12_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 71.99 % complete

Compiling vhdl library 'cmpy_v6_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 72.27 % complete

Compiling vhdl library 'convolution_v9_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 72.55 % complete

Compiling vhdl library 'cordic_v6_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 72.83 % complete

Compiling vhdl library 'cpri_v8_9_0'...
compile_simlib: 0 error(s), 0 warning(s), 73.11 % complete

Compiling verilog library 'cpri_v8_9_0'...
compile_simlib: 0 error(s), 6 warning(s), 73.39 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 73.67 % complete

Compiling vhdl library 'dds_compiler_v6_0_16'...
compile_simlib: 0 error(s), 0 warning(s), 73.95 % complete

Compiling vhdl library 'dft_v4_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 74.23 % complete

Compiling vhdl library 'displayport_v7_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 74.51 % complete

Compiling verilog library 'displayport_v7_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 74.79 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 75.07 % complete

Compiling vhdl library 'floating_point_v7_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 75.35 % complete

Compiling vhdl library 'div_gen_v5_1_13'...
compile_simlib: 0 error(s), 0 warning(s), 75.63 % complete

Compiling vhdl library 'fir_compiler_v5_2_5'...
compile_simlib: 0 error(s), 1 warning(s), 75.91 % complete

Compiling vhdl library 'duc_ddc_compiler_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 76.19 % complete

Compiling verilog library 'etrnic_v1_0_1'...
compile_simlib: 0 error(s), 1 warning(s), 76.47 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_6'...
compile_simlib: 0 error(s), 0 warning(s), 76.75 % complete

Compiling verilog library 'fec_5g_common_v1_0_0'...
compile_simlib: 0 error(s), 9 warning(s), 77.03 % complete

Compiling verilog library 'fec_5g_common_v1_1_0'...
compile_simlib: 0 error(s), 9 warning(s), 77.31 % complete

Compiling vhdl library 'fir_compiler_v7_2_11'...
compile_simlib: 0 error(s), 0 warning(s), 77.59 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_6'...
compile_simlib: 0 error(s), 1 warning(s), 77.87 % complete

Compiling vhdl library 'floating_point_v7_1_6'...
compile_simlib: 0 error(s), 0 warning(s), 78.15 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_5'...
compile_simlib: 0 error(s), 0 warning(s), 78.43 % complete

Compiling vhdl library 'rs_toolbox_v9_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 78.71 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_6'...
compile_simlib: 0 error(s), 0 warning(s), 78.99 % complete

Compiling vhdl library 'g709_fec_v2_3_2'...
compile_simlib: 0 error(s), 0 warning(s), 79.27 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 79.55 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_17'...
compile_simlib: 0 error(s), 0 warning(s), 79.83 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 80.11 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 80.39 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 80.67 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 80.95 % complete

Compiling verilog library 'ieee802d3_rs_fec_v1_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 81.23 % complete

Compiling verilog library 'ieee802d3_rs_fec_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 81.51 % complete

Compiling verilog library 'ldpc_v2_0_0'...
compile_simlib: 0 error(s), 225 warning(s), 81.79 % complete

Compiling vhdl library 'lte_3gpp_channel_estimator_v2_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 82.07 % complete

Compiling vhdl library 'lte_3gpp_mimo_decoder_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 82.35 % complete

Compiling vhdl library 'lte_3gpp_mimo_encoder_v4_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 82.63 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 82.91 % complete

Compiling vhdl library 'lte_dl_channel_encoder_v3_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 83.19 % complete

Compiling vhdl library 'xfft_v7_2_7'...
compile_simlib: 0 error(s), 0 warning(s), 83.47 % complete

Compiling vhdl library 'lte_fft_v2_0_16'...
compile_simlib: 0 error(s), 0 warning(s), 83.75 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 84.03 % complete

Compiling vhdl library 'lte_pucch_receiver_v2_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 84.31 % complete

Compiling vhdl library 'xbip_multadd_v3_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 84.59 % complete

Compiling vhdl library 'lte_rach_detector_v3_1_2'...
compile_simlib: 0 error(s), 0 warning(s), 84.87 % complete

Compiling vhdl library 'lte_ul_channel_decoder_v4_0_14'...
compile_simlib: 0 error(s), 32 warning(s), 85.15 % complete

Compiling vhdl library 'mailbox_v2_1_9'...
compile_simlib: 0 error(s), 0 warning(s), 85.43 % complete

Compiling vhdl library 'mdm_v3_2_13'...
compile_simlib: 0 error(s), 0 warning(s), 85.71 % complete

Compiling vhdl library 'iomodule_v3_0'...
compile_simlib: 0 error(s), 0 warning(s), 85.99 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
compile_simlib: 0 error(s), 0 warning(s), 86.27 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
compile_simlib: 0 error(s), 0 warning(s), 86.55 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
compile_simlib: 0 error(s), 0 warning(s), 86.83 % complete

Compiling vhdl library 'mdm_v3_2'...
compile_simlib: 0 error(s), 0 warning(s), 87.11 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_6'...
compile_simlib: 0 error(s), 0 warning(s), 87.39 % complete

Compiling verilog library 'polar_v1_0_0'...
compile_simlib: 0 error(s), 187 warning(s), 87.68 % complete

Compiling vhdl library 'pr_axi_shutdown_manager_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 87.96 % complete

Compiling vhdl library 'pr_bitstream_monitor_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 88.24 % complete

Compiling vhdl library 'pr_decoupler_v1_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 88.52 % complete

Compiling vhdl library 'prc_v1_3_0'...
compile_simlib: 0 error(s), 0 warning(s), 88.80 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 89.08 % complete

Compiling verilog library 'processing_system7_vip_v1_0_4'...
compile_simlib: 0 error(s), 1 warning(s), 89.36 % complete

Compiling vhdl library 'quadsgmii_v3_4_3'...
compile_simlib: 0 error(s), 0 warning(s), 89.64 % complete

Compiling vhdl library 'rs_decoder_v9_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 89.92 % complete

Compiling vhdl library 'rs_encoder_v9_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 90.20 % complete

Compiling vhdl library 'rxaui_v4_4_3'...
compile_simlib: 0 error(s), 0 warning(s), 90.48 % complete

Compiling verilog library 'rxaui_v4_4_3'...
compile_simlib: 0 error(s), 0 warning(s), 90.76 % complete

Compiling verilog library 'sd_fec_v1_1_0'...
compile_simlib: 0 error(s), 8 warning(s), 91.04 % complete

Compiling vhdl library 'sid_v8_0_12'...
compile_simlib: 0 error(s), 0 warning(s), 91.32 % complete

Compiling vhdl library 'spdif_v2_0_19'...
compile_simlib: 0 error(s), 0 warning(s), 91.60 % complete

Compiling vhdl library 'srio_gen2_v4_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 91.88 % complete

Compiling verilog library 'srio_gen2_v4_1_3'...
compile_simlib: 0 error(s), 0 warning(s), 92.16 % complete

Compiling vhdl library 'switch_core_top_v1_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 92.44 % complete

Compiling verilog library 'switch_core_top_v1_0_5'...
compile_simlib: 0 error(s), 37 warning(s), 92.72 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_16'...
compile_simlib: 0 error(s), 5 warning(s), 93.00 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 93.28 % complete

Compiling vhdl library 'tmr_comparator_v1_0_1'...
compile_simlib: 0 error(s), 0 warning(s), 93.56 % complete

Compiling vhdl library 'tmr_sem_v1_0_4'...
compile_simlib: 0 error(s), 0 warning(s), 93.84 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_11'...
compile_simlib: 0 error(s), 0 warning(s), 94.12 % complete

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_11'...
compile_simlib: 0 error(s), 0 warning(s), 94.40 % complete

Compiling vhdl library 'tsn_temac_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 94.68 % complete

Compiling verilog library 'tsn_temac_v1_0_3'...
compile_simlib: 0 error(s), 0 warning(s), 94.96 % complete

Compiling vhdl library 'v_ccm_v6_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 95.24 % complete

Compiling vhdl library 'v_cfa_v7_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 95.52 % complete

Compiling vhdl library 'v_cresample_v4_0_13'...
compile_simlib: 0 error(s), 0 warning(s), 95.80 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 96.08 % complete

Compiling verilog library 'v_dual_splitter_v1_0_8'...
compile_simlib: 0 error(s), 0 warning(s), 96.36 % complete

Compiling vhdl library 'v_enhance_v8_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 96.64 % complete

Compiling vhdl library 'v_gamma_v7_0_14'...
compile_simlib: 0 error(s), 0 warning(s), 96.92 % complete

Compiling vhdl library 'v_osd_v6_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 97.20 % complete

Compiling vhdl library 'v_rgb2ycrcb_v7_1_12'...
compile_simlib: 0 error(s), 0 warning(s), 97.48 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 97.76 % complete

Compiling vhdl library 'v_ycrcb2rgb_v7_1_12'...
compile_simlib: 0 error(s), 0 warning(s), 98.04 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_5'...
compile_simlib: 0 error(s), 0 warning(s), 98.32 % complete

Compiling vhdl library 'viterbi_v9_1_9'...
compile_simlib: 0 error(s), 0 warning(s), 98.60 % complete

Compiling vhdl library 'xbip_dsp48_macro_v3_0_16'...
compile_simlib: 0 error(s), 0 warning(s), 98.88 % complete

Compiling vhdl library 'xfft_v9_0_15'...
compile_simlib: 0 error(s), 0 warning(s), 99.16 % complete

Compiling vhdl library 'xfft_v9_1_0'...
compile_simlib: 0 error(s), 0 warning(s), 99.44 % complete

Compiling verilog library 'xsdbs_v1_0_2'...
compile_simlib: 0 error(s), 0 warning(s), 99.72 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_2'...
compile_simlib: 0 error(s), 1 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                                 COMPILATION SUMMARY                                                 *
*                                                                                                                     *
*  Simulator used: questasim                                                                                          *
*  Compiled on: Tue Dec 17 10:33:53 2024                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 0        | 655        *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 46         *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_13             | vhdl     | ahblite_axi_bridge_v3_0_13             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_v1_0              | verilog  | audio_clock_recovery_v1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_0                       | verilog  | audio_tpg_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_0                      | verilog  | av_pat_gen_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_14             | vhdl     | axi_ahblite_bridge_v3_0_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_6                  | verilog  | axi_amm_bridge_v1_0_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_2                   | verilog  | axi_chip2chip_v5_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_0                        | verilog  | axi_jtag_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_6                       | verilog  | axi_pcie3_v3_0_6                       | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_18                   | verilog  | axi_perf_mon_v5_0_18                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_0             | verilog  | axis_infrastructure_v1_1_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_1_15          | verilog  | axis_protocol_checker_v1_1_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v1_2_2           | verilog  | axis_protocol_checker_v1_2_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_0           | verilog  | axis_protocol_checker_v2_0_0           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_6                     | verilog  | blk_mem_gen_v8_3_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_1                     | verilog  | blk_mem_gen_v8_4_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_0                       | verilog  | bs_switch_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_1                         | verilog  | clk_vip_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v2_4_2                     | verilog  | cmac_usplus_v2_4_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_3_2                            | verilog  | cmac_v2_3_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_2                      | vhdl     | compact_gt_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_12                   | verilog  | dist_mem_gen_v8_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_12                            | verilog  | ecc_v2_0_12                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_5                      | vhdl     | emc_common_v3_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_0               | vhdl     | ethernet_1_10_25g_v2_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_0_0               | verilog  | ethernet_1_10_25g_v2_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_6                 | vhdl     | fifo_generator_v13_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | vhdl     | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_4                 | verilog  | fifo_generator_v13_1_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_2                 | vhdl     | fifo_generator_v13_2_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_2                 | verilog  | fifo_generator_v13_2_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_8                       | vhdl     | fit_timer_v2_0_8                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_0              | verilog  | generic_baseblocks_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_3           | vhdl     | gig_ethernet_pcs_pma_v16_1_3           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_1_3           | verilog  | gig_ethernet_pcs_pma_v16_1_3           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_0_6                   | vhdl     | gmii_to_rgmii_v4_0_6                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_9             | verilog  | gtwizard_ultrascale_v1_6_9             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_3             | verilog  | gtwizard_ultrascale_v1_7_3             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_0                             | verilog  | hbm_v1_0_0                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_2                   | verilog  | hdcp22_cipher_v1_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_1                      | verilog  | hdcp22_rng_v1_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_0               | verilog  | hdcp_keymngmt_blk_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_3                            | verilog  | hdcp_v1_0_3                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_3_0         | verilog  | high_speed_selectio_wiz_v3_3_0         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_0                    | verilog  | i2s_receiver_v1_0_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_0                 | verilog  | i2s_transmitter_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_5                       | verilog  | ibert_lib_v1_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_0          | verilog  | ieee802d3_clause74_fec_v1_0_0          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_6                 | verilog  | in_system_ibert_v1_0_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_0                      | verilog  | interlaken_v2_4_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_3                        | vhdl     | iomodule_v3_1_3                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_2                         | verilog  | jesd204_v7_2_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v3_0_0                        | verilog  | jesd204c_v3_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v2_3_2                      | verilog  | l_ethernet_v2_3_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_2                         | vhdl     | lib_pkg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_14              | vhdl     | lmb_bram_if_cntlr_v4_0_14              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_9                         | vhdl     | lmb_v10_v3_0_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_0                           | verilog  | ltlib_v1_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v1_0_0                      | verilog  | lut_buffer_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v10_0_6                     | vhdl     | microblaze_v10_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_4                      | vhdl     | microblaze_v9_5_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mii_to_rmii_v2_0_18                    | vhdl     | mii_to_rmii_v2_0_18                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_8               | verilog  | mipi_csi2_rx_ctrl_v1_0_8               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_4               | verilog  | mipi_csi2_tx_ctrl_v1_0_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_1_0                       | verilog  | mipi_dphy_v4_1_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_6                | verilog  | mipi_dsi_tx_ctrl_v1_0_6                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_8                           | vhdl     | mutex_v2_1_8                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_0                            | verilog  | oddr_v1_0_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_0_7                          | vhdl     | pc_cfr_v6_0_7                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_1_3                          | vhdl     | pc_cfr_v6_1_3                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_10                          | vhdl     | pci32_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_10                          | verilog  | pci32_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_10                          | vhdl     | pci64_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_10                          | verilog  | pci64_v5_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v1_0_0                            | verilog  | qdma_v1_0_0                            | 0        | 1099       *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_1                         | verilog  | rst_vip_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 10         *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_0_1                          | verilog  | sd_fec_v1_0_1                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_7                       | verilog  | sem_ultra_v3_1_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_11                            | verilog  | sem_v4_1_11                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_1                     | verilog  | sim_clk_gen_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_rst_gen_v1_0_1                     | verilog  | sim_rst_gen_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v4_0_4                    | vhdl     | system_cache_v4_0_4                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_0                          | verilog  | ta_dma_v1_0_0                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_5                | verilog  | ten_gig_eth_mac_v15_1_5                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_12            | verilog  | ten_gig_eth_pcs_pma_v6_0_12            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_2                      | vhdl     | tmr_inject_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_3                     | vhdl     | tmr_manager_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_1                       | vhdl     | tmr_voter_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_1 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_1 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_1 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_1 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_1                       | vhdl     | uhdsdi_gt_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v1_0_1                       | verilog  | uhdsdi_gt_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_0_2                         | verilog  | usxgmii_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_1                | verilog  | util_idelay_ctrl_v1_0_1                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_4              | verilog  | util_reduced_logic_v2_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_1               | verilog  | util_vector_logic_v2_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_8                   | verilog  | v_axi4s_remap_v1_0_8                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_0_10                          | verilog  | v_csc_v1_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v4_0_12                 | vhdl     | v_deinterlacer_v4_0_12                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_0_10                 | verilog  | v_deinterlacer_v5_0_10                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_0_2                      | verilog  | v_demosaic_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_0_2                     | verilog  | v_frmbuf_rd_v2_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_0_2                     | verilog  | v_frmbuf_wr_v2_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_0_2                     | verilog  | v_gamma_lut_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_0_10                  | verilog  | v_hcresampler_v1_0_10                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v2_0_0                       | verilog  | v_hdmi_rx_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_0                       | verilog  | v_hdmi_rx_v3_0_0                       | 0        | 263        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v2_0_0                       | verilog  | v_hdmi_tx_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_0                       | verilog  | v_hdmi_tx_v3_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_0_10                      | verilog  | v_hscaler_v1_0_10                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_0_10                    | verilog  | v_letterbox_v1_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v2_0_2                           | verilog  | v_mix_v2_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v3_0_0                           | verilog  | v_mix_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_0             | verilog  | v_sdi_rx_vid_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_8                     | verilog  | v_smpte_sdi_v3_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | vhdl     | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_0               | verilog  | v_smpte_uhdsdi_rx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | vhdl     | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_0               | verilog  | v_smpte_uhdsdi_tx_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_5                  | verilog  | v_smpte_uhdsdi_v1_0_5                  | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v7_0_10                          | verilog  | v_tpg_v7_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v1_0_0                  | verilog  | v_uhdsdi_audio_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_0                 | verilog  | v_uhdsdi_vidgen_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_0_10                  | verilog  | v_vcresampler_v1_0_10                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_8                  | verilog  | v_vid_in_axi4s_v4_0_8                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_0_10                      | verilog  | v_vscaler_v1_0_10                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_10                            | verilog  | vfb_v1_0_10                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | vhdl     | vid_edid_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_0                        | verilog  | vid_edid_v1_0_0                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_0              | vhdl     | vid_phy_controller_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_0              | verilog  | vid_phy_controller_v2_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_0              | vhdl     | vid_phy_controller_v2_2_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_0              | verilog  | vid_phy_controller_v2_2_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_0                 | verilog  | video_frame_crc_v1_0_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xaui_v12_3_3                           | vhdl     | xaui_v12_3_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_4              | vhdl     | xbip_dsp48_wrapper_v3_0_4              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_9                      | vhdl     | xbip_utils_v3_0_9                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_0                            | verilog  | xdma_v4_1_0                            | 0        | 680        *
*---------------------------------------------------------------------------------------------------------------------*
*  xhmc_v1_0_6                            | verilog  | xhmc_v1_0_6                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_1                        | verilog  | xlconcat_v2_1_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_4                      | verilog  | xlconstant_v1_1_4                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_1                         | verilog  | xlslice_v1_0_1                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v2_0_0                           | verilog  | xsdbm_v2_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v2_4_0                    | verilog  | xxv_ethernet_v2_4_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_2                    | vhdl     | lib_srl_fifo_v1_0_2                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_11                       | vhdl     | lib_fifo_v1_0_11                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_18                  | vhdl     | axi_datamover_v5_1_18                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_2                  | verilog  | amm_axi_bridge_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_2                  | verilog  | axi4stream_vip_v1_1_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_12                           | vhdl     | v_tc_v6_1_12                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_9                 | verilog  | v_axi4s_vid_out_v4_0_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_9               | verilog  | axi4svideo_bridge_v1_0_9               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_14                 | vhdl     | axi_apb_bridge_v3_0_14                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_14                  | vhdl     | axi_bram_ctrl_v4_0_14                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_9                          | vhdl     | axi_sg_v4_1_9                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_16                       | vhdl     | axi_cdma_v4_1_16                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_15            | verilog  | axi_clock_converter_v2_1_15            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_15                  | verilog  | axi_data_fifo_v2_1_15                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_16             | verilog  | axi_register_slice_v2_1_16             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_17                   | verilog  | axi_crossbar_v2_1_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_17                        | vhdl     | axi_dma_v7_1_17                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_16         | verilog  | axi_protocol_converter_v2_1_16         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_16           | verilog  | axi_dwidth_converter_v2_1_16           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_16                        | vhdl     | axi_emc_v3_0_16                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_19                        | vhdl     | axi_epc_v2_0_19                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_10                        | vhdl     | lib_bmg_v1_0_10                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_18            | vhdl     | axi_ethernet_buffer_v2_0_18            | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_14               | vhdl     | axi_ethernetlite_v3_0_14               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_1_13                  | vhdl     | axi_fifo_mm_s_v4_1_13                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_0_4                    | verilog  | axi_firewall_v1_0_4                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_4               | vhdl     | interrupt_control_v3_1_4               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_18                       | vhdl     | axi_gpio_v2_0_18                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_20                     | vhdl     | axi_hwicap_v3_0_20                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_0_19                        | vhdl     | axi_iic_v2_0_19                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_10                       | vhdl     | axi_intc_v4_1_10                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_14               | verilog  | axi_interconnect_v1_7_14               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_7                | vhdl     | axi_master_burst_v2_0_7                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_2                         | vhdl     | axi_msg_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_0_2                       | vhdl     | axi_mcdma_v1_0_2                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_16            | verilog  | axis_register_slice_v1_1_16            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_15          | verilog  | axis_dwidth_converter_v1_1_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_16                    | verilog  | axis_switch_v1_1_16                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_15                | verilog  | axi_mm2s_mapper_v1_1_15                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_14                        | verilog  | axi_mmu_v2_1_14                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_8                        | vhdl     | axi_pcie_v2_8_8                        | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_8_8                        | verilog  | axi_pcie_v2_8_8                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v1_1_16           | verilog  | axi_protocol_checker_v1_1_16           | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_2            | verilog  | axi_protocol_checker_v2_0_2            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_15                   | vhdl     | axi_quad_spi_v3_2_15                   | 0        | 11         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_0               | verilog  | axi_sideband_util_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_20                        | vhdl     | axi_tft_v2_0_20                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_20                        | verilog  | axi_tft_v2_0_20                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_8                | vhdl     | axi_timebase_wdt_v3_0_8                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_18                      | vhdl     | axi_timer_v2_0_18                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_17                | vhdl     | axi_traffic_gen_v2_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v2_0_17                | verilog  | axi_traffic_gen_v2_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_2                 | vhdl     | axi_traffic_gen_v3_0_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_2                 | verilog  | axi_traffic_gen_v3_0_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_18                  | vhdl     | axi_uart16550_v2_0_18                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_20                   | vhdl     | axi_uartlite_v2_0_20                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_17                | vhdl     | axi_usb2_device_v5_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_17                | verilog  | axi_usb2_device_v5_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_5                       | vhdl     | axi_utils_v2_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_4                        | vhdl     | axi_vdma_v6_3_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_4                        | verilog  | axi_vdma_v6_3_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_5                       | vhdl     | xbip_pipe_v3_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_5               | vhdl     | xbip_dsp48_addsub_v3_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_5                     | vhdl     | xbip_addsub_v3_0_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_5                       | vhdl     | c_reg_fd_v12_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_12                      | vhdl     | c_addsub_v12_0_12                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_18                 | vhdl     | axi_vfifo_ctrl_v2_0_18                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_2                         | verilog  | axi_vip_v1_1_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_13       | vhdl     | axis_accelerator_adapter_v2_1_13       | 0        | 215        *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_15               | verilog  | axis_broadcaster_v1_1_15               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_17           | verilog  | axis_clock_converter_v1_1_17           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_14                  | verilog  | axis_combiner_v1_1_14                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_17                 | verilog  | axis_data_fifo_v1_1_17                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_15              | verilog  | axis_interconnect_v1_1_15              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_16          | verilog  | axis_subset_converter_v1_1_16          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_5                  | vhdl     | xbip_dsp48_acc_v3_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_5                      | vhdl     | xbip_accum_v3_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_12                       | vhdl     | c_accum_v12_0_12                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_5                     | vhdl     | c_gate_bit_v12_0_5                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_5                      | vhdl     | c_compare_v12_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_5                    | vhdl     | xbip_counter_v3_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_12              | vhdl     | c_counter_binary_v12_0_12              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_5                      | vhdl     | c_mux_bit_v12_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_5                      | vhdl     | c_mux_bus_v12_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_12                   | vhdl     | c_shift_ram_v12_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_0_19                            | vhdl     | can_v5_0_19                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v1_0_9                           | verilog  | canfd_v1_0_9                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_13                   | vhdl     | cic_compiler_v4_0_13                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_5                    | vhdl     | xbip_bram18k_v3_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_14                      | vhdl     | mult_gen_v12_0_14                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_15                           | vhdl     | cmpy_v6_0_15                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_13                    | vhdl     | convolution_v9_0_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_14                         | vhdl     | cordic_v6_0_14                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_0                            | vhdl     | cpri_v8_9_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_9_0                            | verilog  | cpri_v8_9_0                            | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_5              | vhdl     | xbip_dsp48_multadd_v3_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_16                   | vhdl     | dds_compiler_v6_0_16                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_15                            | vhdl     | dft_v4_0_15                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_8                     | vhdl     | displayport_v7_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_8                     | verilog  | displayport_v7_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_5                 | vhdl     | xbip_dsp48_mult_v3_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_15                 | vhdl     | floating_point_v7_0_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_13                        | vhdl     | div_gen_v5_1_13                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_5                    | vhdl     | fir_compiler_v5_2_5                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  duc_ddc_compiler_v3_0_14               | vhdl     | duc_ddc_compiler_v3_0_14               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_0_1                          | verilog  | etrnic_v1_0_1                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_6                     | verilog  | fc32_rs_fec_v1_0_6                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_0_0                   | verilog  | fec_5g_common_v1_0_0                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_0                   | verilog  | fec_5g_common_v1_1_0                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_11                   | vhdl     | fir_compiler_v7_2_11                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_6               | verilog  | flexo_100g_rs_fec_v1_0_6               | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_6                  | vhdl     | floating_point_v7_1_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_5                 | vhdl     | g709_rs_encoder_v2_2_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_5                      | vhdl     | rs_toolbox_v9_0_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_6                 | vhdl     | g709_rs_decoder_v2_2_6                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_3_2                        | vhdl     | g709_fec_v2_3_2                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_15                   | vhdl     | g975_efec_i4_v1_0_15                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_17                   | vhdl     | g975_efec_i7_v2_0_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v1_0_2           | verilog  | ieee802d3_200g_rs_fec_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_8            | verilog  | ieee802d3_25g_rs_fec_v1_0_8            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v1_0_2           | verilog  | ieee802d3_400g_rs_fec_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_8            | verilog  | ieee802d3_50g_rs_fec_v1_0_8            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v1_0_12               | verilog  | ieee802d3_rs_fec_v1_0_12               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_0                | verilog  | ieee802d3_rs_fec_v2_0_0                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_0                            | verilog  | ldpc_v2_0_0                            | 0        | 225        *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_channel_estimator_v2_0_15     | vhdl     | lte_3gpp_channel_estimator_v2_0_15     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_decoder_v3_0_14          | vhdl     | lte_3gpp_mimo_decoder_v3_0_14          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_3gpp_mimo_encoder_v4_0_13          | vhdl     | lte_3gpp_mimo_encoder_v4_0_13          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_14            | vhdl     | tcc_encoder_3gpplte_v4_0_14            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_dl_channel_encoder_v3_0_14         | vhdl     | lte_dl_channel_encoder_v3_0_14         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_7                            | vhdl     | xfft_v7_2_7                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_16                        | vhdl     | lte_fft_v2_0_16                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_5              | vhdl     | xbip_dsp48_multacc_v3_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_pucch_receiver_v2_0_14             | vhdl     | lte_pucch_receiver_v2_0_14             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_12                   | vhdl     | xbip_multadd_v3_0_12                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_rach_detector_v3_1_2               | vhdl     | lte_rach_detector_v3_1_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_ul_channel_decoder_v4_0_14         | vhdl     | lte_ul_channel_decoder_v4_0_14         | 0        | 32         *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_9                         | vhdl     | mailbox_v2_1_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_13                            | vhdl     | mdm_v3_2_13                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_6                  | vhdl     | microblaze_mcs_v2_3_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_0                           | verilog  | polar_v1_0_0                           | 0        | 187        *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_axi_shutdown_manager_v1_0_0         | vhdl     | pr_axi_shutdown_manager_v1_0_0         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_bitstream_monitor_v1_0_0            | vhdl     | pr_bitstream_monitor_v1_0_0            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_5                    | vhdl     | pr_decoupler_v1_0_5                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  prc_v1_3_0                             | vhdl     | prc_v1_3_0                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_12                 | vhdl     | proc_sys_reset_v5_0_12                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_4          | verilog  | processing_system7_vip_v1_0_4          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_4_3                       | vhdl     | quadsgmii_v3_4_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_14                     | vhdl     | rs_decoder_v9_0_14                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_13                     | vhdl     | rs_encoder_v9_0_13                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_3                           | vhdl     | rxaui_v4_4_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rxaui_v4_4_3                           | verilog  | rxaui_v4_4_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_0                          | verilog  | sd_fec_v1_1_0                          | 0        | 8          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_12                            | vhdl     | sid_v8_0_12                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_19                          | vhdl     | spdif_v2_0_19                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_3                       | vhdl     | srio_gen2_v4_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_3                       | verilog  | srio_gen2_v4_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_5                 | vhdl     | switch_core_top_v1_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_5                 | verilog  | switch_core_top_v1_0_5                 | 0        | 37         *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_16             | vhdl     | tcc_decoder_3gppmm_v2_0_16             | 0        | 5          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_13               | vhdl     | tcc_encoder_3gpp_v5_0_13               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_1                  | vhdl     | tmr_comparator_v1_0_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_4                         | vhdl     | tmr_sem_v1_0_4                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_11          | vhdl     | tri_mode_ethernet_mac_v9_0_11          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_11          | verilog  | tri_mode_ethernet_mac_v9_0_11          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | vhdl     | tsn_temac_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_3                       | verilog  | tsn_temac_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ccm_v6_0_14                          | vhdl     | v_ccm_v6_0_14                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cfa_v7_0_13                          | vhdl     | v_cfa_v7_0_13                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_cresample_v4_0_13                    | vhdl     | v_cresample_v4_0_13                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | vhdl     | v_dual_splitter_v1_0_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_8                 | verilog  | v_dual_splitter_v1_0_8                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_enhance_v8_0_14                      | vhdl     | v_enhance_v8_0_14                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_v7_0_14                        | vhdl     | v_gamma_v7_0_14                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_osd_v6_0_15                          | vhdl     | v_osd_v6_0_15                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_rgb2ycrcb_v7_1_12                    | vhdl     | v_rgb2ycrcb_v7_1_12                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_0             | verilog  | v_vid_sdi_tx_bridge_v2_0_0             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_ycrcb2rgb_v7_1_12                    | vhdl     | v_ycrcb2rgb_v7_1_12                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_5               | verilog  | videoaxi4s_bridge_v1_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_9                         | vhdl     | viterbi_v9_1_9                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_macro_v3_0_16               | vhdl     | xbip_dsp48_macro_v3_0_16               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_0_15                           | vhdl     | xfft_v9_0_15                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_0                            | vhdl     | xfft_v9_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_2                           | verilog  | xsdbs_v1_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_2             | verilog  | zynq_ultra_ps_e_vip_v1_0_2             | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*

compile_simlib: Time (s): cpu = 00:10:44 ; elapsed = 00:12:27 . Memory (MB): peak = 8113.797 ; gain = 0.000 ; free physical = 158222 ; free virtual = 218837
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:54 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 10:46:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:54 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 10:46:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:54 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 10:46:55 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:55 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 10:46:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:55 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 10:46:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:55 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 10:46:56 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:56 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 10:46:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:56 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 10:46:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:56 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
** Error: ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv(63): (vlog-2730) Undefined variable: 'reset_n'.
End time: 10:46:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:56 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 10:46:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:46:56 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 10:46:56 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-99] Step results log file:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa/compile.log'
ERROR: [USF-Questa-70] 'compile' step failed with error(s). Please check the Tcl console output or '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa/compile.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:53 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 10:47:53 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:53 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 10:47:54 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:54 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 10:47:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:54 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 10:47:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:54 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 10:47:55 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:55 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 10:47:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:55 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 10:47:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:55 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 10:47:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:55 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
-- Compiling module dti_riscv_top

Top level modules:
	dti_riscv_top
End time: 10:47:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:55 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 10:47:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 10:47:55 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 10:47:56 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2023.4 Compiler 2023.10 Oct  9 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 10:47:56 on Dec 17,2024
vopt "+acc=npr" -L xil_defaultlib -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_4 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_riscv_top xil_defaultlib.glbl -o dti_riscv_top_opt 

Top level modules:
	dti_riscv_top
	glbl

Analyzing design...
-- Loading module dti_riscv_top
-- Loading module glbl
-- Loading module design_1_wrapper
-- Loading module design_1
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_1_axi_apb_bridge_0_0
-- Loading architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Loading module design_1_clk_wiz_0_0
-- Loading module design_1_clk_wiz_0_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_1_dti_riscv_0_0
-- Loading module dti_riscv
-- Loading module design_1_dti_uart_0_1
-- Loading module dti_uart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Loading entity design_1_mdm_0_0
-- Loading architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Loading entity design_1_microblaze_0_0
-- Loading architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_1K0VQXK
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_1_dlmb_bram_if_cntlr_0
-- Loading architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Loading entity lmb_v10
-- Loading entity design_1_dlmb_v10_0
-- Loading architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Loading entity design_1_ilmb_bram_if_cntlr_0
-- Loading architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Loading entity design_1_ilmb_v10_0
-- Loading architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading module design_1_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_1_rst_clk_wiz_0_100M_0
-- Loading architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
-- Loading module design_1_xlconstant_0_0
-- Loading module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant
-- Loading module design_1_xlconstant_1_0
-- Loading module uart_rx
-- Loading architecture RTL of axi_apb_bridge
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading package body ipif_pkg
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading architecture IMP of lmb_v10
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading entity cdc_sync
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture imp of pselect_mask
-- Loading architecture implementation of cdc_sync
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture XORCY_V of XORCY
-- Loading architecture FDE_V of FDE
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 194 design-units (inlining 0/22 module instances, 0/5 cell instances, 0/1873 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module dti_riscv(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module microblaze_0_local_memory_imp_1K0VQXK(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_1(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2685) [TFMPC] - Too few port connections for 'dti_riscv_0'.  Expected 15, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2718) [TFMPC] - Missing connection for port 'test_context_out'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2685) [TFMPC] - Too few port connections for 'dti_uart_0'.  Expected 18, found 17.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2718) [TFMPC] - Missing connection for port 'rts_n'.
-- Optimizing module uart_rx(fast)
-- Optimizing module design_1_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_1_clk_wiz_0_0_clk_wiz(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_riscv_top(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_1_dti_uart_0_1(fast)
-- Optimizing module design_1_dti_riscv_0_0(fast)
-- Optimizing module design_1_wrapper(fast)
-- Optimizing module design_1_clk_wiz_0_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.BUFG(fast__1)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast__1)
-- Optimizing module design_1_xlconstant_0_0(fast)
-- Optimizing module design_1_xlconstant_1_0(fast)
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Optimizing architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Optimizing architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
Optimized design name is dti_riscv_top_opt
End time: 10:48:00 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 8
INFO: [USF-Questa-69] 'elaborate' step finished in '4' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
Program launched (PID=32317)
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 8200.820 ; gain = 0.000 ; free physical = 155602 ; free virtual = 218797
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
endgroup
connect_bd_net [get_bd_ports resetn] [get_bd_pins clk_wiz_0/resetn]
save_bd_design
Wrote  : </data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 72
WARNING: [BD 41-927] Following properties on pin /dti_riscv_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /dti_uart_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/dti_uart_0/paddr'(12) to net 'axi_apb_bridge_0_APB_M_PADDR'(32) - Only lower order bits will be connected.
VHDL Output written to : /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_riscv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_0 .
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_7ev_cc_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_cc_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_iocc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_iocc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_pciecc:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_pciecc_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_eg_som:part0:1.0 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_3eg_som_es1/1.0/board.xml as part xczu3eg-sfva625-1-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part em.avnet.com:ultrazed_ev_som_es2:part0:1.1 available at /data_nas3/tools/Xilinx/Vivado/2018.1/data/boards/board_files/bdf-master/ultrazed_7ev_som_es2/1.1/board.xml as part xczu7ev-fbvb900-1-i-es2 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dti_uart_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
Exporting to file /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Dec 17 10:55:15 2024] Launched synth_1...
Run output will be captured here: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/synth_1/runme.log
[Tue Dec 17 10:55:15 2024] Launched impl_1...
Run output will be captured here: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8290.332 ; gain = 0.000 ; free physical = 155317 ; free virtual = 218523
file copy -force /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.runs/impl_1/design_1_wrapper.sysdef /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sdk/design_1_wrapper.hdf

reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:49 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 11:11:49 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:49 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 11:11:50 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:50 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 11:11:50 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:50 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 11:11:51 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:51 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 11:11:54 on Dec 17,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:54 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 11:11:54 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:54 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 11:11:55 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:55 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 11:11:55 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:55 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
-- Compiling module dti_riscv_top

Top level modules:
	dti_riscv_top
End time: 11:11:57 on Dec 17,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:57 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 11:11:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:11:57 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:11:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 8305.336 ; gain = 0.000 ; free physical = 150290 ; free virtual = 214195
INFO: [USF-Questa-69] 'compile' step finished in '10' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2023.4 Compiler 2023.10 Oct  9 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 11:11:58 on Dec 17,2024
vopt "+acc=npr" -L xil_defaultlib -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_4 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_riscv_top xil_defaultlib.glbl -o dti_riscv_top_opt 

Top level modules:
	dti_riscv_top
	glbl

Analyzing design...
-- Loading module dti_riscv_top
-- Loading module glbl
-- Loading module design_1_wrapper
-- Loading module design_1
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_1_axi_apb_bridge_0_0
-- Loading architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Loading module design_1_clk_wiz_0_0
-- Loading module design_1_clk_wiz_0_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_1_dti_riscv_0_0
-- Loading module dti_riscv
-- Loading module design_1_dti_uart_0_1
-- Loading module dti_uart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Loading entity design_1_mdm_0_0
-- Loading architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Loading entity design_1_microblaze_0_0
-- Loading architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_1K0VQXK
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_1_dlmb_bram_if_cntlr_0
-- Loading architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Loading entity lmb_v10
-- Loading entity design_1_dlmb_v10_0
-- Loading architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Loading entity design_1_ilmb_bram_if_cntlr_0
-- Loading architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Loading entity design_1_ilmb_v10_0
-- Loading architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading module design_1_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_1_rst_clk_wiz_0_100M_0
-- Loading architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
-- Loading module design_1_xlconstant_0_0
-- Loading module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant
-- Loading module design_1_xlconstant_1_0
-- Loading module uart_rx
-- Loading architecture RTL of axi_apb_bridge
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading package body ipif_pkg
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading architecture IMP of lmb_v10
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading entity cdc_sync
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture imp of pselect_mask
-- Loading architecture implementation of cdc_sync
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture XORCY_V of XORCY
-- Loading architecture FDE_V of FDE
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 194 design-units (inlining 0/22 module instances, 0/5 cell instances, 0/1873 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module dti_riscv(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module microblaze_0_local_memory_imp_1K0VQXK(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_1(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2685) [TFMPC] - Too few port connections for 'dti_riscv_0'.  Expected 15, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2718) [TFMPC] - Missing connection for port 'test_context_out'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2685) [TFMPC] - Too few port connections for 'dti_uart_0'.  Expected 18, found 17.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2718) [TFMPC] - Missing connection for port 'rts_n'.
-- Optimizing module uart_rx(fast)
-- Optimizing module design_1_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_1_clk_wiz_0_0_clk_wiz(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_riscv_top(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_1_dti_uart_0_1(fast)
-- Optimizing module design_1_dti_riscv_0_0(fast)
-- Optimizing module design_1_wrapper(fast)
-- Optimizing module design_1_clk_wiz_0_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.BUFG(fast__1)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast__1)
-- Optimizing module design_1_xlconstant_0_0(fast)
-- Optimizing module design_1_xlconstant_1_0(fast)
-- Optimizing architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Optimizing architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Optimizing architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
Optimized design name is dti_riscv_top_opt
End time: 11:12:02 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 8
INFO: [USF-Questa-69] 'elaborate' step finished in '4' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
Program launched (PID=68403)
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 8305.336 ; gain = 0.000 ; free physical = 150255 ; free virtual = 214194
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/mentor/questasim-2023.4/linux_x86_64/'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/data_sip/sip4/workspace/hautx0/xil_questa_lib2018/modelsim.ini' copied to run dir:'/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'dti_riscv_top'...
Generating merged BMM file for the design top 'dti_riscv_top'...
INFO: [SIM-utils-54] Inspecting design source files for 'dti_riscv_top' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-Questa-111] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:56 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 11:18:57 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:57 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 11:18:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:57 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 11:18:57 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:57 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 11:18:58 on Dec 17,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:58 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 11:18:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:58 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 11:18:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:58 on Dec 17,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 11:18:58 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:59 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 11:18:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:59 on Dec 17,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
-- Compiling module dti_riscv_top

Top level modules:
	dti_riscv_top
End time: 11:18:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:59 on Dec 17,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 11:18:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 11:18:59 on Dec 17,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:18:59 on Dec 17,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '3' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2023.4 Compiler 2023.10 Oct  9 2023
** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
Start time: 11:19:00 on Dec 17,2024
vopt "+acc=npr" -L xil_defaultlib -L lib_pkg_v1_0_2 -L axi_apb_bridge_v3_0_14 -L microblaze_v10_0_6 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_13 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_4 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_14 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.dti_riscv_top xil_defaultlib.glbl -o dti_riscv_top_opt 

Top level modules:
	dti_riscv_top
	glbl

Analyzing design...
-- Loading module dti_riscv_top
-- Loading module glbl
-- Loading module design_1_wrapper
-- Loading module design_1
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Loading entity design_1_axi_apb_bridge_0_0
-- Loading architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Loading module design_1_clk_wiz_0_0
-- Loading module design_1_clk_wiz_0_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module design_1_dti_riscv_0_0
-- Loading module dti_riscv
-- Loading module design_1_dti_uart_0_1
-- Loading module dti_uart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Loading entity design_1_mdm_0_0
-- Loading architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Loading entity design_1_microblaze_0_0
-- Loading architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading module microblaze_0_local_memory_imp_1K0VQXK
-- Loading entity lmb_bram_if_cntlr
-- Loading entity design_1_dlmb_bram_if_cntlr_0
-- Loading architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Loading entity lmb_v10
-- Loading entity design_1_dlmb_v10_0
-- Loading architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Loading entity design_1_ilmb_bram_if_cntlr_0
-- Loading architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Loading entity design_1_ilmb_v10_0
-- Loading architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading module design_1_lmb_bram_0
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1
-- Loading entity proc_sys_reset
-- Loading entity design_1_rst_clk_wiz_0_100M_0
-- Loading architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
-- Loading module design_1_xlconstant_0_0
-- Loading module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant
-- Loading module design_1_xlconstant_1_0
-- Loading module uart_rx
-- Loading architecture RTL of axi_apb_bridge
-- Loading entity pselect_f
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Loading entity axilite_sif
-- Loading entity apb_mif
-- Loading package body lib_pkg
-- Loading architecture RTL of psel_decoder
-- Loading architecture RTL of multiplexor
-- Loading architecture RTL of axilite_sif
-- Loading architecture RTL of apb_mif
-- Loading package body ipif_pkg
-- Loading package mdm_funcs
-- Loading architecture IMP of MDM
-- Loading entity MB_BSCANE2
-- Loading entity MB_BUFGCTRL
-- Loading entity MB_BUFG
-- Loading entity MDM_Core
-- Loading entity bus_master
-- Loading package body mdm_funcs
-- Loading architecture IMP of MDM_CORE
-- Loading entity MB_FDRE
-- Loading entity SRL_FIFO
-- Loading entity Arbiter
-- Loading entity MB_PLLE2_BASE
-- Loading entity JTAG_CONTROL
-- Loading architecture IMP of JTAG_CONTROL
-- Loading entity MB_FDC_1
-- Loading entity MB_FDRE_1
-- Loading entity MB_SRL16E
-- Loading entity MB_FDRSE
-- Loading package lmb_bram_if_funcs
-- Loading architecture imp of lmb_bram_if_cntlr
-- Loading entity lmb_mux
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity axi_interface
-- Loading package body lmb_bram_if_funcs
-- Loading architecture imp of lmb_mux
-- Loading entity pselect_mask
-- Loading architecture IMP of lmb_v10
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Loading entity FDS
-- Loading architecture FDS_V of FDS
-- Loading entity FDSE
-- Loading package body VPKG
-- Loading architecture FDSE_V of FDSE
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage
-- Loading module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage
-- Loading architecture imp of proc_sys_reset
-- Loading entity FDRE
-- Loading entity lpf
-- Loading entity sequence_psr
-- Loading architecture FDRE_V of FDRE
-- Loading architecture imp of lpf
-- Loading entity SRL16
-- Loading entity cdc_sync
-- Loading architecture SRL16_V of SRL16
-- Loading entity SRL16E
-- Loading architecture SRL16E_V of SRL16E
-- Loading architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Loading architecture imp of upcnt_n
-- Loading architecture IMP of MB_BSCANE2
-- Loading entity BSCANE2
-- Loading architecture IMP of MB_BUFG
-- Loading entity BUFG
-- Loading architecture IMP of MB_FDC_1
-- Loading entity FDC_1
-- Loading architecture IMP of MB_FDRE_1
-- Loading entity FDRE_1
-- Loading architecture IMP of MB_SRL16E
-- Loading architecture imp of pselect_mask
-- Loading architecture implementation of cdc_sync
-- Loading architecture BSCANE2_V of BSCANE2
-- Loading architecture BUFG_V of BUFG
-- Loading architecture FDC_1_V of FDC_1
-- Loading entity FDCE
-- Loading architecture FDCE_V of FDCE
-- Loading architecture FDRE_1_V of FDRE_1
-- Loading architecture LUT6_V of LUT6
-- Loading architecture FDR_V of FDR
-- Loading architecture MUXCY_L_V of MUXCY_L
-- Loading entity MUXCY
-- Loading architecture MUXCY_V of MUXCY
-- Loading architecture MUXF7_V of MUXF7
-- Loading architecture LUT6_2_V of LUT6_2
-- Loading architecture XORCY_V of XORCY
-- Loading architecture FDE_V of FDE
-- Loading architecture RAM32M_V of RAM32M
-- Loading architecture AND2B1L_V of AND2B1L
-- Loading architecture LUT4_V of LUT4
-- Loading architecture MULT_AND_V of MULT_AND
-- Loading entity LUT2
-- Loading architecture LUT2_V of LUT2
-- Loading architecture SRLC16E_V of SRLC16E
Optimizing 194 design-units (inlining 0/22 module instances, 0/5 cell instances, 0/1873 architecture instances):
-- Optimizing module unisims_ver.MMCME2_ADV(fast)
-- Optimizing module dti_riscv(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(fast)
-- Optimizing module dti_uart(fast)
-- Optimizing module microblaze_0_local_memory_imp_1K0VQXK(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2685) [TFMPC] - Too few port connections for 'lmb_bram'.  Expected 16, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rstb_busy'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(494): (vopt-2718) [TFMPC] - Missing connection for port 'rsta_busy'.
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(fast)
-- Optimizing module design_1(fast)
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2685) [TFMPC] - Too few port connections for 'dti_riscv_0'.  Expected 15, found 14.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(145): (vopt-2718) [TFMPC] - Missing connection for port 'test_context_out'.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2685) [TFMPC] - Too few port connections for 'dti_uart_0'.  Expected 18, found 17.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v(160): (vopt-2718) [TFMPC] - Missing connection for port 'rts_n'.
-- Optimizing module uart_rx(fast)
-- Optimizing module design_1_lmb_bram_0(fast)
-- Optimizing module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_output_reg_stage(fast)
-- Optimizing module design_1_clk_wiz_0_0_clk_wiz(fast)
-- Optimizing module glbl(fast)
-- Optimizing module dti_riscv_top(fast)
-- Optimizing module unisims_ver.IBUF(fast)
-- Optimizing module design_1_dti_uart_0_1(fast)
-- Optimizing module design_1_dti_riscv_0_0(fast)
-- Optimizing module design_1_wrapper(fast)
-- Optimizing module design_1_clk_wiz_0_0(fast)
-- Optimizing module unisims_ver.BUFG(fast)
-- Optimizing module unisims_ver.BUFG(fast__1)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast)
-- Optimizing module xlconstant_v1_1_4.xlconstant_v1_1_4_xlconstant(fast__1)
-- Optimizing module design_1_xlconstant_0_0(fast)
-- Optimizing module design_1_xlconstant_1_0(fast)
-- Optimizing architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
-- Optimizing architecture IMP of MDM_CORE
-- Optimizing architecture IMP of MDM
-- Optimizing architecture BSCANE2_V of BSCANE2
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture IMP of MB_SRL16E
-- Optimizing architecture SRLC16E_V of SRLC16E
-- Optimizing architecture LUT2_V of LUT2
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture imp of pselect_mask
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing architecture SRL16E_V of SRL16E
-- Optimizing package mdm_funcs
-- Optimizing package body mdm_funcs
-- Optimizing architecture FDCE_V of FDCE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture FDSE_V of FDSE
-- Optimizing architecture FDRE_V of FDRE
-- Optimizing architecture IMP of MB_BSCANE2
-- Optimizing architecture IMP of MB_FDRE_1
-- Optimizing architecture imp of upcnt_n
-- Optimizing architecture IMP of MB_FDC_1
-- Optimizing architecture SRL16_V of SRL16
-- Optimizing architecture FDRE_1_V of FDRE_1
-- Optimizing architecture FDC_1_V of FDC_1
-- Optimizing architecture FDE_V of FDE
-- Optimizing architecture FDR_V of FDR
-- Optimizing architecture FDS_V of FDS
-- Optimizing architecture AND2B1L_V of AND2B1L
-- Optimizing architecture IMP of MB_BUFG
-- Optimizing architecture MUXCY_L_V of MUXCY_L
-- Optimizing architecture MULT_AND_V of MULT_AND
-- Optimizing architecture MUXCY_V of MUXCY
-- Optimizing architecture MUXF7_V of MUXF7
-- Optimizing architecture XORCY_V of XORCY
-- Optimizing architecture BUFG_V of BUFG
-- Optimizing architecture RTL of multiplexor
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_bram_if_cntlr
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture imp of lmb_mux
-- Optimizing architecture implementation of cdc_sync
-- Optimizing package ipif_pkg
-- Optimizing package body ipif_pkg
-- Optimizing architecture RTL of axi_apb_bridge
-- Optimizing architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Optimizing architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Optimizing architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
-- Optimizing architecture RTL of axilite_sif
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing package VPKG
-- Optimizing package body VPKG
-- Optimizing architecture IMP of JTAG_CONTROL
-- Optimizing architecture RTL of psel_decoder
-- Optimizing architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture LUT6_2_V of LUT6_2
-- Optimizing architecture imp of lpf
-- Optimizing architecture imp of sequence_psr
-- Optimizing package lib_pkg
-- Optimizing package body lib_pkg
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture LUT6_V of LUT6
-- Optimizing architecture RTL of apb_mif
-- Optimizing architecture RAM32M_V of RAM32M
-- Optimizing architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Optimizing architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Optimizing architecture imp of proc_sys_reset
-- Optimizing architecture IMP of lmb_v10
-- Optimizing package lmb_bram_if_funcs
-- Optimizing package body lmb_bram_if_funcs
-- Optimizing architecture LUT4_V of LUT4
-- Optimizing architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
Optimized design name is dti_riscv_top_opt
End time: 11:19:04 on Dec 17,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 8
INFO: [USF-Questa-69] 'elaborate' step finished in '5' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.sim/sim_1/behav/questa'
Program launched (PID=72598)
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 8305.336 ; gain = 0.000 ; free physical = 150147 ; free virtual = 214113
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 11:20:40 2024...
