// Seed: 1074658690
module module_0 (
    input  tri1  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wor   id_3,
    output uwire id_4
);
  assign id_2 = 1;
  wire id_6;
  wire id_7;
  module_2 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wand id_1,
    output tri  id_2
);
  wire id_4;
  xnor primCall (id_2, id_4, id_1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.type_3 = 0;
  assign id_0 = 1 - 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  wire id_8;
  assign id_1 = id_2 && (1) == 1'b0;
endmodule
