SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg900
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/hahaha/riscv/SD_card/Aquila/test_2/aquila-master/hw/aquila_soc/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/hahaha/riscv/SD_card/Aquila/test_2/aquila-master/hw/aquila_soc/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name aquila_soc_mig_7series_0_0
SET_PARAMETER xml_input_file /home/hahaha/riscv/SD_card/Aquila/test_2/aquila-master/hw/aquila_soc/aquila_soc.srcs/sources_1/bd/aquila_soc/ip/aquila_soc_mig_7series_0_0/board.prj
SET_PARAMETER data_dir_path /tools/Xilinx5/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH /tools/Xilinx5/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1
SET_CORE_DATASHEET /tools/Xilinx5/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1/data/docs/ds176_7series_MIS.pdf
