--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Jun 10 21:53:54 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     LaserDistMeasurer
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            313 items scored, 30 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.004ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             State_i1  (from clk_c +)
   Destination:    FD1S3AX    D              Dreg_i0  (to clk_c +)

   Delay:                   5.179ns  (13.5% logic, 86.5% route), 3 logic levels.

 Constraint Details:

      5.179ns data_path State_i1 to Dreg_i0 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.004ns

 Path Details: State_i1 to Dreg_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              State_i1 (from clk_c)
Route        25   e 1.763                                  State[1]
LUT4        ---     0.166              B to Z              i452_2_lut_rep_52
Route        15   e 1.561                                  n909
LUT4        ---     0.166              D to Z              i583_4_lut
Route         2   e 1.158                                  DregNext[0]
                  --------
                    5.179  (13.5% logic, 86.5% route), 3 logic levels.


Error:  The following path violates requirements by 0.004ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             State_i1  (from clk_c +)
   Destination:    FD1S3AX    D              Dreg_i14  (to clk_c +)

   Delay:                   5.179ns  (13.5% logic, 86.5% route), 3 logic levels.

 Constraint Details:

      5.179ns data_path State_i1 to Dreg_i14 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.004ns

 Path Details: State_i1 to Dreg_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              State_i1 (from clk_c)
Route        25   e 1.763                                  State[1]
LUT4        ---     0.166              B to Z              i452_2_lut_rep_52
Route        15   e 1.561                                  n909
LUT4        ---     0.166              D to Z              i613_4_lut
Route         2   e 1.158                                  DregNext[14]
                  --------
                    5.179  (13.5% logic, 86.5% route), 3 logic levels.


Error:  The following path violates requirements by 0.004ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             State_i1  (from clk_c +)
   Destination:    FD1S3AX    D              Dreg_i13  (to clk_c +)

   Delay:                   5.179ns  (13.5% logic, 86.5% route), 3 logic levels.

 Constraint Details:

      5.179ns data_path State_i1 to Dreg_i13 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.004ns

 Path Details: State_i1 to Dreg_i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              State_i1 (from clk_c)
Route        25   e 1.763                                  State[1]
LUT4        ---     0.166              B to Z              i452_2_lut_rep_52
Route        15   e 1.561                                  n909
LUT4        ---     0.166              D to Z              i611_4_lut
Route         2   e 1.158                                  DregNext[13]
                  --------
                    5.179  (13.5% logic, 86.5% route), 3 logic levels.

Warning: 5.004 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     5.004 ns|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n909                                    |      15|      30|     99.00%
                                        |        |        |
State[0]                                |      25|      15|     50.00%
                                        |        |        |
State[1]                                |      25|      15|     50.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 30  Score: 120

Constraints cover  313 paths, 85 nets, and 241 connections (83.7% coverage)


Peak memory: 112283648 bytes, TRCE: 462848 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
