<design name="Driver">
	<external name="cell_lib">
		<module name="IPAD" type="MACRO">
			<port name="PAD" direction="input"/>
		</module>
		<module name="LOGIC_0" type="MACRO">
			<property name="truthtable" value="|0"/>
			<port name="LOGIC_0_PIN" direction="output"/>
		</module>
		<module name="LOGIC_1" type="MACRO">
			<property name="truthtable" value="|1"/>
			<port name="LOGIC_1_PIN" direction="output"/>
		</module>
		<module name="LUT2" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT3" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="LUT4" type="LUT">
			<port name="ADR0" direction="input"/>
			<port name="ADR1" direction="input"/>
			<port name="ADR2" direction="input"/>
			<port name="ADR3" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="INV" type="COMB">
			<property name="truthtable" value="0"/>
			<port name="A" direction="input"/>
			<port name="Y" direction="output"/>
		</module>
		<module name="CLKBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="IBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="OBUF" type="COMB">
			<property name="truthtable" value="1"/>
			<port name="I" direction="input"/>
			<port name="O" direction="output"/>
		</module>
		<module name="DFFSHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="SN" direction="input" type="reset"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="DFFRHQ" type="FFLATCH">
			<property name="edge" value="rise"/>
			<port name="D" direction="input"/>
			<port name="CK" direction="input" type="clock"/>
			<port name="RN" direction="input" type="reset"/>
			<port name="Q" direction="output"/>
		</module>
		<module name="OPAD" type="MACRO">
			<port name="PAD" direction="output"/>
		</module>
	</external>
	<library name="work_lib">
		<module name="Driver">
			<port name="clk" direction="input"/>
			<port name="rstn" direction="input"/>
			<port name="start_i" direction="input"/>
			<port name="addr_o" msb="9" lsb="0" direction="output"/>
			<port name="db_o" msb="7" lsb="0" direction="output"/>
			<port name="cs_o" msb="1" lsb="0" direction="output"/>
			<port name="dori_o" direction="output"/>
			<port name="en_o" direction="output"/>
			<port name="rw_o" direction="output"/>
			<port name="rst_o" direction="output"/>
			<contents>
				<instance name="clk_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="rstn_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="start_i_ipad" moduleRef="IPAD" libraryRef="cell_lib"/>
				<instance name="U100" moduleRef="LOGIC_0" libraryRef="cell_lib"/>
				<instance name="VCC" moduleRef="LOGIC_1" libraryRef="cell_lib"/>
				<instance name="Lut-U199_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="Lut-U200_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="Lut-U201_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="1"/>
				</instance>
				<instance name="Lut-U202_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="Lut-U203_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="Lut-U204_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="1"/>
				</instance>
				<instance name="Lut-U205_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="1"/>
				</instance>
				<instance name="Lut-U206_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="4"/>
				</instance>
				<instance name="Lut-U105_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="5B"/>
				</instance>
				<instance name="Lut-U120_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="D733"/>
				</instance>
				<instance name="Lut-U111_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="15"/>
				</instance>
				<instance name="Lut-U128_1" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="2A"/>
				</instance>
				<instance name="Lut-U123_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0454"/>
				</instance>
				<instance name="Lut-U109_1" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="2A"/>
				</instance>
				<instance name="Lut-U117_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="22DF"/>
				</instance>
				<instance name="Lut-U101_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="D7C7"/>
				</instance>
				<instance name="Lut-U184_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="1105"/>
				</instance>
				<instance name="Lut-U179_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="5155"/>
				</instance>
				<instance name="Lut-U173_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="04F7"/>
				</instance>
				<instance name="Lut-U170_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F704"/>
				</instance>
				<instance name="Lut-U169_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F704"/>
				</instance>
				<instance name="Lut-U168_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F704"/>
				</instance>
				<instance name="Lut-U175_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="00F7"/>
				</instance>
				<instance name="Lut-U106_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="1D11"/>
				</instance>
				<instance name="Lut-U143_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="51BF"/>
				</instance>
				<instance name="Lut-U145_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="D1"/>
				</instance>
				<instance name="Lut-U151_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="23DF"/>
				</instance>
				<instance name="Lut-U156_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="08F8"/>
				</instance>
				<instance name="Lut-U180_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="04F7"/>
				</instance>
				<instance name="Lut-U182_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="1105"/>
				</instance>
				<instance name="Lut-U163_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F0F7"/>
				</instance>
				<instance name="Lut-U178_0_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="01"/>
				</instance>
				<instance name="Lut-U137_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="2"/>
				</instance>
				<instance name="Lut-U111_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2808"/>
				</instance>
				<instance name="Lut-U115_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="5DDD"/>
				</instance>
				<instance name="Lut-U128_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="3359"/>
				</instance>
				<instance name="Lut-U129_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2F00"/>
				</instance>
				<instance name="Lut-U130_0_2" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="8000"/>
				</instance>
				<instance name="Lut-U181_0_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="20"/>
				</instance>
				<instance name="Lut-U126_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="EFEE"/>
				</instance>
				<instance name="Lut-U134_0_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="D0"/>
				</instance>
				<instance name="Lut-U109_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="01FB"/>
				</instance>
				<instance name="Lut-U138_1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="B333"/>
				</instance>
				<instance name="Lut-U116_1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2000"/>
				</instance>
				<instance name="Lut-U184_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="8"/>
				</instance>
				<instance name="Lut-U190_0_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="10"/>
				</instance>
				<instance name="Lut-U188_1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="AA8A"/>
				</instance>
				<instance name="Lut-U179_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="8"/>
				</instance>
				<instance name="Lut-U188_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F3F7"/>
				</instance>
				<instance name="Lut-U188_2_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="04"/>
				</instance>
				<instance name="Lut-U174_0_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="10"/>
				</instance>
				<instance name="Lut-U177_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0001"/>
				</instance>
				<instance name="Lut-U108_0_0" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="80"/>
				</instance>
				<instance name="Lut-U107_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0001"/>
				</instance>
				<instance name="Lut-U157_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="2303"/>
				</instance>
				<instance name="Lut-U150_0_1" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="80"/>
				</instance>
				<instance name="Lut-U146_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="00B3"/>
				</instance>
				<instance name="Lut-U165_0_1" moduleRef="LUT3" libraryRef="cell_lib">
					<property name="INIT" value="80"/>
				</instance>
				<instance name="Lut-U160_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="8000"/>
				</instance>
				<instance name="Lut-U161_0_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0300"/>
				</instance>
				<instance name="Lut-U182_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="8"/>
				</instance>
				<instance name="Lut-U193_0_1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0008"/>
				</instance>
				<instance name="Lut-U191_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="1"/>
				</instance>
				<instance name="Lut-U135_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="DDCD"/>
				</instance>
				<instance name="Lut-U139_0_0" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="8"/>
				</instance>
				<instance name="Lut-U164_0" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="F3F7"/>
				</instance>
				<instance name="Lut-U196_0_1" moduleRef="LUT4" libraryRef="cell_lib">
					<property name="INIT" value="0004"/>
				</instance>
				<instance name="Inv-db_o[5]" moduleRef="INV" libraryRef="cell_lib"/>
				<instance name="Inv-db_o[2]" moduleRef="INV" libraryRef="cell_lib"/>
				<instance name="Inv-db_o[1]" moduleRef="INV" libraryRef="cell_lib"/>
				<instance name="Inv-cs_o[0]" moduleRef="INV" libraryRef="cell_lib"/>
				<instance name="Q_en_o_regInvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U105_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U120_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U111_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U128_1InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U123_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U109_1InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U117_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U101_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U184_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U179_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U173_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U170_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U169_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U168_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U175_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U106_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U143_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U145_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U151_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U180_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Lut-U182_0InvLut" moduleRef="LUT2" libraryRef="cell_lib">
					<property name="INIT" value="5"/>
				</instance>
				<instance name="Buf-pad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="IBuf-clkpad-clk" moduleRef="CLKBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-rstn" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-start_i" moduleRef="IBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[9]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[8]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[7]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[6]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[5]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[4]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[3]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[2]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[1]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-addr_o[0]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[7]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[6]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[5]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[4]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[3]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[2]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[1]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-db_o[0]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-cs_o[1]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-cs_o[0]" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-dori_o" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-en_o" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-rw_o" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="Buf-pad-rst_o" moduleRef="OBUF" libraryRef="cell_lib"/>
				<instance name="rst_o_reg" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="en_o_reg" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="start_history_reg" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="y_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="x_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="x_reg[3]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="state_reg[0]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="state_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="state_reg[2]" moduleRef="DFFSHQ" libraryRef="cell_lib"/>
				<instance name="x_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="x_reg[2]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[2]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[0]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[7]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[5]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[4]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[3]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="dori_o_reg" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="y_reg[5]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="y_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="y_reg[2]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="y_reg[3]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="y_reg[4]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[6]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="ins_reg[1]" moduleRef="DFFRHQ" libraryRef="cell_lib"/>
				<instance name="addr_o[9]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[8]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[7]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[6]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[5]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[4]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[3]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[2]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[1]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="addr_o[0]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[7]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[6]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[5]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[4]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[3]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[2]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[1]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="db_o[0]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="cs_o[1]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="cs_o[0]_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="dori_o_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="en_o_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="rw_o_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<instance name="rst_o_opad" moduleRef="OPAD" libraryRef="cell_lib"/>
				<net name="clk">
					<portRef name="clk"/>
					<portRef name="PAD" instanceRef="clk_ipad"/>
					<portRef name="I" instanceRef="Buf-pad-clk"/>
				</net>
				<net name="rstn">
					<portRef name="rstn"/>
					<portRef name="PAD" instanceRef="rstn_ipad"/>
					<portRef name="I" instanceRef="Buf-pad-rstn"/>
				</net>
				<net name="start_i">
					<portRef name="start_i"/>
					<portRef name="PAD" instanceRef="start_i_ipad"/>
					<portRef name="I" instanceRef="Buf-pad-start_i"/>
				</net>
				<net name="net_ins_reg[7]">
					<portRef name="Q" instanceRef="ins_reg[7]"/>
					<portRef name="ADR0" instanceRef="Lut-U199_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U173_0"/>
				</net>
				<net name="net_dori_o_reg">
					<portRef name="Q" instanceRef="dori_o_reg"/>
					<portRef name="ADR1" instanceRef="Lut-U199_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U200_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U201_0"/>
					<portRef name="ADR1" instanceRef="Lut-U202_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U203_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U204_0"/>
					<portRef name="ADR0" instanceRef="Lut-U205_0"/>
					<portRef name="ADR0" instanceRef="Lut-U206_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U175_0"/>
					<portRef name="I" instanceRef="Buf-pad-dori_o"/>
				</net>
				<net name="net_ins_reg[6]">
					<portRef name="Q" instanceRef="ins_reg[6]"/>
					<portRef name="ADR0" instanceRef="Lut-U200_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U180_0"/>
				</net>
				<net name="net_ins_reg[5]">
					<portRef name="Q" instanceRef="ins_reg[5]"/>
					<portRef name="ADR0" instanceRef="Lut-U201_0"/>
					<portRef name="ADR0" instanceRef="Lut-U170_0"/>
				</net>
				<net name="net_ins_reg[4]">
					<portRef name="Q" instanceRef="ins_reg[4]"/>
					<portRef name="ADR0" instanceRef="Lut-U202_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U169_0"/>
				</net>
				<net name="net_ins_reg[3]">
					<portRef name="Q" instanceRef="ins_reg[3]"/>
					<portRef name="ADR0" instanceRef="Lut-U203_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U168_0"/>
				</net>
				<net name="net_ins_reg[2]">
					<portRef name="Q" instanceRef="ins_reg[2]"/>
					<portRef name="ADR1" instanceRef="Lut-U204_0"/>
					<portRef name="ADR1" instanceRef="Lut-U184_0"/>
				</net>
				<net name="net_ins_reg[1]">
					<portRef name="Q" instanceRef="ins_reg[1]"/>
					<portRef name="ADR1" instanceRef="Lut-U205_0"/>
					<portRef name="ADR1" instanceRef="Lut-U182_0"/>
				</net>
				<net name="net_ins_reg[0]">
					<portRef name="Q" instanceRef="ins_reg[0]"/>
					<portRef name="ADR1" instanceRef="Lut-U206_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U179_0"/>
				</net>
				<net name="net_Lut-U163_0_0">
					<portRef name="O" instanceRef="Lut-U163_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U105_0"/>
					<portRef name="ADR1" instanceRef="Lut-U117_0"/>
					<portRef name="ADR0" instanceRef="Lut-U143_0"/>
					<portRef name="ADR1" instanceRef="Lut-U151_0"/>
					<portRef name="ADR1" instanceRef="Lut-U137_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U129_0"/>
					<portRef name="ADR1" instanceRef="Lut-U134_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U116_1"/>
					<portRef name="ADR1" instanceRef="Lut-U157_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U146_0"/>
				</net>
				<net name="net_Lut-U178_0_0">
					<portRef name="O" instanceRef="Lut-U178_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U105_0"/>
					<portRef name="ADR0" instanceRef="Lut-U120_0"/>
					<portRef name="ADR2" instanceRef="Lut-U117_0"/>
					<portRef name="ADR0" instanceRef="Lut-U101_0"/>
					<portRef name="ADR1" instanceRef="Lut-U143_0"/>
					<portRef name="ADR2" instanceRef="Lut-U151_0"/>
					<portRef name="ADR0" instanceRef="Lut-U111_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U115_0"/>
					<portRef name="ADR3" instanceRef="Lut-U129_0"/>
					<portRef name="ADR2" instanceRef="Lut-U157_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U146_0"/>
				</net>
				<net name="net_y_reg[0]">
					<portRef name="Q" instanceRef="y_reg[0]"/>
					<portRef name="ADR2" instanceRef="Lut-U105_0"/>
					<portRef name="ADR2" instanceRef="Lut-U143_0"/>
					<portRef name="ADR1" instanceRef="Lut-U150_0_1"/>
					<portRef name="ADR2" instanceRef="Lut-U146_0"/>
					<portRef name="ADR1" instanceRef="Lut-U165_0_1"/>
					<portRef name="ADR2" instanceRef="Lut-U160_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[0]"/>
				</net>
				<net name="net_x_reg[1]">
					<portRef name="Q" instanceRef="x_reg[1]"/>
					<portRef name="ADR1" instanceRef="Lut-U120_0"/>
					<portRef name="ADR2" instanceRef="Lut-U115_0"/>
					<portRef name="ADR2" instanceRef="Lut-U130_0_2"/>
					<portRef name="ADR2" instanceRef="Lut-U116_1"/>
					<portRef name="ADR0" instanceRef="Lut-U182_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[7]"/>
				</net>
				<net name="net_x_reg[0]">
					<portRef name="Q" instanceRef="x_reg[0]"/>
					<portRef name="ADR2" instanceRef="Lut-U120_0"/>
					<portRef name="ADR3" instanceRef="Lut-U117_0"/>
					<portRef name="ADR3" instanceRef="Lut-U115_0"/>
					<portRef name="ADR0" instanceRef="Lut-U130_0_2"/>
					<portRef name="ADR3" instanceRef="Lut-U116_1"/>
					<portRef name="ADR0" instanceRef="Lut-U179_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[6]"/>
				</net>
				<net name="net_Lut-U137_0_0">
					<portRef name="O" instanceRef="Lut-U137_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U120_0"/>
					<portRef name="ADR3" instanceRef="Lut-U101_0"/>
					<portRef name="ADR0" instanceRef="Lut-U115_0"/>
				</net>
				<net name="net_Lut-U111_0_0">
					<portRef name="O" instanceRef="Lut-U111_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U111_0"/>
				</net>
				<net name="net_Lut-U115_0">
					<portRef name="O" instanceRef="Lut-U115_0"/>
					<portRef name="ADR1" instanceRef="Lut-U111_0"/>
				</net>
				<net name="net_x_reg[3]">
					<portRef name="Q" instanceRef="x_reg[3]"/>
					<portRef name="ADR2" instanceRef="Lut-U111_0"/>
					<portRef name="ADR1" instanceRef="Lut-U111_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U130_0_2"/>
					<portRef name="A" instanceRef="Inv-cs_o[0]"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[9]"/>
					<portRef name="I" instanceRef="Buf-pad-cs_o[1]"/>
				</net>
				<net name="net_Lut-U128_0">
					<portRef name="O" instanceRef="Lut-U128_0"/>
					<portRef name="ADR0" instanceRef="Lut-U128_1"/>
				</net>
				<net name="net_Lut-U129_0">
					<portRef name="O" instanceRef="Lut-U129_0"/>
					<portRef name="ADR1" instanceRef="Lut-U128_1"/>
					<portRef name="ADR1" instanceRef="Lut-U109_1"/>
				</net>
				<net name="net_Lut-U130_0_2">
					<portRef name="O" instanceRef="Lut-U130_0_2"/>
					<portRef name="ADR2" instanceRef="Lut-U128_1"/>
					<portRef name="ADR2" instanceRef="Lut-U109_1"/>
					<portRef name="ADR3" instanceRef="Lut-U126_0_0"/>
				</net>
				<net name="net_Lut-U181_0_0">
					<portRef name="O" instanceRef="Lut-U181_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U123_0"/>
					<portRef name="ADR3" instanceRef="Lut-U180_0"/>
				</net>
				<net name="net_Lut-U126_0_0">
					<portRef name="O" instanceRef="Lut-U126_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U123_0"/>
				</net>
				<net name="net_Lut-U134_0_0">
					<portRef name="O" instanceRef="Lut-U134_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U123_0"/>
					<portRef name="ADR3" instanceRef="Lut-U128_0"/>
					<portRef name="ADR0" instanceRef="Lut-U109_0"/>
				</net>
				<net name="net_state_reg[1]">
					<portRef name="Q" instanceRef="state_reg[1]"/>
					<portRef name="ADR3" instanceRef="Lut-U123_0"/>
					<portRef name="ADR0" instanceRef="Lut-U178_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U128_0"/>
					<portRef name="ADR2" instanceRef="Lut-U181_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U126_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U109_0"/>
					<portRef name="ADR0" instanceRef="Lut-U190_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U188_1"/>
					<portRef name="ADR1" instanceRef="Lut-U188_2_0"/>
					<portRef name="ADR2" instanceRef="Lut-U174_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U177_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U107_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U193_0_1"/>
					<portRef name="ADR0" instanceRef="Lut-U191_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U135_0"/>
					<portRef name="ADR1" instanceRef="Lut-U196_0_1"/>
				</net>
				<net name="net_Lut-U109_0">
					<portRef name="O" instanceRef="Lut-U109_0"/>
					<portRef name="ADR0" instanceRef="Lut-U109_1"/>
				</net>
				<net name="net_Lut-U138_1">
					<portRef name="O" instanceRef="Lut-U138_1"/>
					<portRef name="ADR0" instanceRef="Lut-U117_0"/>
					<portRef name="ADR0" instanceRef="Lut-U137_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U129_0"/>
					<portRef name="ADR0" instanceRef="Lut-U134_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U116_1"/>
				</net>
				<net name="net_Lut-U116_1">
					<portRef name="O" instanceRef="Lut-U116_1"/>
					<portRef name="ADR1" instanceRef="Lut-U101_0"/>
					<portRef name="ADR3" instanceRef="Lut-U111_0_0"/>
				</net>
				<net name="net_x_reg[2]">
					<portRef name="Q" instanceRef="x_reg[2]"/>
					<portRef name="ADR2" instanceRef="Lut-U101_0"/>
					<portRef name="ADR2" instanceRef="Lut-U111_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U130_0_2"/>
					<portRef name="ADR0" instanceRef="Lut-U184_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[8]"/>
				</net>
				<net name="net_Lut-U184_0_0">
					<portRef name="O" instanceRef="Lut-U184_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U184_0"/>
				</net>
				<net name="net_Lut-U190_0_0">
					<portRef name="O" instanceRef="Lut-U190_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U184_0"/>
					<portRef name="ADR2" instanceRef="Lut-U182_0"/>
				</net>
				<net name="net_Lut-U188_1">
					<portRef name="O" instanceRef="Lut-U188_1"/>
					<portRef name="ADR3" instanceRef="Lut-U184_0"/>
					<portRef name="ADR3" instanceRef="Lut-U182_0"/>
				</net>
				<net name="net_Lut-U179_0_0">
					<portRef name="O" instanceRef="Lut-U179_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U179_0"/>
				</net>
				<net name="net_Lut-U188_0">
					<portRef name="O" instanceRef="Lut-U188_0"/>
					<portRef name="ADR1" instanceRef="Lut-U179_0"/>
					<portRef name="ADR1" instanceRef="Lut-U173_0"/>
					<portRef name="ADR1" instanceRef="Lut-U170_0"/>
					<portRef name="ADR1" instanceRef="Lut-U169_0"/>
					<portRef name="ADR1" instanceRef="Lut-U168_0"/>
					<portRef name="ADR1" instanceRef="Lut-U175_0"/>
					<portRef name="ADR1" instanceRef="Lut-U180_0"/>
					<portRef name="ADR0" instanceRef="Lut-U188_1"/>
				</net>
				<net name="net_Lut-U188_2_0">
					<portRef name="O" instanceRef="Lut-U188_2_0"/>
					<portRef name="ADR2" instanceRef="Lut-U179_0"/>
					<portRef name="ADR2" instanceRef="Lut-U173_0"/>
					<portRef name="ADR2" instanceRef="Lut-U170_0"/>
					<portRef name="ADR2" instanceRef="Lut-U169_0"/>
					<portRef name="ADR2" instanceRef="Lut-U168_0"/>
					<portRef name="ADR2" instanceRef="Lut-U175_0"/>
					<portRef name="ADR2" instanceRef="Lut-U180_0"/>
				</net>
				<net name="net_Lut-U174_0_0">
					<portRef name="O" instanceRef="Lut-U174_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U173_0"/>
				</net>
				<net name="net_state_reg[0]">
					<portRef name="Q" instanceRef="state_reg[0]"/>
					<portRef name="ADR3" instanceRef="Lut-U170_0"/>
					<portRef name="ADR3" instanceRef="Lut-U169_0"/>
					<portRef name="ADR3" instanceRef="Lut-U168_0"/>
					<portRef name="ADR1" instanceRef="Lut-U178_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U128_0"/>
					<portRef name="ADR0" instanceRef="Lut-U181_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U126_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U109_0"/>
					<portRef name="ADR1" instanceRef="Lut-U190_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U174_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U177_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U107_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U193_0_1"/>
					<portRef name="ADR1" instanceRef="Lut-U191_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U135_0"/>
					<portRef name="ADR2" instanceRef="Lut-U196_0_1"/>
				</net>
				<net name="net_Lut-U177_0_0">
					<portRef name="O" instanceRef="Lut-U177_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U175_0"/>
				</net>
				<net name="net_Lut-U108_0_0">
					<portRef name="O" instanceRef="Lut-U108_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U106_0"/>
				</net>
				<net name="net_y_reg[5]">
					<portRef name="Q" instanceRef="y_reg[5]"/>
					<portRef name="ADR1" instanceRef="Lut-U106_0"/>
					<portRef name="ADR1" instanceRef="Lut-U139_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[5]"/>
				</net>
				<net name="net_Lut-U107_0_0">
					<portRef name="O" instanceRef="Lut-U107_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U106_0"/>
				</net>
				<net name="net_Lut-U157_0_0">
					<portRef name="O" instanceRef="Lut-U157_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U106_0"/>
					<portRef name="ADR3" instanceRef="Lut-U156_0"/>
				</net>
				<net name="net_y_reg[1]">
					<portRef name="Q" instanceRef="y_reg[1]"/>
					<portRef name="ADR3" instanceRef="Lut-U143_0"/>
					<portRef name="ADR0" instanceRef="Lut-U150_0_1"/>
					<portRef name="ADR0" instanceRef="Lut-U146_0"/>
					<portRef name="ADR0" instanceRef="Lut-U165_0_1"/>
					<portRef name="ADR1" instanceRef="Lut-U160_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[1]"/>
				</net>
				<net name="net_Lut-U150_0_1">
					<portRef name="O" instanceRef="Lut-U150_0_1"/>
					<portRef name="ADR0" instanceRef="Lut-U145_0"/>
				</net>
				<net name="net_y_reg[2]">
					<portRef name="Q" instanceRef="y_reg[2]"/>
					<portRef name="ADR1" instanceRef="Lut-U145_0"/>
					<portRef name="ADR2" instanceRef="Lut-U165_0_1"/>
					<portRef name="ADR3" instanceRef="Lut-U160_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[2]"/>
				</net>
				<net name="net_Lut-U146_0">
					<portRef name="O" instanceRef="Lut-U146_0"/>
					<portRef name="ADR2" instanceRef="Lut-U145_0"/>
				</net>
				<net name="net_Lut-U165_0_1">
					<portRef name="O" instanceRef="Lut-U165_0_1"/>
					<portRef name="ADR0" instanceRef="Lut-U151_0"/>
					<portRef name="ADR3" instanceRef="Lut-U138_1"/>
					<portRef name="ADR0" instanceRef="Lut-U157_0_0"/>
				</net>
				<net name="net_y_reg[3]">
					<portRef name="Q" instanceRef="y_reg[3]"/>
					<portRef name="ADR3" instanceRef="Lut-U151_0"/>
					<portRef name="ADR2" instanceRef="Lut-U138_1"/>
					<portRef name="ADR3" instanceRef="Lut-U157_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U160_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[3]"/>
				</net>
				<net name="net_Lut-U160_0">
					<portRef name="O" instanceRef="Lut-U160_0"/>
					<portRef name="ADR0" instanceRef="Lut-U156_0"/>
					<portRef name="ADR1" instanceRef="Lut-U108_0_0"/>
				</net>
				<net name="net_Lut-U161_0_0">
					<portRef name="O" instanceRef="Lut-U161_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U156_0"/>
					<portRef name="ADR2" instanceRef="Lut-U108_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U150_0_1"/>
				</net>
				<net name="net_y_reg[4]">
					<portRef name="Q" instanceRef="y_reg[4]"/>
					<portRef name="ADR2" instanceRef="Lut-U156_0"/>
					<portRef name="ADR0" instanceRef="Lut-U108_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U107_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U139_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-addr_o[4]"/>
				</net>
				<net name="net_Lut-U182_0_0">
					<portRef name="O" instanceRef="Lut-U182_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U182_0"/>
				</net>
				<net name="net_Lut-U193_0_1">
					<portRef name="O" instanceRef="Lut-U193_0_1"/>
					<portRef name="ADR0" instanceRef="Lut-U163_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U188_0"/>
					<portRef name="ADR0" instanceRef="Lut-U161_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U164_0"/>
				</net>
				<net name="net_state_reg[2]">
					<portRef name="Q" instanceRef="state_reg[2]"/>
					<portRef name="ADR1" instanceRef="Lut-U163_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U178_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U128_0"/>
					<portRef name="ADR1" instanceRef="Lut-U181_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U126_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U109_0"/>
					<portRef name="ADR2" instanceRef="Lut-U190_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U188_1"/>
					<portRef name="ADR1" instanceRef="Lut-U188_0"/>
					<portRef name="ADR0" instanceRef="Lut-U188_2_0"/>
					<portRef name="ADR1" instanceRef="Lut-U174_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U177_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U107_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U161_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U135_0"/>
					<portRef name="ADR1" instanceRef="Lut-U164_0"/>
					<portRef name="ADR0" instanceRef="Lut-U196_0_1"/>
					<portRef name="I" instanceRef="Buf-pad-rw_o"/>
				</net>
				<net name="net_en_o_reg">
					<portRef name="Q" instanceRef="en_o_reg"/>
					<portRef name="ADR2" instanceRef="Lut-U163_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U188_1"/>
					<portRef name="ADR2" instanceRef="Lut-U188_0"/>
					<portRef name="ADR2" instanceRef="Lut-U188_2_0"/>
					<portRef name="ADR3" instanceRef="Lut-U177_0_0"/>
					<portRef name="ADR2" instanceRef="Lut-U161_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U135_0"/>
					<portRef name="ADR2" instanceRef="Lut-U164_0"/>
					<portRef name="ADR3" instanceRef="Lut-U196_0_1"/>
					<portRef name="ADR0" instanceRef="Q_en_o_regInvLut"/>
					<portRef name="I" instanceRef="Buf-pad-en_o"/>
				</net>
				<net name="net_Lut-U191_0_0">
					<portRef name="O" instanceRef="Lut-U191_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U163_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U188_0"/>
					<portRef name="ADR3" instanceRef="Lut-U161_0_0"/>
					<portRef name="ADR3" instanceRef="Lut-U164_0"/>
				</net>
				<net name="net_Lut-U135_0">
					<portRef name="O" instanceRef="Lut-U135_0"/>
					<portRef name="ADR2" instanceRef="Lut-U129_0"/>
					<portRef name="ADR2" instanceRef="Lut-U134_0_0"/>
				</net>
				<net name="net_Lut-U139_0_0">
					<portRef name="O" instanceRef="Lut-U139_0_0"/>
					<portRef name="ADR0" instanceRef="Lut-U138_1"/>
				</net>
				<net name="net_Lut-U164_0">
					<portRef name="O" instanceRef="Lut-U164_0"/>
					<portRef name="ADR1" instanceRef="Lut-U138_1"/>
				</net>
				<net name="net_Lut-U196_0_1">
					<portRef name="O" instanceRef="Lut-U196_0_1"/>
					<portRef name="ADR1" instanceRef="Lut-U184_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U179_0_0"/>
					<portRef name="ADR1" instanceRef="Lut-U182_0_0"/>
				</net>
				<net name="net_start_history_reg">
					<portRef name="Q" instanceRef="start_history_reg"/>
					<portRef name="ADR0" instanceRef="Lut-U193_0_1"/>
				</net>
				<net name="net_Buf-pad-start_i">
					<portRef name="O" instanceRef="Buf-pad-start_i"/>
					<portRef name="ADR3" instanceRef="Lut-U193_0_1"/>
					<portRef name="D" instanceRef="start_history_reg"/>
				</net>
				<net name="net_Lut-U201_0">
					<portRef name="O" instanceRef="Lut-U201_0"/>
					<portRef name="A" instanceRef="Inv-db_o[5]"/>
				</net>
				<net name="net_Lut-U204_0">
					<portRef name="O" instanceRef="Lut-U204_0"/>
					<portRef name="A" instanceRef="Inv-db_o[2]"/>
				</net>
				<net name="net_Lut-U205_0">
					<portRef name="O" instanceRef="Lut-U205_0"/>
					<portRef name="A" instanceRef="Inv-db_o[1]"/>
				</net>
				<net name="net_VCC">
					<portRef name="LOGIC_1_PIN" instanceRef="VCC"/>
					<portRef name="ADR1" instanceRef="Q_en_o_regInvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U105_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U120_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U111_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U128_1InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U123_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U109_1InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U117_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U101_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U184_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U179_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U173_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U170_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U169_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U168_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U175_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U106_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U143_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U145_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U151_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U180_0InvLut"/>
					<portRef name="ADR1" instanceRef="Lut-U182_0InvLut"/>
				</net>
				<net name="net_Lut-U105_0">
					<portRef name="O" instanceRef="Lut-U105_0"/>
					<portRef name="ADR0" instanceRef="Lut-U105_0InvLut"/>
				</net>
				<net name="net_Lut-U120_0">
					<portRef name="O" instanceRef="Lut-U120_0"/>
					<portRef name="ADR0" instanceRef="Lut-U120_0InvLut"/>
				</net>
				<net name="net_Lut-U111_0">
					<portRef name="O" instanceRef="Lut-U111_0"/>
					<portRef name="ADR0" instanceRef="Lut-U111_0InvLut"/>
				</net>
				<net name="net_Lut-U128_1">
					<portRef name="O" instanceRef="Lut-U128_1"/>
					<portRef name="ADR0" instanceRef="Lut-U128_1InvLut"/>
				</net>
				<net name="net_Lut-U123_0">
					<portRef name="O" instanceRef="Lut-U123_0"/>
					<portRef name="ADR0" instanceRef="Lut-U123_0InvLut"/>
				</net>
				<net name="net_Lut-U109_1">
					<portRef name="O" instanceRef="Lut-U109_1"/>
					<portRef name="ADR0" instanceRef="Lut-U109_1InvLut"/>
				</net>
				<net name="net_Lut-U117_0">
					<portRef name="O" instanceRef="Lut-U117_0"/>
					<portRef name="ADR0" instanceRef="Lut-U117_0InvLut"/>
				</net>
				<net name="net_Lut-U101_0">
					<portRef name="O" instanceRef="Lut-U101_0"/>
					<portRef name="ADR0" instanceRef="Lut-U101_0InvLut"/>
				</net>
				<net name="net_Lut-U184_0">
					<portRef name="O" instanceRef="Lut-U184_0"/>
					<portRef name="ADR0" instanceRef="Lut-U184_0InvLut"/>
				</net>
				<net name="net_Lut-U179_0">
					<portRef name="O" instanceRef="Lut-U179_0"/>
					<portRef name="ADR0" instanceRef="Lut-U179_0InvLut"/>
				</net>
				<net name="net_Lut-U173_0">
					<portRef name="O" instanceRef="Lut-U173_0"/>
					<portRef name="ADR0" instanceRef="Lut-U173_0InvLut"/>
				</net>
				<net name="net_Lut-U170_0">
					<portRef name="O" instanceRef="Lut-U170_0"/>
					<portRef name="ADR0" instanceRef="Lut-U170_0InvLut"/>
				</net>
				<net name="net_Lut-U169_0">
					<portRef name="O" instanceRef="Lut-U169_0"/>
					<portRef name="ADR0" instanceRef="Lut-U169_0InvLut"/>
				</net>
				<net name="net_Lut-U168_0">
					<portRef name="O" instanceRef="Lut-U168_0"/>
					<portRef name="ADR0" instanceRef="Lut-U168_0InvLut"/>
				</net>
				<net name="net_Lut-U175_0">
					<portRef name="O" instanceRef="Lut-U175_0"/>
					<portRef name="ADR0" instanceRef="Lut-U175_0InvLut"/>
				</net>
				<net name="net_Lut-U106_0">
					<portRef name="O" instanceRef="Lut-U106_0"/>
					<portRef name="ADR0" instanceRef="Lut-U106_0InvLut"/>
				</net>
				<net name="net_Lut-U143_0">
					<portRef name="O" instanceRef="Lut-U143_0"/>
					<portRef name="ADR0" instanceRef="Lut-U143_0InvLut"/>
				</net>
				<net name="net_Lut-U145_0">
					<portRef name="O" instanceRef="Lut-U145_0"/>
					<portRef name="ADR0" instanceRef="Lut-U145_0InvLut"/>
				</net>
				<net name="net_Lut-U151_0">
					<portRef name="O" instanceRef="Lut-U151_0"/>
					<portRef name="ADR0" instanceRef="Lut-U151_0InvLut"/>
				</net>
				<net name="net_Lut-U180_0">
					<portRef name="O" instanceRef="Lut-U180_0"/>
					<portRef name="ADR0" instanceRef="Lut-U180_0InvLut"/>
				</net>
				<net name="net_Lut-U182_0">
					<portRef name="O" instanceRef="Lut-U182_0"/>
					<portRef name="ADR0" instanceRef="Lut-U182_0InvLut"/>
				</net>
				<net name="net_Buf-pad-clk">
					<portRef name="O" instanceRef="Buf-pad-clk"/>
					<portRef name="I" instanceRef="IBuf-clkpad-clk"/>
				</net>
				<net name="net_Lut-U199_0_0">
					<portRef name="O" instanceRef="Lut-U199_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[7]"/>
				</net>
				<net name="net_Lut-U200_0_0">
					<portRef name="O" instanceRef="Lut-U200_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[6]"/>
				</net>
				<net name="net_Inv-db_o[5]">
					<portRef name="Y" instanceRef="Inv-db_o[5]"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[5]"/>
				</net>
				<net name="net_Lut-U202_0_0">
					<portRef name="O" instanceRef="Lut-U202_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[4]"/>
				</net>
				<net name="net_Lut-U203_0_0">
					<portRef name="O" instanceRef="Lut-U203_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[3]"/>
				</net>
				<net name="net_Inv-db_o[2]">
					<portRef name="Y" instanceRef="Inv-db_o[2]"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[2]"/>
				</net>
				<net name="net_Inv-db_o[1]">
					<portRef name="Y" instanceRef="Inv-db_o[1]"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[1]"/>
				</net>
				<net name="net_Lut-U206_0_0">
					<portRef name="O" instanceRef="Lut-U206_0_0"/>
					<portRef name="I" instanceRef="Buf-pad-db_o[0]"/>
				</net>
				<net name="net_Inv-cs_o[0]">
					<portRef name="Y" instanceRef="Inv-cs_o[0]"/>
					<portRef name="I" instanceRef="Buf-pad-cs_o[0]"/>
				</net>
				<net name="net_rst_o_reg">
					<portRef name="Q" instanceRef="rst_o_reg"/>
					<portRef name="I" instanceRef="Buf-pad-rst_o"/>
				</net>
				<net name="net_U100">
					<portRef name="LOGIC_0_PIN" instanceRef="U100"/>
					<portRef name="D" instanceRef="rst_o_reg"/>
				</net>
				<net name="net_IBuf-clkpad-clk" type="clock">
					<portRef name="O" instanceRef="IBuf-clkpad-clk"/>
					<portRef name="CK" instanceRef="rst_o_reg"/>
					<portRef name="CK" instanceRef="en_o_reg"/>
					<portRef name="CK" instanceRef="start_history_reg"/>
					<portRef name="CK" instanceRef="y_reg[0]"/>
					<portRef name="CK" instanceRef="x_reg[1]"/>
					<portRef name="CK" instanceRef="x_reg[3]"/>
					<portRef name="CK" instanceRef="state_reg[0]"/>
					<portRef name="CK" instanceRef="state_reg[1]"/>
					<portRef name="CK" instanceRef="state_reg[2]"/>
					<portRef name="CK" instanceRef="x_reg[0]"/>
					<portRef name="CK" instanceRef="x_reg[2]"/>
					<portRef name="CK" instanceRef="ins_reg[2]"/>
					<portRef name="CK" instanceRef="ins_reg[0]"/>
					<portRef name="CK" instanceRef="ins_reg[7]"/>
					<portRef name="CK" instanceRef="ins_reg[5]"/>
					<portRef name="CK" instanceRef="ins_reg[4]"/>
					<portRef name="CK" instanceRef="ins_reg[3]"/>
					<portRef name="CK" instanceRef="dori_o_reg"/>
					<portRef name="CK" instanceRef="y_reg[5]"/>
					<portRef name="CK" instanceRef="y_reg[1]"/>
					<portRef name="CK" instanceRef="y_reg[2]"/>
					<portRef name="CK" instanceRef="y_reg[3]"/>
					<portRef name="CK" instanceRef="y_reg[4]"/>
					<portRef name="CK" instanceRef="ins_reg[6]"/>
					<portRef name="CK" instanceRef="ins_reg[1]"/>
				</net>
				<net name="net_Buf-pad-rstn" type="reset">
					<portRef name="O" instanceRef="Buf-pad-rstn"/>
					<portRef name="SN" instanceRef="rst_o_reg"/>
					<portRef name="RN" instanceRef="en_o_reg"/>
					<portRef name="RN" instanceRef="start_history_reg"/>
					<portRef name="RN" instanceRef="y_reg[0]"/>
					<portRef name="RN" instanceRef="x_reg[1]"/>
					<portRef name="RN" instanceRef="x_reg[3]"/>
					<portRef name="SN" instanceRef="state_reg[0]"/>
					<portRef name="RN" instanceRef="state_reg[1]"/>
					<portRef name="SN" instanceRef="state_reg[2]"/>
					<portRef name="RN" instanceRef="x_reg[0]"/>
					<portRef name="RN" instanceRef="x_reg[2]"/>
					<portRef name="RN" instanceRef="ins_reg[2]"/>
					<portRef name="RN" instanceRef="ins_reg[0]"/>
					<portRef name="RN" instanceRef="ins_reg[7]"/>
					<portRef name="RN" instanceRef="ins_reg[5]"/>
					<portRef name="RN" instanceRef="ins_reg[4]"/>
					<portRef name="RN" instanceRef="ins_reg[3]"/>
					<portRef name="RN" instanceRef="dori_o_reg"/>
					<portRef name="RN" instanceRef="y_reg[5]"/>
					<portRef name="RN" instanceRef="y_reg[1]"/>
					<portRef name="RN" instanceRef="y_reg[2]"/>
					<portRef name="RN" instanceRef="y_reg[3]"/>
					<portRef name="RN" instanceRef="y_reg[4]"/>
					<portRef name="RN" instanceRef="ins_reg[6]"/>
					<portRef name="RN" instanceRef="ins_reg[1]"/>
				</net>
				<net name="net_Q_en_o_regInvLut">
					<portRef name="O" instanceRef="Q_en_o_regInvLut"/>
					<portRef name="D" instanceRef="en_o_reg"/>
				</net>
				<net name="net_Lut-U105_0InvLut">
					<portRef name="O" instanceRef="Lut-U105_0InvLut"/>
					<portRef name="D" instanceRef="y_reg[0]"/>
				</net>
				<net name="net_Lut-U120_0InvLut">
					<portRef name="O" instanceRef="Lut-U120_0InvLut"/>
					<portRef name="D" instanceRef="x_reg[1]"/>
				</net>
				<net name="net_Lut-U111_0InvLut">
					<portRef name="O" instanceRef="Lut-U111_0InvLut"/>
					<portRef name="D" instanceRef="x_reg[3]"/>
				</net>
				<net name="net_Lut-U128_1InvLut">
					<portRef name="O" instanceRef="Lut-U128_1InvLut"/>
					<portRef name="D" instanceRef="state_reg[0]"/>
				</net>
				<net name="net_Lut-U123_0InvLut">
					<portRef name="O" instanceRef="Lut-U123_0InvLut"/>
					<portRef name="D" instanceRef="state_reg[1]"/>
				</net>
				<net name="net_Lut-U109_1InvLut">
					<portRef name="O" instanceRef="Lut-U109_1InvLut"/>
					<portRef name="D" instanceRef="state_reg[2]"/>
				</net>
				<net name="net_Lut-U117_0InvLut">
					<portRef name="O" instanceRef="Lut-U117_0InvLut"/>
					<portRef name="D" instanceRef="x_reg[0]"/>
				</net>
				<net name="net_Lut-U101_0InvLut">
					<portRef name="O" instanceRef="Lut-U101_0InvLut"/>
					<portRef name="D" instanceRef="x_reg[2]"/>
				</net>
				<net name="net_Lut-U184_0InvLut">
					<portRef name="O" instanceRef="Lut-U184_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[2]"/>
				</net>
				<net name="net_Lut-U179_0InvLut">
					<portRef name="O" instanceRef="Lut-U179_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[0]"/>
				</net>
				<net name="net_Lut-U173_0InvLut">
					<portRef name="O" instanceRef="Lut-U173_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[7]"/>
				</net>
				<net name="net_Lut-U170_0InvLut">
					<portRef name="O" instanceRef="Lut-U170_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[5]"/>
				</net>
				<net name="net_Lut-U169_0InvLut">
					<portRef name="O" instanceRef="Lut-U169_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[4]"/>
				</net>
				<net name="net_Lut-U168_0InvLut">
					<portRef name="O" instanceRef="Lut-U168_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[3]"/>
				</net>
				<net name="net_Lut-U175_0InvLut">
					<portRef name="O" instanceRef="Lut-U175_0InvLut"/>
					<portRef name="D" instanceRef="dori_o_reg"/>
				</net>
				<net name="net_Lut-U106_0InvLut">
					<portRef name="O" instanceRef="Lut-U106_0InvLut"/>
					<portRef name="D" instanceRef="y_reg[5]"/>
				</net>
				<net name="net_Lut-U143_0InvLut">
					<portRef name="O" instanceRef="Lut-U143_0InvLut"/>
					<portRef name="D" instanceRef="y_reg[1]"/>
				</net>
				<net name="net_Lut-U145_0InvLut">
					<portRef name="O" instanceRef="Lut-U145_0InvLut"/>
					<portRef name="D" instanceRef="y_reg[2]"/>
				</net>
				<net name="net_Lut-U151_0InvLut">
					<portRef name="O" instanceRef="Lut-U151_0InvLut"/>
					<portRef name="D" instanceRef="y_reg[3]"/>
				</net>
				<net name="net_Lut-U156_0">
					<portRef name="O" instanceRef="Lut-U156_0"/>
					<portRef name="D" instanceRef="y_reg[4]"/>
				</net>
				<net name="net_Lut-U180_0InvLut">
					<portRef name="O" instanceRef="Lut-U180_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[6]"/>
				</net>
				<net name="net_Lut-U182_0InvLut">
					<portRef name="O" instanceRef="Lut-U182_0InvLut"/>
					<portRef name="D" instanceRef="ins_reg[1]"/>
				</net>
				<net name="addr_o[9]">
					<portRef name="PAD" instanceRef="addr_o[9]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[9]"/>
					<portRef name="addr_o[9]"/>
				</net>
				<net name="addr_o[8]">
					<portRef name="PAD" instanceRef="addr_o[8]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[8]"/>
					<portRef name="addr_o[8]"/>
				</net>
				<net name="addr_o[7]">
					<portRef name="PAD" instanceRef="addr_o[7]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[7]"/>
					<portRef name="addr_o[7]"/>
				</net>
				<net name="addr_o[6]">
					<portRef name="PAD" instanceRef="addr_o[6]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[6]"/>
					<portRef name="addr_o[6]"/>
				</net>
				<net name="addr_o[5]">
					<portRef name="PAD" instanceRef="addr_o[5]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[5]"/>
					<portRef name="addr_o[5]"/>
				</net>
				<net name="addr_o[4]">
					<portRef name="PAD" instanceRef="addr_o[4]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[4]"/>
					<portRef name="addr_o[4]"/>
				</net>
				<net name="addr_o[3]">
					<portRef name="PAD" instanceRef="addr_o[3]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[3]"/>
					<portRef name="addr_o[3]"/>
				</net>
				<net name="addr_o[2]">
					<portRef name="PAD" instanceRef="addr_o[2]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[2]"/>
					<portRef name="addr_o[2]"/>
				</net>
				<net name="addr_o[1]">
					<portRef name="PAD" instanceRef="addr_o[1]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[1]"/>
					<portRef name="addr_o[1]"/>
				</net>
				<net name="addr_o[0]">
					<portRef name="PAD" instanceRef="addr_o[0]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-addr_o[0]"/>
					<portRef name="addr_o[0]"/>
				</net>
				<net name="db_o[7]">
					<portRef name="PAD" instanceRef="db_o[7]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[7]"/>
					<portRef name="db_o[7]"/>
				</net>
				<net name="db_o[6]">
					<portRef name="PAD" instanceRef="db_o[6]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[6]"/>
					<portRef name="db_o[6]"/>
				</net>
				<net name="db_o[5]">
					<portRef name="PAD" instanceRef="db_o[5]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[5]"/>
					<portRef name="db_o[5]"/>
				</net>
				<net name="db_o[4]">
					<portRef name="PAD" instanceRef="db_o[4]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[4]"/>
					<portRef name="db_o[4]"/>
				</net>
				<net name="db_o[3]">
					<portRef name="PAD" instanceRef="db_o[3]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[3]"/>
					<portRef name="db_o[3]"/>
				</net>
				<net name="db_o[2]">
					<portRef name="PAD" instanceRef="db_o[2]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[2]"/>
					<portRef name="db_o[2]"/>
				</net>
				<net name="db_o[1]">
					<portRef name="PAD" instanceRef="db_o[1]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[1]"/>
					<portRef name="db_o[1]"/>
				</net>
				<net name="db_o[0]">
					<portRef name="PAD" instanceRef="db_o[0]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-db_o[0]"/>
					<portRef name="db_o[0]"/>
				</net>
				<net name="cs_o[1]">
					<portRef name="PAD" instanceRef="cs_o[1]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-cs_o[1]"/>
					<portRef name="cs_o[1]"/>
				</net>
				<net name="cs_o[0]">
					<portRef name="PAD" instanceRef="cs_o[0]_opad"/>
					<portRef name="O" instanceRef="Buf-pad-cs_o[0]"/>
					<portRef name="cs_o[0]"/>
				</net>
				<net name="dori_o">
					<portRef name="PAD" instanceRef="dori_o_opad"/>
					<portRef name="O" instanceRef="Buf-pad-dori_o"/>
					<portRef name="dori_o"/>
				</net>
				<net name="en_o">
					<portRef name="PAD" instanceRef="en_o_opad"/>
					<portRef name="O" instanceRef="Buf-pad-en_o"/>
					<portRef name="en_o"/>
				</net>
				<net name="rw_o">
					<portRef name="PAD" instanceRef="rw_o_opad"/>
					<portRef name="O" instanceRef="Buf-pad-rw_o"/>
					<portRef name="rw_o"/>
				</net>
				<net name="rst_o">
					<portRef name="PAD" instanceRef="rst_o_opad"/>
					<portRef name="O" instanceRef="Buf-pad-rst_o"/>
					<portRef name="rst_o"/>
				</net>
			</contents>
		</module>
	</library>
	<topModule name="Driver" libraryRef="work_lib"/>
</design>

