#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ecb5c5e520 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001ecb5cdef20_0 .net "PC", 31 0, v000001ecb5cd5760_0;  1 drivers
v000001ecb5cdefc0_0 .var "clk", 0 0;
v000001ecb5cdf240_0 .net "clkout", 0 0, L_000001ecb5c5be80;  1 drivers
v000001ecb5cdf2e0_0 .net "cycles_consumed", 31 0, v000001ecb5cdda80_0;  1 drivers
v000001ecb5cdf380_0 .net "regs0", 31 0, L_000001ecb5d3f8c0;  1 drivers
v000001ecb5cdf880_0 .net "regs1", 31 0, L_000001ecb5d3ed60;  1 drivers
v000001ecb5cdfd80_0 .net "regs2", 31 0, L_000001ecb5d3f0e0;  1 drivers
v000001ecb5cdfec0_0 .net "regs3", 31 0, L_000001ecb5d3f1c0;  1 drivers
v000001ecb5ce0000_0 .net "regs4", 31 0, L_000001ecb5d3fa80;  1 drivers
v000001ecb5cdf7e0_0 .net "regs5", 31 0, L_000001ecb5d3f380;  1 drivers
v000001ecb5cdf4c0_0 .var "rst", 0 0;
S_000001ecb5c5e840 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001ecb5c5e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001ecb5c73870 .param/l "RType" 0 4 2, C4<000000>;
P_000001ecb5c738a8 .param/l "add" 0 4 5, C4<100000>;
P_000001ecb5c738e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ecb5c73918 .param/l "addu" 0 4 5, C4<100001>;
P_000001ecb5c73950 .param/l "and_" 0 4 5, C4<100100>;
P_000001ecb5c73988 .param/l "andi" 0 4 8, C4<001100>;
P_000001ecb5c739c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ecb5c739f8 .param/l "bge" 0 4 10, C4<001010>;
P_000001ecb5c73a30 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ecb5c73a68 .param/l "ble" 0 4 10, C4<000111>;
P_000001ecb5c73aa0 .param/l "blt" 0 4 10, C4<000110>;
P_000001ecb5c73ad8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ecb5c73b10 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001ecb5c73b48 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ecb5c73b80 .param/l "j" 0 4 12, C4<000010>;
P_000001ecb5c73bb8 .param/l "jal" 0 4 12, C4<000011>;
P_000001ecb5c73bf0 .param/l "jr" 0 4 6, C4<001000>;
P_000001ecb5c73c28 .param/l "lw" 0 4 8, C4<100011>;
P_000001ecb5c73c60 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ecb5c73c98 .param/l "or_" 0 4 5, C4<100101>;
P_000001ecb5c73cd0 .param/l "ori" 0 4 8, C4<001101>;
P_000001ecb5c73d08 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ecb5c73d40 .param/l "sll" 0 4 6, C4<000000>;
P_000001ecb5c73d78 .param/l "slt" 0 4 5, C4<101010>;
P_000001ecb5c73db0 .param/l "slti" 0 4 8, C4<101010>;
P_000001ecb5c73de8 .param/l "srl" 0 4 6, C4<000010>;
P_000001ecb5c73e20 .param/l "sub" 0 4 5, C4<100010>;
P_000001ecb5c73e58 .param/l "subu" 0 4 5, C4<100011>;
P_000001ecb5c73e90 .param/l "sw" 0 4 8, C4<101011>;
P_000001ecb5c73ec8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ecb5c73f00 .param/l "xori" 0 4 8, C4<001110>;
L_000001ecb5c5b710 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5bcc0 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5be10 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5bd30 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5b7f0 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5ba90 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5c190 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5bda0 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5be80 .functor OR 1, v000001ecb5cdefc0_0, v000001ecb5cc4810_0, C4<0>, C4<0>;
L_000001ecb5d3f850 .functor OR 1, L_000001ecb5d29810, L_000001ecb5d299f0, C4<0>, C4<0>;
L_000001ecb5d3f460 .functor AND 1, L_000001ecb5d29ef0, L_000001ecb5d2a2b0, C4<1>, C4<1>;
L_000001ecb5d3f700 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5d3f4d0 .functor OR 1, L_000001ecb5d2c470, L_000001ecb5d2ba70, C4<0>, C4<0>;
L_000001ecb5d3fb60 .functor OR 1, L_000001ecb5d3f4d0, L_000001ecb5d2c150, C4<0>, C4<0>;
L_000001ecb5d3fbd0 .functor OR 1, L_000001ecb5d2bcf0, L_000001ecb5d2c6f0, C4<0>, C4<0>;
L_000001ecb5d3f930 .functor AND 1, L_000001ecb5d2c650, L_000001ecb5d3fbd0, C4<1>, C4<1>;
L_000001ecb5d3edd0 .functor OR 1, L_000001ecb5d42700, L_000001ecb5d42c00, C4<0>, C4<0>;
L_000001ecb5d3f540 .functor AND 1, L_000001ecb5d2ca10, L_000001ecb5d3edd0, C4<1>, C4<1>;
v000001ecb5cd5a80_0 .net "ALUOp", 3 0, v000001ecb5c4d200_0;  1 drivers
v000001ecb5cd4900_0 .net "ALUResult", 31 0, v000001ecb5cd4ae0_0;  1 drivers
v000001ecb5cd51c0_0 .net "ALUSrc", 0 0, v000001ecb5c39aa0_0;  1 drivers
v000001ecb5cd5b20_0 .net "ALUin2", 31 0, L_000001ecb5d2c790;  1 drivers
v000001ecb5cd4180_0 .net "MemReadEn", 0 0, v000001ecb5c3a360_0;  1 drivers
v000001ecb5cd4540_0 .net "MemWriteEn", 0 0, v000001ecb5cc46d0_0;  1 drivers
v000001ecb5cd5440_0 .net "MemtoReg", 0 0, v000001ecb5cc6110_0;  1 drivers
v000001ecb5cd4860_0 .net "PC", 31 0, v000001ecb5cd5760_0;  alias, 1 drivers
v000001ecb5cd4f40_0 .net "PCPlus1", 31 0, L_000001ecb5d2a530;  1 drivers
v000001ecb5cd5580_0 .net "PCsrc", 1 0, v000001ecb5cd4e00_0;  1 drivers
v000001ecb5cd3e60_0 .net "RegDst", 0 0, v000001ecb5cc61b0_0;  1 drivers
v000001ecb5cd5bc0_0 .net "RegWriteEn", 0 0, v000001ecb5cc62f0_0;  1 drivers
v000001ecb5cd3f00_0 .net "WriteRegister", 4 0, L_000001ecb5d2c5b0;  1 drivers
v000001ecb5cd49a0_0 .net *"_ivl_0", 0 0, L_000001ecb5c5b710;  1 drivers
L_000001ecb5ce0cb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cd3fa0_0 .net/2u *"_ivl_10", 4 0, L_000001ecb5ce0cb0;  1 drivers
L_000001ecb5ce1ac0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cd45e0_0 .net *"_ivl_101", 15 0, L_000001ecb5ce1ac0;  1 drivers
v000001ecb5cd4220_0 .net *"_ivl_102", 31 0, L_000001ecb5d29e50;  1 drivers
L_000001ecb5ce1b08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cd4680_0 .net *"_ivl_105", 25 0, L_000001ecb5ce1b08;  1 drivers
L_000001ecb5ce1b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cd4a40_0 .net/2u *"_ivl_106", 31 0, L_000001ecb5ce1b50;  1 drivers
v000001ecb5cd4b80_0 .net *"_ivl_108", 0 0, L_000001ecb5d29ef0;  1 drivers
L_000001ecb5ce1b98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cd4c20_0 .net/2u *"_ivl_110", 5 0, L_000001ecb5ce1b98;  1 drivers
v000001ecb5cdb2e0_0 .net *"_ivl_112", 0 0, L_000001ecb5d2a2b0;  1 drivers
v000001ecb5cdc140_0 .net *"_ivl_115", 0 0, L_000001ecb5d3f460;  1 drivers
v000001ecb5cdac00_0 .net *"_ivl_116", 47 0, L_000001ecb5d29f90;  1 drivers
L_000001ecb5ce1be0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdaac0_0 .net *"_ivl_119", 15 0, L_000001ecb5ce1be0;  1 drivers
L_000001ecb5ce0cf8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdb380_0 .net/2u *"_ivl_12", 5 0, L_000001ecb5ce0cf8;  1 drivers
v000001ecb5cdbba0_0 .net *"_ivl_120", 47 0, L_000001ecb5d2a030;  1 drivers
L_000001ecb5ce1c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdbc40_0 .net *"_ivl_123", 15 0, L_000001ecb5ce1c28;  1 drivers
v000001ecb5cda520_0 .net *"_ivl_125", 0 0, L_000001ecb5d2a710;  1 drivers
v000001ecb5cda7a0_0 .net *"_ivl_126", 31 0, L_000001ecb5d2a7b0;  1 drivers
v000001ecb5cdc280_0 .net *"_ivl_128", 47 0, L_000001ecb5d2a850;  1 drivers
v000001ecb5cdb100_0 .net *"_ivl_130", 47 0, L_000001ecb5d2b7f0;  1 drivers
v000001ecb5cdb9c0_0 .net *"_ivl_132", 47 0, L_000001ecb5d2c3d0;  1 drivers
v000001ecb5cdc320_0 .net *"_ivl_134", 47 0, L_000001ecb5d2c0b0;  1 drivers
L_000001ecb5ce1c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdaca0_0 .net/2u *"_ivl_138", 1 0, L_000001ecb5ce1c70;  1 drivers
v000001ecb5cdad40_0 .net *"_ivl_14", 0 0, L_000001ecb5cdf9c0;  1 drivers
v000001ecb5cda480_0 .net *"_ivl_140", 0 0, L_000001ecb5d2b750;  1 drivers
L_000001ecb5ce1cb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdc000_0 .net/2u *"_ivl_142", 1 0, L_000001ecb5ce1cb8;  1 drivers
v000001ecb5cda5c0_0 .net *"_ivl_144", 0 0, L_000001ecb5d2c8d0;  1 drivers
L_000001ecb5ce1d00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdae80_0 .net/2u *"_ivl_146", 1 0, L_000001ecb5ce1d00;  1 drivers
v000001ecb5cdb060_0 .net *"_ivl_148", 0 0, L_000001ecb5d2bed0;  1 drivers
L_000001ecb5ce1d48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdaf20_0 .net/2u *"_ivl_150", 31 0, L_000001ecb5ce1d48;  1 drivers
L_000001ecb5ce1d90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cda980_0 .net/2u *"_ivl_152", 31 0, L_000001ecb5ce1d90;  1 drivers
v000001ecb5cdb6a0_0 .net *"_ivl_154", 31 0, L_000001ecb5d2cab0;  1 drivers
v000001ecb5cdbce0_0 .net *"_ivl_156", 31 0, L_000001ecb5d2b890;  1 drivers
L_000001ecb5ce0d40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdc1e0_0 .net/2u *"_ivl_16", 4 0, L_000001ecb5ce0d40;  1 drivers
v000001ecb5cdc0a0_0 .net *"_ivl_160", 0 0, L_000001ecb5d3f700;  1 drivers
L_000001ecb5ce1e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cda660_0 .net/2u *"_ivl_162", 31 0, L_000001ecb5ce1e20;  1 drivers
L_000001ecb5ce1ef8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdade0_0 .net/2u *"_ivl_166", 5 0, L_000001ecb5ce1ef8;  1 drivers
v000001ecb5cdb880_0 .net *"_ivl_168", 0 0, L_000001ecb5d2c470;  1 drivers
L_000001ecb5ce1f40 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ecb5cda700_0 .net/2u *"_ivl_170", 5 0, L_000001ecb5ce1f40;  1 drivers
v000001ecb5cda840_0 .net *"_ivl_172", 0 0, L_000001ecb5d2ba70;  1 drivers
v000001ecb5cda8e0_0 .net *"_ivl_175", 0 0, L_000001ecb5d3f4d0;  1 drivers
L_000001ecb5ce1f88 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdaa20_0 .net/2u *"_ivl_176", 5 0, L_000001ecb5ce1f88;  1 drivers
v000001ecb5cdab60_0 .net *"_ivl_178", 0 0, L_000001ecb5d2c150;  1 drivers
v000001ecb5cdafc0_0 .net *"_ivl_181", 0 0, L_000001ecb5d3fb60;  1 drivers
L_000001ecb5ce1fd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdbec0_0 .net/2u *"_ivl_182", 15 0, L_000001ecb5ce1fd0;  1 drivers
v000001ecb5cdbd80_0 .net *"_ivl_184", 31 0, L_000001ecb5d2bf70;  1 drivers
v000001ecb5cdb1a0_0 .net *"_ivl_187", 0 0, L_000001ecb5d2b6b0;  1 drivers
v000001ecb5cdb240_0 .net *"_ivl_188", 15 0, L_000001ecb5d2c1f0;  1 drivers
v000001ecb5cdb420_0 .net *"_ivl_19", 4 0, L_000001ecb5cdfa60;  1 drivers
v000001ecb5cdb4c0_0 .net *"_ivl_190", 31 0, L_000001ecb5d2c010;  1 drivers
v000001ecb5cdb560_0 .net *"_ivl_194", 31 0, L_000001ecb5d2c330;  1 drivers
L_000001ecb5ce2018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdb740_0 .net *"_ivl_197", 25 0, L_000001ecb5ce2018;  1 drivers
L_000001ecb5ce2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdb600_0 .net/2u *"_ivl_198", 31 0, L_000001ecb5ce2060;  1 drivers
L_000001ecb5ce0c68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdb7e0_0 .net/2u *"_ivl_2", 5 0, L_000001ecb5ce0c68;  1 drivers
v000001ecb5cdb920_0 .net *"_ivl_20", 4 0, L_000001ecb5cdfb00;  1 drivers
v000001ecb5cdba60_0 .net *"_ivl_200", 0 0, L_000001ecb5d2c650;  1 drivers
L_000001ecb5ce20a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdbb00_0 .net/2u *"_ivl_202", 5 0, L_000001ecb5ce20a8;  1 drivers
v000001ecb5cdbf60_0 .net *"_ivl_204", 0 0, L_000001ecb5d2bcf0;  1 drivers
L_000001ecb5ce20f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdbe20_0 .net/2u *"_ivl_206", 5 0, L_000001ecb5ce20f0;  1 drivers
v000001ecb5cde160_0 .net *"_ivl_208", 0 0, L_000001ecb5d2c6f0;  1 drivers
v000001ecb5cddee0_0 .net *"_ivl_211", 0 0, L_000001ecb5d3fbd0;  1 drivers
v000001ecb5cdc860_0 .net *"_ivl_213", 0 0, L_000001ecb5d3f930;  1 drivers
L_000001ecb5ce2138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdd4e0_0 .net/2u *"_ivl_214", 5 0, L_000001ecb5ce2138;  1 drivers
v000001ecb5cddda0_0 .net *"_ivl_216", 0 0, L_000001ecb5d2bbb0;  1 drivers
L_000001ecb5ce2180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdc4a0_0 .net/2u *"_ivl_218", 31 0, L_000001ecb5ce2180;  1 drivers
v000001ecb5cde700_0 .net *"_ivl_220", 31 0, L_000001ecb5d2b610;  1 drivers
v000001ecb5cde660_0 .net *"_ivl_224", 31 0, L_000001ecb5d2c830;  1 drivers
L_000001ecb5ce21c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdcfe0_0 .net *"_ivl_227", 25 0, L_000001ecb5ce21c8;  1 drivers
L_000001ecb5ce2210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdc680_0 .net/2u *"_ivl_228", 31 0, L_000001ecb5ce2210;  1 drivers
v000001ecb5cde0c0_0 .net *"_ivl_230", 0 0, L_000001ecb5d2ca10;  1 drivers
L_000001ecb5ce2258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdc540_0 .net/2u *"_ivl_232", 5 0, L_000001ecb5ce2258;  1 drivers
v000001ecb5cdc7c0_0 .net *"_ivl_234", 0 0, L_000001ecb5d42700;  1 drivers
L_000001ecb5ce22a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdec00_0 .net/2u *"_ivl_236", 5 0, L_000001ecb5ce22a0;  1 drivers
v000001ecb5cdc900_0 .net *"_ivl_238", 0 0, L_000001ecb5d42c00;  1 drivers
v000001ecb5cdd080_0 .net *"_ivl_24", 0 0, L_000001ecb5c5be10;  1 drivers
v000001ecb5cde3e0_0 .net *"_ivl_241", 0 0, L_000001ecb5d3edd0;  1 drivers
v000001ecb5cdc9a0_0 .net *"_ivl_243", 0 0, L_000001ecb5d3f540;  1 drivers
L_000001ecb5ce22e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cde480_0 .net/2u *"_ivl_244", 5 0, L_000001ecb5ce22e8;  1 drivers
v000001ecb5cde5c0_0 .net *"_ivl_246", 0 0, L_000001ecb5d439c0;  1 drivers
v000001ecb5cde8e0_0 .net *"_ivl_248", 31 0, L_000001ecb5d43600;  1 drivers
L_000001ecb5ce0d88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cde7a0_0 .net/2u *"_ivl_26", 4 0, L_000001ecb5ce0d88;  1 drivers
v000001ecb5cdccc0_0 .net *"_ivl_29", 4 0, L_000001ecb5d28e10;  1 drivers
v000001ecb5cdca40_0 .net *"_ivl_32", 0 0, L_000001ecb5c5bd30;  1 drivers
L_000001ecb5ce0dd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cde840_0 .net/2u *"_ivl_34", 4 0, L_000001ecb5ce0dd0;  1 drivers
v000001ecb5cdcf40_0 .net *"_ivl_37", 4 0, L_000001ecb5d2aad0;  1 drivers
v000001ecb5cdcea0_0 .net *"_ivl_40", 0 0, L_000001ecb5c5b7f0;  1 drivers
L_000001ecb5ce0e18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdcae0_0 .net/2u *"_ivl_42", 15 0, L_000001ecb5ce0e18;  1 drivers
v000001ecb5cdcb80_0 .net *"_ivl_45", 15 0, L_000001ecb5d2b1b0;  1 drivers
v000001ecb5cdcc20_0 .net *"_ivl_48", 0 0, L_000001ecb5c5ba90;  1 drivers
v000001ecb5cdc5e0_0 .net *"_ivl_5", 5 0, L_000001ecb5cdf6a0;  1 drivers
L_000001ecb5ce0e60 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdd9e0_0 .net/2u *"_ivl_50", 36 0, L_000001ecb5ce0e60;  1 drivers
L_000001ecb5ce0ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdd120_0 .net/2u *"_ivl_52", 31 0, L_000001ecb5ce0ea8;  1 drivers
v000001ecb5cdd3a0_0 .net *"_ivl_55", 4 0, L_000001ecb5d291d0;  1 drivers
v000001ecb5cde980_0 .net *"_ivl_56", 36 0, L_000001ecb5d2a170;  1 drivers
v000001ecb5cdcd60_0 .net *"_ivl_58", 36 0, L_000001ecb5d2af30;  1 drivers
v000001ecb5cdc720_0 .net *"_ivl_62", 0 0, L_000001ecb5c5c190;  1 drivers
L_000001ecb5ce0ef0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdde40_0 .net/2u *"_ivl_64", 5 0, L_000001ecb5ce0ef0;  1 drivers
v000001ecb5cdea20_0 .net *"_ivl_67", 5 0, L_000001ecb5d2ac10;  1 drivers
v000001ecb5cddf80_0 .net *"_ivl_70", 0 0, L_000001ecb5c5bda0;  1 drivers
L_000001ecb5ce0f38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdd440_0 .net/2u *"_ivl_72", 57 0, L_000001ecb5ce0f38;  1 drivers
L_000001ecb5ce0f80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdce00_0 .net/2u *"_ivl_74", 31 0, L_000001ecb5ce0f80;  1 drivers
v000001ecb5cdd800_0 .net *"_ivl_77", 25 0, L_000001ecb5d2acb0;  1 drivers
v000001ecb5cdd1c0_0 .net *"_ivl_78", 57 0, L_000001ecb5d2a210;  1 drivers
v000001ecb5cdd6c0_0 .net *"_ivl_8", 0 0, L_000001ecb5c5bcc0;  1 drivers
v000001ecb5cdd300_0 .net *"_ivl_80", 57 0, L_000001ecb5d28d70;  1 drivers
L_000001ecb5ce19e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdd260_0 .net/2u *"_ivl_84", 31 0, L_000001ecb5ce19e8;  1 drivers
L_000001ecb5ce1a30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cdd580_0 .net/2u *"_ivl_88", 5 0, L_000001ecb5ce1a30;  1 drivers
v000001ecb5cdd620_0 .net *"_ivl_90", 0 0, L_000001ecb5d29810;  1 drivers
L_000001ecb5ce1a78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cde200_0 .net/2u *"_ivl_92", 5 0, L_000001ecb5ce1a78;  1 drivers
v000001ecb5cde2a0_0 .net *"_ivl_94", 0 0, L_000001ecb5d299f0;  1 drivers
v000001ecb5cdd760_0 .net *"_ivl_97", 0 0, L_000001ecb5d3f850;  1 drivers
v000001ecb5cddbc0_0 .net *"_ivl_98", 47 0, L_000001ecb5d2a5d0;  1 drivers
v000001ecb5cdd8a0_0 .net "adderResult", 31 0, L_000001ecb5d2c510;  1 drivers
v000001ecb5cdd940_0 .net "address", 31 0, L_000001ecb5d28eb0;  1 drivers
v000001ecb5cde020_0 .net "clk", 0 0, L_000001ecb5c5be80;  alias, 1 drivers
v000001ecb5cdda80_0 .var "cycles_consumed", 31 0;
v000001ecb5cddb20_0 .net "excep_flag", 0 0, L_000001ecb5d296d0;  1 drivers
v000001ecb5cddc60_0 .net "extImm", 31 0, L_000001ecb5d2c290;  1 drivers
v000001ecb5cddd00_0 .net "funct", 5 0, L_000001ecb5d2aa30;  1 drivers
v000001ecb5cdeb60_0 .net "hlt", 0 0, v000001ecb5cc4810_0;  1 drivers
v000001ecb5cdeac0_0 .net "imm", 15 0, L_000001ecb5d2b390;  1 drivers
v000001ecb5cde340_0 .net "immediate", 31 0, L_000001ecb5d2bd90;  1 drivers
v000001ecb5cde520_0 .net "input_clk", 0 0, v000001ecb5cdefc0_0;  1 drivers
v000001ecb5cdf420_0 .net "instruction", 31 0, L_000001ecb5d2c970;  1 drivers
v000001ecb5ce0320_0 .net "memoryReadData", 31 0, v000001ecb5cd4040_0;  1 drivers
v000001ecb5cdf1a0_0 .net "nextPC", 31 0, L_000001ecb5d2b570;  1 drivers
v000001ecb5ce0280_0 .net "opcode", 5 0, L_000001ecb5cdfba0;  1 drivers
v000001ecb5cdfce0_0 .net "rd", 4 0, L_000001ecb5d29130;  1 drivers
v000001ecb5ce00a0_0 .net "readData1", 31 0, L_000001ecb5d3ee40;  1 drivers
v000001ecb5cdff60_0 .net "readData1_w", 31 0, L_000001ecb5d428e0;  1 drivers
v000001ecb5cdeca0_0 .net "readData2", 31 0, L_000001ecb5d3f070;  1 drivers
v000001ecb5cdf740_0 .net "regs0", 31 0, L_000001ecb5d3f8c0;  alias, 1 drivers
v000001ecb5cdee80_0 .net "regs1", 31 0, L_000001ecb5d3ed60;  alias, 1 drivers
v000001ecb5ce01e0_0 .net "regs2", 31 0, L_000001ecb5d3f0e0;  alias, 1 drivers
v000001ecb5cdfc40_0 .net "regs3", 31 0, L_000001ecb5d3f1c0;  alias, 1 drivers
v000001ecb5cdf060_0 .net "regs4", 31 0, L_000001ecb5d3fa80;  alias, 1 drivers
v000001ecb5cdf920_0 .net "regs5", 31 0, L_000001ecb5d3f380;  alias, 1 drivers
v000001ecb5cded40_0 .net "rs", 4 0, L_000001ecb5d2a8f0;  1 drivers
v000001ecb5ce0140_0 .net "rst", 0 0, v000001ecb5cdf4c0_0;  1 drivers
v000001ecb5cdfe20_0 .net "rt", 4 0, L_000001ecb5d2b430;  1 drivers
v000001ecb5cdf600_0 .net "shamt", 31 0, L_000001ecb5d29db0;  1 drivers
v000001ecb5cdede0_0 .net "wire_instruction", 31 0, L_000001ecb5d3ef20;  1 drivers
v000001ecb5cdf100_0 .net "writeData", 31 0, L_000001ecb5d445a0;  1 drivers
v000001ecb5cdf560_0 .net "zero", 0 0, L_000001ecb5d423e0;  1 drivers
L_000001ecb5cdf6a0 .part L_000001ecb5d2c970, 26, 6;
L_000001ecb5cdfba0 .functor MUXZ 6, L_000001ecb5cdf6a0, L_000001ecb5ce0c68, L_000001ecb5c5b710, C4<>;
L_000001ecb5cdf9c0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce0cf8;
L_000001ecb5cdfa60 .part L_000001ecb5d2c970, 11, 5;
L_000001ecb5cdfb00 .functor MUXZ 5, L_000001ecb5cdfa60, L_000001ecb5ce0d40, L_000001ecb5cdf9c0, C4<>;
L_000001ecb5d29130 .functor MUXZ 5, L_000001ecb5cdfb00, L_000001ecb5ce0cb0, L_000001ecb5c5bcc0, C4<>;
L_000001ecb5d28e10 .part L_000001ecb5d2c970, 21, 5;
L_000001ecb5d2a8f0 .functor MUXZ 5, L_000001ecb5d28e10, L_000001ecb5ce0d88, L_000001ecb5c5be10, C4<>;
L_000001ecb5d2aad0 .part L_000001ecb5d2c970, 16, 5;
L_000001ecb5d2b430 .functor MUXZ 5, L_000001ecb5d2aad0, L_000001ecb5ce0dd0, L_000001ecb5c5bd30, C4<>;
L_000001ecb5d2b1b0 .part L_000001ecb5d2c970, 0, 16;
L_000001ecb5d2b390 .functor MUXZ 16, L_000001ecb5d2b1b0, L_000001ecb5ce0e18, L_000001ecb5c5b7f0, C4<>;
L_000001ecb5d291d0 .part L_000001ecb5d2c970, 6, 5;
L_000001ecb5d2a170 .concat [ 5 32 0 0], L_000001ecb5d291d0, L_000001ecb5ce0ea8;
L_000001ecb5d2af30 .functor MUXZ 37, L_000001ecb5d2a170, L_000001ecb5ce0e60, L_000001ecb5c5ba90, C4<>;
L_000001ecb5d29db0 .part L_000001ecb5d2af30, 0, 32;
L_000001ecb5d2ac10 .part L_000001ecb5d2c970, 0, 6;
L_000001ecb5d2aa30 .functor MUXZ 6, L_000001ecb5d2ac10, L_000001ecb5ce0ef0, L_000001ecb5c5c190, C4<>;
L_000001ecb5d2acb0 .part L_000001ecb5d2c970, 0, 26;
L_000001ecb5d2a210 .concat [ 26 32 0 0], L_000001ecb5d2acb0, L_000001ecb5ce0f80;
L_000001ecb5d28d70 .functor MUXZ 58, L_000001ecb5d2a210, L_000001ecb5ce0f38, L_000001ecb5c5bda0, C4<>;
L_000001ecb5d28eb0 .part L_000001ecb5d28d70, 0, 32;
L_000001ecb5d2a530 .arith/sum 32, v000001ecb5cd5760_0, L_000001ecb5ce19e8;
L_000001ecb5d29810 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1a30;
L_000001ecb5d299f0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1a78;
L_000001ecb5d2a5d0 .concat [ 32 16 0 0], L_000001ecb5d28eb0, L_000001ecb5ce1ac0;
L_000001ecb5d29e50 .concat [ 6 26 0 0], L_000001ecb5cdfba0, L_000001ecb5ce1b08;
L_000001ecb5d29ef0 .cmp/eq 32, L_000001ecb5d29e50, L_000001ecb5ce1b50;
L_000001ecb5d2a2b0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1b98;
L_000001ecb5d29f90 .concat [ 32 16 0 0], L_000001ecb5d3ee40, L_000001ecb5ce1be0;
L_000001ecb5d2a030 .concat [ 32 16 0 0], v000001ecb5cd5760_0, L_000001ecb5ce1c28;
L_000001ecb5d2a710 .part L_000001ecb5d2b390, 15, 1;
LS_000001ecb5d2a7b0_0_0 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_4 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_8 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_12 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_16 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_20 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_24 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_0_28 .concat [ 1 1 1 1], L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710, L_000001ecb5d2a710;
LS_000001ecb5d2a7b0_1_0 .concat [ 4 4 4 4], LS_000001ecb5d2a7b0_0_0, LS_000001ecb5d2a7b0_0_4, LS_000001ecb5d2a7b0_0_8, LS_000001ecb5d2a7b0_0_12;
LS_000001ecb5d2a7b0_1_4 .concat [ 4 4 4 4], LS_000001ecb5d2a7b0_0_16, LS_000001ecb5d2a7b0_0_20, LS_000001ecb5d2a7b0_0_24, LS_000001ecb5d2a7b0_0_28;
L_000001ecb5d2a7b0 .concat [ 16 16 0 0], LS_000001ecb5d2a7b0_1_0, LS_000001ecb5d2a7b0_1_4;
L_000001ecb5d2a850 .concat [ 16 32 0 0], L_000001ecb5d2b390, L_000001ecb5d2a7b0;
L_000001ecb5d2b7f0 .arith/sum 48, L_000001ecb5d2a030, L_000001ecb5d2a850;
L_000001ecb5d2c3d0 .functor MUXZ 48, L_000001ecb5d2b7f0, L_000001ecb5d29f90, L_000001ecb5d3f460, C4<>;
L_000001ecb5d2c0b0 .functor MUXZ 48, L_000001ecb5d2c3d0, L_000001ecb5d2a5d0, L_000001ecb5d3f850, C4<>;
L_000001ecb5d2c510 .part L_000001ecb5d2c0b0, 0, 32;
L_000001ecb5d2b750 .cmp/eq 2, v000001ecb5cd4e00_0, L_000001ecb5ce1c70;
L_000001ecb5d2c8d0 .cmp/eq 2, v000001ecb5cd4e00_0, L_000001ecb5ce1cb8;
L_000001ecb5d2bed0 .cmp/eq 2, v000001ecb5cd4e00_0, L_000001ecb5ce1d00;
L_000001ecb5d2cab0 .functor MUXZ 32, L_000001ecb5ce1d90, L_000001ecb5ce1d48, L_000001ecb5d2bed0, C4<>;
L_000001ecb5d2b890 .functor MUXZ 32, L_000001ecb5d2cab0, L_000001ecb5d2c510, L_000001ecb5d2c8d0, C4<>;
L_000001ecb5d2b570 .functor MUXZ 32, L_000001ecb5d2b890, L_000001ecb5d2a530, L_000001ecb5d2b750, C4<>;
L_000001ecb5d2c970 .functor MUXZ 32, L_000001ecb5d3ef20, L_000001ecb5ce1e20, L_000001ecb5d3f700, C4<>;
L_000001ecb5d2c470 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1ef8;
L_000001ecb5d2ba70 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1f40;
L_000001ecb5d2c150 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1f88;
L_000001ecb5d2bf70 .concat [ 16 16 0 0], L_000001ecb5d2b390, L_000001ecb5ce1fd0;
L_000001ecb5d2b6b0 .part L_000001ecb5d2b390, 15, 1;
LS_000001ecb5d2c1f0_0_0 .concat [ 1 1 1 1], L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0;
LS_000001ecb5d2c1f0_0_4 .concat [ 1 1 1 1], L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0;
LS_000001ecb5d2c1f0_0_8 .concat [ 1 1 1 1], L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0;
LS_000001ecb5d2c1f0_0_12 .concat [ 1 1 1 1], L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0, L_000001ecb5d2b6b0;
L_000001ecb5d2c1f0 .concat [ 4 4 4 4], LS_000001ecb5d2c1f0_0_0, LS_000001ecb5d2c1f0_0_4, LS_000001ecb5d2c1f0_0_8, LS_000001ecb5d2c1f0_0_12;
L_000001ecb5d2c010 .concat [ 16 16 0 0], L_000001ecb5d2b390, L_000001ecb5d2c1f0;
L_000001ecb5d2c290 .functor MUXZ 32, L_000001ecb5d2c010, L_000001ecb5d2bf70, L_000001ecb5d3fb60, C4<>;
L_000001ecb5d2c330 .concat [ 6 26 0 0], L_000001ecb5cdfba0, L_000001ecb5ce2018;
L_000001ecb5d2c650 .cmp/eq 32, L_000001ecb5d2c330, L_000001ecb5ce2060;
L_000001ecb5d2bcf0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce20a8;
L_000001ecb5d2c6f0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce20f0;
L_000001ecb5d2bbb0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce2138;
L_000001ecb5d2b610 .functor MUXZ 32, L_000001ecb5d2c290, L_000001ecb5ce2180, L_000001ecb5d2bbb0, C4<>;
L_000001ecb5d2bd90 .functor MUXZ 32, L_000001ecb5d2b610, L_000001ecb5d29db0, L_000001ecb5d3f930, C4<>;
L_000001ecb5d2c830 .concat [ 6 26 0 0], L_000001ecb5cdfba0, L_000001ecb5ce21c8;
L_000001ecb5d2ca10 .cmp/eq 32, L_000001ecb5d2c830, L_000001ecb5ce2210;
L_000001ecb5d42700 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce2258;
L_000001ecb5d42c00 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce22a0;
L_000001ecb5d439c0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce22e8;
L_000001ecb5d43600 .functor MUXZ 32, L_000001ecb5d3ee40, v000001ecb5cd5760_0, L_000001ecb5d439c0, C4<>;
L_000001ecb5d428e0 .functor MUXZ 32, L_000001ecb5d43600, L_000001ecb5d3f070, L_000001ecb5d3f540, C4<>;
S_000001ecb5c5e9d0 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ecb5c624d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ecb5d3f000 .functor NOT 1, v000001ecb5c39aa0_0, C4<0>, C4<0>, C4<0>;
v000001ecb5c4cb20_0 .net *"_ivl_0", 0 0, L_000001ecb5d3f000;  1 drivers
v000001ecb5c4c440_0 .net "in1", 31 0, L_000001ecb5d3f070;  alias, 1 drivers
v000001ecb5c4c6c0_0 .net "in2", 31 0, L_000001ecb5d2bd90;  alias, 1 drivers
v000001ecb5c4cd00_0 .net "out", 31 0, L_000001ecb5d2c790;  alias, 1 drivers
v000001ecb5c4cf80_0 .net "s", 0 0, v000001ecb5c39aa0_0;  alias, 1 drivers
L_000001ecb5d2c790 .functor MUXZ 32, L_000001ecb5d2bd90, L_000001ecb5d3f070, L_000001ecb5d3f000, C4<>;
S_000001ecb5bc6330 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ecb5cc3fe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001ecb5cc4018 .param/l "add" 0 4 5, C4<100000>;
P_000001ecb5cc4050 .param/l "addi" 0 4 8, C4<001000>;
P_000001ecb5cc4088 .param/l "addu" 0 4 5, C4<100001>;
P_000001ecb5cc40c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ecb5cc40f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ecb5cc4130 .param/l "beq" 0 4 10, C4<000100>;
P_000001ecb5cc4168 .param/l "bge" 0 4 10, C4<001010>;
P_000001ecb5cc41a0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ecb5cc41d8 .param/l "ble" 0 4 10, C4<000111>;
P_000001ecb5cc4210 .param/l "blt" 0 4 10, C4<000110>;
P_000001ecb5cc4248 .param/l "bne" 0 4 10, C4<000101>;
P_000001ecb5cc4280 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ecb5cc42b8 .param/l "j" 0 4 12, C4<000010>;
P_000001ecb5cc42f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ecb5cc4328 .param/l "jr" 0 4 6, C4<001000>;
P_000001ecb5cc4360 .param/l "lw" 0 4 8, C4<100011>;
P_000001ecb5cc4398 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ecb5cc43d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ecb5cc4408 .param/l "ori" 0 4 8, C4<001101>;
P_000001ecb5cc4440 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ecb5cc4478 .param/l "sll" 0 4 6, C4<000000>;
P_000001ecb5cc44b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001ecb5cc44e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ecb5cc4520 .param/l "srl" 0 4 6, C4<000010>;
P_000001ecb5cc4558 .param/l "sub" 0 4 5, C4<100010>;
P_000001ecb5cc4590 .param/l "subu" 0 4 5, C4<100011>;
P_000001ecb5cc45c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001ecb5cc4600 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ecb5cc4638 .param/l "xori" 0 4 8, C4<001110>;
v000001ecb5c4d200_0 .var "ALUOp", 3 0;
v000001ecb5c39aa0_0 .var "ALUSrc", 0 0;
v000001ecb5c3a360_0 .var "MemReadEn", 0 0;
v000001ecb5cc46d0_0 .var "MemWriteEn", 0 0;
v000001ecb5cc6110_0 .var "MemtoReg", 0 0;
v000001ecb5cc61b0_0 .var "RegDst", 0 0;
v000001ecb5cc62f0_0 .var "RegWriteEn", 0 0;
v000001ecb5cc4bd0_0 .net "funct", 5 0, L_000001ecb5d2aa30;  alias, 1 drivers
v000001ecb5cc4810_0 .var "hlt", 0 0;
v000001ecb5cc6250_0 .net "opcode", 5 0, L_000001ecb5cdfba0;  alias, 1 drivers
v000001ecb5cc5210_0 .net "rst", 0 0, v000001ecb5cdf4c0_0;  alias, 1 drivers
E_000001ecb5c62e50 .event anyedge, v000001ecb5cc5210_0, v000001ecb5cc6250_0, v000001ecb5cc4bd0_0;
S_000001ecb5bc6580 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001ecb5cc6690 .param/l "RType" 0 4 2, C4<000000>;
P_000001ecb5cc66c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ecb5cc6700 .param/l "addi" 0 4 8, C4<001000>;
P_000001ecb5cc6738 .param/l "addu" 0 4 5, C4<100001>;
P_000001ecb5cc6770 .param/l "and_" 0 4 5, C4<100100>;
P_000001ecb5cc67a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ecb5cc67e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ecb5cc6818 .param/l "bge" 0 4 10, C4<001010>;
P_000001ecb5cc6850 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ecb5cc6888 .param/l "ble" 0 4 10, C4<000111>;
P_000001ecb5cc68c0 .param/l "blt" 0 4 10, C4<000110>;
P_000001ecb5cc68f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ecb5cc6930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ecb5cc6968 .param/l "j" 0 4 12, C4<000010>;
P_000001ecb5cc69a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ecb5cc69d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ecb5cc6a10 .param/l "lw" 0 4 8, C4<100011>;
P_000001ecb5cc6a48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ecb5cc6a80 .param/l "or_" 0 4 5, C4<100101>;
P_000001ecb5cc6ab8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ecb5cc6af0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ecb5cc6b28 .param/l "sll" 0 4 6, C4<000000>;
P_000001ecb5cc6b60 .param/l "slt" 0 4 5, C4<101010>;
P_000001ecb5cc6b98 .param/l "slti" 0 4 8, C4<101010>;
P_000001ecb5cc6bd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ecb5cc6c08 .param/l "sub" 0 4 5, C4<100010>;
P_000001ecb5cc6c40 .param/l "subu" 0 4 5, C4<100011>;
P_000001ecb5cc6c78 .param/l "sw" 0 4 8, C4<101011>;
P_000001ecb5cc6cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ecb5cc6ce8 .param/l "xori" 0 4 8, C4<001110>;
L_000001ecb5c5b550 .functor NOT 1, v000001ecb5cdf4c0_0, C4<0>, C4<0>, C4<0>;
L_000001ecb5c5b860 .functor OR 1, L_000001ecb5d2b2f0, L_000001ecb5d2afd0, C4<0>, C4<0>;
L_000001ecb5c5bb00 .functor OR 1, L_000001ecb5c5b860, L_000001ecb5d2b070, C4<0>, C4<0>;
L_000001ecb5c5b6a0 .functor OR 1, L_000001ecb5c5bb00, L_000001ecb5d29950, C4<0>, C4<0>;
L_000001ecb5c5c200 .functor OR 1, L_000001ecb5c5b6a0, L_000001ecb5d28f50, C4<0>, C4<0>;
L_000001ecb5c5b5c0 .functor OR 1, L_000001ecb5c5c200, L_000001ecb5d2ae90, C4<0>, C4<0>;
L_000001ecb5c5bef0 .functor OR 1, L_000001ecb5c5b5c0, L_000001ecb5d29270, C4<0>, C4<0>;
L_000001ecb5c5bb70 .functor OR 1, L_000001ecb5c5bef0, L_000001ecb5d29310, C4<0>, C4<0>;
L_000001ecb5c5bfd0 .functor OR 1, L_000001ecb5c5bb70, L_000001ecb5d298b0, C4<0>, C4<0>;
L_000001ecb5c5c0b0 .functor OR 1, L_000001ecb5c5bfd0, L_000001ecb5d2b110, C4<0>, C4<0>;
L_000001ecb5c5c270 .functor OR 1, L_000001ecb5c5c0b0, L_000001ecb5d28ff0, C4<0>, C4<0>;
L_000001ecb5c5b8d0 .functor OR 1, L_000001ecb5c5c270, L_000001ecb5d293b0, C4<0>, C4<0>;
L_000001ecb5c5c3c0 .functor OR 1, L_000001ecb5c5b8d0, L_000001ecb5d29b30, C4<0>, C4<0>;
L_000001ecb5c5c040 .functor OR 1, L_000001ecb5d2ab70, L_000001ecb5d29d10, C4<0>, C4<0>;
L_000001ecb5c5c430 .functor OR 1, L_000001ecb5c5c040, L_000001ecb5d29770, C4<0>, C4<0>;
L_000001ecb5c396e0 .functor OR 1, L_000001ecb5c5c430, L_000001ecb5d28cd0, C4<0>, C4<0>;
L_000001ecb5d3fa10 .functor OR 1, L_000001ecb5c396e0, L_000001ecb5d29450, C4<0>, C4<0>;
L_000001ecb5d3ef90 .functor OR 1, L_000001ecb5d3fa10, L_000001ecb5d2a990, C4<0>, C4<0>;
L_000001ecb5d3f770 .functor OR 1, L_000001ecb5d3ef90, L_000001ecb5d29a90, C4<0>, C4<0>;
L_000001ecb5d3eeb0 .functor OR 1, L_000001ecb5d3f770, L_000001ecb5d2a0d0, C4<0>, C4<0>;
L_000001ecb5d3f7e0 .functor OR 1, L_000001ecb5d3eeb0, L_000001ecb5d29090, C4<0>, C4<0>;
L_000001ecb5d3f3f0 .functor OR 1, L_000001ecb5d3f7e0, L_000001ecb5d2a350, C4<0>, C4<0>;
L_000001ecb5d3f620 .functor OR 1, L_000001ecb5d3f3f0, L_000001ecb5d2ad50, C4<0>, C4<0>;
L_000001ecb5d3f230 .functor OR 1, L_000001ecb5d3f620, L_000001ecb5d29c70, C4<0>, C4<0>;
L_000001ecb5d3faf0 .functor OR 1, L_000001ecb5d3f230, L_000001ecb5d2a3f0, C4<0>, C4<0>;
L_000001ecb5d3f150 .functor OR 1, L_000001ecb5d3faf0, L_000001ecb5d294f0, C4<0>, C4<0>;
L_000001ecb5d3ecf0 .functor OR 1, L_000001ecb5d3f150, L_000001ecb5d2a670, C4<0>, C4<0>;
L_000001ecb5d3f310 .functor OR 1, L_000001ecb5d3ecf0, L_000001ecb5d29590, C4<0>, C4<0>;
v000001ecb5cc5ad0_0 .net "PC", 31 0, v000001ecb5cd5760_0;  alias, 1 drivers
v000001ecb5cc55d0_0 .net *"_ivl_0", 0 0, L_000001ecb5c5b550;  1 drivers
v000001ecb5cc4770_0 .net *"_ivl_10", 0 0, L_000001ecb5d2adf0;  1 drivers
v000001ecb5cc48b0_0 .net *"_ivl_100", 0 0, L_000001ecb5d29d10;  1 drivers
v000001ecb5cc5f30_0 .net *"_ivl_103", 0 0, L_000001ecb5c5c040;  1 drivers
L_000001ecb5ce1568 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc6430_0 .net/2u *"_ivl_104", 5 0, L_000001ecb5ce1568;  1 drivers
v000001ecb5cc6390_0 .net *"_ivl_106", 0 0, L_000001ecb5d29770;  1 drivers
v000001ecb5cc5670_0 .net *"_ivl_109", 0 0, L_000001ecb5c5c430;  1 drivers
L_000001ecb5ce15b0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5710_0 .net/2u *"_ivl_110", 5 0, L_000001ecb5ce15b0;  1 drivers
v000001ecb5cc4b30_0 .net *"_ivl_112", 0 0, L_000001ecb5d28cd0;  1 drivers
v000001ecb5cc5cb0_0 .net *"_ivl_115", 0 0, L_000001ecb5c396e0;  1 drivers
L_000001ecb5ce15f8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc64d0_0 .net/2u *"_ivl_116", 5 0, L_000001ecb5ce15f8;  1 drivers
v000001ecb5cc4c70_0 .net *"_ivl_118", 0 0, L_000001ecb5d29450;  1 drivers
L_000001ecb5ce10a0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5fd0_0 .net/2u *"_ivl_12", 5 0, L_000001ecb5ce10a0;  1 drivers
v000001ecb5cc5990_0 .net *"_ivl_121", 0 0, L_000001ecb5d3fa10;  1 drivers
L_000001ecb5ce1640 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc52b0_0 .net/2u *"_ivl_122", 5 0, L_000001ecb5ce1640;  1 drivers
v000001ecb5cc49f0_0 .net *"_ivl_124", 0 0, L_000001ecb5d2a990;  1 drivers
v000001ecb5cc6570_0 .net *"_ivl_127", 0 0, L_000001ecb5d3ef90;  1 drivers
L_000001ecb5ce1688 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc4950_0 .net/2u *"_ivl_128", 5 0, L_000001ecb5ce1688;  1 drivers
v000001ecb5cc5d50_0 .net *"_ivl_130", 0 0, L_000001ecb5d29a90;  1 drivers
v000001ecb5cc5350_0 .net *"_ivl_133", 0 0, L_000001ecb5d3f770;  1 drivers
L_000001ecb5ce16d0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5a30_0 .net/2u *"_ivl_134", 5 0, L_000001ecb5ce16d0;  1 drivers
v000001ecb5cc6070_0 .net *"_ivl_136", 0 0, L_000001ecb5d2a0d0;  1 drivers
v000001ecb5cc4d10_0 .net *"_ivl_139", 0 0, L_000001ecb5d3eeb0;  1 drivers
v000001ecb5cc4a90_0 .net *"_ivl_14", 0 0, L_000001ecb5d2b2f0;  1 drivers
L_000001ecb5ce1718 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5170_0 .net/2u *"_ivl_140", 5 0, L_000001ecb5ce1718;  1 drivers
v000001ecb5cc4ef0_0 .net *"_ivl_142", 0 0, L_000001ecb5d29090;  1 drivers
v000001ecb5cc5850_0 .net *"_ivl_145", 0 0, L_000001ecb5d3f7e0;  1 drivers
L_000001ecb5ce1760 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc53f0_0 .net/2u *"_ivl_146", 5 0, L_000001ecb5ce1760;  1 drivers
v000001ecb5cc4db0_0 .net *"_ivl_148", 0 0, L_000001ecb5d2a350;  1 drivers
v000001ecb5cc5490_0 .net *"_ivl_151", 0 0, L_000001ecb5d3f3f0;  1 drivers
L_000001ecb5ce17a8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5df0_0 .net/2u *"_ivl_152", 5 0, L_000001ecb5ce17a8;  1 drivers
v000001ecb5cc5530_0 .net *"_ivl_154", 0 0, L_000001ecb5d2ad50;  1 drivers
v000001ecb5cc4e50_0 .net *"_ivl_157", 0 0, L_000001ecb5d3f620;  1 drivers
L_000001ecb5ce17f0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc4f90_0 .net/2u *"_ivl_158", 5 0, L_000001ecb5ce17f0;  1 drivers
L_000001ecb5ce10e8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc57b0_0 .net/2u *"_ivl_16", 5 0, L_000001ecb5ce10e8;  1 drivers
v000001ecb5cc5030_0 .net *"_ivl_160", 0 0, L_000001ecb5d29c70;  1 drivers
v000001ecb5cc50d0_0 .net *"_ivl_163", 0 0, L_000001ecb5d3f230;  1 drivers
L_000001ecb5ce1838 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5e90_0 .net/2u *"_ivl_164", 5 0, L_000001ecb5ce1838;  1 drivers
v000001ecb5cc58f0_0 .net *"_ivl_166", 0 0, L_000001ecb5d2a3f0;  1 drivers
v000001ecb5cc5b70_0 .net *"_ivl_169", 0 0, L_000001ecb5d3faf0;  1 drivers
L_000001ecb5ce1880 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc5c10_0 .net/2u *"_ivl_170", 5 0, L_000001ecb5ce1880;  1 drivers
v000001ecb5cc6ec0_0 .net *"_ivl_172", 0 0, L_000001ecb5d294f0;  1 drivers
v000001ecb5cc7780_0 .net *"_ivl_175", 0 0, L_000001ecb5d3f150;  1 drivers
L_000001ecb5ce18c8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7640_0 .net/2u *"_ivl_176", 5 0, L_000001ecb5ce18c8;  1 drivers
v000001ecb5cc6f60_0 .net *"_ivl_178", 0 0, L_000001ecb5d2a670;  1 drivers
v000001ecb5cc7000_0 .net *"_ivl_18", 0 0, L_000001ecb5d2afd0;  1 drivers
v000001ecb5cc7460_0 .net *"_ivl_181", 0 0, L_000001ecb5d3ecf0;  1 drivers
L_000001ecb5ce1910 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc70a0_0 .net/2u *"_ivl_182", 5 0, L_000001ecb5ce1910;  1 drivers
v000001ecb5cc8900_0 .net *"_ivl_184", 0 0, L_000001ecb5d29590;  1 drivers
v000001ecb5cc85e0_0 .net *"_ivl_187", 0 0, L_000001ecb5d3f310;  1 drivers
L_000001ecb5ce1958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7140_0 .net/2u *"_ivl_188", 0 0, L_000001ecb5ce1958;  1 drivers
L_000001ecb5ce19a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7280_0 .net/2u *"_ivl_190", 0 0, L_000001ecb5ce19a0;  1 drivers
v000001ecb5cc7820_0 .net *"_ivl_192", 0 0, L_000001ecb5d29630;  1 drivers
v000001ecb5cc71e0_0 .net *"_ivl_194", 0 0, L_000001ecb5d2a490;  1 drivers
L_000001ecb5ce0fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc73c0_0 .net/2u *"_ivl_2", 0 0, L_000001ecb5ce0fc8;  1 drivers
v000001ecb5cc7d20_0 .net *"_ivl_21", 0 0, L_000001ecb5c5b860;  1 drivers
L_000001ecb5ce1130 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7320_0 .net/2u *"_ivl_22", 5 0, L_000001ecb5ce1130;  1 drivers
v000001ecb5cc7dc0_0 .net *"_ivl_24", 0 0, L_000001ecb5d2b070;  1 drivers
v000001ecb5cc6e20_0 .net *"_ivl_27", 0 0, L_000001ecb5c5bb00;  1 drivers
L_000001ecb5ce1178 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7fa0_0 .net/2u *"_ivl_28", 5 0, L_000001ecb5ce1178;  1 drivers
v000001ecb5cc7500_0 .net *"_ivl_30", 0 0, L_000001ecb5d29950;  1 drivers
v000001ecb5cc7960_0 .net *"_ivl_33", 0 0, L_000001ecb5c5b6a0;  1 drivers
L_000001ecb5ce11c0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7a00_0 .net/2u *"_ivl_34", 5 0, L_000001ecb5ce11c0;  1 drivers
v000001ecb5cc82c0_0 .net *"_ivl_36", 0 0, L_000001ecb5d28f50;  1 drivers
v000001ecb5cc75a0_0 .net *"_ivl_39", 0 0, L_000001ecb5c5c200;  1 drivers
v000001ecb5cc76e0_0 .net *"_ivl_4", 31 0, L_000001ecb5d2b250;  1 drivers
L_000001ecb5ce1208 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7e60_0 .net/2u *"_ivl_40", 5 0, L_000001ecb5ce1208;  1 drivers
v000001ecb5cc7c80_0 .net *"_ivl_42", 0 0, L_000001ecb5d2ae90;  1 drivers
v000001ecb5cc78c0_0 .net *"_ivl_45", 0 0, L_000001ecb5c5b5c0;  1 drivers
L_000001ecb5ce1250 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc7aa0_0 .net/2u *"_ivl_46", 5 0, L_000001ecb5ce1250;  1 drivers
v000001ecb5cc7b40_0 .net *"_ivl_48", 0 0, L_000001ecb5d29270;  1 drivers
v000001ecb5cc80e0_0 .net *"_ivl_51", 0 0, L_000001ecb5c5bef0;  1 drivers
L_000001ecb5ce1298 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8ae0_0 .net/2u *"_ivl_52", 5 0, L_000001ecb5ce1298;  1 drivers
v000001ecb5cc7be0_0 .net *"_ivl_54", 0 0, L_000001ecb5d29310;  1 drivers
v000001ecb5cc7f00_0 .net *"_ivl_57", 0 0, L_000001ecb5c5bb70;  1 drivers
L_000001ecb5ce12e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8220_0 .net/2u *"_ivl_58", 5 0, L_000001ecb5ce12e0;  1 drivers
v000001ecb5cc8040_0 .net *"_ivl_60", 0 0, L_000001ecb5d298b0;  1 drivers
v000001ecb5cc8180_0 .net *"_ivl_63", 0 0, L_000001ecb5c5bfd0;  1 drivers
L_000001ecb5ce1328 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8860_0 .net/2u *"_ivl_64", 5 0, L_000001ecb5ce1328;  1 drivers
v000001ecb5cc8720_0 .net *"_ivl_66", 0 0, L_000001ecb5d2b110;  1 drivers
v000001ecb5cc8360_0 .net *"_ivl_69", 0 0, L_000001ecb5c5c0b0;  1 drivers
L_000001ecb5ce1010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8400_0 .net *"_ivl_7", 25 0, L_000001ecb5ce1010;  1 drivers
L_000001ecb5ce1370 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8b80_0 .net/2u *"_ivl_70", 5 0, L_000001ecb5ce1370;  1 drivers
v000001ecb5cc84a0_0 .net *"_ivl_72", 0 0, L_000001ecb5d28ff0;  1 drivers
v000001ecb5cc8680_0 .net *"_ivl_75", 0 0, L_000001ecb5c5c270;  1 drivers
L_000001ecb5ce13b8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc87c0_0 .net/2u *"_ivl_76", 5 0, L_000001ecb5ce13b8;  1 drivers
v000001ecb5cc8540_0 .net *"_ivl_78", 0 0, L_000001ecb5d293b0;  1 drivers
L_000001ecb5ce1058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8c20_0 .net/2u *"_ivl_8", 31 0, L_000001ecb5ce1058;  1 drivers
v000001ecb5cc89a0_0 .net *"_ivl_81", 0 0, L_000001ecb5c5b8d0;  1 drivers
L_000001ecb5ce1400 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc8a40_0 .net/2u *"_ivl_82", 5 0, L_000001ecb5ce1400;  1 drivers
v000001ecb5cc6d80_0 .net *"_ivl_84", 0 0, L_000001ecb5d29b30;  1 drivers
v000001ecb5ccaac0_0 .net *"_ivl_87", 0 0, L_000001ecb5c5c3c0;  1 drivers
L_000001ecb5ce1448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ecb5ccb060_0 .net/2u *"_ivl_88", 0 0, L_000001ecb5ce1448;  1 drivers
L_000001ecb5ce1490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ecb5ccade0_0 .net/2u *"_ivl_90", 0 0, L_000001ecb5ce1490;  1 drivers
v000001ecb5ccbba0_0 .net *"_ivl_92", 0 0, L_000001ecb5d29bd0;  1 drivers
L_000001ecb5ce14d8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cc9e40_0 .net/2u *"_ivl_94", 5 0, L_000001ecb5ce14d8;  1 drivers
v000001ecb5ccaf20_0 .net *"_ivl_96", 0 0, L_000001ecb5d2ab70;  1 drivers
L_000001ecb5ce1520 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ecb5ccb7e0_0 .net/2u *"_ivl_98", 5 0, L_000001ecb5ce1520;  1 drivers
v000001ecb5ccb2e0_0 .net "clk", 0 0, L_000001ecb5c5be80;  alias, 1 drivers
v000001ecb5ccad40_0 .net "excep_flag", 0 0, L_000001ecb5d296d0;  alias, 1 drivers
v000001ecb5ccbc40_0 .net "funct", 5 0, L_000001ecb5d2aa30;  alias, 1 drivers
v000001ecb5cc9da0_0 .net "opcode", 5 0, L_000001ecb5cdfba0;  alias, 1 drivers
v000001ecb5ccae80_0 .net "rst", 0 0, v000001ecb5cdf4c0_0;  alias, 1 drivers
L_000001ecb5d2b250 .concat [ 6 26 0 0], L_000001ecb5cdfba0, L_000001ecb5ce1010;
L_000001ecb5d2adf0 .cmp/eq 32, L_000001ecb5d2b250, L_000001ecb5ce1058;
L_000001ecb5d2b2f0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce10a0;
L_000001ecb5d2afd0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce10e8;
L_000001ecb5d2b070 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1130;
L_000001ecb5d29950 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1178;
L_000001ecb5d28f50 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce11c0;
L_000001ecb5d2ae90 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1208;
L_000001ecb5d29270 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1250;
L_000001ecb5d29310 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1298;
L_000001ecb5d298b0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce12e0;
L_000001ecb5d2b110 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1328;
L_000001ecb5d28ff0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1370;
L_000001ecb5d293b0 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce13b8;
L_000001ecb5d29b30 .cmp/eq 6, L_000001ecb5d2aa30, L_000001ecb5ce1400;
L_000001ecb5d29bd0 .functor MUXZ 1, L_000001ecb5ce1490, L_000001ecb5ce1448, L_000001ecb5c5c3c0, C4<>;
L_000001ecb5d2ab70 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce14d8;
L_000001ecb5d29d10 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1520;
L_000001ecb5d29770 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1568;
L_000001ecb5d28cd0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce15b0;
L_000001ecb5d29450 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce15f8;
L_000001ecb5d2a990 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1640;
L_000001ecb5d29a90 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1688;
L_000001ecb5d2a0d0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce16d0;
L_000001ecb5d29090 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1718;
L_000001ecb5d2a350 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1760;
L_000001ecb5d2ad50 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce17a8;
L_000001ecb5d29c70 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce17f0;
L_000001ecb5d2a3f0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1838;
L_000001ecb5d294f0 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1880;
L_000001ecb5d2a670 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce18c8;
L_000001ecb5d29590 .cmp/eq 6, L_000001ecb5cdfba0, L_000001ecb5ce1910;
L_000001ecb5d29630 .functor MUXZ 1, L_000001ecb5ce19a0, L_000001ecb5ce1958, L_000001ecb5d3f310, C4<>;
L_000001ecb5d2a490 .functor MUXZ 1, L_000001ecb5d29630, L_000001ecb5d29bd0, L_000001ecb5d2adf0, C4<>;
L_000001ecb5d296d0 .functor MUXZ 1, L_000001ecb5d2a490, L_000001ecb5ce0fc8, L_000001ecb5c5b550, C4<>;
S_000001ecb5be1300 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001ecb5d3ef20 .functor BUFZ 32, L_000001ecb5d2be30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5cca340 .array "InstMem", 0 1023, 31 0;
v000001ecb5ccafc0_0 .net *"_ivl_0", 31 0, L_000001ecb5d2be30;  1 drivers
v000001ecb5ccb920_0 .net *"_ivl_3", 9 0, L_000001ecb5d2b4d0;  1 drivers
v000001ecb5ccaa20_0 .net *"_ivl_4", 11 0, L_000001ecb5d2cb50;  1 drivers
L_000001ecb5ce1dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ecb5ccb880_0 .net *"_ivl_7", 1 0, L_000001ecb5ce1dd8;  1 drivers
v000001ecb5cca8e0_0 .net "address", 31 0, v000001ecb5cd5760_0;  alias, 1 drivers
v000001ecb5cc9f80_0 .var/i "i", 31 0;
v000001ecb5cca160_0 .net "q", 31 0, L_000001ecb5d3ef20;  alias, 1 drivers
L_000001ecb5d2be30 .array/port v000001ecb5cca340, L_000001ecb5d2cb50;
L_000001ecb5d2b4d0 .part v000001ecb5cd5760_0, 0, 10;
L_000001ecb5d2cb50 .concat [ 10 2 0 0], L_000001ecb5d2b4d0, L_000001ecb5ce1dd8;
S_000001ecb5be1490 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001ecb5d3ee40 .functor BUFZ 32, L_000001ecb5d2bc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ecb5d3f070 .functor BUFZ 32, L_000001ecb5d2bb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccac00_1 .array/port v000001ecb5ccac00, 1;
L_000001ecb5d3f8c0 .functor BUFZ 32, v000001ecb5ccac00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccac00_2 .array/port v000001ecb5ccac00, 2;
L_000001ecb5d3ed60 .functor BUFZ 32, v000001ecb5ccac00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccac00_3 .array/port v000001ecb5ccac00, 3;
L_000001ecb5d3f0e0 .functor BUFZ 32, v000001ecb5ccac00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccac00_4 .array/port v000001ecb5ccac00, 4;
L_000001ecb5d3f1c0 .functor BUFZ 32, v000001ecb5ccac00_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccac00_5 .array/port v000001ecb5ccac00, 5;
L_000001ecb5d3fa80 .functor BUFZ 32, v000001ecb5ccac00_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccac00_6 .array/port v000001ecb5ccac00, 6;
L_000001ecb5d3f380 .functor BUFZ 32, v000001ecb5ccac00_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ecb5ccb9c0_0 .net *"_ivl_0", 31 0, L_000001ecb5d2bc50;  1 drivers
v000001ecb5ccba60_0 .net *"_ivl_10", 6 0, L_000001ecb5d2b9d0;  1 drivers
L_000001ecb5ce1eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ecb5cca480_0 .net *"_ivl_13", 1 0, L_000001ecb5ce1eb0;  1 drivers
v000001ecb5ccbb00_0 .net *"_ivl_2", 6 0, L_000001ecb5d2b930;  1 drivers
L_000001ecb5ce1e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ecb5cca980_0 .net *"_ivl_5", 1 0, L_000001ecb5ce1e68;  1 drivers
v000001ecb5cca660_0 .net *"_ivl_8", 31 0, L_000001ecb5d2bb10;  1 drivers
v000001ecb5cca2a0_0 .net "clk", 0 0, L_000001ecb5c5be80;  alias, 1 drivers
v000001ecb5cc9ee0_0 .var/i "i", 31 0;
v000001ecb5ccb100_0 .net "readData1", 31 0, L_000001ecb5d3ee40;  alias, 1 drivers
v000001ecb5cca020_0 .net "readData2", 31 0, L_000001ecb5d3f070;  alias, 1 drivers
v000001ecb5ccb1a0_0 .net "readRegister1", 4 0, L_000001ecb5d2a8f0;  alias, 1 drivers
v000001ecb5cca840_0 .net "readRegister2", 4 0, L_000001ecb5d2b430;  alias, 1 drivers
v000001ecb5ccac00 .array "registers", 31 0, 31 0;
v000001ecb5cca0c0_0 .net "regs0", 31 0, L_000001ecb5d3f8c0;  alias, 1 drivers
v000001ecb5cca200_0 .net "regs1", 31 0, L_000001ecb5d3ed60;  alias, 1 drivers
v000001ecb5cca3e0_0 .net "regs2", 31 0, L_000001ecb5d3f0e0;  alias, 1 drivers
v000001ecb5ccab60_0 .net "regs3", 31 0, L_000001ecb5d3f1c0;  alias, 1 drivers
v000001ecb5cca520_0 .net "regs4", 31 0, L_000001ecb5d3fa80;  alias, 1 drivers
v000001ecb5ccb240_0 .net "regs5", 31 0, L_000001ecb5d3f380;  alias, 1 drivers
v000001ecb5ccaca0_0 .net "rst", 0 0, v000001ecb5cdf4c0_0;  alias, 1 drivers
v000001ecb5cca5c0_0 .net "we", 0 0, v000001ecb5cc62f0_0;  alias, 1 drivers
v000001ecb5ccb380_0 .net "writeData", 31 0, L_000001ecb5d445a0;  alias, 1 drivers
v000001ecb5ccb420_0 .net "writeRegister", 4 0, L_000001ecb5d2c5b0;  alias, 1 drivers
E_000001ecb5c626d0/0 .event negedge, v000001ecb5cc5210_0;
E_000001ecb5c626d0/1 .event posedge, v000001ecb5ccb2e0_0;
E_000001ecb5c626d0 .event/or E_000001ecb5c626d0/0, E_000001ecb5c626d0/1;
L_000001ecb5d2bc50 .array/port v000001ecb5ccac00, L_000001ecb5d2b930;
L_000001ecb5d2b930 .concat [ 5 2 0 0], L_000001ecb5d2a8f0, L_000001ecb5ce1e68;
L_000001ecb5d2bb10 .array/port v000001ecb5ccac00, L_000001ecb5d2b9d0;
L_000001ecb5d2b9d0 .concat [ 5 2 0 0], L_000001ecb5d2b430, L_000001ecb5ce1eb0;
S_000001ecb5bad7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001ecb5be1490;
 .timescale 0 0;
v000001ecb5ccb740_0 .var/i "i", 31 0;
S_000001ecb5bad970 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ecb5c62f90 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ecb5d3f2a0 .functor NOT 1, v000001ecb5cc61b0_0, C4<0>, C4<0>, C4<0>;
v000001ecb5ccb6a0_0 .net *"_ivl_0", 0 0, L_000001ecb5d3f2a0;  1 drivers
v000001ecb5cca700_0 .net "in1", 4 0, L_000001ecb5d2b430;  alias, 1 drivers
v000001ecb5ccb4c0_0 .net "in2", 4 0, L_000001ecb5d29130;  alias, 1 drivers
v000001ecb5cca7a0_0 .net "out", 4 0, L_000001ecb5d2c5b0;  alias, 1 drivers
v000001ecb5ccb560_0 .net "s", 0 0, v000001ecb5cc61b0_0;  alias, 1 drivers
L_000001ecb5d2c5b0 .functor MUXZ 5, L_000001ecb5d29130, L_000001ecb5d2b430, L_000001ecb5d3f2a0, C4<>;
S_000001ecb5c04310 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ecb5c63610 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ecb5d3f5b0 .functor NOT 1, v000001ecb5cc6110_0, C4<0>, C4<0>, C4<0>;
v000001ecb5ccb600_0 .net *"_ivl_0", 0 0, L_000001ecb5d3f5b0;  1 drivers
v000001ecb5cd54e0_0 .net "in1", 31 0, v000001ecb5cd4ae0_0;  alias, 1 drivers
v000001ecb5cd53a0_0 .net "in2", 31 0, v000001ecb5cd4040_0;  alias, 1 drivers
v000001ecb5cd4fe0_0 .net "out", 31 0, L_000001ecb5d445a0;  alias, 1 drivers
v000001ecb5cd4360_0 .net "s", 0 0, v000001ecb5cc6110_0;  alias, 1 drivers
L_000001ecb5d445a0 .functor MUXZ 32, v000001ecb5cd4040_0, v000001ecb5cd4ae0_0, L_000001ecb5d3f5b0, C4<>;
S_000001ecb5c044a0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ecb5ba6af0 .param/l "ADD" 0 10 12, C4<0000>;
P_000001ecb5ba6b28 .param/l "AND" 0 10 12, C4<0010>;
P_000001ecb5ba6b60 .param/l "NOR" 0 10 12, C4<0101>;
P_000001ecb5ba6b98 .param/l "OR" 0 10 12, C4<0011>;
P_000001ecb5ba6bd0 .param/l "SGT" 0 10 12, C4<0111>;
P_000001ecb5ba6c08 .param/l "SLL" 0 10 12, C4<1000>;
P_000001ecb5ba6c40 .param/l "SLT" 0 10 12, C4<0110>;
P_000001ecb5ba6c78 .param/l "SRL" 0 10 12, C4<1001>;
P_000001ecb5ba6cb0 .param/l "SUB" 0 10 12, C4<0001>;
P_000001ecb5ba6ce8 .param/l "XOR" 0 10 12, C4<0100>;
P_000001ecb5ba6d20 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001ecb5ba6d58 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001ecb5ce2330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ecb5cd4400_0 .net/2u *"_ivl_0", 31 0, L_000001ecb5ce2330;  1 drivers
v000001ecb5cd5120_0 .net "opSel", 3 0, v000001ecb5c4d200_0;  alias, 1 drivers
v000001ecb5cd5620_0 .net "operand1", 31 0, L_000001ecb5d428e0;  alias, 1 drivers
v000001ecb5cd4cc0_0 .net "operand2", 31 0, L_000001ecb5d2c790;  alias, 1 drivers
v000001ecb5cd4ae0_0 .var "result", 31 0;
v000001ecb5cd4d60_0 .net "zero", 0 0, L_000001ecb5d423e0;  alias, 1 drivers
E_000001ecb5c63650 .event anyedge, v000001ecb5c4d200_0, v000001ecb5cd5620_0, v000001ecb5c4cd00_0;
L_000001ecb5d423e0 .cmp/eq 32, v000001ecb5cd4ae0_0, L_000001ecb5ce2330;
S_000001ecb5ba6da0 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001ecb5cd9d90 .param/l "RType" 0 4 2, C4<000000>;
P_000001ecb5cd9dc8 .param/l "add" 0 4 5, C4<100000>;
P_000001ecb5cd9e00 .param/l "addi" 0 4 8, C4<001000>;
P_000001ecb5cd9e38 .param/l "addu" 0 4 5, C4<100001>;
P_000001ecb5cd9e70 .param/l "and_" 0 4 5, C4<100100>;
P_000001ecb5cd9ea8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ecb5cd9ee0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ecb5cd9f18 .param/l "bge" 0 4 10, C4<001010>;
P_000001ecb5cd9f50 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ecb5cd9f88 .param/l "ble" 0 4 10, C4<000111>;
P_000001ecb5cd9fc0 .param/l "blt" 0 4 10, C4<000110>;
P_000001ecb5cd9ff8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ecb5cda030 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ecb5cda068 .param/l "j" 0 4 12, C4<000010>;
P_000001ecb5cda0a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ecb5cda0d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ecb5cda110 .param/l "lw" 0 4 8, C4<100011>;
P_000001ecb5cda148 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ecb5cda180 .param/l "or_" 0 4 5, C4<100101>;
P_000001ecb5cda1b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ecb5cda1f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ecb5cda228 .param/l "sll" 0 4 6, C4<000000>;
P_000001ecb5cda260 .param/l "slt" 0 4 5, C4<101010>;
P_000001ecb5cda298 .param/l "slti" 0 4 8, C4<101010>;
P_000001ecb5cda2d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ecb5cda308 .param/l "sub" 0 4 5, C4<100010>;
P_000001ecb5cda340 .param/l "subu" 0 4 5, C4<100011>;
P_000001ecb5cda378 .param/l "sw" 0 4 8, C4<101011>;
P_000001ecb5cda3b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ecb5cda3e8 .param/l "xori" 0 4 8, C4<001110>;
v000001ecb5cd4e00_0 .var "PCsrc", 1 0;
v000001ecb5cd5260_0 .net "excep_flag", 0 0, L_000001ecb5d296d0;  alias, 1 drivers
v000001ecb5cd40e0_0 .net "funct", 5 0, L_000001ecb5d2aa30;  alias, 1 drivers
v000001ecb5cd5800_0 .net "opcode", 5 0, L_000001ecb5cdfba0;  alias, 1 drivers
v000001ecb5cd5300_0 .net "operand1", 31 0, L_000001ecb5d3ee40;  alias, 1 drivers
v000001ecb5cd5c60_0 .net "operand2", 31 0, L_000001ecb5d2c790;  alias, 1 drivers
v000001ecb5cd3dc0_0 .net "rst", 0 0, v000001ecb5cdf4c0_0;  alias, 1 drivers
E_000001ecb5c63b50/0 .event anyedge, v000001ecb5cc5210_0, v000001ecb5ccad40_0, v000001ecb5cc6250_0, v000001ecb5ccb100_0;
E_000001ecb5c63b50/1 .event anyedge, v000001ecb5c4cd00_0, v000001ecb5cc4bd0_0;
E_000001ecb5c63b50 .event/or E_000001ecb5c63b50/0, E_000001ecb5c63b50/1;
S_000001ecb5bdcd50 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ecb5cd42c0 .array "DataMem", 0 1023, 31 0;
v000001ecb5cd4ea0_0 .net "address", 31 0, v000001ecb5cd4ae0_0;  alias, 1 drivers
v000001ecb5cd58a0_0 .net "clock", 0 0, L_000001ecb5c5be80;  alias, 1 drivers
v000001ecb5cd5940_0 .net "data", 31 0, L_000001ecb5d3f070;  alias, 1 drivers
v000001ecb5cd4720_0 .var/i "i", 31 0;
v000001ecb5cd4040_0 .var "q", 31 0;
v000001ecb5cd47c0_0 .net "rden", 0 0, v000001ecb5c3a360_0;  alias, 1 drivers
v000001ecb5cd5080_0 .net "wren", 0 0, v000001ecb5cc46d0_0;  alias, 1 drivers
E_000001ecb5c63750 .event negedge, v000001ecb5ccb2e0_0;
S_000001ecb5bdcee0 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001ecb5c5e840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ecb5c63f50 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001ecb5cd56c0_0 .net "PCin", 31 0, L_000001ecb5d2b570;  alias, 1 drivers
v000001ecb5cd5760_0 .var "PCout", 31 0;
v000001ecb5cd59e0_0 .net "clk", 0 0, L_000001ecb5c5be80;  alias, 1 drivers
v000001ecb5cd44a0_0 .net "rst", 0 0, v000001ecb5cdf4c0_0;  alias, 1 drivers
    .scope S_000001ecb5ba6da0;
T_0 ;
    %wait E_000001ecb5c63b50;
    %load/vec4 v000001ecb5cd3dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ecb5cd4e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ecb5cd5260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ecb5cd4e00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001ecb5cd5300_0;
    %load/vec4 v000001ecb5cd5c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001ecb5cd5300_0;
    %load/vec4 v000001ecb5cd5c60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001ecb5cd5300_0;
    %load/vec4 v000001ecb5cd5c60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001ecb5cd5300_0;
    %load/vec4 v000001ecb5cd5c60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001ecb5cd5c60_0;
    %load/vec4 v000001ecb5cd5300_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001ecb5cd5c60_0;
    %load/vec4 v000001ecb5cd5300_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001ecb5cd5800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001ecb5cd40e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ecb5cd4e00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ecb5cd4e00_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ecb5bdcee0;
T_1 ;
    %wait E_000001ecb5c626d0;
    %load/vec4 v000001ecb5cd44a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ecb5cd5760_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ecb5cd56c0_0;
    %assign/vec4 v000001ecb5cd5760_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ecb5be1300;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ecb5cc9f80_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ecb5cc9f80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ecb5cc9f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %load/vec4 v000001ecb5cc9f80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ecb5cc9f80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cca340, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ecb5bc6330;
T_3 ;
    %wait E_000001ecb5c62e50;
    %load/vec4 v000001ecb5cc5210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ecb5cc4810_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ecb5cc46d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ecb5cc6110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ecb5c3a360_0, 0;
    %assign/vec4 v000001ecb5cc61b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ecb5cc4810_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ecb5c4d200_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ecb5c39aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ecb5cc62f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ecb5cc46d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ecb5cc6110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ecb5c3a360_0, 0, 1;
    %store/vec4 v000001ecb5cc61b0_0, 0, 1;
    %load/vec4 v000001ecb5cc6250_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc4810_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %load/vec4 v000001ecb5cc4bd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ecb5cc61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c3a360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc62f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc6110_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5cc46d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ecb5c39aa0_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ecb5c4d200_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ecb5be1490;
T_4 ;
    %wait E_000001ecb5c626d0;
    %fork t_1, S_000001ecb5bad7e0;
    %jmp t_0;
    .scope S_000001ecb5bad7e0;
t_1 ;
    %load/vec4 v000001ecb5ccaca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ecb5ccb740_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ecb5ccb740_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ecb5ccb740_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5ccac00, 0, 4;
    %load/vec4 v000001ecb5ccb740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ecb5ccb740_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ecb5cca5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ecb5ccb380_0;
    %load/vec4 v000001ecb5ccb420_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5ccac00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5ccac00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ecb5be1490;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ecb5be1490;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ecb5cc9ee0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ecb5cc9ee0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ecb5cc9ee0_0;
    %ix/getv/s 4, v000001ecb5cc9ee0_0;
    %load/vec4a v000001ecb5ccac00, 4;
    %ix/getv/s 4, v000001ecb5cc9ee0_0;
    %load/vec4a v000001ecb5ccac00, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ecb5cc9ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ecb5cc9ee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ecb5c044a0;
T_6 ;
    %wait E_000001ecb5c63650;
    %load/vec4 v000001ecb5cd5120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %add;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %sub;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %and;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %or;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %xor;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %or;
    %inv;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ecb5cd5620_0;
    %load/vec4 v000001ecb5cd4cc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ecb5cd4cc0_0;
    %load/vec4 v000001ecb5cd5620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ecb5cd5620_0;
    %ix/getv 4, v000001ecb5cd4cc0_0;
    %shiftl 4;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ecb5cd5620_0;
    %ix/getv 4, v000001ecb5cd4cc0_0;
    %shiftr 4;
    %assign/vec4 v000001ecb5cd4ae0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ecb5bdcd50;
T_7 ;
    %wait E_000001ecb5c63750;
    %load/vec4 v000001ecb5cd47c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ecb5cd4ea0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ecb5cd42c0, 4;
    %assign/vec4 v000001ecb5cd4040_0, 0;
T_7.0 ;
    %load/vec4 v000001ecb5cd5080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ecb5cd5940_0;
    %ix/getv 3, v000001ecb5cd4ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ecb5bdcd50;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ecb5cd42c0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001ecb5bdcd50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ecb5cd4720_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ecb5cd4720_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ecb5cd4720_0;
    %load/vec4a v000001ecb5cd42c0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001ecb5cd4720_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ecb5cd4720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ecb5cd4720_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ecb5c5e840;
T_10 ;
    %wait E_000001ecb5c626d0;
    %load/vec4 v000001ecb5ce0140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ecb5cdda80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ecb5cdda80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ecb5cdda80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ecb5c5e520;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ecb5cdefc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ecb5cdf4c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ecb5c5e520;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ecb5cdefc0_0;
    %inv;
    %assign/vec4 v000001ecb5cdefc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ecb5c5e520;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ecb5cdf4c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ecb5cdf4c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001ecb5cdf2e0_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
