-- generated by newgenasym Mon Mar 08 16:18:05 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ring is
    port (    
	RING1:     INOUT  STD_LOGIC;    
	RING2:     INOUT  STD_LOGIC;    
	RING3:     INOUT  STD_LOGIC;    
	RING4:     INOUT  STD_LOGIC;    
	RING5:     INOUT  STD_LOGIC;    
	RING6:     INOUT  STD_LOGIC;    
	RING7:     INOUT  STD_LOGIC;    
	RING8:     INOUT  STD_LOGIC);
end ring;
