{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 13:30:51 2023 " "Info: Processing started: Mon Nov 13 13:30:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Info: Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cla_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_32-Behavioral " "Info: Found design unit 1: cla_32-Behavioral" {  } { { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cla_32 " "Info: Found entity 1: cla_32" {  } { { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32 cla_32:ADDER " "Info: Elaborating entity \"cla_32\" for hierarchy \"cla_32:ADDER\"" {  } { { "ALU.vhd" "ADDER" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Info: Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Info: Implemented 128 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 13:30:52 2023 " "Info: Processing ended: Mon Nov 13 13:30:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 13:30:54 2023 " "Info: Processing started: Mon Nov 13 13:30:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU EP2C5F256C6 " "Info: Selected device EP2C5F256C6 for design \"ALU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C6 " "Info: Device EP2C8F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 97 " "Critical Warning: No exact pin location assignment(s) for 97 pins of 97 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[0\] " "Info: Pin RESULT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[0] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[1\] " "Info: Pin RESULT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[1] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[2\] " "Info: Pin RESULT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[2] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[3\] " "Info: Pin RESULT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[3] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[4\] " "Info: Pin RESULT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[4] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[5\] " "Info: Pin RESULT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[5] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[6\] " "Info: Pin RESULT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[6] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[7\] " "Info: Pin RESULT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[7] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[8\] " "Info: Pin RESULT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[8] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[9\] " "Info: Pin RESULT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[9] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[10\] " "Info: Pin RESULT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[10] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[11\] " "Info: Pin RESULT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[11] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[12\] " "Info: Pin RESULT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[12] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[13\] " "Info: Pin RESULT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[13] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[14\] " "Info: Pin RESULT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[14] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[15\] " "Info: Pin RESULT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[15] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[16\] " "Info: Pin RESULT\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[16] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[17\] " "Info: Pin RESULT\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[17] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[18\] " "Info: Pin RESULT\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[18] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[19\] " "Info: Pin RESULT\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[19] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[20\] " "Info: Pin RESULT\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[20] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[21\] " "Info: Pin RESULT\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[21] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[22\] " "Info: Pin RESULT\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[22] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[23\] " "Info: Pin RESULT\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[23] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[24\] " "Info: Pin RESULT\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[24] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[25\] " "Info: Pin RESULT\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[25] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[26\] " "Info: Pin RESULT\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[26] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[27\] " "Info: Pin RESULT\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[27] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[28\] " "Info: Pin RESULT\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[28] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[29\] " "Info: Pin RESULT\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[29] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[30\] " "Info: Pin RESULT\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[30] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT\[31\] " "Info: Pin RESULT\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { RESULT[31] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[0\] " "Info: Pin OPRND_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[0] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_SEL " "Info: Pin OP_SEL not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP_SEL } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 21 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_SEL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[0\] " "Info: Pin OPRND_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[0] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[1\] " "Info: Pin OPRND_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[1] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[1\] " "Info: Pin OPRND_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[1] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[2\] " "Info: Pin OPRND_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[2] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[2\] " "Info: Pin OPRND_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[2] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[3\] " "Info: Pin OPRND_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[3] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[3\] " "Info: Pin OPRND_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[3] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[4\] " "Info: Pin OPRND_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[4] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[4\] " "Info: Pin OPRND_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[4] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[5\] " "Info: Pin OPRND_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[5] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[5\] " "Info: Pin OPRND_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[5] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[6\] " "Info: Pin OPRND_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[6] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[6\] " "Info: Pin OPRND_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[6] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[7\] " "Info: Pin OPRND_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[7] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[7\] " "Info: Pin OPRND_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[7] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[8\] " "Info: Pin OPRND_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[8] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 111 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[8\] " "Info: Pin OPRND_2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[8] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[9\] " "Info: Pin OPRND_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[9] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[9\] " "Info: Pin OPRND_2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[9] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[10\] " "Info: Pin OPRND_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[10] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[10\] " "Info: Pin OPRND_2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[10] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[11\] " "Info: Pin OPRND_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[11] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[11\] " "Info: Pin OPRND_2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[11] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[12\] " "Info: Pin OPRND_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[12] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[12\] " "Info: Pin OPRND_2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[12] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[13\] " "Info: Pin OPRND_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[13] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[13\] " "Info: Pin OPRND_2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[13] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[14\] " "Info: Pin OPRND_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[14] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[14\] " "Info: Pin OPRND_2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[14] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[15\] " "Info: Pin OPRND_1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[15] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[15\] " "Info: Pin OPRND_2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[15] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[16\] " "Info: Pin OPRND_1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[16] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 119 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[16\] " "Info: Pin OPRND_2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[16] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[17\] " "Info: Pin OPRND_1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[17] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[17\] " "Info: Pin OPRND_2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[17] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[18\] " "Info: Pin OPRND_1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[18] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 121 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[18\] " "Info: Pin OPRND_2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[18] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[19\] " "Info: Pin OPRND_1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[19] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[19\] " "Info: Pin OPRND_2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[19] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[20\] " "Info: Pin OPRND_1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[20] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 123 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[20\] " "Info: Pin OPRND_2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[20] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[21\] " "Info: Pin OPRND_1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[21] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 124 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[21\] " "Info: Pin OPRND_2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[21] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[22\] " "Info: Pin OPRND_1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[22] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 125 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[22\] " "Info: Pin OPRND_2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[22] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[23\] " "Info: Pin OPRND_1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[23] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[23\] " "Info: Pin OPRND_2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[23] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[24\] " "Info: Pin OPRND_1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[24] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[24\] " "Info: Pin OPRND_2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[24] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[25\] " "Info: Pin OPRND_1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[25] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[25\] " "Info: Pin OPRND_2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[25] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[26\] " "Info: Pin OPRND_1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[26] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 129 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[26\] " "Info: Pin OPRND_2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[26] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[27\] " "Info: Pin OPRND_1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[27] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[27\] " "Info: Pin OPRND_2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[27] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[28\] " "Info: Pin OPRND_1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[28] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 131 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[28\] " "Info: Pin OPRND_2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[28] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[29\] " "Info: Pin OPRND_1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[29] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[29\] " "Info: Pin OPRND_2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[29] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[30\] " "Info: Pin OPRND_1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[30] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[30\] " "Info: Pin OPRND_2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[30] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_1\[31\] " "Info: Pin OPRND_1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_1[31] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPRND_2\[31\] " "Info: Pin OPRND_2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OPRND_2[31] } } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPRND_2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 3.3V 65 32 0 " "Info: Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 65 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[0\] 0 " "Info: Pin \"RESULT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[1\] 0 " "Info: Pin \"RESULT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[2\] 0 " "Info: Pin \"RESULT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[3\] 0 " "Info: Pin \"RESULT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[4\] 0 " "Info: Pin \"RESULT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[5\] 0 " "Info: Pin \"RESULT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[6\] 0 " "Info: Pin \"RESULT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[7\] 0 " "Info: Pin \"RESULT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[8\] 0 " "Info: Pin \"RESULT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[9\] 0 " "Info: Pin \"RESULT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[10\] 0 " "Info: Pin \"RESULT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[11\] 0 " "Info: Pin \"RESULT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[12\] 0 " "Info: Pin \"RESULT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[13\] 0 " "Info: Pin \"RESULT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[14\] 0 " "Info: Pin \"RESULT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[15\] 0 " "Info: Pin \"RESULT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[16\] 0 " "Info: Pin \"RESULT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[17\] 0 " "Info: Pin \"RESULT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[18\] 0 " "Info: Pin \"RESULT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[19\] 0 " "Info: Pin \"RESULT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[20\] 0 " "Info: Pin \"RESULT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[21\] 0 " "Info: Pin \"RESULT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[22\] 0 " "Info: Pin \"RESULT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[23\] 0 " "Info: Pin \"RESULT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[24\] 0 " "Info: Pin \"RESULT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[25\] 0 " "Info: Pin \"RESULT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[26\] 0 " "Info: Pin \"RESULT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[27\] 0 " "Info: Pin \"RESULT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[28\] 0 " "Info: Pin \"RESULT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[29\] 0 " "Info: Pin \"RESULT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[30\] 0 " "Info: Pin \"RESULT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT\[31\] 0 " "Info: Pin \"RESULT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 13:30:55 2023 " "Info: Processing ended: Mon Nov 13 13:30:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 13:30:56 2023 " "Info: Processing started: Mon Nov 13 13:30:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 13:30:56 2023 " "Info: Processing ended: Mon Nov 13 13:30:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 13:30:57 2023 " "Info: Processing started: Mon Nov 13 13:30:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "OP_SEL RESULT\[31\] 34.202 ns Longest " "Info: Longest tpd from source pin \"OP_SEL\" to destination pin \"RESULT\[31\]\" is 34.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns OP_SEL 1 PIN PIN_A8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_A8; Fanout = 67; PIN Node = 'OP_SEL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_SEL } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.173 ns) + CELL(0.420 ns) 6.423 ns Add0~1 2 COMB LCCOMB_X13_Y8_N24 2 " "Info: 2: + IC(5.173 ns) + CELL(0.420 ns) = 6.423 ns; Loc. = LCCOMB_X13_Y8_N24; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.593 ns" { OP_SEL Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.393 ns) 7.537 ns Add0~3 3 COMB LCCOMB_X9_Y8_N0 2 " "Info: 3: + IC(0.721 ns) + CELL(0.393 ns) = 7.537 ns; Loc. = LCCOMB_X9_Y8_N0; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.947 ns Add0~4 4 COMB LCCOMB_X9_Y8_N2 3 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.947 ns; Loc. = LCCOMB_X9_Y8_N2; Fanout = 3; COMB Node = 'Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~3 Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.413 ns) 9.114 ns cla_32:ADDER\|G\[1\] 5 COMB LCCOMB_X13_Y8_N28 2 " "Info: 5: + IC(0.754 ns) + CELL(0.413 ns) = 9.114 ns; Loc. = LCCOMB_X13_Y8_N28; Fanout = 2; COMB Node = 'cla_32:ADDER\|G\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { Add0~4 cla_32:ADDER|G[1] } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.516 ns cla_32:ADDER\|C\[2\]~2 6 COMB LCCOMB_X13_Y8_N4 1 " "Info: 6: + IC(0.252 ns) + CELL(0.150 ns) = 9.516 ns; Loc. = LCCOMB_X13_Y8_N4; Fanout = 1; COMB Node = 'cla_32:ADDER\|C\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { cla_32:ADDER|G[1] cla_32:ADDER|C[2]~2 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 10.038 ns cla_32:ADDER\|C\[2\]~3 7 COMB LCCOMB_X13_Y8_N6 2 " "Info: 7: + IC(0.251 ns) + CELL(0.271 ns) = 10.038 ns; Loc. = LCCOMB_X13_Y8_N6; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { cla_32:ADDER|C[2]~2 cla_32:ADDER|C[2]~3 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 10.437 ns cla_32:ADDER\|C\[3\]~4 8 COMB LCCOMB_X13_Y8_N20 2 " "Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 10.437 ns; Loc. = LCCOMB_X13_Y8_N20; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { cla_32:ADDER|C[2]~3 cla_32:ADDER|C[3]~4 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 10.962 ns cla_32:ADDER\|C\[4\]~5 9 COMB LCCOMB_X13_Y8_N18 2 " "Info: 9: + IC(0.254 ns) + CELL(0.271 ns) = 10.962 ns; Loc. = LCCOMB_X13_Y8_N18; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { cla_32:ADDER|C[3]~4 cla_32:ADDER|C[4]~5 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.271 ns) 12.280 ns cla_32:ADDER\|C\[5\]~6 10 COMB LCCOMB_X17_Y12_N10 2 " "Info: 10: + IC(1.047 ns) + CELL(0.271 ns) = 12.280 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { cla_32:ADDER|C[4]~5 cla_32:ADDER|C[5]~6 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.437 ns) 12.986 ns cla_32:ADDER\|C\[6\]~7 11 COMB LCCOMB_X17_Y12_N16 2 " "Info: 11: + IC(0.269 ns) + CELL(0.437 ns) = 12.986 ns; Loc. = LCCOMB_X17_Y12_N16; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[6\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { cla_32:ADDER|C[5]~6 cla_32:ADDER|C[6]~7 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.437 ns) 13.703 ns cla_32:ADDER\|C\[7\]~8 12 COMB LCCOMB_X17_Y12_N30 2 " "Info: 12: + IC(0.280 ns) + CELL(0.437 ns) = 13.703 ns; Loc. = LCCOMB_X17_Y12_N30; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[7\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { cla_32:ADDER|C[6]~7 cla_32:ADDER|C[7]~8 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.271 ns) 14.371 ns cla_32:ADDER\|C\[8\]~9 13 COMB LCCOMB_X17_Y12_N20 2 " "Info: 13: + IC(0.397 ns) + CELL(0.271 ns) = 14.371 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[8\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { cla_32:ADDER|C[7]~8 cla_32:ADDER|C[8]~9 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.437 ns) 15.084 ns cla_32:ADDER\|C\[9\]~10 14 COMB LCCOMB_X17_Y12_N18 2 " "Info: 14: + IC(0.276 ns) + CELL(0.437 ns) = 15.084 ns; Loc. = LCCOMB_X17_Y12_N18; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { cla_32:ADDER|C[8]~9 cla_32:ADDER|C[9]~10 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 15.755 ns cla_32:ADDER\|C\[10\]~11 15 COMB LCCOMB_X17_Y12_N22 2 " "Info: 15: + IC(0.251 ns) + CELL(0.420 ns) = 15.755 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[10\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { cla_32:ADDER|C[9]~10 cla_32:ADDER|C[10]~11 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.271 ns) 16.702 ns cla_32:ADDER\|C\[11\]~12 16 COMB LCCOMB_X20_Y12_N14 2 " "Info: 16: + IC(0.676 ns) + CELL(0.271 ns) = 16.702 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[11\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { cla_32:ADDER|C[10]~11 cla_32:ADDER|C[11]~12 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.271 ns) 17.240 ns cla_32:ADDER\|C\[12\]~13 17 COMB LCCOMB_X20_Y12_N4 2 " "Info: 17: + IC(0.267 ns) + CELL(0.271 ns) = 17.240 ns; Loc. = LCCOMB_X20_Y12_N4; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[12\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { cla_32:ADDER|C[11]~12 cla_32:ADDER|C[12]~13 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 17.777 ns cla_32:ADDER\|C\[13\]~14 18 COMB LCCOMB_X20_Y12_N2 2 " "Info: 18: + IC(0.266 ns) + CELL(0.271 ns) = 17.777 ns; Loc. = LCCOMB_X20_Y12_N2; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[13\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { cla_32:ADDER|C[12]~13 cla_32:ADDER|C[13]~14 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 18.172 ns cla_32:ADDER\|C\[14\]~15 19 COMB LCCOMB_X20_Y12_N0 2 " "Info: 19: + IC(0.245 ns) + CELL(0.150 ns) = 18.172 ns; Loc. = LCCOMB_X20_Y12_N0; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[14\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { cla_32:ADDER|C[13]~14 cla_32:ADDER|C[14]~15 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 18.571 ns cla_32:ADDER\|C\[15\]~16 20 COMB LCCOMB_X20_Y12_N22 2 " "Info: 20: + IC(0.249 ns) + CELL(0.150 ns) = 18.571 ns; Loc. = LCCOMB_X20_Y12_N22; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[15\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { cla_32:ADDER|C[14]~15 cla_32:ADDER|C[15]~16 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.150 ns) 19.770 ns cla_32:ADDER\|C\[16\]~17 21 COMB LCCOMB_X20_Y7_N4 2 " "Info: 21: + IC(1.049 ns) + CELL(0.150 ns) = 19.770 ns; Loc. = LCCOMB_X20_Y7_N4; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[16\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { cla_32:ADDER|C[15]~16 cla_32:ADDER|C[16]~17 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.419 ns) 20.455 ns cla_32:ADDER\|C\[17\]~18 22 COMB LCCOMB_X20_Y7_N26 2 " "Info: 22: + IC(0.266 ns) + CELL(0.419 ns) = 20.455 ns; Loc. = LCCOMB_X20_Y7_N26; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[17\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { cla_32:ADDER|C[16]~17 cla_32:ADDER|C[17]~18 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 20.865 ns cla_32:ADDER\|C\[18\]~19 23 COMB LCCOMB_X20_Y7_N8 2 " "Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 20.865 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[18\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cla_32:ADDER|C[17]~18 cla_32:ADDER|C[18]~19 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.271 ns) 21.403 ns cla_32:ADDER\|C\[19\]~20 24 COMB LCCOMB_X20_Y7_N30 2 " "Info: 24: + IC(0.267 ns) + CELL(0.271 ns) = 21.403 ns; Loc. = LCCOMB_X20_Y7_N30; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[19\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { cla_32:ADDER|C[18]~19 cla_32:ADDER|C[19]~20 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 21.812 ns cla_32:ADDER\|C\[20\]~21 25 COMB LCCOMB_X20_Y7_N20 2 " "Info: 25: + IC(0.259 ns) + CELL(0.150 ns) = 21.812 ns; Loc. = LCCOMB_X20_Y7_N20; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[20\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { cla_32:ADDER|C[19]~20 cla_32:ADDER|C[20]~21 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.486 ns) + CELL(0.271 ns) 23.569 ns cla_32:ADDER\|C\[21\]~22 26 COMB LCCOMB_X8_Y11_N18 2 " "Info: 26: + IC(1.486 ns) + CELL(0.271 ns) = 23.569 ns; Loc. = LCCOMB_X8_Y11_N18; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[21\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { cla_32:ADDER|C[20]~21 cla_32:ADDER|C[21]~22 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 24.248 ns cla_32:ADDER\|C\[22\]~23 27 COMB LCCOMB_X8_Y11_N8 2 " "Info: 27: + IC(0.259 ns) + CELL(0.420 ns) = 24.248 ns; Loc. = LCCOMB_X8_Y11_N8; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[22\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { cla_32:ADDER|C[21]~22 cla_32:ADDER|C[22]~23 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.271 ns) 24.778 ns cla_32:ADDER\|C\[23\]~24 28 COMB LCCOMB_X8_Y11_N30 2 " "Info: 28: + IC(0.259 ns) + CELL(0.271 ns) = 24.778 ns; Loc. = LCCOMB_X8_Y11_N30; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[23\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { cla_32:ADDER|C[22]~23 cla_32:ADDER|C[23]~24 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 25.181 ns cla_32:ADDER\|C\[24\]~25 29 COMB LCCOMB_X8_Y11_N28 2 " "Info: 29: + IC(0.253 ns) + CELL(0.150 ns) = 25.181 ns; Loc. = LCCOMB_X8_Y11_N28; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[24\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { cla_32:ADDER|C[23]~24 cla_32:ADDER|C[24]~25 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 25.586 ns cla_32:ADDER\|C\[25\]~26 30 COMB LCCOMB_X8_Y11_N10 2 " "Info: 30: + IC(0.255 ns) + CELL(0.150 ns) = 25.586 ns; Loc. = LCCOMB_X8_Y11_N10; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[25\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { cla_32:ADDER|C[24]~25 cla_32:ADDER|C[25]~26 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 26.292 ns cla_32:ADDER\|C\[26\]~27 31 COMB LCCOMB_X8_Y11_N22 2 " "Info: 31: + IC(0.268 ns) + CELL(0.438 ns) = 26.292 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[26\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { cla_32:ADDER|C[25]~26 cla_32:ADDER|C[26]~27 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.438 ns) 27.505 ns cla_32:ADDER\|C\[27\]~28 32 COMB LCCOMB_X8_Y7_N28 2 " "Info: 32: + IC(0.775 ns) + CELL(0.438 ns) = 27.505 ns; Loc. = LCCOMB_X8_Y7_N28; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[27\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { cla_32:ADDER|C[26]~27 cla_32:ADDER|C[27]~28 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 28.185 ns cla_32:ADDER\|C\[28\]~29 33 COMB LCCOMB_X8_Y7_N18 2 " "Info: 33: + IC(0.260 ns) + CELL(0.420 ns) = 28.185 ns; Loc. = LCCOMB_X8_Y7_N18; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[28\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { cla_32:ADDER|C[27]~28 cla_32:ADDER|C[28]~29 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 28.859 ns cla_32:ADDER\|C\[29\]~30 34 COMB LCCOMB_X8_Y7_N0 2 " "Info: 34: + IC(0.255 ns) + CELL(0.419 ns) = 28.859 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[29\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { cla_32:ADDER|C[28]~29 cla_32:ADDER|C[29]~30 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 29.266 ns cla_32:ADDER\|C\[30\]~31 35 COMB LCCOMB_X8_Y7_N30 2 " "Info: 35: + IC(0.257 ns) + CELL(0.150 ns) = 29.266 ns; Loc. = LCCOMB_X8_Y7_N30; Fanout = 2; COMB Node = 'cla_32:ADDER\|C\[30\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { cla_32:ADDER|C[29]~30 cla_32:ADDER|C[30]~31 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.419 ns) 29.947 ns cla_32:ADDER\|C_OUT~0 36 COMB LCCOMB_X8_Y7_N4 1 " "Info: 36: + IC(0.262 ns) + CELL(0.419 ns) = 29.947 ns; Loc. = LCCOMB_X8_Y7_N4; Fanout = 1; COMB Node = 'cla_32:ADDER\|C_OUT~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { cla_32:ADDER|C[30]~31 cla_32:ADDER|C_OUT~0 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 30.471 ns cla_32:ADDER\|RESULT\[31\]~31 37 COMB LCCOMB_X8_Y7_N22 1 " "Info: 37: + IC(0.249 ns) + CELL(0.275 ns) = 30.471 ns; Loc. = LCCOMB_X8_Y7_N22; Fanout = 1; COMB Node = 'cla_32:ADDER\|RESULT\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { cla_32:ADDER|C_OUT~0 cla_32:ADDER|RESULT[31]~31 } "NODE_NAME" } } { "cla_32.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/cla_32.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(2.778 ns) 34.202 ns RESULT\[31\] 38 PIN PIN_T6 0 " "Info: 38: + IC(0.953 ns) + CELL(2.778 ns) = 34.202 ns; Loc. = PIN_T6; Fanout = 0; PIN Node = 'RESULT\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { cla_32:ADDER|RESULT[31]~31 RESULT[31] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Dimas Github/Praktikum-Arsikom/EL3111_04_20231107_13221076/1_Lab/Tugas_5/ALU.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.433 ns ( 42.20 % ) " "Info: Total cell delay = 14.433 ns ( 42.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.769 ns ( 57.80 % ) " "Info: Total interconnect delay = 19.769 ns ( 57.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.202 ns" { OP_SEL Add0~1 Add0~3 Add0~4 cla_32:ADDER|G[1] cla_32:ADDER|C[2]~2 cla_32:ADDER|C[2]~3 cla_32:ADDER|C[3]~4 cla_32:ADDER|C[4]~5 cla_32:ADDER|C[5]~6 cla_32:ADDER|C[6]~7 cla_32:ADDER|C[7]~8 cla_32:ADDER|C[8]~9 cla_32:ADDER|C[9]~10 cla_32:ADDER|C[10]~11 cla_32:ADDER|C[11]~12 cla_32:ADDER|C[12]~13 cla_32:ADDER|C[13]~14 cla_32:ADDER|C[14]~15 cla_32:ADDER|C[15]~16 cla_32:ADDER|C[16]~17 cla_32:ADDER|C[17]~18 cla_32:ADDER|C[18]~19 cla_32:ADDER|C[19]~20 cla_32:ADDER|C[20]~21 cla_32:ADDER|C[21]~22 cla_32:ADDER|C[22]~23 cla_32:ADDER|C[23]~24 cla_32:ADDER|C[24]~25 cla_32:ADDER|C[25]~26 cla_32:ADDER|C[26]~27 cla_32:ADDER|C[27]~28 cla_32:ADDER|C[28]~29 cla_32:ADDER|C[29]~30 cla_32:ADDER|C[30]~31 cla_32:ADDER|C_OUT~0 cla_32:ADDER|RESULT[31]~31 RESULT[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "34.202 ns" { OP_SEL {} OP_SEL~combout {} Add0~1 {} Add0~3 {} Add0~4 {} cla_32:ADDER|G[1] {} cla_32:ADDER|C[2]~2 {} cla_32:ADDER|C[2]~3 {} cla_32:ADDER|C[3]~4 {} cla_32:ADDER|C[4]~5 {} cla_32:ADDER|C[5]~6 {} cla_32:ADDER|C[6]~7 {} cla_32:ADDER|C[7]~8 {} cla_32:ADDER|C[8]~9 {} cla_32:ADDER|C[9]~10 {} cla_32:ADDER|C[10]~11 {} cla_32:ADDER|C[11]~12 {} cla_32:ADDER|C[12]~13 {} cla_32:ADDER|C[13]~14 {} cla_32:ADDER|C[14]~15 {} cla_32:ADDER|C[15]~16 {} cla_32:ADDER|C[16]~17 {} cla_32:ADDER|C[17]~18 {} cla_32:ADDER|C[18]~19 {} cla_32:ADDER|C[19]~20 {} cla_32:ADDER|C[20]~21 {} cla_32:ADDER|C[21]~22 {} cla_32:ADDER|C[22]~23 {} cla_32:ADDER|C[23]~24 {} cla_32:ADDER|C[24]~25 {} cla_32:ADDER|C[25]~26 {} cla_32:ADDER|C[26]~27 {} cla_32:ADDER|C[27]~28 {} cla_32:ADDER|C[28]~29 {} cla_32:ADDER|C[29]~30 {} cla_32:ADDER|C[30]~31 {} cla_32:ADDER|C_OUT~0 {} cla_32:ADDER|RESULT[31]~31 {} RESULT[31] {} } { 0.000ns 0.000ns 5.173ns 0.721ns 0.000ns 0.754ns 0.252ns 0.251ns 0.249ns 0.254ns 1.047ns 0.269ns 0.280ns 0.397ns 0.276ns 0.251ns 0.676ns 0.267ns 0.266ns 0.245ns 0.249ns 1.049ns 0.266ns 0.260ns 0.267ns 0.259ns 1.486ns 0.259ns 0.259ns 0.253ns 0.255ns 0.268ns 0.775ns 0.260ns 0.255ns 0.257ns 0.262ns 0.249ns 0.953ns } { 0.000ns 0.830ns 0.420ns 0.393ns 0.410ns 0.413ns 0.150ns 0.271ns 0.150ns 0.271ns 0.271ns 0.437ns 0.437ns 0.271ns 0.437ns 0.420ns 0.271ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.419ns 0.150ns 0.271ns 0.150ns 0.271ns 0.420ns 0.271ns 0.150ns 0.150ns 0.438ns 0.438ns 0.420ns 0.419ns 0.150ns 0.419ns 0.275ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 13:30:57 2023 " "Info: Processing ended: Mon Nov 13 13:30:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 4 s " "Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
