
*** Running vivado
    with args -log DDS_FFT_ethernet_final_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source DDS_FFT_ethernet_final_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source DDS_FFT_ethernet_final_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 389.727 ; gain = 68.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/_DATN/FFT/ip_repo/myFFT_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 458.883 ; gain = 43.520
Command: link_design -top DDS_FFT_ethernet_final_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_DDS_FFT_0_0/DDS_FFT_ethernet_final_DDS_FFT_0_0.dcp' for cell 'DDS_FFT_ethernet_final_i/DDS_FFT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_ila_0_0/DDS_FFT_ethernet_final_ila_0_0.dcp' for cell 'DDS_FFT_ethernet_final_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_myFFT_0_2/DDS_FFT_ethernet_final_myFFT_0_2.dcp' for cell 'DDS_FFT_ethernet_final_i/myFFT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_processing_system7_0_0/DDS_FFT_ethernet_final_processing_system7_0_0.dcp' for cell 'DDS_FFT_ethernet_final_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_rst_ps7_0_100M_0/DDS_FFT_ethernet_final_rst_ps7_0_100M_0.dcp' for cell 'DDS_FFT_ethernet_final_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_auto_pc_0/DDS_FFT_ethernet_final_auto_pc_0.dcp' for cell 'DDS_FFT_ethernet_final_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp' for cell 'DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dds0/inst_dds_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_1/dds_compiler_1.dcp' for cell 'DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dds1/inst_dds_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/dds_compiler_2/dds_compiler_2.dcp' for cell 'DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dds2/inst_dds_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.595 . Memory (MB): peak = 944.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: DDS_FFT_ethernet_final_i/ila_0 UUID: cef501f3-0123-5080-b6a8-ec807f0620bc 
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_processing_system7_0_0/DDS_FFT_ethernet_final_processing_system7_0_0.xdc] for cell 'DDS_FFT_ethernet_final_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_processing_system7_0_0/DDS_FFT_ethernet_final_processing_system7_0_0.xdc] for cell 'DDS_FFT_ethernet_final_i/processing_system7_0/inst'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DDS_FFT_ethernet_final_i/ila_0/inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DDS_FFT_ethernet_final_i/ila_0/inst'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'DDS_FFT_ethernet_final_i/ila_0/inst'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'DDS_FFT_ethernet_final_i/ila_0/inst'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_rst_ps7_0_100M_0/DDS_FFT_ethernet_final_rst_ps7_0_100M_0_board.xdc] for cell 'DDS_FFT_ethernet_final_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_rst_ps7_0_100M_0/DDS_FFT_ethernet_final_rst_ps7_0_100M_0_board.xdc] for cell 'DDS_FFT_ethernet_final_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_rst_ps7_0_100M_0/DDS_FFT_ethernet_final_rst_ps7_0_100M_0.xdc] for cell 'DDS_FFT_ethernet_final_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Vivado/_DATN/FFT/FFT_final/FFT_final.gen/sources_1/bd/DDS_FFT_ethernet_final/ip/DDS_FFT_ethernet_final_rst_ps7_0_100M_0/DDS_FFT_ethernet_final_rst_ps7_0_100M_0.xdc] for cell 'DDS_FFT_ethernet_final_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1111.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 220 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 1111.391 ; gain = 652.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1138.258 ; gain = 26.867

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a5c5fe4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1662.227 ; gain = 523.969

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 74da15ea0f9c6c5c.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2034.098 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 10f07b49c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.098 ; gain = 19.977

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter DDS_FFT_ethernet_final_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance DDS_FFT_ethernet_final_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_5, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 12517cd05

Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.098 ; gain = 19.977
INFO: [Opt 31-389] Phase Retarget created 130 cells and removed 191 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1490143ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 2034.098 ; gain = 19.977
INFO: [Opt 31-389] Phase Constant propagation created 32 cells and removed 113 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 151609c60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 2034.098 ; gain = 19.977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 616 cells
INFO: [Opt 31-1021] In phase Sweep, 975 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 151609c60

Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2034.098 ; gain = 19.977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: dd5d4cbe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2034.098 ; gain = 19.977
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 114f20416

Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 2034.098 ; gain = 19.977
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             130  |             191  |                                             65  |
|  Constant propagation         |              32  |             113  |                                             49  |
|  Sweep                        |               0  |             616  |                                            975  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2034.098 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15f5bc16f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 2034.098 ; gain = 19.977

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 1495b130a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2232.492 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1495b130a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.492 ; gain = 198.395

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d1c4dc17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.492 ; gain = 0.000
Ending Final Cleanup Task | Checksum: d1c4dc17

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.492 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2232.492 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d1c4dc17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:26 . Memory (MB): peak = 2232.492 ; gain = 1121.102
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file DDS_FFT_ethernet_final_wrapper_drc_opted.rpt -pb DDS_FFT_ethernet_final_wrapper_drc_opted.pb -rpx DDS_FFT_ethernet_final_wrapper_drc_opted.rpx
Command: report_drc -file DDS_FFT_ethernet_final_wrapper_drc_opted.rpt -pb DDS_FFT_ethernet_final_wrapper_drc_opted.pb -rpx DDS_FFT_ethernet_final_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 774a7e12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2232.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 147198937

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1291443dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1291443dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1291443dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e9003c3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e5f55778

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c1598c63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16258dcb2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 181 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 0 LUT, combined 82 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[61]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1322 to 223 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 223.
INFO: [Physopt 32-1132] Very high fanout net 'DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[62]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1102 to 223 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 223.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2232.492 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    82  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: d2abebea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 4fd1fea8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 2 Global Placement | Checksum: 4fd1fea8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 900a4309

Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: af3197f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 39e80991

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 684f4c72

Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 88dca4c3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a43b5c38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1359fb527

Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: fc80925f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 110e34973

Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 110e34973

Time (s): cpu = 00:00:26 ; elapsed = 00:01:01 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c98cbd4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.215 | TNS=-264.541 |
Phase 1 Physical Synthesis Initialization | Checksum: 10dc2420f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Place 46-33] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11d929424

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c98cbd4

Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.048. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 3d553e09

Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000

Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 3d553e09

Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3d553e09

Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3d553e09

Time (s): cpu = 00:00:41 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 3d553e09

Time (s): cpu = 00:00:42 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2232.492 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:01:47 . Memory (MB): peak = 2232.492 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11707ccad

Time (s): cpu = 00:00:42 ; elapsed = 00:01:48 . Memory (MB): peak = 2232.492 ; gain = 0.000
Ending Placer Task | Checksum: 106e53192

Time (s): cpu = 00:00:42 ; elapsed = 00:01:48 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:51 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file DDS_FFT_ethernet_final_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DDS_FFT_ethernet_final_wrapper_utilization_placed.rpt -pb DDS_FFT_ethernet_final_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DDS_FFT_ethernet_final_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2232.492 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 4.84s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2232.492 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.193 | TNS=-310.643 |
Phase 1 Physical Synthesis Initialization | Checksum: 149b95c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.193 | TNS=-310.643 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 149b95c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.193 | TNS=-310.643 |
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_0_255_54_54/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__10_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_1_in[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54].  Re-placed instance DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_0_255_54_54_i_1
INFO: [Physopt 32-735] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.171 | TNS=-311.087 |
INFO: [Physopt 32-81] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.143 | TNS=-310.620 |
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_256_511_53_53/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[20].  Re-placed instance DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[20]
INFO: [Physopt 32-735] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-282.766 |
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_256_511_54_54/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40] was not replicated.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_256_511_54_54/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__10_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_1_in[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-282.766 |
Phase 3 Critical Path Optimization | Checksum: 149b95c49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-282.766 |
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_256_511_54_54/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__10_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_1_in[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40] was not replicated.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_array_reg_256_511_54_54/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__12_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/_carry__10_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_1_in[47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/p_2_in[54]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.124 | TNS=-282.766 |
Phase 4 Critical Path Optimization | Checksum: 149b95c49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2232.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.124 | TNS=-282.766 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.069  |         27.877  |            1  |              0  |                     3  |           0  |           2  |  00:00:04  |
|  Total          |          0.069  |         27.877  |            1  |              0  |                     3  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2232.492 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: ce496541

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.492 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.492 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9caa2d84 ConstDB: 0 ShapeSum: 9f60df9 RouteDB: 0
Post Restoration Checksum: NetGraph: 99d6ed31 NumContArr: 192346fc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: b2fa342d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b2fa342d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2232.492 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b2fa342d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2232.492 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 133514779

Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 2236.773 ; gain = 4.281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.118 | TNS=-287.983| WHS=-0.378 | THS=-580.113|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1328471ce

Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 2295.809 ; gain = 63.316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.118 | TNS=-230.969| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 173e6efca

Time (s): cpu = 00:00:29 ; elapsed = 00:01:14 . Memory (MB): peak = 2295.863 ; gain = 63.371

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11636
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11636
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12dd8ac25

Time (s): cpu = 00:00:30 ; elapsed = 00:01:15 . Memory (MB): peak = 2295.863 ; gain = 63.371

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12dd8ac25

Time (s): cpu = 00:00:30 ; elapsed = 00:01:15 . Memory (MB): peak = 2295.863 ; gain = 63.371
Phase 3 Initial Routing | Checksum: 169b75ac9

Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.397 | TNS=-651.705| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18c0c2d8f

Time (s): cpu = 00:00:36 ; elapsed = 00:01:28 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.296 | TNS=-550.389| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aef2dbfc

Time (s): cpu = 00:00:38 ; elapsed = 00:01:32 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.296 | TNS=-384.652| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c8e25601

Time (s): cpu = 00:00:38 ; elapsed = 00:01:34 . Memory (MB): peak = 2299.176 ; gain = 66.684
Phase 4 Rip-up And Reroute | Checksum: 1c8e25601

Time (s): cpu = 00:00:38 ; elapsed = 00:01:35 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1dae25d8f

Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2299.176 ; gain = 66.684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.200 | TNS=-324.517| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14de6f8d5

Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14de6f8d5

Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2299.176 ; gain = 66.684
Phase 5 Delay and Skew Optimization | Checksum: 14de6f8d5

Time (s): cpu = 00:00:39 ; elapsed = 00:01:36 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19e4387b4

Time (s): cpu = 00:00:40 ; elapsed = 00:01:38 . Memory (MB): peak = 2299.176 ; gain = 66.684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.200 | TNS=-324.428| WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 179a7f6de

Time (s): cpu = 00:00:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2299.176 ; gain = 66.684
Phase 6 Post Hold Fix | Checksum: 179a7f6de

Time (s): cpu = 00:00:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.14368 %
  Global Horizontal Routing Utilization  = 2.94346 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a2710e51

Time (s): cpu = 00:00:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a2710e51

Time (s): cpu = 00:00:40 ; elapsed = 00:01:39 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 178998dbe

Time (s): cpu = 00:00:40 ; elapsed = 00:01:40 . Memory (MB): peak = 2299.176 ; gain = 66.684

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.200 | TNS=-324.428| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 178998dbe

Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2299.176 ; gain = 66.684
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:01:42 . Memory (MB): peak = 2299.176 ; gain = 66.684

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
209 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2299.176 ; gain = 66.684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2306.039 ; gain = 6.863
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2306.039 ; gain = 6.863
INFO: [runtcl-4] Executing : report_drc -file DDS_FFT_ethernet_final_wrapper_drc_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_drc_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_drc_routed.rpx
Command: report_drc -file DDS_FFT_ethernet_final_wrapper_drc_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_drc_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Vivado/_DATN/FFT/FFT_final/FFT_final.runs/impl_1/DDS_FFT_ethernet_final_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2308.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file DDS_FFT_ethernet_final_wrapper_power_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_power_summary_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_power_routed.rpx
Command: report_power -file DDS_FFT_ethernet_final_wrapper_power_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_power_summary_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
221 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2308.441 ; gain = 0.176
INFO: [runtcl-4] Executing : report_route_status -file DDS_FFT_ethernet_final_wrapper_route_status.rpt -pb DDS_FFT_ethernet_final_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file DDS_FFT_ethernet_final_wrapper_timing_summary_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_timing_summary_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DDS_FFT_ethernet_final_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file DDS_FFT_ethernet_final_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DDS_FFT_ethernet_final_wrapper_bus_skew_routed.rpt -pb DDS_FFT_ethernet_final_wrapper_bus_skew_routed.pb -rpx DDS_FFT_ethernet_final_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force DDS_FFT_ethernet_final_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0 input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0 input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1 input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1 input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2 input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2 input DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out output DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0 output DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1 output DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2 output DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out multiplier stage DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0 multiplier stage DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1 multiplier stage DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2 multiplier stage DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_0/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_i_1_n_0) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1 has an input control pin DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1/ENARDEN (net: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/psd_avg_array_reg_1_ENARDEN_cooolgate_en_sig_12) which is driven by a register (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/cnt_m_fft_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (DDS_FFT_ethernet_final_i/DDS_FFT_0/inst/dut/u_fft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 34 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./DDS_FFT_ethernet_final_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2772.363 ; gain = 463.922
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 17:42:14 2024...
