do wave.do
# Cannot open macro file: wave.do
pwd
# /h/u4/c6/05/zengrun1/Desktop/CSC258/Lab 4
ls
# db
# Part2
# Part2.qpf
# Part2.qsf
# transcript
cd ..
ls
# Lab 2
# Lab 3
# Lab 4
cd Lab\ 4
ls
# db
# Part2
# Part2.qpf
# Part2.qsf
# transcript
cd Part2
ls
# Part2.v
# Part2.v.bak
# transcript
# vsim.wlf
# wave.do
# work
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:40 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:12:40 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 14:12:40 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
# ** Warning: (vsim-3015) Part2.v(28): [PCDPC] - Port size (8) does not match connection size (10) for port 'SW'. The port definition is at: Part2.v(66).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/alu File: Part2.v
# ** Warning: (vsim-3015) Part2.v(78): [PCDPC] - Port size (8) does not match connection size (4) for port 'SW'. The port definition is at: Part2.v(164).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/alu/poo File: Part2.v
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:00 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# ** Error: (vlog-13069) Part2.v(69): near "input": syntax error, unexpected input, expecting ';'.
# ** Error: Part2.v(76): (vlog-2730) Undefined variable: 'b'.
# ** Error: Part2.v(66): Identifier must be declared with a port mode: b.
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# End time: 14:14:01 on Feb 06,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./wave.do line 9
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns Part2.v"
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:10 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:14:10 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:14:10 on Feb 06,2018, Elapsed time: 0:01:30
# Errors: 6, Warnings: 2
# vsim Part2 
# Start time: 14:14:10 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
# ** Warning: (vsim-3015) Part2.v(28): [PCDPC] - Port size (8) does not match connection size (10) for port 'SW'. The port definition is at: Part2.v(66).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/alu File: Part2.v
# ** Warning: (vsim-3015) Part2.v(79): [PCDPC] - Port size (8) does not match connection size (4) for port 'SW'. The port definition is at: Part2.v(165).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/alu/poo File: Part2.v
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:16 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:16:16 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:16:16 on Feb 06,2018, Elapsed time: 0:02:06
# Errors: 0, Warnings: 2
# vsim Part2 
# Start time: 14:16:16 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
# ** Warning: (vsim-3015) Part2.v(79): [PCDPC] - Port size (8) does not match connection size (4) for port 'SW'. The port definition is at: Part2.v(165).
#    Time: 0 ns  Iteration: 0  Instance: /Part2/alu/poo File: Part2.v
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:44 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:19:44 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:44 on Feb 06,2018, Elapsed time: 0:03:28
# Errors: 0, Warnings: 1
# vsim Part2 
# Start time: 14:19:44 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:21:21 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:21:21 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:21 on Feb 06,2018, Elapsed time: 0:01:37
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 14:21:21 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:02 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:30:02 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:30:02 on Feb 06,2018, Elapsed time: 0:08:41
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 14:30:02 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 14:35:02 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:35:02 on Feb 06,2018, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 14:35:02 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:02:35 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 15:02:36 on Feb 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:02:36 on Feb 06,2018, Elapsed time: 0:27:34
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 15:02:36 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:33 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 15:03:33 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:03:34 on Feb 06,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 15:03:34 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
do wave.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:04:46 on Feb 06,2018
# vlog -reportprogress 300 -timescale 1ns/1ns Part2.v 
# -- Compiling module Part2
# -- Compiling module register
# -- Compiling module ALU
# -- Compiling module seven_seg_decoder
# -- Compiling module Adder
# -- Compiling module AddOne
# -- Compiling module fullAdder1
# 
# Top level modules:
# 	Part2
# End time: 15:04:46 on Feb 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:04:46 on Feb 06,2018, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim Part2 
# Start time: 15:04:47 on Feb 06,2018
# Loading work.Part2
# Loading work.register
# Loading work.ALU
# Loading work.AddOne
# Loading work.fullAdder1
# Loading work.Adder
# Loading work.seven_seg_decoder
# End time: 15:05:37 on Feb 06,2018, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
