//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { MSP430::SRW, 0 };
static const unsigned ImplicitList2[] = { MSP430::SPW, 0 };
static const unsigned ImplicitList3[] = { MSP430::SPW, MSP430::SRW, 0 };
static const unsigned ImplicitList4[] = { MSP430::R12W, MSP430::R13W, MSP430::R14W, MSP430::R15W, MSP430::SRW, 0 };

static const TargetOperandInfo OperandInfo2[] = { { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, { MSP430::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { MSP430::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { MSP430::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { 0, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { 0, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { 0, 0, 0 }, { MSP430::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { MSP430::GR8RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo28[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, };
static const TargetOperandInfo OperandInfo29[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, { MSP430::GR16RegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, 0 }, { MSP430::GR8RegClassID, 0, 0 }, { 0, 0, 0 }, };

static const TargetInstrDesc MSP430Insts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"COPY_TO_REGCLASS", 0|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	3,	0,	0,	"ADC16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo2 },  // Inst #11 = ADC16mi
  { 12,	4,	0,	0,	"ADC16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo3 },  // Inst #12 = ADC16mm
  { 13,	3,	0,	0,	"ADC16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo4 },  // Inst #13 = ADC16mr
  { 14,	3,	1,	0,	"ADC16ri", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo5 },  // Inst #14 = ADC16ri
  { 15,	4,	1,	0,	"ADC16rm", 0|(1<<TID::MayLoad), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo6 },  // Inst #15 = ADC16rm
  { 16,	3,	1,	0,	"ADC16rr", 0|(1<<TID::Commutable), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo7 },  // Inst #16 = ADC16rr
  { 17,	3,	0,	0,	"ADC8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo2 },  // Inst #17 = ADC8mi
  { 18,	4,	0,	0,	"ADC8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo3 },  // Inst #18 = ADC8mm
  { 19,	3,	0,	0,	"ADC8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo8 },  // Inst #19 = ADC8mr
  { 20,	3,	1,	0,	"ADC8ri", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo9 },  // Inst #20 = ADC8ri
  { 21,	4,	1,	0,	"ADC8rm", 0|(1<<TID::MayLoad), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo10 },  // Inst #21 = ADC8rm
  { 22,	3,	1,	0,	"ADC8rr", 0|(1<<TID::Commutable), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo11 },  // Inst #22 = ADC8rr
  { 23,	3,	0,	0,	"ADD16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #23 = ADD16mi
  { 24,	4,	0,	0,	"ADD16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #24 = ADD16mm
  { 25,	3,	0,	0,	"ADD16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo4 },  // Inst #25 = ADD16mr
  { 26,	3,	1,	0,	"ADD16ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #26 = ADD16ri
  { 27,	4,	1,	0,	"ADD16rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo6 },  // Inst #27 = ADD16rm
  { 28,	3,	1,	0,	"ADD16rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #28 = ADD16rr
  { 29,	3,	0,	0,	"ADD8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #29 = ADD8mi
  { 30,	4,	0,	0,	"ADD8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #30 = ADD8mm
  { 31,	3,	0,	0,	"ADD8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #31 = ADD8mr
  { 32,	3,	1,	0,	"ADD8ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #32 = ADD8ri
  { 33,	4,	1,	0,	"ADD8rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo10 },  // Inst #33 = ADD8rm
  { 34,	3,	1,	0,	"ADD8rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, NULL, OperandInfo11 },  // Inst #34 = ADD8rr
  { 35,	1,	0,	0,	"ADJCALLSTACKDOWN", 0, 0, ImplicitList2, ImplicitList3, NULL, OperandInfo12 },  // Inst #35 = ADJCALLSTACKDOWN
  { 36,	2,	0,	0,	"ADJCALLSTACKUP", 0, 0, ImplicitList2, ImplicitList3, NULL, OperandInfo13 },  // Inst #36 = ADJCALLSTACKUP
  { 37,	3,	0,	0,	"AND16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #37 = AND16mi
  { 38,	4,	0,	0,	"AND16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #38 = AND16mm
  { 39,	3,	0,	0,	"AND16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo4 },  // Inst #39 = AND16mr
  { 40,	3,	1,	0,	"AND16ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #40 = AND16ri
  { 41,	4,	1,	0,	"AND16rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo6 },  // Inst #41 = AND16rm
  { 42,	3,	1,	0,	"AND16rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #42 = AND16rr
  { 43,	3,	0,	0,	"AND8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #43 = AND8mi
  { 44,	4,	0,	0,	"AND8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #44 = AND8mm
  { 45,	3,	0,	0,	"AND8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #45 = AND8mr
  { 46,	3,	1,	0,	"AND8ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #46 = AND8ri
  { 47,	4,	1,	0,	"AND8rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo10 },  // Inst #47 = AND8rm
  { 48,	3,	1,	0,	"AND8rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, NULL, OperandInfo11 },  // Inst #48 = AND8rr
  { 49,	1,	0,	0,	"CALLi", 0|(1<<TID::Call)|(1<<TID::Variadic), 0, ImplicitList2, ImplicitList4, NULL, OperandInfo12 },  // Inst #49 = CALLi
  { 50,	2,	0,	0,	"CALLm", 0|(1<<TID::Call)|(1<<TID::MayLoad)|(1<<TID::Variadic), 0, ImplicitList2, ImplicitList4, NULL, OperandInfo14 },  // Inst #50 = CALLm
  { 51,	1,	0,	0,	"CALLr", 0|(1<<TID::Call)|(1<<TID::Variadic), 0, ImplicitList2, ImplicitList4, NULL, OperandInfo15 },  // Inst #51 = CALLr
  { 52,	3,	0,	0,	"CMP16im", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #52 = CMP16im
  { 53,	2,	0,	0,	"CMP16ir", 0, 0, NULL, ImplicitList1, NULL, OperandInfo17 },  // Inst #53 = CMP16ir
  { 54,	2,	0,	0,	"CMP16mi0", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #54 = CMP16mi0
  { 55,	2,	0,	0,	"CMP16mi1", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #55 = CMP16mi1
  { 56,	2,	0,	0,	"CMP16mi2", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #56 = CMP16mi2
  { 57,	2,	0,	0,	"CMP16mi4", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #57 = CMP16mi4
  { 58,	2,	0,	0,	"CMP16mi8", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #58 = CMP16mi8
  { 59,	3,	0,	0,	"CMP16mr", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo4 },  // Inst #59 = CMP16mr
  { 60,	3,	0,	0,	"CMP16rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #60 = CMP16rm
  { 61,	2,	0,	0,	"CMP16rr", 0, 0, NULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #61 = CMP16rr
  { 62,	3,	0,	0,	"CMP8im", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo16 },  // Inst #62 = CMP8im
  { 63,	2,	0,	0,	"CMP8ir", 0, 0, NULL, ImplicitList1, NULL, OperandInfo20 },  // Inst #63 = CMP8ir
  { 64,	2,	0,	0,	"CMP8mi0", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #64 = CMP8mi0
  { 65,	2,	0,	0,	"CMP8mi1", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #65 = CMP8mi1
  { 66,	2,	0,	0,	"CMP8mi2", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #66 = CMP8mi2
  { 67,	2,	0,	0,	"CMP8mi4", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #67 = CMP8mi4
  { 68,	2,	0,	0,	"CMP8mi8", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo14 },  // Inst #68 = CMP8mi8
  { 69,	3,	0,	0,	"CMP8mr", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #69 = CMP8mr
  { 70,	3,	0,	0,	"CMP8rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo21 },  // Inst #70 = CMP8rm
  { 71,	2,	0,	0,	"CMP8rr", 0, 0, NULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #71 = CMP8rr
  { 72,	2,	0,	0,	"JCC", 0|(1<<TID::Branch)|(1<<TID::Terminator), 0, ImplicitList1, NULL, NULL, OperandInfo13 },  // Inst #72 = JCC
  { 73,	1,	0,	0,	"JMP", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #73 = JMP
  { 74,	3,	0,	0,	"MOV16mi", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #74 = MOV16mi
  { 75,	3,	0,	0,	"MOV16mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #75 = MOV16mr
  { 76,	2,	1,	0,	"MOV16ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #76 = MOV16ri
  { 77,	3,	1,	0,	"MOV16rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #77 = MOV16rm
  { 78,	2,	1,	0,	"MOV16rr", 0, 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #78 = MOV16rr
  { 79,	3,	0,	0,	"MOV8mi", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #79 = MOV8mi
  { 80,	3,	0,	0,	"MOV8mr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #80 = MOV8mr
  { 81,	2,	1,	0,	"MOV8ri", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #81 = MOV8ri
  { 82,	3,	1,	0,	"MOV8rm", 0|(1<<TID::FoldableAsLoad)|(1<<TID::MayLoad)|(1<<TID::Rematerializable), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #82 = MOV8rm
  { 83,	2,	1,	0,	"MOV8rr", 0, 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #83 = MOV8rr
  { 84,	3,	1,	0,	"MOVZX16rm8", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #84 = MOVZX16rm8
  { 85,	2,	1,	0,	"MOVZX16rr8", 0, 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #85 = MOVZX16rr8
  { 86,	0,	0,	0,	"NOP", 0, 0, NULL, NULL, NULL, 0 },  // Inst #86 = NOP
  { 87,	3,	0,	0,	"OR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #87 = OR16mi
  { 88,	4,	0,	0,	"OR16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #88 = OR16mm
  { 89,	3,	0,	0,	"OR16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #89 = OR16mr
  { 90,	3,	1,	0,	"OR16ri", 0, 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #90 = OR16ri
  { 91,	4,	1,	0,	"OR16rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #91 = OR16rm
  { 92,	3,	1,	0,	"OR16rr", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #92 = OR16rr
  { 93,	3,	0,	0,	"OR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #93 = OR8mi
  { 94,	4,	0,	0,	"OR8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #94 = OR8mm
  { 95,	3,	0,	0,	"OR8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #95 = OR8mr
  { 96,	3,	1,	0,	"OR8ri", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #96 = OR8ri
  { 97,	4,	1,	0,	"OR8rm", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #97 = OR8rm
  { 98,	3,	1,	0,	"OR8rr", 0|(1<<TID::Commutable), 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #98 = OR8rr
  { 99,	1,	1,	0,	"POP16r", 0|(1<<TID::MayLoad), 0, ImplicitList2, ImplicitList2, NULL, OperandInfo15 },  // Inst #99 = POP16r
  { 100,	1,	0,	0,	"PUSH16r", 0|(1<<TID::MayStore), 0, ImplicitList2, ImplicitList2, NULL, OperandInfo15 },  // Inst #100 = PUSH16r
  { 101,	0,	0,	0,	"RET", 0|(1<<TID::Return)|(1<<TID::Terminator), 0, NULL, NULL, NULL, 0 },  // Inst #101 = RET
  { 102,	2,	1,	0,	"SAR16r1", 0, 0, NULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #102 = SAR16r1
  { 103,	2,	1,	0,	"SAR16r1c", 0, 0, NULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #103 = SAR16r1c
  { 104,	2,	1,	0,	"SAR8r1", 0, 0, NULL, ImplicitList1, NULL, OperandInfo28 },  // Inst #104 = SAR8r1
  { 105,	2,	1,	0,	"SAR8r1c", 0, 0, NULL, ImplicitList1, NULL, OperandInfo28 },  // Inst #105 = SAR8r1c
  { 106,	3,	0,	0,	"SBC16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo2 },  // Inst #106 = SBC16mi
  { 107,	4,	0,	0,	"SBC16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo3 },  // Inst #107 = SBC16mm
  { 108,	3,	0,	0,	"SBC16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo4 },  // Inst #108 = SBC16mr
  { 109,	3,	1,	0,	"SBC16ri", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo5 },  // Inst #109 = SBC16ri
  { 110,	4,	1,	0,	"SBC16rm", 0|(1<<TID::MayLoad), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo6 },  // Inst #110 = SBC16rm
  { 111,	3,	1,	0,	"SBC16rr", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo7 },  // Inst #111 = SBC16rr
  { 112,	3,	0,	0,	"SBC8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo2 },  // Inst #112 = SBC8mi
  { 113,	4,	0,	0,	"SBC8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo3 },  // Inst #113 = SBC8mm
  { 114,	3,	0,	0,	"SBC8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo8 },  // Inst #114 = SBC8mr
  { 115,	3,	1,	0,	"SBC8ri", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo9 },  // Inst #115 = SBC8ri
  { 116,	4,	1,	0,	"SBC8rm", 0|(1<<TID::MayLoad), 0, ImplicitList1, ImplicitList1, NULL, OperandInfo10 },  // Inst #116 = SBC8rm
  { 117,	3,	1,	0,	"SBC8rr", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo11 },  // Inst #117 = SBC8rr
  { 118,	2,	1,	0,	"SEXT16r", 0, 0, NULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #118 = SEXT16r
  { 119,	2,	1,	0,	"SHL16r1", 0, 0, NULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #119 = SHL16r1
  { 120,	2,	1,	0,	"SHL8r1", 0, 0, NULL, ImplicitList1, NULL, OperandInfo28 },  // Inst #120 = SHL8r1
  { 121,	3,	0,	0,	"SUB16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #121 = SUB16mi
  { 122,	4,	0,	0,	"SUB16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #122 = SUB16mm
  { 123,	3,	0,	0,	"SUB16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo4 },  // Inst #123 = SUB16mr
  { 124,	3,	1,	0,	"SUB16ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #124 = SUB16ri
  { 125,	4,	1,	0,	"SUB16rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo6 },  // Inst #125 = SUB16rm
  { 126,	3,	1,	0,	"SUB16rr", 0, 0, NULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #126 = SUB16rr
  { 127,	3,	0,	0,	"SUB8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #127 = SUB8mi
  { 128,	4,	0,	0,	"SUB8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #128 = SUB8mm
  { 129,	3,	0,	0,	"SUB8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #129 = SUB8mr
  { 130,	3,	1,	0,	"SUB8ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #130 = SUB8ri
  { 131,	4,	1,	0,	"SUB8rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo10 },  // Inst #131 = SUB8rm
  { 132,	3,	1,	0,	"SUB8rr", 0, 0, NULL, ImplicitList1, NULL, OperandInfo11 },  // Inst #132 = SUB8rr
  { 133,	2,	1,	0,	"SWPB16r", 0, 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #133 = SWPB16r
  { 134,	4,	1,	0,	"Select16", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #134 = Select16
  { 135,	4,	1,	0,	"Select8", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo31 },  // Inst #135 = Select8
  { 136,	3,	0,	0,	"XOR16mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #136 = XOR16mi
  { 137,	4,	0,	0,	"XOR16mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #137 = XOR16mm
  { 138,	3,	0,	0,	"XOR16mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo4 },  // Inst #138 = XOR16mr
  { 139,	3,	1,	0,	"XOR16ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo5 },  // Inst #139 = XOR16ri
  { 140,	4,	1,	0,	"XOR16rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo6 },  // Inst #140 = XOR16rm
  { 141,	3,	1,	0,	"XOR16rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, NULL, OperandInfo7 },  // Inst #141 = XOR16rr
  { 142,	3,	0,	0,	"XOR8mi", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo2 },  // Inst #142 = XOR8mi
  { 143,	4,	0,	0,	"XOR8mm", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo3 },  // Inst #143 = XOR8mm
  { 144,	3,	0,	0,	"XOR8mr", 0|(1<<TID::MayLoad)|(1<<TID::MayStore), 0, NULL, ImplicitList1, NULL, OperandInfo8 },  // Inst #144 = XOR8mr
  { 145,	3,	1,	0,	"XOR8ri", 0, 0, NULL, ImplicitList1, NULL, OperandInfo9 },  // Inst #145 = XOR8ri
  { 146,	4,	1,	0,	"XOR8rm", 0|(1<<TID::MayLoad), 0, NULL, ImplicitList1, NULL, OperandInfo10 },  // Inst #146 = XOR8rm
  { 147,	3,	1,	0,	"XOR8rr", 0|(1<<TID::Commutable), 0, NULL, ImplicitList1, NULL, OperandInfo11 },  // Inst #147 = XOR8rr
};
} // End llvm namespace 
