arch                        	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                      	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k4_n4_v7_bidir.xml          	styr.blif	common       	1.18                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run002/k4_n4_v7_bidir.xml/styr.blif/common          	23568      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.05     	1270                 	0.23      	0.00             	5.57595       	-70.6881            	-5.57595            	5.57595                                                      	0.000181897                      	0.00014297           	0.0196268                       	0.0159363           	16            	2004             	29                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.40                     	0.07519                                  	0.0633621                    	1902                       	24                               	1378                       	4371                              	246547                     	28194                    	7.23996            	7.23996                                           	-92.3987 	-7.23996 	0       	0       	-1                          	-1                             	0.05                	0.0147415                           	0.0130549               
k4_n4_v7_longline_bidir.xml 	styr.blif	common       	1.93                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run002/k4_n4_v7_longline_bidir.xml/styr.blif/common 	21548      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.05     	1234                 	0.26      	0.00             	5.77027       	-74.3866            	-5.77027            	5.77027                                                      	0.000190686                      	0.000150269          	0.0199143                       	0.0162876           	18            	2361             	37                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.54                     	0.0814192                                	0.0687497                    	2409                       	21                               	1514                       	4799                              	386424                     	43001                    	8.75717            	8.75717                                           	-109.461 	-8.75717 	0       	0       	-1                          	-1                             	0.06                	0.0144257                           	0.0128624               
k4_n4_v7_l1_bidir.xml       	styr.blif	common       	1.88                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run002/k4_n4_v7_l1_bidir.xml/styr.blif/common       	21528      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.05     	1235                 	0.26      	0.00             	6.82024       	-77.4787            	-6.82024            	6.82024                                                      	0.000179396                      	0.000141516          	0.0197106                       	0.0159732           	10            	1513             	47                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.91                     	0.0669803                                	0.0566492                    	1294                       	23                               	1248                       	4320                              	389587                     	82246                    	8.65232            	8.65232                                           	-101.426 	-8.65232 	0       	0       	-1                          	-1                             	0.10                	0.0187415                           	0.0166916               
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common       	2.37                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run002/k4_n4_v7_bidir_pass_gate.xml/styr.blif/common	23280      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.05     	1244                 	0.54      	0.00             	5.39221       	-64.0616            	-5.39221            	5.39221                                                      	0.000181231                      	0.000144846          	0.0215371                       	0.0174077           	16            	2062             	32                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	1.20                     	0.113886                                 	0.0960411                    	2100                       	30                               	1484                       	4823                              	1048337                    	136252                   	11.9977            	11.9977                                           	-129.445 	-11.9977 	0       	0       	-1                          	-1                             	0.13                	0.0186144                           	0.0165004               
