#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Aug 22 16:59:12 2025
# Process ID         : 48904
# Current directory  : E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1
# Command line       : vivado.exe -log nextvideo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nextvideo.tcl
# Log file           : E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1/nextvideo.vds
# Journal file       : E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1\vivado.jou
# Running On         : DevStation11
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34189 MB
# Swap memory        : 77309 MB
# Total Virtual      : 111498 MB
# Available Virtual  : 59490 MB
#-----------------------------------------------------------
source nextvideo.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 493.391 ; gain = 212.938
Command: read_checkpoint -auto_incremental -incremental E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/utils_1/imports/synth_1/nextvideo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/utils_1/imports/synth_1/nextvideo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top nextvideo -part xc7a15tcsg325-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcsg325-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.512 ; gain = 494.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nextvideo' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/nextvideo.sv:22]
INFO: [Synth 8-6157] synthesizing module 'timing' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'count_extender' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/count_extender.sv:22]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_extender' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/count_extender.sv:22]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/counter.sv:22]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/counter.sv:22]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1/.Xil/Vivado-48904-DevStation11/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1/.Xil/Vivado-48904-DevStation11/realtime/c_counter_binary_0_stub.v:6]
WARNING: [Synth 8-689] width (9) of port connection 'Q' does not match port width (13) of module 'c_counter_binary_0' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:82]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:97]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1/.Xil/Vivado-48904-DevStation11/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1/.Xil/Vivado-48904-DevStation11/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'timing' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:23]
INFO: [Synth 8-6157] synthesizing module 'videomodeselect' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/videomodeselect.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'videomodeselect' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/videomodeselect.sv:23]
INFO: [Synth 8-6157] synthesizing module 'zeroramvideo' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/zeroramvideo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/counter.sv:22]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/counter.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'zeroramvideo' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/zeroramvideo.sv:23]
INFO: [Synth 8-6157] synthesizing module 'address_counter' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/address_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'address_counter' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/address_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'palettesource' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palettesource.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'palettesource' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palettesource.sv:24]
INFO: [Synth 8-6157] synthesizing module 'pixelmux' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/pixelmux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pixelmux' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/pixelmux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'registermultiplexer' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/registermultiplexer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'registermultiplexer' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/registermultiplexer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dataregisterwithdefault' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/dataregisterwithdefault.sv:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/dataregisterwithdefault.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'dataregisterwithdefault' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/dataregisterwithdefault.sv:23]
INFO: [Synth 8-6157] synthesizing module 'dataregister' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/dataregister.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dataregister' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/dataregister.sv:23]
INFO: [Synth 8-6157] synthesizing module 'palette' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:23]
WARNING: [Synth 8-567] referenced signal 'palette1' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette2' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette3' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette4' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette5' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette6' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette7' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette8' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette9' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette10' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette11' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
WARNING: [Synth 8-567] referenced signal 'palette0' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:323]
INFO: [Synth 8-6155] done synthesizing module 'palette' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/palette.sv:23]
WARNING: [Synth 8-689] width (5) of port connection 'palette_id' does not match port width (6) of module 'palette' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/nextvideo.sv:216]
INFO: [Synth 8-6157] synthesizing module 'geometry' [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:23]
WARNING: [Synth 8-567] referenced signal 'portx' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:38]
WARNING: [Synth 8-567] referenced signal 'porty' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:38]
WARNING: [Synth 8-567] referenced signal 'width' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:38]
WARNING: [Synth 8-567] referenced signal 'height' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:38]
WARNING: [Synth 8-567] referenced signal 'maxy' should be on the sensitivity list [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'geometry' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/geometry.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'nextvideo' (0#1) [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/nextvideo.sv:22]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'colCount'. This will prevent further optimization [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:54]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_probes'. This will prevent further optimization [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:97]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'rowCount'. This will prevent further optimization [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:79]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'frametiming'. This will prevent further optimization [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/nextvideo.sv:109]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'loadCount'. This will prevent further optimization [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/timing.sv:65]
WARNING: [Synth 8-3848] Net NRC in module/entity nextvideo does not have driver. [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/sources_1/new/nextvideo.sv:39]
WARNING: [Synth 8-7129] Port index[7] in module geometry is either unconnected or has no load
WARNING: [Synth 8-7129] Port index[6] in module geometry is either unconnected or has no load
WARNING: [Synth 8-7129] Port index[5] in module geometry is either unconnected or has no load
WARNING: [Synth 8-7129] Port index[4] in module geometry is either unconnected or has no load
WARNING: [Synth 8-7129] Port index[3] in module geometry is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[7] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[6] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[5] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[4] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[3] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[2] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[1] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port defaultValue[0] in module dataregisterwithdefault is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module palette is either unconnected or has no load
WARNING: [Synth 8-7129] Port alpha[1] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port alpha[0] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port semi[3] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port semi[2] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port semi[1] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port semi[0] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port bitmap[3] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port bitmap[2] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port bitmap[1] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port bitmap[0] in module palettesource is either unconnected or has no load
WARNING: [Synth 8-7129] Port NRC in module nextvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port inv in module nextvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext in module nextvideo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.812 ; gain = 607.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.812 ; gain = 607.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.812 ; gain = 607.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1321.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Users/Julian/Documents/Vivado/6847Next/NextVideo.gen/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'frametiming/rowCount'
Finished Parsing XDC File [e:/Users/Julian/Documents/Vivado/6847Next/NextVideo.gen/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'frametiming/rowCount'
Parsing XDC File [e:/Users/Julian/Documents/Vivado/6847Next/NextVideo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'frametiming/ila_probes'
Finished Parsing XDC File [e:/Users/Julian/Documents/Vivado/6847Next/NextVideo.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'frametiming/ila_probes'
Parsing XDC File [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/constrs_1/new/NextVideo.xdc]
WARNING: [Vivado 12-507] No nets matched 'vclk_IBUF'. [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/constrs_1/new/NextVideo.xdc:64]
Finished Parsing XDC File [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/constrs_1/new/NextVideo.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/constrs_1/new/NextVideo.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/nextvideo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.srcs/constrs_1/new/NextVideo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nextvideo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nextvideo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1394.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1394.777 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'frametiming/ila_probes' at clock pin 'clk' is different from the actual clock period '2.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.777 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcsg325-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.777 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.777 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1394.777 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 3     
	   9 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   9 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port NRC in module nextvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port inv in module nextvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext in module nextvideo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1394.777 ; gain = 680.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1525.242 ; gain = 810.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1526.379 ; gain = 811.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1536.812 ; gain = 822.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |c_counter_binary_0 |         1|
|2     |ila_0              |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |c_counter_binary |     1|
|2     |ila              |     1|
|3     |BUFG             |     2|
|4     |CARRY4           |    26|
|5     |LUT1             |     5|
|6     |LUT2             |    70|
|7     |LUT3             |    22|
|8     |LUT4             |    93|
|9     |LUT5             |    69|
|10    |LUT6             |   256|
|11    |MUXF7            |     4|
|12    |MUXF8            |     1|
|13    |FDCE             |    22|
|14    |FDRE             |   383|
|15    |IBUF             |    10|
|16    |IOBUF            |     8|
|17    |OBUF             |    29|
|18    |OBUFT            |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1770.082 ; gain = 982.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1770.082 ; gain = 1055.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1776.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1779.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete | Checksum: 517ac02f
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1779.797 ; gain = 1251.723
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1779.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Users/Julian/Documents/Vivado/6847Next/NextVideo.runs/synth_1/nextvideo.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file nextvideo_utilization_synth.rpt -pb nextvideo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 22 16:59:54 2025...
