Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 08 17:18:07 2018
| Host         : IFI-WORMBRIDGE running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file pos_seg7_ctrl_control_sets_placed.rpt
| Design       : pos_seg7_ctrl
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              82 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           10 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------------+------------------+------------------+----------------+
|   Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+-----------------------------+------------------+------------------+----------------+
|  RCU/CLK        |                             | arst_IBUF        |                1 |              2 |
|  RCU/bufg_3_n_0 |                             | arst_IBUF        |                1 |              3 |
|  RCU/CLK        | POSCTRL/I_q1/current_pos_0  | RCU/AR[0]        |                3 |              7 |
|  RCU/CLK        | POSCTRL/I_r1/err[7]_i_1_n_0 |                  |                2 |              8 |
|  RCU/CLK        | RCU/E[0]                    |                  |                8 |              8 |
|  RCU/CLK        |                             | RCU/rst_div      |                7 |             32 |
|  RCU/CLK        |                             | RCU/AR[0]        |               12 |             45 |
+-----------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


