
EV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f50  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  080090f0  080090f0  000190f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009554  08009554  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009554  08009554  00019554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800955c  0800955c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800955c  0800955c  0001955c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009560  08009560  00019560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009564  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000036c  200001e0  08009740  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08009740  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012107  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002681  00000000  00000000  00032313  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ff0  00000000  00000000  00034998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ef8  00000000  00000000  00035988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192db  00000000  00000000  00036880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012677  00000000  00000000  0004fb5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0768  00000000  00000000  000621d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010293a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005504  00000000  00000000  0010298c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080090d8 	.word	0x080090d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080090d8 	.word	0x080090d8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <initMovingAverage>:
    MovingAverage OUTPUT_MA;

} Input;

// Initialize the Moving Average structure
void initMovingAverage(MovingAverage* ma,uint8_t frame) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	460b      	mov	r3, r1
 8000f66:	70fb      	strb	r3, [r7, #3]
	 ma->buffer = (double*)malloc(frame * sizeof(double)); // Allocate memory
 8000f68:	78fb      	ldrb	r3, [r7, #3]
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f005 f9c9 	bl	8006304 <malloc>
 8000f72:	4603      	mov	r3, r0
 8000f74:	461a      	mov	r2, r3
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	601a      	str	r2, [r3, #0]
	ma->frame=frame;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	78fa      	ldrb	r2, [r7, #3]
 8000f7e:	761a      	strb	r2, [r3, #24]
    for (int i = 0; i < ma->frame; i++) {
 8000f80:	2300      	movs	r3, #0
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	e00d      	b.n	8000fa2 <initMovingAverage+0x46>
        ma->buffer[i] = 0;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	18d1      	adds	r1, r2, r3
 8000f90:	f04f 0200 	mov.w	r2, #0
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	e9c1 2300 	strd	r2, r3, [r1]
    for (int i = 0; i < ma->frame; i++) {
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	60fb      	str	r3, [r7, #12]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	7e1b      	ldrb	r3, [r3, #24]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4293      	cmp	r3, r2
 8000fac:	dbeb      	blt.n	8000f86 <initMovingAverage+0x2a>
    }
    ma->index = 0;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	605a      	str	r2, [r3, #4]
    ma->count = 0;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
    ma->sum = 0;
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	f04f 0300 	mov.w	r3, #0
 8000fc4:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8000fc8:	bf00      	nop
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}

08000fd0 <addValue>:

// Add a new value to the moving average
double addValue(MovingAverage* ma, float value) {
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	ed87 0a00 	vstr	s0, [r7]
    // Subtract the oldest value from the sum
    ma->sum -= ma->buffer[ma->index];
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	4413      	add	r3, r2
 8000fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff2:	f7ff f951 	bl	8000298 <__aeabi_dsub>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	e9c1 2304 	strd	r2, r3, [r1, #16]
    // Replace it with the new value
    ma->buffer[ma->index] = value;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	18d4      	adds	r4, r2, r3
 800100c:	6838      	ldr	r0, [r7, #0]
 800100e:	f7ff faa3 	bl	8000558 <__aeabi_f2d>
 8001012:	4602      	mov	r2, r0
 8001014:	460b      	mov	r3, r1
 8001016:	e9c4 2300 	strd	r2, r3, [r4]
    // Add the new value to the sum
    ma->sum += value;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8001020:	6838      	ldr	r0, [r7, #0]
 8001022:	f7ff fa99 	bl	8000558 <__aeabi_f2d>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	4620      	mov	r0, r4
 800102c:	4629      	mov	r1, r5
 800102e:	f7ff f935 	bl	800029c <__adddf3>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // Move the index in a circular manner
    ma->index = (ma->index + 1) % ma->frame;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	3301      	adds	r3, #1
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	7e12      	ldrb	r2, [r2, #24]
 8001046:	fb93 f1f2 	sdiv	r1, r3, r2
 800104a:	fb01 f202 	mul.w	r2, r1, r2
 800104e:	1a9a      	subs	r2, r3, r2
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	605a      	str	r2, [r3, #4]

    // Keep track of the number of values added (up to N)
    if (ma->count < ma->frame) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	7e12      	ldrb	r2, [r2, #24]
 800105c:	4293      	cmp	r3, r2
 800105e:	da04      	bge.n	800106a <addValue+0x9a>
        ma->count++;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	1c5a      	adds	r2, r3, #1
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	609a      	str	r2, [r3, #8]
    }

    // Return the current moving average
    return ma->sum / ma->count;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fa5d 	bl	8000534 <__aeabi_i2d>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	4620      	mov	r0, r4
 8001080:	4629      	mov	r1, r5
 8001082:	f7ff fbeb 	bl	800085c <__aeabi_ddiv>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	ec43 2b17 	vmov	d7, r2, r3
}
 800108e:	eeb0 0a47 	vmov.f32	s0, s14
 8001092:	eef0 0a67 	vmov.f32	s1, s15
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bdb0      	pop	{r4, r5, r7, pc}
 800109c:	0000      	movs	r0, r0
	...

080010a0 <v_to_c1>:
double resultt;
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
double v_to_c1(double V){
 80010a0:	b5b0      	push	{r4, r5, r7, lr}
 80010a2:	b08a      	sub	sp, #40	; 0x28
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	ed87 0b00 	vstr	d0, [r7]
	double a= -0.21694;
 80010aa:	a329      	add	r3, pc, #164	; (adr r3, 8001150 <v_to_c1+0xb0>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double b= 8.57057;
 80010b4:	a328      	add	r3, pc, #160	; (adr r3, 8001158 <v_to_c1+0xb8>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double c= -0.31640;
 80010be:	a328      	add	r3, pc, #160	; (adr r3, 8001160 <v_to_c1+0xc0>)
 80010c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c4:	e9c7 2302 	strd	r2, r3, [r7, #8]

	double I= a*V*V+b*V+c;
 80010c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010cc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010d0:	f7ff fa9a 	bl	8000608 <__aeabi_dmul>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010e0:	f7ff fa92 	bl	8000608 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4614      	mov	r4, r2
 80010ea:	461d      	mov	r5, r3
 80010ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80010f0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010f4:	f7ff fa88 	bl	8000608 <__aeabi_dmul>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4620      	mov	r0, r4
 80010fe:	4629      	mov	r1, r5
 8001100:	f7ff f8cc 	bl	800029c <__adddf3>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800110c:	f7ff f8c6 	bl	800029c <__adddf3>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if(I<0){
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	f04f 0300 	mov.w	r3, #0
 8001120:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001124:	f7ff fce2 	bl	8000aec <__aeabi_dcmplt>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d005      	beq.n	800113a <v_to_c1+0x9a>
		I=0;
 800112e:	f04f 0200 	mov.w	r2, #0
 8001132:	f04f 0300 	mov.w	r3, #0
 8001136:	e9c7 2308 	strd	r2, r3, [r7, #32]
	}
	return I;
 800113a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800113e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001142:	eeb0 0a47 	vmov.f32	s0, s14
 8001146:	eef0 0a67 	vmov.f32	s1, s15
 800114a:	3728      	adds	r7, #40	; 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bdb0      	pop	{r4, r5, r7, pc}
 8001150:	9e98dcdb 	.word	0x9e98dcdb
 8001154:	bfcbc4b0 	.word	0xbfcbc4b0
 8001158:	c044284e 	.word	0xc044284e
 800115c:	40212421 	.word	0x40212421
 8001160:	c91d14e4 	.word	0xc91d14e4
 8001164:	bfd43fe5 	.word	0xbfd43fe5

08001168 <v_to_c2>:


double v_to_c2(double V){
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b08e      	sub	sp, #56	; 0x38
 800116c:	af00      	add	r7, sp, #0
 800116e:	ed87 0b00 	vstr	d0, [r7]
	double a= 15.01681;
 8001172:	a353      	add	r3, pc, #332	; (adr r3, 80012c0 <v_to_c2+0x158>)
 8001174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001178:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double b= -44.34005;
 800117c:	a352      	add	r3, pc, #328	; (adr r3, 80012c8 <v_to_c2+0x160>)
 800117e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001182:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double c= 43.69469;
 8001186:	a352      	add	r3, pc, #328	; (adr r3, 80012d0 <v_to_c2+0x168>)
 8001188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800118c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double d= 44.55270;
 8001190:	a351      	add	r3, pc, #324	; (adr r3, 80012d8 <v_to_c2+0x170>)
 8001192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001196:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double e= 1.87532;
 800119a:	a351      	add	r3, pc, #324	; (adr r3, 80012e0 <v_to_c2+0x178>)
 800119c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011a0:	e9c7 2302 	strd	r2, r3, [r7, #8]

	double I= a*V*V*V*V+b*V*V*V+c*V*V+d*V+e;
 80011a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011a8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011ac:	f7ff fa2c 	bl	8000608 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4610      	mov	r0, r2
 80011b6:	4619      	mov	r1, r3
 80011b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011bc:	f7ff fa24 	bl	8000608 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4610      	mov	r0, r2
 80011c6:	4619      	mov	r1, r3
 80011c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011cc:	f7ff fa1c 	bl	8000608 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011dc:	f7ff fa14 	bl	8000608 <__aeabi_dmul>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4614      	mov	r4, r2
 80011e6:	461d      	mov	r5, r3
 80011e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80011ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011f0:	f7ff fa0a 	bl	8000608 <__aeabi_dmul>
 80011f4:	4602      	mov	r2, r0
 80011f6:	460b      	mov	r3, r1
 80011f8:	4610      	mov	r0, r2
 80011fa:	4619      	mov	r1, r3
 80011fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001200:	f7ff fa02 	bl	8000608 <__aeabi_dmul>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4610      	mov	r0, r2
 800120a:	4619      	mov	r1, r3
 800120c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001210:	f7ff f9fa 	bl	8000608 <__aeabi_dmul>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4620      	mov	r0, r4
 800121a:	4629      	mov	r1, r5
 800121c:	f7ff f83e 	bl	800029c <__adddf3>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4614      	mov	r4, r2
 8001226:	461d      	mov	r5, r3
 8001228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800122c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001230:	f7ff f9ea 	bl	8000608 <__aeabi_dmul>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001240:	f7ff f9e2 	bl	8000608 <__aeabi_dmul>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4620      	mov	r0, r4
 800124a:	4629      	mov	r1, r5
 800124c:	f7ff f826 	bl	800029c <__adddf3>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4614      	mov	r4, r2
 8001256:	461d      	mov	r5, r3
 8001258:	e9d7 2300 	ldrd	r2, r3, [r7]
 800125c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001260:	f7ff f9d2 	bl	8000608 <__aeabi_dmul>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4620      	mov	r0, r4
 800126a:	4629      	mov	r1, r5
 800126c:	f7ff f816 	bl	800029c <__adddf3>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001278:	f7ff f810 	bl	800029c <__adddf3>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	if(I<0){
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	f04f 0300 	mov.w	r3, #0
 800128c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001290:	f7ff fc2c 	bl	8000aec <__aeabi_dcmplt>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d005      	beq.n	80012a6 <v_to_c2+0x13e>
		I=0;
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	f04f 0300 	mov.w	r3, #0
 80012a2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}
	return I;
 80012a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80012aa:	ec43 2b17 	vmov	d7, r2, r3
}
 80012ae:	eeb0 0a47 	vmov.f32	s0, s14
 80012b2:	eef0 0a67 	vmov.f32	s1, s15
 80012b6:	3738      	adds	r7, #56	; 0x38
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bdb0      	pop	{r4, r5, r7, pc}
 80012bc:	f3af 8000 	nop.w
 80012c0:	52007dd4 	.word	0x52007dd4
 80012c4:	402e089b 	.word	0x402e089b
 80012c8:	c226809d 	.word	0xc226809d
 80012cc:	c0462b86 	.word	0xc0462b86
 80012d0:	9a176ddb 	.word	0x9a176ddb
 80012d4:	4045d8eb 	.word	0x4045d8eb
 80012d8:	dfa43fe6 	.word	0xdfa43fe6
 80012dc:	404646be 	.word	0x404646be
 80012e0:	8b588e37 	.word	0x8b588e37
 80012e4:	3ffe014f 	.word	0x3ffe014f

080012e8 <v_to_v>:

double v_to_v(double V){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b086      	sub	sp, #24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	ed87 0b00 	vstr	d0, [r7]
	double m= 150.0/(2.641);
 80012f2:	a312      	add	r3, pc, #72	; (adr r3, 800133c <v_to_v+0x54>)
 80012f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double c= -10;
 80012fc:	f04f 0200 	mov.w	r2, #0
 8001300:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <v_to_v+0x50>)
 8001302:	e9c7 2302 	strd	r2, r3, [r7, #8]
	return (m*(V)+c);
 8001306:	e9d7 2300 	ldrd	r2, r3, [r7]
 800130a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800130e:	f7ff f97b 	bl	8000608 <__aeabi_dmul>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800131e:	f7fe ffbd 	bl	800029c <__adddf3>
 8001322:	4602      	mov	r2, r0
 8001324:	460b      	mov	r3, r1
 8001326:	ec43 2b17 	vmov	d7, r2, r3
}
 800132a:	eeb0 0a47 	vmov.f32	s0, s14
 800132e:	eef0 0a67 	vmov.f32	s1, s15
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	c0240000 	.word	0xc0240000
 800133c:	36f60412 	.word	0x36f60412
 8001340:	404c65f9 	.word	0x404c65f9

08001344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	initMovingAverage(&V1.ADC_MA,100);
 8001348:	2164      	movs	r1, #100	; 0x64
 800134a:	4853      	ldr	r0, [pc, #332]	; (8001498 <main+0x154>)
 800134c:	f7ff fe06 	bl	8000f5c <initMovingAverage>
	initMovingAverage(&V1.OUTPUT_MA,100);
 8001350:	2164      	movs	r1, #100	; 0x64
 8001352:	4852      	ldr	r0, [pc, #328]	; (800149c <main+0x158>)
 8001354:	f7ff fe02 	bl	8000f5c <initMovingAverage>
	initMovingAverage(&I1.ADC_MA,100);
 8001358:	2164      	movs	r1, #100	; 0x64
 800135a:	4851      	ldr	r0, [pc, #324]	; (80014a0 <main+0x15c>)
 800135c:	f7ff fdfe 	bl	8000f5c <initMovingAverage>
	initMovingAverage(&I1.OUTPUT_MA,100);
 8001360:	2164      	movs	r1, #100	; 0x64
 8001362:	4850      	ldr	r0, [pc, #320]	; (80014a4 <main+0x160>)
 8001364:	f7ff fdfa 	bl	8000f5c <initMovingAverage>
	initMovingAverage(&I2.ADC_MA, 100);
 8001368:	2164      	movs	r1, #100	; 0x64
 800136a:	484f      	ldr	r0, [pc, #316]	; (80014a8 <main+0x164>)
 800136c:	f7ff fdf6 	bl	8000f5c <initMovingAverage>
	initMovingAverage(&I2.OUTPUT_MA,100);
 8001370:	2164      	movs	r1, #100	; 0x64
 8001372:	484e      	ldr	r0, [pc, #312]	; (80014ac <main+0x168>)
 8001374:	f7ff fdf2 	bl	8000f5c <initMovingAverage>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001378:	f000 feb2 	bl	80020e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137c:	f000 f8aa 	bl	80014d4 <SystemClock_Config>
//	uint8_t data[] = "Hello world\n";

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001380:	f000 fa78 	bl	8001874 <MX_GPIO_Init>
  MX_DMA_Init();
 8001384:	f000 fa56 	bl	8001834 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001388:	f000 fa2a 	bl	80017e0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800138c:	f000 f90e 	bl	80015ac <MX_ADC1_Init>
  MX_RTC_Init();
 8001390:	f000 f97a 	bl	8001688 <MX_RTC_Init>
  MX_TIM1_Init();
 8001394:	f000 f9d2 	bl	800173c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim1);
 8001398:	4845      	ldr	r0, [pc, #276]	; (80014b0 <main+0x16c>)
 800139a:	f003 fb7f 	bl	8004a9c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_dma_result , 1);
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_dma_result , 3);
 800139e:	2203      	movs	r2, #3
 80013a0:	4944      	ldr	r1, [pc, #272]	; (80014b4 <main+0x170>)
 80013a2:	4845      	ldr	r0, [pc, #276]	; (80014b8 <main+0x174>)
 80013a4:	f001 f862 	bl	800246c <HAL_ADC_Start_DMA>

	while (1) {
//	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_dma_result , adc_channel_count);
    /* USER CODE END WHILE */
		V1.raw=v_to_v(V1.adc_result);
 80013a8:	4b44      	ldr	r3, [pc, #272]	; (80014bc <main+0x178>)
 80013aa:	ed93 7b02 	vldr	d7, [r3, #8]
 80013ae:	eeb0 0a47 	vmov.f32	s0, s14
 80013b2:	eef0 0a67 	vmov.f32	s1, s15
 80013b6:	f7ff ff97 	bl	80012e8 <v_to_v>
 80013ba:	eeb0 7a40 	vmov.f32	s14, s0
 80013be:	eef0 7a60 	vmov.f32	s15, s1
 80013c2:	4b3e      	ldr	r3, [pc, #248]	; (80014bc <main+0x178>)
 80013c4:	ed83 7b06 	vstr	d7, [r3, #24]
		I1.raw= v_to_c1(I1.adc_result);
 80013c8:	4b3d      	ldr	r3, [pc, #244]	; (80014c0 <main+0x17c>)
 80013ca:	ed93 7b02 	vldr	d7, [r3, #8]
 80013ce:	eeb0 0a47 	vmov.f32	s0, s14
 80013d2:	eef0 0a67 	vmov.f32	s1, s15
 80013d6:	f7ff fe63 	bl	80010a0 <v_to_c1>
 80013da:	eeb0 7a40 	vmov.f32	s14, s0
 80013de:	eef0 7a60 	vmov.f32	s15, s1
 80013e2:	4b37      	ldr	r3, [pc, #220]	; (80014c0 <main+0x17c>)
 80013e4:	ed83 7b06 	vstr	d7, [r3, #24]
		I2.raw= v_to_c2(I2.adc_result);
 80013e8:	4b36      	ldr	r3, [pc, #216]	; (80014c4 <main+0x180>)
 80013ea:	ed93 7b02 	vldr	d7, [r3, #8]
 80013ee:	eeb0 0a47 	vmov.f32	s0, s14
 80013f2:	eef0 0a67 	vmov.f32	s1, s15
 80013f6:	f7ff feb7 	bl	8001168 <v_to_c2>
 80013fa:	eeb0 7a40 	vmov.f32	s14, s0
 80013fe:	eef0 7a60 	vmov.f32	s15, s1
 8001402:	4b30      	ldr	r3, [pc, #192]	; (80014c4 <main+0x180>)
 8001404:	ed83 7b06 	vstr	d7, [r3, #24]

		V1.actual=addValue(&V1.OUTPUT_MA, V1.raw);
 8001408:	4b2c      	ldr	r3, [pc, #176]	; (80014bc <main+0x178>)
 800140a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800140e:	4610      	mov	r0, r2
 8001410:	4619      	mov	r1, r3
 8001412:	f7ff fbd1 	bl	8000bb8 <__aeabi_d2f>
 8001416:	4603      	mov	r3, r0
 8001418:	ee00 3a10 	vmov	s0, r3
 800141c:	481f      	ldr	r0, [pc, #124]	; (800149c <main+0x158>)
 800141e:	f7ff fdd7 	bl	8000fd0 <addValue>
 8001422:	eeb0 7a40 	vmov.f32	s14, s0
 8001426:	eef0 7a60 	vmov.f32	s15, s1
 800142a:	4b24      	ldr	r3, [pc, #144]	; (80014bc <main+0x178>)
 800142c:	ed83 7b04 	vstr	d7, [r3, #16]
		I1.actual = addValue(&I1.OUTPUT_MA, I1.raw);
 8001430:	4b23      	ldr	r3, [pc, #140]	; (80014c0 <main+0x17c>)
 8001432:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001436:	4610      	mov	r0, r2
 8001438:	4619      	mov	r1, r3
 800143a:	f7ff fbbd 	bl	8000bb8 <__aeabi_d2f>
 800143e:	4603      	mov	r3, r0
 8001440:	ee00 3a10 	vmov	s0, r3
 8001444:	4817      	ldr	r0, [pc, #92]	; (80014a4 <main+0x160>)
 8001446:	f7ff fdc3 	bl	8000fd0 <addValue>
 800144a:	eeb0 7a40 	vmov.f32	s14, s0
 800144e:	eef0 7a60 	vmov.f32	s15, s1
 8001452:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <main+0x17c>)
 8001454:	ed83 7b04 	vstr	d7, [r3, #16]
		I2.actual = addValue(&I2.OUTPUT_MA, I2.raw);
 8001458:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <main+0x180>)
 800145a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800145e:	4610      	mov	r0, r2
 8001460:	4619      	mov	r1, r3
 8001462:	f7ff fba9 	bl	8000bb8 <__aeabi_d2f>
 8001466:	4603      	mov	r3, r0
 8001468:	ee00 3a10 	vmov	s0, r3
 800146c:	480f      	ldr	r0, [pc, #60]	; (80014ac <main+0x168>)
 800146e:	f7ff fdaf 	bl	8000fd0 <addValue>
 8001472:	eeb0 7a40 	vmov.f32	s14, s0
 8001476:	eef0 7a60 	vmov.f32	s15, s1
 800147a:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <main+0x180>)
 800147c:	ed83 7b04 	vstr	d7, [r3, #16]
    /* USER CODE BEGIN 3 */

		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001480:	2200      	movs	r2, #0
 8001482:	4911      	ldr	r1, [pc, #68]	; (80014c8 <main+0x184>)
 8001484:	4811      	ldr	r0, [pc, #68]	; (80014cc <main+0x188>)
 8001486:	f003 f8cb 	bl	8004620 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800148a:	2200      	movs	r2, #0
 800148c:	4910      	ldr	r1, [pc, #64]	; (80014d0 <main+0x18c>)
 800148e:	480f      	ldr	r0, [pc, #60]	; (80014cc <main+0x188>)
 8001490:	f003 f9a8 	bl	80047e4 <HAL_RTC_GetDate>
		V1.raw=v_to_v(V1.adc_result);
 8001494:	e788      	b.n	80013a8 <main+0x64>
 8001496:	bf00      	nop
 8001498:	20000430 	.word	0x20000430
 800149c:	20000450 	.word	0x20000450
 80014a0:	20000490 	.word	0x20000490
 80014a4:	200004b0 	.word	0x200004b0
 80014a8:	200004f0 	.word	0x200004f0
 80014ac:	20000510 	.word	0x20000510
 80014b0:	200002c4 	.word	0x200002c4
 80014b4:	20000368 	.word	0x20000368
 80014b8:	200001fc 	.word	0x200001fc
 80014bc:	20000410 	.word	0x20000410
 80014c0:	20000470 	.word	0x20000470
 80014c4:	200004d0 	.word	0x200004d0
 80014c8:	20000350 	.word	0x20000350
 80014cc:	200002a4 	.word	0x200002a4
 80014d0:	20000364 	.word	0x20000364

080014d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b094      	sub	sp, #80	; 0x50
 80014d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014da:	f107 0320 	add.w	r3, r7, #32
 80014de:	2230      	movs	r2, #48	; 0x30
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f004 ff16 	bl	8006314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f8:	2300      	movs	r3, #0
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	4b29      	ldr	r3, [pc, #164]	; (80015a4 <SystemClock_Config+0xd0>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001500:	4a28      	ldr	r2, [pc, #160]	; (80015a4 <SystemClock_Config+0xd0>)
 8001502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001506:	6413      	str	r3, [r2, #64]	; 0x40
 8001508:	4b26      	ldr	r3, [pc, #152]	; (80015a4 <SystemClock_Config+0xd0>)
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001514:	2300      	movs	r3, #0
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	4b23      	ldr	r3, [pc, #140]	; (80015a8 <SystemClock_Config+0xd4>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001520:	4a21      	ldr	r2, [pc, #132]	; (80015a8 <SystemClock_Config+0xd4>)
 8001522:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	4b1f      	ldr	r3, [pc, #124]	; (80015a8 <SystemClock_Config+0xd4>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001530:	607b      	str	r3, [r7, #4]
 8001532:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001534:	230a      	movs	r3, #10
 8001536:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001538:	2301      	movs	r3, #1
 800153a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800153c:	2310      	movs	r3, #16
 800153e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001540:	2301      	movs	r3, #1
 8001542:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001544:	2302      	movs	r3, #2
 8001546:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001548:	2300      	movs	r3, #0
 800154a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800154c:	2308      	movs	r3, #8
 800154e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001550:	2354      	movs	r3, #84	; 0x54
 8001552:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001554:	2302      	movs	r3, #2
 8001556:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001558:	2304      	movs	r3, #4
 800155a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800155c:	f107 0320 	add.w	r3, r7, #32
 8001560:	4618      	mov	r0, r3
 8001562:	f002 fa07 	bl	8003974 <HAL_RCC_OscConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800156c:	f000 fb00 	bl	8001b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001570:	230f      	movs	r3, #15
 8001572:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001574:	2302      	movs	r3, #2
 8001576:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800157c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001580:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001582:	2300      	movs	r3, #0
 8001584:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001586:	f107 030c 	add.w	r3, r7, #12
 800158a:	2102      	movs	r1, #2
 800158c:	4618      	mov	r0, r3
 800158e:	f002 fc69 	bl	8003e64 <HAL_RCC_ClockConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001598:	f000 faea 	bl	8001b70 <Error_Handler>
  }
}
 800159c:	bf00      	nop
 800159e:	3750      	adds	r7, #80	; 0x50
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	40023800 	.word	0x40023800
 80015a8:	40007000 	.word	0x40007000

080015ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015b2:	463b      	mov	r3, r7
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015be:	4b2f      	ldr	r3, [pc, #188]	; (800167c <MX_ADC1_Init+0xd0>)
 80015c0:	4a2f      	ldr	r2, [pc, #188]	; (8001680 <MX_ADC1_Init+0xd4>)
 80015c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015c4:	4b2d      	ldr	r3, [pc, #180]	; (800167c <MX_ADC1_Init+0xd0>)
 80015c6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015cc:	4b2b      	ldr	r3, [pc, #172]	; (800167c <MX_ADC1_Init+0xd0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80015d2:	4b2a      	ldr	r3, [pc, #168]	; (800167c <MX_ADC1_Init+0xd0>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80015d8:	4b28      	ldr	r3, [pc, #160]	; (800167c <MX_ADC1_Init+0xd0>)
 80015da:	2201      	movs	r2, #1
 80015dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015de:	4b27      	ldr	r3, [pc, #156]	; (800167c <MX_ADC1_Init+0xd0>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015e6:	4b25      	ldr	r3, [pc, #148]	; (800167c <MX_ADC1_Init+0xd0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ec:	4b23      	ldr	r3, [pc, #140]	; (800167c <MX_ADC1_Init+0xd0>)
 80015ee:	4a25      	ldr	r2, [pc, #148]	; (8001684 <MX_ADC1_Init+0xd8>)
 80015f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015f2:	4b22      	ldr	r3, [pc, #136]	; (800167c <MX_ADC1_Init+0xd0>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80015f8:	4b20      	ldr	r3, [pc, #128]	; (800167c <MX_ADC1_Init+0xd0>)
 80015fa:	2203      	movs	r2, #3
 80015fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80015fe:	4b1f      	ldr	r3, [pc, #124]	; (800167c <MX_ADC1_Init+0xd0>)
 8001600:	2201      	movs	r2, #1
 8001602:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001606:	4b1d      	ldr	r3, [pc, #116]	; (800167c <MX_ADC1_Init+0xd0>)
 8001608:	2201      	movs	r2, #1
 800160a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800160c:	481b      	ldr	r0, [pc, #108]	; (800167c <MX_ADC1_Init+0xd0>)
 800160e:	f000 fdd9 	bl	80021c4 <HAL_ADC_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001618:	f000 faaa 	bl	8001b70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800161c:	2300      	movs	r3, #0
 800161e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001620:	2301      	movs	r3, #1
 8001622:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001624:	2307      	movs	r3, #7
 8001626:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001628:	463b      	mov	r3, r7
 800162a:	4619      	mov	r1, r3
 800162c:	4813      	ldr	r0, [pc, #76]	; (800167c <MX_ADC1_Init+0xd0>)
 800162e:	f001 f82b 	bl	8002688 <HAL_ADC_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001638:	f000 fa9a 	bl	8001b70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800163c:	2301      	movs	r3, #1
 800163e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001640:	2302      	movs	r3, #2
 8001642:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001644:	463b      	mov	r3, r7
 8001646:	4619      	mov	r1, r3
 8001648:	480c      	ldr	r0, [pc, #48]	; (800167c <MX_ADC1_Init+0xd0>)
 800164a:	f001 f81d 	bl	8002688 <HAL_ADC_ConfigChannel>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001654:	f000 fa8c 	bl	8001b70 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001658:	2302      	movs	r3, #2
 800165a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800165c:	2303      	movs	r3, #3
 800165e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001660:	463b      	mov	r3, r7
 8001662:	4619      	mov	r1, r3
 8001664:	4805      	ldr	r0, [pc, #20]	; (800167c <MX_ADC1_Init+0xd0>)
 8001666:	f001 f80f 	bl	8002688 <HAL_ADC_ConfigChannel>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001670:	f000 fa7e 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001674:	bf00      	nop
 8001676:	3710      	adds	r7, #16
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	200001fc 	.word	0x200001fc
 8001680:	40012000 	.word	0x40012000
 8001684:	0f000001 	.word	0x0f000001

08001688 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800169c:	2300      	movs	r3, #0
 800169e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80016a0:	4b24      	ldr	r3, [pc, #144]	; (8001734 <MX_RTC_Init+0xac>)
 80016a2:	4a25      	ldr	r2, [pc, #148]	; (8001738 <MX_RTC_Init+0xb0>)
 80016a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016a6:	4b23      	ldr	r3, [pc, #140]	; (8001734 <MX_RTC_Init+0xac>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80016ac:	4b21      	ldr	r3, [pc, #132]	; (8001734 <MX_RTC_Init+0xac>)
 80016ae:	227f      	movs	r2, #127	; 0x7f
 80016b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80016b2:	4b20      	ldr	r3, [pc, #128]	; (8001734 <MX_RTC_Init+0xac>)
 80016b4:	22ff      	movs	r2, #255	; 0xff
 80016b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80016b8:	4b1e      	ldr	r3, [pc, #120]	; (8001734 <MX_RTC_Init+0xac>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80016be:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <MX_RTC_Init+0xac>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016c4:	4b1b      	ldr	r3, [pc, #108]	; (8001734 <MX_RTC_Init+0xac>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016ca:	481a      	ldr	r0, [pc, #104]	; (8001734 <MX_RTC_Init+0xac>)
 80016cc:	f002 fe98 	bl	8004400 <HAL_RTC_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80016d6:	f000 fa4b 	bl	8001b70 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80016da:	2300      	movs	r3, #0
 80016dc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80016de:	2300      	movs	r3, #0
 80016e0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2201      	movs	r2, #1
 80016f2:	4619      	mov	r1, r3
 80016f4:	480f      	ldr	r0, [pc, #60]	; (8001734 <MX_RTC_Init+0xac>)
 80016f6:	f002 fef9 	bl	80044ec <HAL_RTC_SetTime>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001700:	f000 fa36 	bl	8001b70 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001704:	2301      	movs	r3, #1
 8001706:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001708:	2301      	movs	r3, #1
 800170a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800170c:	2301      	movs	r3, #1
 800170e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001710:	2300      	movs	r3, #0
 8001712:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001714:	463b      	mov	r3, r7
 8001716:	2201      	movs	r2, #1
 8001718:	4619      	mov	r1, r3
 800171a:	4806      	ldr	r0, [pc, #24]	; (8001734 <MX_RTC_Init+0xac>)
 800171c:	f002 ffde 	bl	80046dc <HAL_RTC_SetDate>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001726:	f000 fa23 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800172a:	bf00      	nop
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200002a4 	.word	0x200002a4
 8001738:	40002800 	.word	0x40002800

0800173c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001742:	f107 0308 	add.w	r3, r7, #8
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001750:	463b      	mov	r3, r7
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001758:	4b1f      	ldr	r3, [pc, #124]	; (80017d8 <MX_TIM1_Init+0x9c>)
 800175a:	4a20      	ldr	r2, [pc, #128]	; (80017dc <MX_TIM1_Init+0xa0>)
 800175c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 839;
 800175e:	4b1e      	ldr	r3, [pc, #120]	; (80017d8 <MX_TIM1_Init+0x9c>)
 8001760:	f240 3247 	movw	r2, #839	; 0x347
 8001764:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001766:	4b1c      	ldr	r3, [pc, #112]	; (80017d8 <MX_TIM1_Init+0x9c>)
 8001768:	2200      	movs	r2, #0
 800176a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 800176c:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <MX_TIM1_Init+0x9c>)
 800176e:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001772:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001774:	4b18      	ldr	r3, [pc, #96]	; (80017d8 <MX_TIM1_Init+0x9c>)
 8001776:	2200      	movs	r2, #0
 8001778:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800177a:	4b17      	ldr	r3, [pc, #92]	; (80017d8 <MX_TIM1_Init+0x9c>)
 800177c:	2200      	movs	r2, #0
 800177e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001780:	4b15      	ldr	r3, [pc, #84]	; (80017d8 <MX_TIM1_Init+0x9c>)
 8001782:	2200      	movs	r2, #0
 8001784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001786:	4814      	ldr	r0, [pc, #80]	; (80017d8 <MX_TIM1_Init+0x9c>)
 8001788:	f003 f938 	bl	80049fc <HAL_TIM_Base_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001792:	f000 f9ed 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800179a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800179c:	f107 0308 	add.w	r3, r7, #8
 80017a0:	4619      	mov	r1, r3
 80017a2:	480d      	ldr	r0, [pc, #52]	; (80017d8 <MX_TIM1_Init+0x9c>)
 80017a4:	f003 fae4 	bl	8004d70 <HAL_TIM_ConfigClockSource>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80017ae:	f000 f9df 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017b2:	2300      	movs	r3, #0
 80017b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017b6:	2300      	movs	r3, #0
 80017b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017ba:	463b      	mov	r3, r7
 80017bc:	4619      	mov	r1, r3
 80017be:	4806      	ldr	r0, [pc, #24]	; (80017d8 <MX_TIM1_Init+0x9c>)
 80017c0:	f003 fce0 	bl	8005184 <HAL_TIMEx_MasterConfigSynchronization>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80017ca:	f000 f9d1 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017ce:	bf00      	nop
 80017d0:	3718      	adds	r7, #24
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	200002c4 	.word	0x200002c4
 80017dc:	40010000 	.word	0x40010000

080017e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	; (8001830 <MX_USART1_UART_Init+0x50>)
 80017e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017ec:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80017f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <MX_USART1_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001800:	2200      	movs	r2, #0
 8001802:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001806:	220c      	movs	r2, #12
 8001808:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <MX_USART1_UART_Init+0x4c>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001810:	4b06      	ldr	r3, [pc, #24]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001812:	2200      	movs	r2, #0
 8001814:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_USART1_UART_Init+0x4c>)
 8001818:	f003 fd36 	bl	8005288 <HAL_UART_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001822:	f000 f9a5 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	2000030c 	.word	0x2000030c
 8001830:	40011000 	.word	0x40011000

08001834 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_DMA_Init+0x3c>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	4a0b      	ldr	r2, [pc, #44]	; (8001870 <MX_DMA_Init+0x3c>)
 8001844:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001848:	6313      	str	r3, [r2, #48]	; 0x30
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_DMA_Init+0x3c>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	2038      	movs	r0, #56	; 0x38
 800185c:	f001 fa99 	bl	8002d92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001860:	2038      	movs	r0, #56	; 0x38
 8001862:	f001 fab2 	bl	8002dca <HAL_NVIC_EnableIRQ>

}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40023800 	.word	0x40023800

08001874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b088      	sub	sp, #32
 8001878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187a:	f107 030c 	add.w	r3, r7, #12
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	605a      	str	r2, [r3, #4]
 8001884:	609a      	str	r2, [r3, #8]
 8001886:	60da      	str	r2, [r3, #12]
 8001888:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <MX_GPIO_Init+0x80>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <MX_GPIO_Init+0x80>)
 8001894:	f043 0304 	orr.w	r3, r3, #4
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <MX_GPIO_Init+0x80>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0304 	and.w	r3, r3, #4
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <MX_GPIO_Init+0x80>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a11      	ldr	r2, [pc, #68]	; (80018f4 <MX_GPIO_Init+0x80>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <MX_GPIO_Init+0x80>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018c8:	480b      	ldr	r0, [pc, #44]	; (80018f8 <MX_GPIO_Init+0x84>)
 80018ca:	f002 f81f 	bl	800390c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018ce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d4:	2301      	movs	r3, #1
 80018d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018dc:	2300      	movs	r3, #0
 80018de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	4619      	mov	r1, r3
 80018e6:	4804      	ldr	r0, [pc, #16]	; (80018f8 <MX_GPIO_Init+0x84>)
 80018e8:	f001 fe8c 	bl	8003604 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018ec:	bf00      	nop
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020800 	.word	0x40020800
 80018fc:	00000000 	.word	0x00000000

08001900 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	// I set adc_conv_complete_flag variable to 1 when,
	// HAL_ADC_ConvCpltCallback function is call.
		V1.average = addValue(&V1.ADC_MA, adc_dma_result[0]);
 8001908:	4b3f      	ldr	r3, [pc, #252]	; (8001a08 <HAL_ADC_ConvCpltCallback+0x108>)
 800190a:	881b      	ldrh	r3, [r3, #0]
 800190c:	ee07 3a90 	vmov	s15, r3
 8001910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001914:	eeb0 0a67 	vmov.f32	s0, s15
 8001918:	483c      	ldr	r0, [pc, #240]	; (8001a0c <HAL_ADC_ConvCpltCallback+0x10c>)
 800191a:	f7ff fb59 	bl	8000fd0 <addValue>
 800191e:	eeb0 7a40 	vmov.f32	s14, s0
 8001922:	eef0 7a60 	vmov.f32	s15, s1
 8001926:	4b3a      	ldr	r3, [pc, #232]	; (8001a10 <HAL_ADC_ConvCpltCallback+0x110>)
 8001928:	ed83 7b00 	vstr	d7, [r3]
		V1.adc_result = (V1.average / 4095.0) * 3.0;
 800192c:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <HAL_ADC_ConvCpltCallback+0x110>)
 800192e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001932:	a333      	add	r3, pc, #204	; (adr r3, 8001a00 <HAL_ADC_ConvCpltCallback+0x100>)
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	f7fe ff90 	bl	800085c <__aeabi_ddiv>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4610      	mov	r0, r2
 8001942:	4619      	mov	r1, r3
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	4b32      	ldr	r3, [pc, #200]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x114>)
 800194a:	f7fe fe5d 	bl	8000608 <__aeabi_dmul>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	492f      	ldr	r1, [pc, #188]	; (8001a10 <HAL_ADC_ConvCpltCallback+0x110>)
 8001954:	e9c1 2302 	strd	r2, r3, [r1, #8]
		I1.average = addValue(&I1.ADC_MA, adc_dma_result[1]);
 8001958:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_ADC_ConvCpltCallback+0x108>)
 800195a:	885b      	ldrh	r3, [r3, #2]
 800195c:	ee07 3a90 	vmov	s15, r3
 8001960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001964:	eeb0 0a67 	vmov.f32	s0, s15
 8001968:	482b      	ldr	r0, [pc, #172]	; (8001a18 <HAL_ADC_ConvCpltCallback+0x118>)
 800196a:	f7ff fb31 	bl	8000fd0 <addValue>
 800196e:	eeb0 7a40 	vmov.f32	s14, s0
 8001972:	eef0 7a60 	vmov.f32	s15, s1
 8001976:	4b29      	ldr	r3, [pc, #164]	; (8001a1c <HAL_ADC_ConvCpltCallback+0x11c>)
 8001978:	ed83 7b00 	vstr	d7, [r3]
		I1.adc_result = (I1.average / 4095.0) * 3.0;
 800197c:	4b27      	ldr	r3, [pc, #156]	; (8001a1c <HAL_ADC_ConvCpltCallback+0x11c>)
 800197e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001982:	a31f      	add	r3, pc, #124	; (adr r3, 8001a00 <HAL_ADC_ConvCpltCallback+0x100>)
 8001984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001988:	f7fe ff68 	bl	800085c <__aeabi_ddiv>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	f04f 0200 	mov.w	r2, #0
 8001998:	4b1e      	ldr	r3, [pc, #120]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x114>)
 800199a:	f7fe fe35 	bl	8000608 <__aeabi_dmul>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	491e      	ldr	r1, [pc, #120]	; (8001a1c <HAL_ADC_ConvCpltCallback+0x11c>)
 80019a4:	e9c1 2302 	strd	r2, r3, [r1, #8]
		I2.average = addValue(&I2.ADC_MA, adc_dma_result[2]);
 80019a8:	4b17      	ldr	r3, [pc, #92]	; (8001a08 <HAL_ADC_ConvCpltCallback+0x108>)
 80019aa:	889b      	ldrh	r3, [r3, #4]
 80019ac:	ee07 3a90 	vmov	s15, r3
 80019b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019b4:	eeb0 0a67 	vmov.f32	s0, s15
 80019b8:	4819      	ldr	r0, [pc, #100]	; (8001a20 <HAL_ADC_ConvCpltCallback+0x120>)
 80019ba:	f7ff fb09 	bl	8000fd0 <addValue>
 80019be:	eeb0 7a40 	vmov.f32	s14, s0
 80019c2:	eef0 7a60 	vmov.f32	s15, s1
 80019c6:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <HAL_ADC_ConvCpltCallback+0x124>)
 80019c8:	ed83 7b00 	vstr	d7, [r3]
		I2.adc_result = (I2.average / 4095.0) * 3.0;
 80019cc:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <HAL_ADC_ConvCpltCallback+0x124>)
 80019ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019d2:	a30b      	add	r3, pc, #44	; (adr r3, 8001a00 <HAL_ADC_ConvCpltCallback+0x100>)
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	f7fe ff40 	bl	800085c <__aeabi_ddiv>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4610      	mov	r0, r2
 80019e2:	4619      	mov	r1, r3
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	4b0a      	ldr	r3, [pc, #40]	; (8001a14 <HAL_ADC_ConvCpltCallback+0x114>)
 80019ea:	f7fe fe0d 	bl	8000608 <__aeabi_dmul>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	490c      	ldr	r1, [pc, #48]	; (8001a24 <HAL_ADC_ConvCpltCallback+0x124>)
 80019f4:	e9c1 2302 	strd	r2, r3, [r1, #8]

}
 80019f8:	bf00      	nop
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	00000000 	.word	0x00000000
 8001a04:	40affe00 	.word	0x40affe00
 8001a08:	20000368 	.word	0x20000368
 8001a0c:	20000430 	.word	0x20000430
 8001a10:	20000410 	.word	0x20000410
 8001a14:	40080000 	.word	0x40080000
 8001a18:	20000490 	.word	0x20000490
 8001a1c:	20000470 	.word	0x20000470
 8001a20:	200004f0 	.word	0x200004f0
 8001a24:	200004d0 	.word	0x200004d0

08001a28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { //5ms
 8001a28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a2c:	b08d      	sub	sp, #52	; 0x34
 8001a2e:	af0a      	add	r7, sp, #40	; 0x28
 8001a30:	6078      	str	r0, [r7, #4]

	static uint8_t count;
	count++;
 8001a32:	4b41      	ldr	r3, [pc, #260]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	3301      	adds	r3, #1
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4b3f      	ldr	r3, [pc, #252]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001a3c:	701a      	strb	r2, [r3, #0]


	if (count >= 10) {
 8001a3e:	4b3e      	ldr	r3, [pc, #248]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2b09      	cmp	r3, #9
 8001a44:	d96d      	bls.n	8001b22 <HAL_TIM_PeriodElapsedCallback+0xfa>
	sprintf(buffer, "DTime: %02d:%02d:%02d:%03ld, ", sTime.Hours,sTime.Minutes, sTime.Seconds, abs(sTime.SubSeconds-255));
 8001a46:	4b3d      	ldr	r3, [pc, #244]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4b3b      	ldr	r3, [pc, #236]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001a4e:	785b      	ldrb	r3, [r3, #1]
 8001a50:	4618      	mov	r0, r3
 8001a52:	4b3a      	ldr	r3, [pc, #232]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001a54:	789b      	ldrb	r3, [r3, #2]
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	3bff      	subs	r3, #255	; 0xff
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	bfb8      	it	lt
 8001a62:	425b      	neglt	r3, r3
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	9200      	str	r2, [sp, #0]
 8001a68:	4603      	mov	r3, r0
 8001a6a:	460a      	mov	r2, r1
 8001a6c:	4934      	ldr	r1, [pc, #208]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001a6e:	4835      	ldr	r0, [pc, #212]	; (8001b44 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001a70:	f005 f9b2 	bl	8006dd8 <siprintf>

		// Transmit the string over UART
		HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a74:	4833      	ldr	r0, [pc, #204]	; (8001b44 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001a76:	f7fe fbb3 	bl	80001e0 <strlen>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a82:	4930      	ldr	r1, [pc, #192]	; (8001b44 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001a84:	4830      	ldr	r0, [pc, #192]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001a86:	f003 fc4c 	bl	8005322 <HAL_UART_Transmit>


		test=(adc_dma_result[0]/4095.0)*3;
 8001a8a:	4b30      	ldr	r3, [pc, #192]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001a8c:	881b      	ldrh	r3, [r3, #0]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7fe fd50 	bl	8000534 <__aeabi_i2d>
 8001a94:	a326      	add	r3, pc, #152	; (adr r3, 8001b30 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a9a:	f7fe fedf 	bl	800085c <__aeabi_ddiv>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	4b29      	ldr	r3, [pc, #164]	; (8001b50 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001aac:	f7fe fdac 	bl	8000608 <__aeabi_dmul>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4927      	ldr	r1, [pc, #156]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001ab6:	e9c1 2300 	strd	r2, r3, [r1]
		sprintf(dma_result_buffer, "CH_1: %.2f, CH_2: %2.2f, CH_3: %02d, CH_4: %2.2f, CH5: %02d, CH6: %2.2f\r\n",test,V1.actual,adc_dma_result[1],I1.actual,adc_dma_result[2],I2.actual);
 8001aba:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001abc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001ac0:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001ac2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001ac6:	4921      	ldr	r1, [pc, #132]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001ac8:	8849      	ldrh	r1, [r1, #2]
 8001aca:	460e      	mov	r6, r1
 8001acc:	4923      	ldr	r1, [pc, #140]	; (8001b5c <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001ace:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8001ad2:	4c1e      	ldr	r4, [pc, #120]	; (8001b4c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001ad4:	88a4      	ldrh	r4, [r4, #4]
 8001ad6:	603c      	str	r4, [r7, #0]
 8001ad8:	4c21      	ldr	r4, [pc, #132]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001ada:	e9d4 4504 	ldrd	r4, r5, [r4, #16]
 8001ade:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8001ae2:	683c      	ldr	r4, [r7, #0]
 8001ae4:	9406      	str	r4, [sp, #24]
 8001ae6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001aea:	9602      	str	r6, [sp, #8]
 8001aec:	e9cd 2300 	strd	r2, r3, [sp]
 8001af0:	4642      	mov	r2, r8
 8001af2:	464b      	mov	r3, r9
 8001af4:	491b      	ldr	r1, [pc, #108]	; (8001b64 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001af6:	481c      	ldr	r0, [pc, #112]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001af8:	f005 f96e 	bl	8006dd8 <siprintf>

		HAL_UART_Transmit(&huart1, (uint8_t*) dma_result_buffer,strlen(dma_result_buffer), HAL_MAX_DELAY);
 8001afc:	481a      	ldr	r0, [pc, #104]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001afe:	f7fe fb6f 	bl	80001e0 <strlen>
 8001b02:	4603      	mov	r3, r0
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b0a:	4917      	ldr	r1, [pc, #92]	; (8001b68 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001b0c:	480e      	ldr	r0, [pc, #56]	; (8001b48 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001b0e:	f003 fc08 	bl	8005322 <HAL_UART_Transmit>
//		adc_count2=adc_count;
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b16:	4815      	ldr	r0, [pc, #84]	; (8001b6c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001b18:	f001 ff11 	bl	800393e <HAL_GPIO_TogglePin>
//		adc_count=0;
		count = 0;
 8001b1c:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
//	adc_dma_result[0]+=3;
//	adc_dma_result[1]+=2;
//	adc_dma_result[2]++;
//		adc_dma_result[3]+=5;

}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b2c:	f3af 8000 	nop.w
 8001b30:	00000000 	.word	0x00000000
 8001b34:	40affe00 	.word	0x40affe00
 8001b38:	20000530 	.word	0x20000530
 8001b3c:	20000350 	.word	0x20000350
 8001b40:	080090f0 	.word	0x080090f0
 8001b44:	200003d4 	.word	0x200003d4
 8001b48:	2000030c 	.word	0x2000030c
 8001b4c:	20000368 	.word	0x20000368
 8001b50:	40080000 	.word	0x40080000
 8001b54:	20000408 	.word	0x20000408
 8001b58:	20000410 	.word	0x20000410
 8001b5c:	20000470 	.word	0x20000470
 8001b60:	200004d0 	.word	0x200004d0
 8001b64:	08009110 	.word	0x08009110
 8001b68:	20000370 	.word	0x20000370
 8001b6c:	40020800 	.word	0x40020800

08001b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b78:	e7fe      	b.n	8001b78 <Error_Handler+0x8>
	...

08001b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	607b      	str	r3, [r7, #4]
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001b8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b90:	6453      	str	r3, [r2, #68]	; 0x44
 8001b92:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	603b      	str	r3, [r7, #0]
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	4a08      	ldr	r2, [pc, #32]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bac:	6413      	str	r3, [r2, #64]	; 0x40
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb6:	603b      	str	r3, [r7, #0]
 8001bb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40023800 	.word	0x40023800

08001bcc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a33      	ldr	r2, [pc, #204]	; (8001cb8 <HAL_ADC_MspInit+0xec>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d15f      	bne.n	8001cae <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	4b32      	ldr	r3, [pc, #200]	; (8001cbc <HAL_ADC_MspInit+0xf0>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	4a31      	ldr	r2, [pc, #196]	; (8001cbc <HAL_ADC_MspInit+0xf0>)
 8001bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfe:	4b2f      	ldr	r3, [pc, #188]	; (8001cbc <HAL_ADC_MspInit+0xf0>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b2b      	ldr	r3, [pc, #172]	; (8001cbc <HAL_ADC_MspInit+0xf0>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a2a      	ldr	r2, [pc, #168]	; (8001cbc <HAL_ADC_MspInit+0xf0>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b28      	ldr	r3, [pc, #160]	; (8001cbc <HAL_ADC_MspInit+0xf0>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001c26:	2307      	movs	r3, #7
 8001c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	4821      	ldr	r0, [pc, #132]	; (8001cc0 <HAL_ADC_MspInit+0xf4>)
 8001c3a:	f001 fce3 	bl	8003604 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001c3e:	4b21      	ldr	r3, [pc, #132]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c40:	4a21      	ldr	r2, [pc, #132]	; (8001cc8 <HAL_ADC_MspInit+0xfc>)
 8001c42:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c4a:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c50:	4b1c      	ldr	r3, [pc, #112]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c56:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c5c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c5e:	4b19      	ldr	r3, [pc, #100]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c64:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c66:	4b17      	ldr	r3, [pc, #92]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c6c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c76:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c82:	4810      	ldr	r0, [pc, #64]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c84:	f001 f8bc 	bl	8002e00 <HAL_DMA_Init>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c8e:	f7ff ff6f 	bl	8001b70 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a0b      	ldr	r2, [pc, #44]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c96:	639a      	str	r2, [r3, #56]	; 0x38
 8001c98:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <HAL_ADC_MspInit+0xf8>)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	2012      	movs	r0, #18
 8001ca4:	f001 f875 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ca8:	2012      	movs	r0, #18
 8001caa:	f001 f88e 	bl	8002dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cae:	bf00      	nop
 8001cb0:	3728      	adds	r7, #40	; 0x28
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40012000 	.word	0x40012000
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020000 	.word	0x40020000
 8001cc4:	20000244 	.word	0x20000244
 8001cc8:	40026410 	.word	0x40026410

08001ccc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cd4:	f107 030c 	add.w	r3, r7, #12
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a0c      	ldr	r2, [pc, #48]	; (8001d1c <HAL_RTC_MspInit+0x50>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d111      	bne.n	8001d12 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001cf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cf6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f002 fa91 	bl	8004224 <HAL_RCCEx_PeriphCLKConfig>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001d08:	f7ff ff32 	bl	8001b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <HAL_RTC_MspInit+0x54>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001d12:	bf00      	nop
 8001d14:	3720      	adds	r7, #32
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40002800 	.word	0x40002800
 8001d20:	42470e3c 	.word	0x42470e3c

08001d24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a12      	ldr	r2, [pc, #72]	; (8001d7c <HAL_TIM_Base_MspInit+0x58>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d11d      	bne.n	8001d72 <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	4b11      	ldr	r3, [pc, #68]	; (8001d80 <HAL_TIM_Base_MspInit+0x5c>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3e:	4a10      	ldr	r2, [pc, #64]	; (8001d80 <HAL_TIM_Base_MspInit+0x5c>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6453      	str	r3, [r2, #68]	; 0x44
 8001d46:	4b0e      	ldr	r3, [pc, #56]	; (8001d80 <HAL_TIM_Base_MspInit+0x5c>)
 8001d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	2018      	movs	r0, #24
 8001d58:	f001 f81b 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001d5c:	2018      	movs	r0, #24
 8001d5e:	f001 f834 	bl	8002dca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001d62:	2200      	movs	r2, #0
 8001d64:	2100      	movs	r1, #0
 8001d66:	2019      	movs	r0, #25
 8001d68:	f001 f813 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001d6c:	2019      	movs	r0, #25
 8001d6e:	f001 f82c 	bl	8002dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40010000 	.word	0x40010000
 8001d80:	40023800 	.word	0x40023800

08001d84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b08a      	sub	sp, #40	; 0x28
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a1d      	ldr	r2, [pc, #116]	; (8001e18 <HAL_UART_MspInit+0x94>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d134      	bne.n	8001e10 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	613b      	str	r3, [r7, #16]
 8001daa:	4b1c      	ldr	r3, [pc, #112]	; (8001e1c <HAL_UART_MspInit+0x98>)
 8001dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dae:	4a1b      	ldr	r2, [pc, #108]	; (8001e1c <HAL_UART_MspInit+0x98>)
 8001db0:	f043 0310 	orr.w	r3, r3, #16
 8001db4:	6453      	str	r3, [r2, #68]	; 0x44
 8001db6:	4b19      	ldr	r3, [pc, #100]	; (8001e1c <HAL_UART_MspInit+0x98>)
 8001db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	4b15      	ldr	r3, [pc, #84]	; (8001e1c <HAL_UART_MspInit+0x98>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	4a14      	ldr	r2, [pc, #80]	; (8001e1c <HAL_UART_MspInit+0x98>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd2:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <HAL_UART_MspInit+0x98>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dde:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dec:	2303      	movs	r3, #3
 8001dee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001df0:	2307      	movs	r3, #7
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df4:	f107 0314 	add.w	r3, r7, #20
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4809      	ldr	r0, [pc, #36]	; (8001e20 <HAL_UART_MspInit+0x9c>)
 8001dfc:	f001 fc02 	bl	8003604 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e00:	2200      	movs	r2, #0
 8001e02:	2100      	movs	r1, #0
 8001e04:	2025      	movs	r0, #37	; 0x25
 8001e06:	f000 ffc4 	bl	8002d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e0a:	2025      	movs	r0, #37	; 0x25
 8001e0c:	f000 ffdd 	bl	8002dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e10:	bf00      	nop
 8001e12:	3728      	adds	r7, #40	; 0x28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40011000 	.word	0x40011000
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40020000 	.word	0x40020000

08001e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e28:	e7fe      	b.n	8001e28 <NMI_Handler+0x4>

08001e2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e2e:	e7fe      	b.n	8001e2e <HardFault_Handler+0x4>

08001e30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <MemManage_Handler+0x4>

08001e36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e3a:	e7fe      	b.n	8001e3a <BusFault_Handler+0x4>

08001e3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e40:	e7fe      	b.n	8001e40 <UsageFault_Handler+0x4>

08001e42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e70:	f000 f988 	bl	8002184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e74:	bf00      	nop
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001e7c:	4802      	ldr	r0, [pc, #8]	; (8001e88 <ADC_IRQHandler+0x10>)
 8001e7e:	f000 f9e4 	bl	800224a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001e82:	bf00      	nop
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	200001fc 	.word	0x200001fc

08001e8c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e90:	4802      	ldr	r0, [pc, #8]	; (8001e9c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001e92:	f002 fe65 	bl	8004b60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	200002c4 	.word	0x200002c4

08001ea0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001ea6:	f002 fe5b 	bl	8004b60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	200002c4 	.word	0x200002c4

08001eb4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001eb8:	4802      	ldr	r0, [pc, #8]	; (8001ec4 <USART1_IRQHandler+0x10>)
 8001eba:	f003 fac5 	bl	8005448 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2000030c 	.word	0x2000030c

08001ec8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001ecc:	4802      	ldr	r0, [pc, #8]	; (8001ed8 <DMA2_Stream0_IRQHandler+0x10>)
 8001ece:	f001 f92f 	bl	8003130 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000244 	.word	0x20000244

08001edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return 1;
 8001ee0:	2301      	movs	r3, #1
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_kill>:

int _kill(int pid, int sig)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ef6:	f004 f9db 	bl	80062b0 <__errno>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2216      	movs	r2, #22
 8001efe:	601a      	str	r2, [r3, #0]
  return -1;
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <_exit>:

void _exit (int status)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f14:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ffe7 	bl	8001eec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f1e:	e7fe      	b.n	8001f1e <_exit+0x12>

08001f20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	60f8      	str	r0, [r7, #12]
 8001f28:	60b9      	str	r1, [r7, #8]
 8001f2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
 8001f30:	e00a      	b.n	8001f48 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f32:	f3af 8000 	nop.w
 8001f36:	4601      	mov	r1, r0
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	1c5a      	adds	r2, r3, #1
 8001f3c:	60ba      	str	r2, [r7, #8]
 8001f3e:	b2ca      	uxtb	r2, r1
 8001f40:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	3301      	adds	r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	dbf0      	blt.n	8001f32 <_read+0x12>
  }

  return len;
 8001f50:	687b      	ldr	r3, [r7, #4]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b086      	sub	sp, #24
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	e009      	b.n	8001f80 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	1c5a      	adds	r2, r3, #1
 8001f70:	60ba      	str	r2, [r7, #8]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	617b      	str	r3, [r7, #20]
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	dbf1      	blt.n	8001f6c <_write+0x12>
  }
  return len;
 8001f88:	687b      	ldr	r3, [r7, #4]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <_close>:

int _close(int file)
{
 8001f92:	b480      	push	{r7}
 8001f94:	b083      	sub	sp, #12
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
 8001fb2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fba:	605a      	str	r2, [r3, #4]
  return 0;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <_isatty>:

int _isatty(int file)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fd2:	2301      	movs	r3, #1
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
	...

08001ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002004:	4a14      	ldr	r2, [pc, #80]	; (8002058 <_sbrk+0x5c>)
 8002006:	4b15      	ldr	r3, [pc, #84]	; (800205c <_sbrk+0x60>)
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <_sbrk+0x64>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d102      	bne.n	800201e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002018:	4b11      	ldr	r3, [pc, #68]	; (8002060 <_sbrk+0x64>)
 800201a:	4a12      	ldr	r2, [pc, #72]	; (8002064 <_sbrk+0x68>)
 800201c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800201e:	4b10      	ldr	r3, [pc, #64]	; (8002060 <_sbrk+0x64>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	429a      	cmp	r2, r3
 800202a:	d207      	bcs.n	800203c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800202c:	f004 f940 	bl	80062b0 <__errno>
 8002030:	4603      	mov	r3, r0
 8002032:	220c      	movs	r2, #12
 8002034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800203a:	e009      	b.n	8002050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <_sbrk+0x64>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002042:	4b07      	ldr	r3, [pc, #28]	; (8002060 <_sbrk+0x64>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	4a05      	ldr	r2, [pc, #20]	; (8002060 <_sbrk+0x64>)
 800204c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800204e:	68fb      	ldr	r3, [r7, #12]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20010000 	.word	0x20010000
 800205c:	00000400 	.word	0x00000400
 8002060:	20000534 	.word	0x20000534
 8002064:	20000550 	.word	0x20000550

08002068 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <SystemInit+0x20>)
 800206e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002072:	4a05      	ldr	r2, [pc, #20]	; (8002088 <SystemInit+0x20>)
 8002074:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002078:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800208c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002090:	480d      	ldr	r0, [pc, #52]	; (80020c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002092:	490e      	ldr	r1, [pc, #56]	; (80020cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002094:	4a0e      	ldr	r2, [pc, #56]	; (80020d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002098:	e002      	b.n	80020a0 <LoopCopyDataInit>

0800209a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800209a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800209c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800209e:	3304      	adds	r3, #4

080020a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020a4:	d3f9      	bcc.n	800209a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020a6:	4a0b      	ldr	r2, [pc, #44]	; (80020d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020a8:	4c0b      	ldr	r4, [pc, #44]	; (80020d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020ac:	e001      	b.n	80020b2 <LoopFillZerobss>

080020ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020b0:	3204      	adds	r2, #4

080020b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020b4:	d3fb      	bcc.n	80020ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020b6:	f7ff ffd7 	bl	8002068 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020ba:	f004 f8ff 	bl	80062bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020be:	f7ff f941 	bl	8001344 <main>
  bx  lr    
 80020c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020c4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80020c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020cc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80020d0:	08009564 	.word	0x08009564
  ldr r2, =_sbss
 80020d4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80020d8:	2000054c 	.word	0x2000054c

080020dc <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020dc:	e7fe      	b.n	80020dc <DMA1_Stream0_IRQHandler>
	...

080020e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020e4:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <HAL_Init+0x40>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a0d      	ldr	r2, [pc, #52]	; (8002120 <HAL_Init+0x40>)
 80020ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020f0:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <HAL_Init+0x40>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <HAL_Init+0x40>)
 80020f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <HAL_Init+0x40>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a07      	ldr	r2, [pc, #28]	; (8002120 <HAL_Init+0x40>)
 8002102:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002106:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002108:	2003      	movs	r0, #3
 800210a:	f000 fe37 	bl	8002d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800210e:	200f      	movs	r0, #15
 8002110:	f000 f808 	bl	8002124 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002114:	f7ff fd32 	bl	8001b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40023c00 	.word	0x40023c00

08002124 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800212c:	4b12      	ldr	r3, [pc, #72]	; (8002178 <HAL_InitTick+0x54>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	4b12      	ldr	r3, [pc, #72]	; (800217c <HAL_InitTick+0x58>)
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	4619      	mov	r1, r3
 8002136:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800213a:	fbb3 f3f1 	udiv	r3, r3, r1
 800213e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002142:	4618      	mov	r0, r3
 8002144:	f000 fe4f 	bl	8002de6 <HAL_SYSTICK_Config>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e00e      	b.n	8002170 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b0f      	cmp	r3, #15
 8002156:	d80a      	bhi.n	800216e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002158:	2200      	movs	r2, #0
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002160:	f000 fe17 	bl	8002d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002164:	4a06      	ldr	r2, [pc, #24]	; (8002180 <HAL_InitTick+0x5c>)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800216a:	2300      	movs	r3, #0
 800216c:	e000      	b.n	8002170 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000000 	.word	0x20000000
 800217c:	20000008 	.word	0x20000008
 8002180:	20000004 	.word	0x20000004

08002184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002188:	4b06      	ldr	r3, [pc, #24]	; (80021a4 <HAL_IncTick+0x20>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	461a      	mov	r2, r3
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_IncTick+0x24>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4413      	add	r3, r2
 8002194:	4a04      	ldr	r2, [pc, #16]	; (80021a8 <HAL_IncTick+0x24>)
 8002196:	6013      	str	r3, [r2, #0]
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	20000008 	.word	0x20000008
 80021a8:	20000538 	.word	0x20000538

080021ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return uwTick;
 80021b0:	4b03      	ldr	r3, [pc, #12]	; (80021c0 <HAL_GetTick+0x14>)
 80021b2:	681b      	ldr	r3, [r3, #0]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	20000538 	.word	0x20000538

080021c4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e033      	b.n	8002242 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d109      	bne.n	80021f6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff fcf2 	bl	8001bcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2200      	movs	r2, #0
 80021ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	f003 0310 	and.w	r3, r3, #16
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d118      	bne.n	8002234 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800220a:	f023 0302 	bic.w	r3, r3, #2
 800220e:	f043 0202 	orr.w	r2, r3, #2
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 fb58 	bl	80028cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f023 0303 	bic.w	r3, r3, #3
 800222a:	f043 0201 	orr.w	r2, r3, #1
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	641a      	str	r2, [r3, #64]	; 0x40
 8002232:	e001      	b.n	8002238 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002240:	7bfb      	ldrb	r3, [r7, #15]
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}

0800224a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	b086      	sub	sp, #24
 800224e:	af00      	add	r7, sp, #0
 8002250:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	f003 0320 	and.w	r3, r3, #32
 8002278:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d049      	beq.n	8002314 <HAL_ADC_IRQHandler+0xca>
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d046      	beq.n	8002314 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	f003 0310 	and.w	r3, r3, #16
 800228e:	2b00      	cmp	r3, #0
 8002290:	d105      	bne.n	800229e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d12b      	bne.n	8002304 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d127      	bne.n	8002304 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ba:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d006      	beq.n	80022d0 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d119      	bne.n	8002304 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	685a      	ldr	r2, [r3, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0220 	bic.w	r2, r2, #32
 80022de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d105      	bne.n	8002304 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	f043 0201 	orr.w	r2, r3, #1
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7ff fafb 	bl	8001900 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f06f 0212 	mvn.w	r2, #18
 8002312:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002322:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d057      	beq.n	80023da <HAL_ADC_IRQHandler+0x190>
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d054      	beq.n	80023da <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002334:	f003 0310 	and.w	r3, r3, #16
 8002338:	2b00      	cmp	r3, #0
 800233a:	d105      	bne.n	8002348 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002340:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d139      	bne.n	80023ca <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800235c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002360:	2b00      	cmp	r3, #0
 8002362:	d006      	beq.n	8002372 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800236e:	2b00      	cmp	r3, #0
 8002370:	d12b      	bne.n	80023ca <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800237c:	2b00      	cmp	r3, #0
 800237e:	d124      	bne.n	80023ca <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800238a:	2b00      	cmp	r3, #0
 800238c:	d11d      	bne.n	80023ca <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002392:	2b00      	cmp	r3, #0
 8002394:	d119      	bne.n	80023ca <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023a4:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d105      	bne.n	80023ca <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f043 0201 	orr.w	r2, r3, #1
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 fbfc 	bl	8002bc8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f06f 020c 	mvn.w	r2, #12
 80023d8:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e8:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d017      	beq.n	8002420 <HAL_ADC_IRQHandler+0x1d6>
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d014      	beq.n	8002420 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0301 	and.w	r3, r3, #1
 8002400:	2b01      	cmp	r3, #1
 8002402:	d10d      	bne.n	8002420 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f925 	bl	8002660 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f06f 0201 	mvn.w	r2, #1
 800241e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f003 0320 	and.w	r3, r3, #32
 8002426:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800242e:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d015      	beq.n	8002462 <HAL_ADC_IRQHandler+0x218>
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d012      	beq.n	8002462 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002440:	f043 0202 	orr.w	r2, r3, #2
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f06f 0220 	mvn.w	r2, #32
 8002450:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f90e 	bl	8002674 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f06f 0220 	mvn.w	r2, #32
 8002460:	601a      	str	r2, [r3, #0]
  }
}
 8002462:	bf00      	nop
 8002464:	3718      	adds	r7, #24
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_ADC_Start_DMA+0x1e>
 8002486:	2302      	movs	r3, #2
 8002488:	e0ce      	b.n	8002628 <HAL_ADC_Start_DMA+0x1bc>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b01      	cmp	r3, #1
 800249e:	d018      	beq.n	80024d2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f042 0201 	orr.w	r2, r2, #1
 80024ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024b0:	4b5f      	ldr	r3, [pc, #380]	; (8002630 <HAL_ADC_Start_DMA+0x1c4>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a5f      	ldr	r2, [pc, #380]	; (8002634 <HAL_ADC_Start_DMA+0x1c8>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	0c9a      	lsrs	r2, r3, #18
 80024bc:	4613      	mov	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	4413      	add	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024c4:	e002      	b.n	80024cc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	3b01      	subs	r3, #1
 80024ca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d1f9      	bne.n	80024c6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024e0:	d107      	bne.n	80024f2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689a      	ldr	r2, [r3, #8]
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024f0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	f040 8086 	bne.w	800260e <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800250a:	f023 0301 	bic.w	r3, r3, #1
 800250e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002520:	2b00      	cmp	r3, #0
 8002522:	d007      	beq.n	8002534 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800252c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800253c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002540:	d106      	bne.n	8002550 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002546:	f023 0206 	bic.w	r2, r3, #6
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	645a      	str	r2, [r3, #68]	; 0x44
 800254e:	e002      	b.n	8002556 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2200      	movs	r2, #0
 8002554:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	2200      	movs	r2, #0
 800255a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800255e:	4b36      	ldr	r3, [pc, #216]	; (8002638 <HAL_ADC_Start_DMA+0x1cc>)
 8002560:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002566:	4a35      	ldr	r2, [pc, #212]	; (800263c <HAL_ADC_Start_DMA+0x1d0>)
 8002568:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800256e:	4a34      	ldr	r2, [pc, #208]	; (8002640 <HAL_ADC_Start_DMA+0x1d4>)
 8002570:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002576:	4a33      	ldr	r2, [pc, #204]	; (8002644 <HAL_ADC_Start_DMA+0x1d8>)
 8002578:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002582:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002592:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689a      	ldr	r2, [r3, #8]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025a2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	334c      	adds	r3, #76	; 0x4c
 80025ae:	4619      	mov	r1, r3
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f000 fcd2 	bl	8002f5c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10f      	bne.n	80025e4 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d129      	bne.n	8002626 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689a      	ldr	r2, [r3, #8]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80025e0:	609a      	str	r2, [r3, #8]
 80025e2:	e020      	b.n	8002626 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a17      	ldr	r2, [pc, #92]	; (8002648 <HAL_ADC_Start_DMA+0x1dc>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d11b      	bne.n	8002626 <HAL_ADC_Start_DMA+0x1ba>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d114      	bne.n	8002626 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	e00b      	b.n	8002626 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	f043 0210 	orr.w	r2, r3, #16
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800261e:	f043 0201 	orr.w	r2, r3, #1
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	20000000 	.word	0x20000000
 8002634:	431bde83 	.word	0x431bde83
 8002638:	40012300 	.word	0x40012300
 800263c:	08002ac5 	.word	0x08002ac5
 8002640:	08002b7f 	.word	0x08002b7f
 8002644:	08002b9b 	.word	0x08002b9b
 8002648:	40012000 	.word	0x40012000

0800264c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800267c:	bf00      	nop
 800267e:	370c      	adds	r7, #12
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr

08002688 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x1c>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e105      	b.n	80028b0 <HAL_ADC_ConfigChannel+0x228>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2b09      	cmp	r3, #9
 80026b2:	d925      	bls.n	8002700 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68d9      	ldr	r1, [r3, #12]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	461a      	mov	r2, r3
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	3b1e      	subs	r3, #30
 80026ca:	2207      	movs	r2, #7
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	43da      	mvns	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	400a      	ands	r2, r1
 80026d8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68d9      	ldr	r1, [r3, #12]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	4618      	mov	r0, r3
 80026ec:	4603      	mov	r3, r0
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	4403      	add	r3, r0
 80026f2:	3b1e      	subs	r3, #30
 80026f4:	409a      	lsls	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	60da      	str	r2, [r3, #12]
 80026fe:	e022      	b.n	8002746 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6919      	ldr	r1, [r3, #16]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	b29b      	uxth	r3, r3
 800270c:	461a      	mov	r2, r3
 800270e:	4613      	mov	r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	4413      	add	r3, r2
 8002714:	2207      	movs	r2, #7
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43da      	mvns	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	400a      	ands	r2, r1
 8002722:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6919      	ldr	r1, [r3, #16]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	689a      	ldr	r2, [r3, #8]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	b29b      	uxth	r3, r3
 8002734:	4618      	mov	r0, r3
 8002736:	4603      	mov	r3, r0
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	4403      	add	r3, r0
 800273c:	409a      	lsls	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b06      	cmp	r3, #6
 800274c:	d824      	bhi.n	8002798 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	3b05      	subs	r3, #5
 8002760:	221f      	movs	r2, #31
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	43da      	mvns	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	400a      	ands	r2, r1
 800276e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	b29b      	uxth	r3, r3
 800277c:	4618      	mov	r0, r3
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	4613      	mov	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	3b05      	subs	r3, #5
 800278a:	fa00 f203 	lsl.w	r2, r0, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	635a      	str	r2, [r3, #52]	; 0x34
 8002796:	e04c      	b.n	8002832 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	2b0c      	cmp	r3, #12
 800279e:	d824      	bhi.n	80027ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685a      	ldr	r2, [r3, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	4413      	add	r3, r2
 80027b0:	3b23      	subs	r3, #35	; 0x23
 80027b2:	221f      	movs	r2, #31
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43da      	mvns	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	400a      	ands	r2, r1
 80027c0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	4618      	mov	r0, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	3b23      	subs	r3, #35	; 0x23
 80027dc:	fa00 f203 	lsl.w	r2, r0, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	631a      	str	r2, [r3, #48]	; 0x30
 80027e8:	e023      	b.n	8002832 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	3b41      	subs	r3, #65	; 0x41
 80027fc:	221f      	movs	r2, #31
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	400a      	ands	r2, r1
 800280a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	b29b      	uxth	r3, r3
 8002818:	4618      	mov	r0, r3
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685a      	ldr	r2, [r3, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	4413      	add	r3, r2
 8002824:	3b41      	subs	r3, #65	; 0x41
 8002826:	fa00 f203 	lsl.w	r2, r0, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	430a      	orrs	r2, r1
 8002830:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002832:	4b22      	ldr	r3, [pc, #136]	; (80028bc <HAL_ADC_ConfigChannel+0x234>)
 8002834:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a21      	ldr	r2, [pc, #132]	; (80028c0 <HAL_ADC_ConfigChannel+0x238>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d109      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1cc>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2b12      	cmp	r3, #18
 8002846:	d105      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a19      	ldr	r2, [pc, #100]	; (80028c0 <HAL_ADC_ConfigChannel+0x238>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d123      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x21e>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2b10      	cmp	r3, #16
 8002864:	d003      	beq.n	800286e <HAL_ADC_ConfigChannel+0x1e6>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b11      	cmp	r3, #17
 800286c:	d11b      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b10      	cmp	r3, #16
 8002880:	d111      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002882:	4b10      	ldr	r3, [pc, #64]	; (80028c4 <HAL_ADC_ConfigChannel+0x23c>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a10      	ldr	r2, [pc, #64]	; (80028c8 <HAL_ADC_ConfigChannel+0x240>)
 8002888:	fba2 2303 	umull	r2, r3, r2, r3
 800288c:	0c9a      	lsrs	r2, r3, #18
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002898:	e002      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	3b01      	subs	r3, #1
 800289e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f9      	bne.n	800289a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3714      	adds	r7, #20
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	40012300 	.word	0x40012300
 80028c0:	40012000 	.word	0x40012000
 80028c4:	20000000 	.word	0x20000000
 80028c8:	431bde83 	.word	0x431bde83

080028cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028d4:	4b79      	ldr	r3, [pc, #484]	; (8002abc <ADC_Init+0x1f0>)
 80028d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	685a      	ldr	r2, [r3, #4]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	431a      	orrs	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	021a      	lsls	r2, r3, #8
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002924:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6859      	ldr	r1, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	430a      	orrs	r2, r1
 8002936:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002946:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6899      	ldr	r1, [r3, #8]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68da      	ldr	r2, [r3, #12]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295e:	4a58      	ldr	r2, [pc, #352]	; (8002ac0 <ADC_Init+0x1f4>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d022      	beq.n	80029aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	689a      	ldr	r2, [r3, #8]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002972:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6899      	ldr	r1, [r3, #8]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6899      	ldr	r1, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	e00f      	b.n	80029ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 0202 	bic.w	r2, r2, #2
 80029d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	7e1b      	ldrb	r3, [r3, #24]
 80029e4:	005a      	lsls	r2, r3, #1
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	430a      	orrs	r2, r1
 80029ec:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d01b      	beq.n	8002a30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a06:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6859      	ldr	r1, [r3, #4]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a22:	3b01      	subs	r3, #1
 8002a24:	035a      	lsls	r2, r3, #13
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]
 8002a2e:	e007      	b.n	8002a40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685a      	ldr	r2, [r3, #4]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a3e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	051a      	lsls	r2, r3, #20
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6899      	ldr	r1, [r3, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a82:	025a      	lsls	r2, r3, #9
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6899      	ldr	r1, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	029a      	lsls	r2, r3, #10
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	430a      	orrs	r2, r1
 8002aae:	609a      	str	r2, [r3, #8]
}
 8002ab0:	bf00      	nop
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	40012300 	.word	0x40012300
 8002ac0:	0f000001 	.word	0x0f000001

08002ac4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d13c      	bne.n	8002b58 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d12b      	bne.n	8002b50 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d127      	bne.n	8002b50 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b06:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d006      	beq.n	8002b1c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d119      	bne.n	8002b50 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685a      	ldr	r2, [r3, #4]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0220 	bic.w	r2, r2, #32
 8002b2a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b30:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d105      	bne.n	8002b50 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f043 0201 	orr.w	r2, r3, #1
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f7fe fed5 	bl	8001900 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b56:	e00e      	b.n	8002b76 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	f003 0310 	and.w	r3, r3, #16
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f7ff fd85 	bl	8002674 <HAL_ADC_ErrorCallback>
}
 8002b6a:	e004      	b.n	8002b76 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	4798      	blx	r3
}
 8002b76:	bf00      	nop
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}

08002b7e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b7e:	b580      	push	{r7, lr}
 8002b80:	b084      	sub	sp, #16
 8002b82:	af00      	add	r7, sp, #0
 8002b84:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b8a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f7ff fd5d 	bl	800264c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b92:	bf00      	nop
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b084      	sub	sp, #16
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ba6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2240      	movs	r2, #64	; 0x40
 8002bac:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb2:	f043 0204 	orr.w	r2, r3, #4
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7ff fd5a 	bl	8002674 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bc0:	bf00      	nop
 8002bc2:	3710      	adds	r7, #16
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f003 0307 	and.w	r3, r3, #7
 8002bea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bec:	4b0c      	ldr	r3, [pc, #48]	; (8002c20 <__NVIC_SetPriorityGrouping+0x44>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c0e:	4a04      	ldr	r2, [pc, #16]	; (8002c20 <__NVIC_SetPriorityGrouping+0x44>)
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	60d3      	str	r3, [r2, #12]
}
 8002c14:	bf00      	nop
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c28:	4b04      	ldr	r3, [pc, #16]	; (8002c3c <__NVIC_GetPriorityGrouping+0x18>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	0a1b      	lsrs	r3, r3, #8
 8002c2e:	f003 0307 	and.w	r3, r3, #7
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	db0b      	blt.n	8002c6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	f003 021f 	and.w	r2, r3, #31
 8002c58:	4907      	ldr	r1, [pc, #28]	; (8002c78 <__NVIC_EnableIRQ+0x38>)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	095b      	lsrs	r3, r3, #5
 8002c60:	2001      	movs	r0, #1
 8002c62:	fa00 f202 	lsl.w	r2, r0, r2
 8002c66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	e000e100 	.word	0xe000e100

08002c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	4603      	mov	r3, r0
 8002c84:	6039      	str	r1, [r7, #0]
 8002c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	db0a      	blt.n	8002ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	490c      	ldr	r1, [pc, #48]	; (8002cc8 <__NVIC_SetPriority+0x4c>)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	0112      	lsls	r2, r2, #4
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ca4:	e00a      	b.n	8002cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	4908      	ldr	r1, [pc, #32]	; (8002ccc <__NVIC_SetPriority+0x50>)
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	3b04      	subs	r3, #4
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	b2d2      	uxtb	r2, r2
 8002cb8:	440b      	add	r3, r1
 8002cba:	761a      	strb	r2, [r3, #24]
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr
 8002cc8:	e000e100 	.word	0xe000e100
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b089      	sub	sp, #36	; 0x24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	f1c3 0307 	rsb	r3, r3, #7
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	bf28      	it	cs
 8002cee:	2304      	movcs	r3, #4
 8002cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3304      	adds	r3, #4
 8002cf6:	2b06      	cmp	r3, #6
 8002cf8:	d902      	bls.n	8002d00 <NVIC_EncodePriority+0x30>
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3b03      	subs	r3, #3
 8002cfe:	e000      	b.n	8002d02 <NVIC_EncodePriority+0x32>
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	401a      	ands	r2, r3
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d22:	43d9      	mvns	r1, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d28:	4313      	orrs	r3, r2
         );
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3724      	adds	r7, #36	; 0x24
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
	...

08002d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d48:	d301      	bcc.n	8002d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e00f      	b.n	8002d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4e:	4a0a      	ldr	r2, [pc, #40]	; (8002d78 <SysTick_Config+0x40>)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3b01      	subs	r3, #1
 8002d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d56:	210f      	movs	r1, #15
 8002d58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d5c:	f7ff ff8e 	bl	8002c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d60:	4b05      	ldr	r3, [pc, #20]	; (8002d78 <SysTick_Config+0x40>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d66:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <SysTick_Config+0x40>)
 8002d68:	2207      	movs	r2, #7
 8002d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	e000e010 	.word	0xe000e010

08002d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7ff ff29 	bl	8002bdc <__NVIC_SetPriorityGrouping>
}
 8002d8a:	bf00      	nop
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002da4:	f7ff ff3e 	bl	8002c24 <__NVIC_GetPriorityGrouping>
 8002da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002daa:	687a      	ldr	r2, [r7, #4]
 8002dac:	68b9      	ldr	r1, [r7, #8]
 8002dae:	6978      	ldr	r0, [r7, #20]
 8002db0:	f7ff ff8e 	bl	8002cd0 <NVIC_EncodePriority>
 8002db4:	4602      	mov	r2, r0
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff5d 	bl	8002c7c <__NVIC_SetPriority>
}
 8002dc2:	bf00      	nop
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff ff31 	bl	8002c40 <__NVIC_EnableIRQ>
}
 8002dde:	bf00      	nop
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff ffa2 	bl	8002d38 <SysTick_Config>
 8002df4:	4603      	mov	r3, r0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e0c:	f7ff f9ce 	bl	80021ac <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d101      	bne.n	8002e1c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e099      	b.n	8002f50 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2202      	movs	r2, #2
 8002e20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0201 	bic.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e3c:	e00f      	b.n	8002e5e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e3e:	f7ff f9b5 	bl	80021ac <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b05      	cmp	r3, #5
 8002e4a:	d908      	bls.n	8002e5e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2203      	movs	r2, #3
 8002e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e078      	b.n	8002f50 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0301 	and.w	r3, r3, #1
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d1e8      	bne.n	8002e3e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	4b38      	ldr	r3, [pc, #224]	; (8002f58 <HAL_DMA_Init+0x158>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ea2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d107      	bne.n	8002ec8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	697a      	ldr	r2, [r7, #20]
 8002ece:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	695b      	ldr	r3, [r3, #20]
 8002ed6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f023 0307 	bic.w	r3, r3, #7
 8002ede:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee4:	697a      	ldr	r2, [r7, #20]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	d117      	bne.n	8002f22 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef6:	697a      	ldr	r2, [r7, #20]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00e      	beq.n	8002f22 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 fb01 	bl	800350c <DMA_CheckFifoParam>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d008      	beq.n	8002f22 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2240      	movs	r2, #64	; 0x40
 8002f14:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e016      	b.n	8002f50 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 fab8 	bl	80034a0 <DMA_CalcBaseAndBitshift>
 8002f30:	4603      	mov	r3, r0
 8002f32:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f38:	223f      	movs	r2, #63	; 0x3f
 8002f3a:	409a      	lsls	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3718      	adds	r7, #24
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	f010803f 	.word	0xf010803f

08002f5c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	60f8      	str	r0, [r7, #12]
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
 8002f68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f72:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d101      	bne.n	8002f82 <HAL_DMA_Start_IT+0x26>
 8002f7e:	2302      	movs	r3, #2
 8002f80:	e040      	b.n	8003004 <HAL_DMA_Start_IT+0xa8>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2201      	movs	r2, #1
 8002f86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d12f      	bne.n	8002ff6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2202      	movs	r2, #2
 8002f9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	68b9      	ldr	r1, [r7, #8]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 fa4a 	bl	8003444 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb4:	223f      	movs	r2, #63	; 0x3f
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0216 	orr.w	r2, r2, #22
 8002fca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d007      	beq.n	8002fe4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0208 	orr.w	r2, r2, #8
 8002fe2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f042 0201 	orr.w	r2, r2, #1
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	e005      	b.n	8003002 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ffe:	2302      	movs	r3, #2
 8003000:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003002:	7dfb      	ldrb	r3, [r7, #23]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3718      	adds	r7, #24
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003018:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800301a:	f7ff f8c7 	bl	80021ac <HAL_GetTick>
 800301e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d008      	beq.n	800303e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2280      	movs	r2, #128	; 0x80
 8003030:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e052      	b.n	80030e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 0216 	bic.w	r2, r2, #22
 800304c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	695a      	ldr	r2, [r3, #20]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800305c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003062:	2b00      	cmp	r3, #0
 8003064:	d103      	bne.n	800306e <HAL_DMA_Abort+0x62>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800306a:	2b00      	cmp	r3, #0
 800306c:	d007      	beq.n	800307e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0208 	bic.w	r2, r2, #8
 800307c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0201 	bic.w	r2, r2, #1
 800308c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800308e:	e013      	b.n	80030b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003090:	f7ff f88c 	bl	80021ac <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b05      	cmp	r3, #5
 800309c:	d90c      	bls.n	80030b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2203      	movs	r2, #3
 80030a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e015      	b.n	80030e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0301 	and.w	r3, r3, #1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d1e4      	bne.n	8003090 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ca:	223f      	movs	r2, #63	; 0x3f
 80030cc:	409a      	lsls	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d004      	beq.n	800310a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2280      	movs	r2, #128	; 0x80
 8003104:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e00c      	b.n	8003124 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2205      	movs	r2, #5
 800310e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0201 	bic.w	r2, r2, #1
 8003120:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b086      	sub	sp, #24
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800313c:	4b8e      	ldr	r3, [pc, #568]	; (8003378 <HAL_DMA_IRQHandler+0x248>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a8e      	ldr	r2, [pc, #568]	; (800337c <HAL_DMA_IRQHandler+0x24c>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	0a9b      	lsrs	r3, r3, #10
 8003148:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800314e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315a:	2208      	movs	r2, #8
 800315c:	409a      	lsls	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	4013      	ands	r3, r2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d01a      	beq.n	800319c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0304 	and.w	r3, r3, #4
 8003170:	2b00      	cmp	r3, #0
 8003172:	d013      	beq.n	800319c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0204 	bic.w	r2, r2, #4
 8003182:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003188:	2208      	movs	r2, #8
 800318a:	409a      	lsls	r2, r3
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031a0:	2201      	movs	r2, #1
 80031a2:	409a      	lsls	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4013      	ands	r3, r2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d012      	beq.n	80031d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d00b      	beq.n	80031d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031be:	2201      	movs	r2, #1
 80031c0:	409a      	lsls	r2, r3
 80031c2:	693b      	ldr	r3, [r7, #16]
 80031c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ca:	f043 0202 	orr.w	r2, r3, #2
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d6:	2204      	movs	r2, #4
 80031d8:	409a      	lsls	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4013      	ands	r3, r2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d012      	beq.n	8003208 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d00b      	beq.n	8003208 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f4:	2204      	movs	r2, #4
 80031f6:	409a      	lsls	r2, r3
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003200:	f043 0204 	orr.w	r2, r3, #4
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800320c:	2210      	movs	r2, #16
 800320e:	409a      	lsls	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4013      	ands	r3, r2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d043      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	2b00      	cmp	r3, #0
 8003224:	d03c      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322a:	2210      	movs	r2, #16
 800322c:	409a      	lsls	r2, r3
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d018      	beq.n	8003272 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d108      	bne.n	8003260 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003252:	2b00      	cmp	r3, #0
 8003254:	d024      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	4798      	blx	r3
 800325e:	e01f      	b.n	80032a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003264:	2b00      	cmp	r3, #0
 8003266:	d01b      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	4798      	blx	r3
 8003270:	e016      	b.n	80032a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327c:	2b00      	cmp	r3, #0
 800327e:	d107      	bne.n	8003290 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0208 	bic.w	r2, r2, #8
 800328e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003294:	2b00      	cmp	r3, #0
 8003296:	d003      	beq.n	80032a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a4:	2220      	movs	r2, #32
 80032a6:	409a      	lsls	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	4013      	ands	r3, r2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 808f 	beq.w	80033d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0310 	and.w	r3, r3, #16
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 8087 	beq.w	80033d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c6:	2220      	movs	r2, #32
 80032c8:	409a      	lsls	r2, r3
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b05      	cmp	r3, #5
 80032d8:	d136      	bne.n	8003348 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 0216 	bic.w	r2, r2, #22
 80032e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	695a      	ldr	r2, [r3, #20]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d103      	bne.n	800330a <HAL_DMA_IRQHandler+0x1da>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003306:	2b00      	cmp	r3, #0
 8003308:	d007      	beq.n	800331a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0208 	bic.w	r2, r2, #8
 8003318:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331e:	223f      	movs	r2, #63	; 0x3f
 8003320:	409a      	lsls	r2, r3
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800333a:	2b00      	cmp	r3, #0
 800333c:	d07e      	beq.n	800343c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	4798      	blx	r3
        }
        return;
 8003346:	e079      	b.n	800343c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d01d      	beq.n	8003392 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10d      	bne.n	8003380 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003368:	2b00      	cmp	r3, #0
 800336a:	d031      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	4798      	blx	r3
 8003374:	e02c      	b.n	80033d0 <HAL_DMA_IRQHandler+0x2a0>
 8003376:	bf00      	nop
 8003378:	20000000 	.word	0x20000000
 800337c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003384:	2b00      	cmp	r3, #0
 8003386:	d023      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338c:	6878      	ldr	r0, [r7, #4]
 800338e:	4798      	blx	r3
 8003390:	e01e      	b.n	80033d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10f      	bne.n	80033c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0210 	bic.w	r2, r2, #16
 80033ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d003      	beq.n	80033d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d032      	beq.n	800343e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d022      	beq.n	800342a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2205      	movs	r2, #5
 80033e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f022 0201 	bic.w	r2, r2, #1
 80033fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	3301      	adds	r3, #1
 8003400:	60bb      	str	r3, [r7, #8]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	429a      	cmp	r2, r3
 8003406:	d307      	bcc.n	8003418 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1f2      	bne.n	80033fc <HAL_DMA_IRQHandler+0x2cc>
 8003416:	e000      	b.n	800341a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003418:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800342e:	2b00      	cmp	r3, #0
 8003430:	d005      	beq.n	800343e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	4798      	blx	r3
 800343a:	e000      	b.n	800343e <HAL_DMA_IRQHandler+0x30e>
        return;
 800343c:	bf00      	nop
    }
  }
}
 800343e:	3718      	adds	r7, #24
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003444:	b480      	push	{r7}
 8003446:	b085      	sub	sp, #20
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
 8003450:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003460:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	683a      	ldr	r2, [r7, #0]
 8003468:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	2b40      	cmp	r3, #64	; 0x40
 8003470:	d108      	bne.n	8003484 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003482:	e007      	b.n	8003494 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	60da      	str	r2, [r3, #12]
}
 8003494:	bf00      	nop
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	3b10      	subs	r3, #16
 80034b0:	4a14      	ldr	r2, [pc, #80]	; (8003504 <DMA_CalcBaseAndBitshift+0x64>)
 80034b2:	fba2 2303 	umull	r2, r3, r2, r3
 80034b6:	091b      	lsrs	r3, r3, #4
 80034b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034ba:	4a13      	ldr	r2, [pc, #76]	; (8003508 <DMA_CalcBaseAndBitshift+0x68>)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	4413      	add	r3, r2
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	461a      	mov	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d909      	bls.n	80034e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80034d6:	f023 0303 	bic.w	r3, r3, #3
 80034da:	1d1a      	adds	r2, r3, #4
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	659a      	str	r2, [r3, #88]	; 0x58
 80034e0:	e007      	b.n	80034f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80034ea:	f023 0303 	bic.w	r3, r3, #3
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	aaaaaaab 	.word	0xaaaaaaab
 8003508:	08009174 	.word	0x08009174

0800350c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800351c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d11f      	bne.n	8003566 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	2b03      	cmp	r3, #3
 800352a:	d856      	bhi.n	80035da <DMA_CheckFifoParam+0xce>
 800352c:	a201      	add	r2, pc, #4	; (adr r2, 8003534 <DMA_CheckFifoParam+0x28>)
 800352e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003532:	bf00      	nop
 8003534:	08003545 	.word	0x08003545
 8003538:	08003557 	.word	0x08003557
 800353c:	08003545 	.word	0x08003545
 8003540:	080035db 	.word	0x080035db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003548:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d046      	beq.n	80035de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003554:	e043      	b.n	80035de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800355e:	d140      	bne.n	80035e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003564:	e03d      	b.n	80035e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800356e:	d121      	bne.n	80035b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	2b03      	cmp	r3, #3
 8003574:	d837      	bhi.n	80035e6 <DMA_CheckFifoParam+0xda>
 8003576:	a201      	add	r2, pc, #4	; (adr r2, 800357c <DMA_CheckFifoParam+0x70>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	0800358d 	.word	0x0800358d
 8003580:	08003593 	.word	0x08003593
 8003584:	0800358d 	.word	0x0800358d
 8003588:	080035a5 	.word	0x080035a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	73fb      	strb	r3, [r7, #15]
      break;
 8003590:	e030      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003596:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d025      	beq.n	80035ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035a2:	e022      	b.n	80035ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035ac:	d11f      	bne.n	80035ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035b2:	e01c      	b.n	80035ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d903      	bls.n	80035c2 <DMA_CheckFifoParam+0xb6>
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d003      	beq.n	80035c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035c0:	e018      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	73fb      	strb	r3, [r7, #15]
      break;
 80035c6:	e015      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00e      	beq.n	80035f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	73fb      	strb	r3, [r7, #15]
      break;
 80035d8:	e00b      	b.n	80035f2 <DMA_CheckFifoParam+0xe6>
      break;
 80035da:	bf00      	nop
 80035dc:	e00a      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      break;
 80035de:	bf00      	nop
 80035e0:	e008      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      break;
 80035e2:	bf00      	nop
 80035e4:	e006      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      break;
 80035e6:	bf00      	nop
 80035e8:	e004      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      break;
 80035ea:	bf00      	nop
 80035ec:	e002      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80035ee:	bf00      	nop
 80035f0:	e000      	b.n	80035f4 <DMA_CheckFifoParam+0xe8>
      break;
 80035f2:	bf00      	nop
    }
  } 
  
  return status; 
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3714      	adds	r7, #20
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop

08003604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003604:	b480      	push	{r7}
 8003606:	b089      	sub	sp, #36	; 0x24
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800360e:	2300      	movs	r3, #0
 8003610:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003612:	2300      	movs	r3, #0
 8003614:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003616:	2300      	movs	r3, #0
 8003618:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
 800361e:	e159      	b.n	80038d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003620:	2201      	movs	r2, #1
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	4013      	ands	r3, r2
 8003632:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	429a      	cmp	r2, r3
 800363a:	f040 8148 	bne.w	80038ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f003 0303 	and.w	r3, r3, #3
 8003646:	2b01      	cmp	r3, #1
 8003648:	d005      	beq.n	8003656 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003652:	2b02      	cmp	r3, #2
 8003654:	d130      	bne.n	80036b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	2203      	movs	r2, #3
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	43db      	mvns	r3, r3
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	4013      	ands	r3, r2
 800366c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68da      	ldr	r2, [r3, #12]
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	fa02 f303 	lsl.w	r3, r2, r3
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	4313      	orrs	r3, r2
 800367e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800368c:	2201      	movs	r2, #1
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	091b      	lsrs	r3, r3, #4
 80036a2:	f003 0201 	and.w	r2, r3, #1
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 0303 	and.w	r3, r3, #3
 80036c0:	2b03      	cmp	r3, #3
 80036c2:	d017      	beq.n	80036f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	2203      	movs	r2, #3
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	43db      	mvns	r3, r3
 80036d6:	69ba      	ldr	r2, [r7, #24]
 80036d8:	4013      	ands	r3, r2
 80036da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	689a      	ldr	r2, [r3, #8]
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fa02 f303 	lsl.w	r3, r2, r3
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f003 0303 	and.w	r3, r3, #3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d123      	bne.n	8003748 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	08da      	lsrs	r2, r3, #3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3208      	adds	r2, #8
 8003708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800370c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	009b      	lsls	r3, r3, #2
 8003716:	220f      	movs	r2, #15
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	43db      	mvns	r3, r3
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	4013      	ands	r3, r2
 8003722:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	08da      	lsrs	r2, r3, #3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	3208      	adds	r2, #8
 8003742:	69b9      	ldr	r1, [r7, #24]
 8003744:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	2203      	movs	r2, #3
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	43db      	mvns	r3, r3
 800375a:	69ba      	ldr	r2, [r7, #24]
 800375c:	4013      	ands	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f003 0203 	and.w	r2, r3, #3
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	fa02 f303 	lsl.w	r3, r2, r3
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	4313      	orrs	r3, r2
 8003774:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003784:	2b00      	cmp	r3, #0
 8003786:	f000 80a2 	beq.w	80038ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	60fb      	str	r3, [r7, #12]
 800378e:	4b57      	ldr	r3, [pc, #348]	; (80038ec <HAL_GPIO_Init+0x2e8>)
 8003790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003792:	4a56      	ldr	r2, [pc, #344]	; (80038ec <HAL_GPIO_Init+0x2e8>)
 8003794:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003798:	6453      	str	r3, [r2, #68]	; 0x44
 800379a:	4b54      	ldr	r3, [pc, #336]	; (80038ec <HAL_GPIO_Init+0x2e8>)
 800379c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037a6:	4a52      	ldr	r2, [pc, #328]	; (80038f0 <HAL_GPIO_Init+0x2ec>)
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	089b      	lsrs	r3, r3, #2
 80037ac:	3302      	adds	r3, #2
 80037ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	220f      	movs	r2, #15
 80037be:	fa02 f303 	lsl.w	r3, r2, r3
 80037c2:	43db      	mvns	r3, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4013      	ands	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a49      	ldr	r2, [pc, #292]	; (80038f4 <HAL_GPIO_Init+0x2f0>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d019      	beq.n	8003806 <HAL_GPIO_Init+0x202>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a48      	ldr	r2, [pc, #288]	; (80038f8 <HAL_GPIO_Init+0x2f4>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d013      	beq.n	8003802 <HAL_GPIO_Init+0x1fe>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a47      	ldr	r2, [pc, #284]	; (80038fc <HAL_GPIO_Init+0x2f8>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d00d      	beq.n	80037fe <HAL_GPIO_Init+0x1fa>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a46      	ldr	r2, [pc, #280]	; (8003900 <HAL_GPIO_Init+0x2fc>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d007      	beq.n	80037fa <HAL_GPIO_Init+0x1f6>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a45      	ldr	r2, [pc, #276]	; (8003904 <HAL_GPIO_Init+0x300>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d101      	bne.n	80037f6 <HAL_GPIO_Init+0x1f2>
 80037f2:	2304      	movs	r3, #4
 80037f4:	e008      	b.n	8003808 <HAL_GPIO_Init+0x204>
 80037f6:	2307      	movs	r3, #7
 80037f8:	e006      	b.n	8003808 <HAL_GPIO_Init+0x204>
 80037fa:	2303      	movs	r3, #3
 80037fc:	e004      	b.n	8003808 <HAL_GPIO_Init+0x204>
 80037fe:	2302      	movs	r3, #2
 8003800:	e002      	b.n	8003808 <HAL_GPIO_Init+0x204>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <HAL_GPIO_Init+0x204>
 8003806:	2300      	movs	r3, #0
 8003808:	69fa      	ldr	r2, [r7, #28]
 800380a:	f002 0203 	and.w	r2, r2, #3
 800380e:	0092      	lsls	r2, r2, #2
 8003810:	4093      	lsls	r3, r2
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003818:	4935      	ldr	r1, [pc, #212]	; (80038f0 <HAL_GPIO_Init+0x2ec>)
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	089b      	lsrs	r3, r3, #2
 800381e:	3302      	adds	r3, #2
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003826:	4b38      	ldr	r3, [pc, #224]	; (8003908 <HAL_GPIO_Init+0x304>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800384a:	4a2f      	ldr	r2, [pc, #188]	; (8003908 <HAL_GPIO_Init+0x304>)
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003850:	4b2d      	ldr	r3, [pc, #180]	; (8003908 <HAL_GPIO_Init+0x304>)
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	43db      	mvns	r3, r3
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	4013      	ands	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	4313      	orrs	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003874:	4a24      	ldr	r2, [pc, #144]	; (8003908 <HAL_GPIO_Init+0x304>)
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800387a:	4b23      	ldr	r3, [pc, #140]	; (8003908 <HAL_GPIO_Init+0x304>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	43db      	mvns	r3, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800389e:	4a1a      	ldr	r2, [pc, #104]	; (8003908 <HAL_GPIO_Init+0x304>)
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038a4:	4b18      	ldr	r3, [pc, #96]	; (8003908 <HAL_GPIO_Init+0x304>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038c8:	4a0f      	ldr	r2, [pc, #60]	; (8003908 <HAL_GPIO_Init+0x304>)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	3301      	adds	r3, #1
 80038d2:	61fb      	str	r3, [r7, #28]
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	2b0f      	cmp	r3, #15
 80038d8:	f67f aea2 	bls.w	8003620 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	3724      	adds	r7, #36	; 0x24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40013800 	.word	0x40013800
 80038f4:	40020000 	.word	0x40020000
 80038f8:	40020400 	.word	0x40020400
 80038fc:	40020800 	.word	0x40020800
 8003900:	40020c00 	.word	0x40020c00
 8003904:	40021000 	.word	0x40021000
 8003908:	40013c00 	.word	0x40013c00

0800390c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	807b      	strh	r3, [r7, #2]
 8003918:	4613      	mov	r3, r2
 800391a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800391c:	787b      	ldrb	r3, [r7, #1]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d003      	beq.n	800392a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003922:	887a      	ldrh	r2, [r7, #2]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003928:	e003      	b.n	8003932 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800392a:	887b      	ldrh	r3, [r7, #2]
 800392c:	041a      	lsls	r2, r3, #16
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	619a      	str	r2, [r3, #24]
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800393e:	b480      	push	{r7}
 8003940:	b085      	sub	sp, #20
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
 8003946:	460b      	mov	r3, r1
 8003948:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003950:	887a      	ldrh	r2, [r7, #2]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4013      	ands	r3, r2
 8003956:	041a      	lsls	r2, r3, #16
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	43d9      	mvns	r1, r3
 800395c:	887b      	ldrh	r3, [r7, #2]
 800395e:	400b      	ands	r3, r1
 8003960:	431a      	orrs	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	619a      	str	r2, [r3, #24]
}
 8003966:	bf00      	nop
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr
	...

08003974 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e267      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d075      	beq.n	8003a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003992:	4b88      	ldr	r3, [pc, #544]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f003 030c 	and.w	r3, r3, #12
 800399a:	2b04      	cmp	r3, #4
 800399c:	d00c      	beq.n	80039b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800399e:	4b85      	ldr	r3, [pc, #532]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039a6:	2b08      	cmp	r3, #8
 80039a8:	d112      	bne.n	80039d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039aa:	4b82      	ldr	r3, [pc, #520]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039b6:	d10b      	bne.n	80039d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b8:	4b7e      	ldr	r3, [pc, #504]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d05b      	beq.n	8003a7c <HAL_RCC_OscConfig+0x108>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d157      	bne.n	8003a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e242      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d8:	d106      	bne.n	80039e8 <HAL_RCC_OscConfig+0x74>
 80039da:	4b76      	ldr	r3, [pc, #472]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a75      	ldr	r2, [pc, #468]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	e01d      	b.n	8003a24 <HAL_RCC_OscConfig+0xb0>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039f0:	d10c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x98>
 80039f2:	4b70      	ldr	r3, [pc, #448]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a6f      	ldr	r2, [pc, #444]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 80039f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	4b6d      	ldr	r3, [pc, #436]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a6c      	ldr	r2, [pc, #432]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	e00b      	b.n	8003a24 <HAL_RCC_OscConfig+0xb0>
 8003a0c:	4b69      	ldr	r3, [pc, #420]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a68      	ldr	r2, [pc, #416]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a16:	6013      	str	r3, [r2, #0]
 8003a18:	4b66      	ldr	r3, [pc, #408]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a65      	ldr	r2, [pc, #404]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d013      	beq.n	8003a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2c:	f7fe fbbe 	bl	80021ac <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a34:	f7fe fbba 	bl	80021ac <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b64      	cmp	r3, #100	; 0x64
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e207      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	4b5b      	ldr	r3, [pc, #364]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0f0      	beq.n	8003a34 <HAL_RCC_OscConfig+0xc0>
 8003a52:	e014      	b.n	8003a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a54:	f7fe fbaa 	bl	80021ac <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a5c:	f7fe fba6 	bl	80021ac <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b64      	cmp	r3, #100	; 0x64
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e1f3      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6e:	4b51      	ldr	r3, [pc, #324]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f0      	bne.n	8003a5c <HAL_RCC_OscConfig+0xe8>
 8003a7a:	e000      	b.n	8003a7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d063      	beq.n	8003b52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a8a:	4b4a      	ldr	r3, [pc, #296]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 030c 	and.w	r3, r3, #12
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00b      	beq.n	8003aae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a96:	4b47      	ldr	r3, [pc, #284]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a9e:	2b08      	cmp	r3, #8
 8003aa0:	d11c      	bne.n	8003adc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aa2:	4b44      	ldr	r3, [pc, #272]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d116      	bne.n	8003adc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aae:	4b41      	ldr	r3, [pc, #260]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d005      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x152>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d001      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e1c7      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac6:	4b3b      	ldr	r3, [pc, #236]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	4937      	ldr	r1, [pc, #220]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	e03a      	b.n	8003b52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d020      	beq.n	8003b26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ae4:	4b34      	ldr	r3, [pc, #208]	; (8003bb8 <HAL_RCC_OscConfig+0x244>)
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aea:	f7fe fb5f 	bl	80021ac <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af0:	e008      	b.n	8003b04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af2:	f7fe fb5b 	bl	80021ac <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e1a8      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b04:	4b2b      	ldr	r3, [pc, #172]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0302 	and.w	r3, r3, #2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0f0      	beq.n	8003af2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b10:	4b28      	ldr	r3, [pc, #160]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	00db      	lsls	r3, r3, #3
 8003b1e:	4925      	ldr	r1, [pc, #148]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	600b      	str	r3, [r1, #0]
 8003b24:	e015      	b.n	8003b52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b26:	4b24      	ldr	r3, [pc, #144]	; (8003bb8 <HAL_RCC_OscConfig+0x244>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b2c:	f7fe fb3e 	bl	80021ac <HAL_GetTick>
 8003b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b32:	e008      	b.n	8003b46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b34:	f7fe fb3a 	bl	80021ac <HAL_GetTick>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e187      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b46:	4b1b      	ldr	r3, [pc, #108]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1f0      	bne.n	8003b34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d036      	beq.n	8003bcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d016      	beq.n	8003b94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b66:	4b15      	ldr	r3, [pc, #84]	; (8003bbc <HAL_RCC_OscConfig+0x248>)
 8003b68:	2201      	movs	r2, #1
 8003b6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6c:	f7fe fb1e 	bl	80021ac <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b74:	f7fe fb1a 	bl	80021ac <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e167      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_OscConfig+0x240>)
 8003b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8a:	f003 0302 	and.w	r3, r3, #2
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0x200>
 8003b92:	e01b      	b.n	8003bcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b94:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <HAL_RCC_OscConfig+0x248>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b9a:	f7fe fb07 	bl	80021ac <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba0:	e00e      	b.n	8003bc0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ba2:	f7fe fb03 	bl	80021ac <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d907      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e150      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	42470000 	.word	0x42470000
 8003bbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc0:	4b88      	ldr	r3, [pc, #544]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bc2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d1ea      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 8097 	beq.w	8003d08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bde:	4b81      	ldr	r3, [pc, #516]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d10f      	bne.n	8003c0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	60bb      	str	r3, [r7, #8]
 8003bee:	4b7d      	ldr	r3, [pc, #500]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf2:	4a7c      	ldr	r2, [pc, #496]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bfa:	4b7a      	ldr	r3, [pc, #488]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c02:	60bb      	str	r3, [r7, #8]
 8003c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c06:	2301      	movs	r3, #1
 8003c08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0a:	4b77      	ldr	r3, [pc, #476]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d118      	bne.n	8003c48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c16:	4b74      	ldr	r3, [pc, #464]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a73      	ldr	r2, [pc, #460]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c22:	f7fe fac3 	bl	80021ac <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c2a:	f7fe fabf 	bl	80021ac <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e10c      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3c:	4b6a      	ldr	r3, [pc, #424]	; (8003de8 <HAL_RCC_OscConfig+0x474>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d106      	bne.n	8003c5e <HAL_RCC_OscConfig+0x2ea>
 8003c50:	4b64      	ldr	r3, [pc, #400]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c54:	4a63      	ldr	r2, [pc, #396]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c5c:	e01c      	b.n	8003c98 <HAL_RCC_OscConfig+0x324>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b05      	cmp	r3, #5
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCC_OscConfig+0x30c>
 8003c66:	4b5f      	ldr	r3, [pc, #380]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6a:	4a5e      	ldr	r2, [pc, #376]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	f043 0304 	orr.w	r3, r3, #4
 8003c70:	6713      	str	r3, [r2, #112]	; 0x70
 8003c72:	4b5c      	ldr	r3, [pc, #368]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c76:	4a5b      	ldr	r2, [pc, #364]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c78:	f043 0301 	orr.w	r3, r3, #1
 8003c7c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c7e:	e00b      	b.n	8003c98 <HAL_RCC_OscConfig+0x324>
 8003c80:	4b58      	ldr	r3, [pc, #352]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c84:	4a57      	ldr	r2, [pc, #348]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c86:	f023 0301 	bic.w	r3, r3, #1
 8003c8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8c:	4b55      	ldr	r3, [pc, #340]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c90:	4a54      	ldr	r2, [pc, #336]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003c92:	f023 0304 	bic.w	r3, r3, #4
 8003c96:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d015      	beq.n	8003ccc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ca0:	f7fe fa84 	bl	80021ac <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca6:	e00a      	b.n	8003cbe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ca8:	f7fe fa80 	bl	80021ac <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e0cb      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cbe:	4b49      	ldr	r3, [pc, #292]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0ee      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x334>
 8003cca:	e014      	b.n	8003cf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ccc:	f7fe fa6e 	bl	80021ac <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cd2:	e00a      	b.n	8003cea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd4:	f7fe fa6a 	bl	80021ac <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d901      	bls.n	8003cea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e0b5      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cea:	4b3e      	ldr	r3, [pc, #248]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cee:	f003 0302 	and.w	r3, r3, #2
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1ee      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cf6:	7dfb      	ldrb	r3, [r7, #23]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d105      	bne.n	8003d08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cfc:	4b39      	ldr	r3, [pc, #228]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	4a38      	ldr	r2, [pc, #224]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d06:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 80a1 	beq.w	8003e54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d12:	4b34      	ldr	r3, [pc, #208]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 030c 	and.w	r3, r3, #12
 8003d1a:	2b08      	cmp	r3, #8
 8003d1c:	d05c      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d141      	bne.n	8003daa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d26:	4b31      	ldr	r3, [pc, #196]	; (8003dec <HAL_RCC_OscConfig+0x478>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d2c:	f7fe fa3e 	bl	80021ac <HAL_GetTick>
 8003d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d32:	e008      	b.n	8003d46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d34:	f7fe fa3a 	bl	80021ac <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e087      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d46:	4b27      	ldr	r3, [pc, #156]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1f0      	bne.n	8003d34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69da      	ldr	r2, [r3, #28]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	019b      	lsls	r3, r3, #6
 8003d62:	431a      	orrs	r2, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d68:	085b      	lsrs	r3, r3, #1
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	041b      	lsls	r3, r3, #16
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d74:	061b      	lsls	r3, r3, #24
 8003d76:	491b      	ldr	r1, [pc, #108]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d7c:	4b1b      	ldr	r3, [pc, #108]	; (8003dec <HAL_RCC_OscConfig+0x478>)
 8003d7e:	2201      	movs	r2, #1
 8003d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d82:	f7fe fa13 	bl	80021ac <HAL_GetTick>
 8003d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d88:	e008      	b.n	8003d9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d8a:	f7fe fa0f 	bl	80021ac <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	d901      	bls.n	8003d9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d98:	2303      	movs	r3, #3
 8003d9a:	e05c      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d9c:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d0f0      	beq.n	8003d8a <HAL_RCC_OscConfig+0x416>
 8003da8:	e054      	b.n	8003e54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003daa:	4b10      	ldr	r3, [pc, #64]	; (8003dec <HAL_RCC_OscConfig+0x478>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db0:	f7fe f9fc 	bl	80021ac <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fe f9f8 	bl	80021ac <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e045      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dca:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x444>
 8003dd6:	e03d      	b.n	8003e54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d107      	bne.n	8003df0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e038      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
 8003de4:	40023800 	.word	0x40023800
 8003de8:	40007000 	.word	0x40007000
 8003dec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003df0:	4b1b      	ldr	r3, [pc, #108]	; (8003e60 <HAL_RCC_OscConfig+0x4ec>)
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d028      	beq.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d121      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d11a      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e20:	4013      	ands	r3, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d111      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e36:	085b      	lsrs	r3, r3, #1
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d107      	bne.n	8003e50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d001      	beq.n	8003e54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40023800 	.word	0x40023800

08003e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d101      	bne.n	8003e78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0cc      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e78:	4b68      	ldr	r3, [pc, #416]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0307 	and.w	r3, r3, #7
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d90c      	bls.n	8003ea0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e86:	4b65      	ldr	r3, [pc, #404]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	b2d2      	uxtb	r2, r2
 8003e8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8e:	4b63      	ldr	r3, [pc, #396]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0307 	and.w	r3, r3, #7
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d001      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0b8      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d020      	beq.n	8003eee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0304 	and.w	r3, r3, #4
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d005      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eb8:	4b59      	ldr	r3, [pc, #356]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	4a58      	ldr	r2, [pc, #352]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ec2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ed0:	4b53      	ldr	r3, [pc, #332]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	4a52      	ldr	r2, [pc, #328]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003eda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003edc:	4b50      	ldr	r3, [pc, #320]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	494d      	ldr	r1, [pc, #308]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d044      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d107      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f02:	4b47      	ldr	r3, [pc, #284]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d119      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e07f      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d003      	beq.n	8003f22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f1e:	2b03      	cmp	r3, #3
 8003f20:	d107      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f22:	4b3f      	ldr	r3, [pc, #252]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d109      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e06f      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f32:	4b3b      	ldr	r3, [pc, #236]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e067      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f42:	4b37      	ldr	r3, [pc, #220]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f023 0203 	bic.w	r2, r3, #3
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	4934      	ldr	r1, [pc, #208]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f54:	f7fe f92a 	bl	80021ac <HAL_GetTick>
 8003f58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f5c:	f7fe f926 	bl	80021ac <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e04f      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f72:	4b2b      	ldr	r3, [pc, #172]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 020c 	and.w	r2, r3, #12
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	009b      	lsls	r3, r3, #2
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d1eb      	bne.n	8003f5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f84:	4b25      	ldr	r3, [pc, #148]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	683a      	ldr	r2, [r7, #0]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d20c      	bcs.n	8003fac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f92:	4b22      	ldr	r3, [pc, #136]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f9a:	4b20      	ldr	r3, [pc, #128]	; (800401c <HAL_RCC_ClockConfig+0x1b8>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d001      	beq.n	8003fac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e032      	b.n	8004012 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0304 	and.w	r3, r3, #4
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fb8:	4b19      	ldr	r3, [pc, #100]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	4916      	ldr	r1, [pc, #88]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d009      	beq.n	8003fea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fd6:	4b12      	ldr	r3, [pc, #72]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	490e      	ldr	r1, [pc, #56]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fea:	f000 f821 	bl	8004030 <HAL_RCC_GetSysClockFreq>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	4b0b      	ldr	r3, [pc, #44]	; (8004020 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	091b      	lsrs	r3, r3, #4
 8003ff6:	f003 030f 	and.w	r3, r3, #15
 8003ffa:	490a      	ldr	r1, [pc, #40]	; (8004024 <HAL_RCC_ClockConfig+0x1c0>)
 8003ffc:	5ccb      	ldrb	r3, [r1, r3]
 8003ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8004002:	4a09      	ldr	r2, [pc, #36]	; (8004028 <HAL_RCC_ClockConfig+0x1c4>)
 8004004:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004006:	4b09      	ldr	r3, [pc, #36]	; (800402c <HAL_RCC_ClockConfig+0x1c8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4618      	mov	r0, r3
 800400c:	f7fe f88a 	bl	8002124 <HAL_InitTick>

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40023c00 	.word	0x40023c00
 8004020:	40023800 	.word	0x40023800
 8004024:	0800915c 	.word	0x0800915c
 8004028:	20000000 	.word	0x20000000
 800402c:	20000004 	.word	0x20000004

08004030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004034:	b090      	sub	sp, #64	; 0x40
 8004036:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004038:	2300      	movs	r3, #0
 800403a:	637b      	str	r3, [r7, #52]	; 0x34
 800403c:	2300      	movs	r3, #0
 800403e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004040:	2300      	movs	r3, #0
 8004042:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004044:	2300      	movs	r3, #0
 8004046:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004048:	4b59      	ldr	r3, [pc, #356]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 030c 	and.w	r3, r3, #12
 8004050:	2b08      	cmp	r3, #8
 8004052:	d00d      	beq.n	8004070 <HAL_RCC_GetSysClockFreq+0x40>
 8004054:	2b08      	cmp	r3, #8
 8004056:	f200 80a1 	bhi.w	800419c <HAL_RCC_GetSysClockFreq+0x16c>
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_RCC_GetSysClockFreq+0x34>
 800405e:	2b04      	cmp	r3, #4
 8004060:	d003      	beq.n	800406a <HAL_RCC_GetSysClockFreq+0x3a>
 8004062:	e09b      	b.n	800419c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004064:	4b53      	ldr	r3, [pc, #332]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004066:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004068:	e09b      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800406a:	4b53      	ldr	r3, [pc, #332]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800406c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800406e:	e098      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004070:	4b4f      	ldr	r3, [pc, #316]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004078:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800407a:	4b4d      	ldr	r3, [pc, #308]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d028      	beq.n	80040d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004086:	4b4a      	ldr	r3, [pc, #296]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	099b      	lsrs	r3, r3, #6
 800408c:	2200      	movs	r2, #0
 800408e:	623b      	str	r3, [r7, #32]
 8004090:	627a      	str	r2, [r7, #36]	; 0x24
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004098:	2100      	movs	r1, #0
 800409a:	4b47      	ldr	r3, [pc, #284]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800409c:	fb03 f201 	mul.w	r2, r3, r1
 80040a0:	2300      	movs	r3, #0
 80040a2:	fb00 f303 	mul.w	r3, r0, r3
 80040a6:	4413      	add	r3, r2
 80040a8:	4a43      	ldr	r2, [pc, #268]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80040aa:	fba0 1202 	umull	r1, r2, r0, r2
 80040ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040b0:	460a      	mov	r2, r1
 80040b2:	62ba      	str	r2, [r7, #40]	; 0x28
 80040b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80040b6:	4413      	add	r3, r2
 80040b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040bc:	2200      	movs	r2, #0
 80040be:	61bb      	str	r3, [r7, #24]
 80040c0:	61fa      	str	r2, [r7, #28]
 80040c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80040ca:	f7fc fdc5 	bl	8000c58 <__aeabi_uldivmod>
 80040ce:	4602      	mov	r2, r0
 80040d0:	460b      	mov	r3, r1
 80040d2:	4613      	mov	r3, r2
 80040d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040d6:	e053      	b.n	8004180 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040d8:	4b35      	ldr	r3, [pc, #212]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	099b      	lsrs	r3, r3, #6
 80040de:	2200      	movs	r2, #0
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	617a      	str	r2, [r7, #20]
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80040ea:	f04f 0b00 	mov.w	fp, #0
 80040ee:	4652      	mov	r2, sl
 80040f0:	465b      	mov	r3, fp
 80040f2:	f04f 0000 	mov.w	r0, #0
 80040f6:	f04f 0100 	mov.w	r1, #0
 80040fa:	0159      	lsls	r1, r3, #5
 80040fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004100:	0150      	lsls	r0, r2, #5
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	ebb2 080a 	subs.w	r8, r2, sl
 800410a:	eb63 090b 	sbc.w	r9, r3, fp
 800410e:	f04f 0200 	mov.w	r2, #0
 8004112:	f04f 0300 	mov.w	r3, #0
 8004116:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800411a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800411e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004122:	ebb2 0408 	subs.w	r4, r2, r8
 8004126:	eb63 0509 	sbc.w	r5, r3, r9
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	f04f 0300 	mov.w	r3, #0
 8004132:	00eb      	lsls	r3, r5, #3
 8004134:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004138:	00e2      	lsls	r2, r4, #3
 800413a:	4614      	mov	r4, r2
 800413c:	461d      	mov	r5, r3
 800413e:	eb14 030a 	adds.w	r3, r4, sl
 8004142:	603b      	str	r3, [r7, #0]
 8004144:	eb45 030b 	adc.w	r3, r5, fp
 8004148:	607b      	str	r3, [r7, #4]
 800414a:	f04f 0200 	mov.w	r2, #0
 800414e:	f04f 0300 	mov.w	r3, #0
 8004152:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004156:	4629      	mov	r1, r5
 8004158:	028b      	lsls	r3, r1, #10
 800415a:	4621      	mov	r1, r4
 800415c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004160:	4621      	mov	r1, r4
 8004162:	028a      	lsls	r2, r1, #10
 8004164:	4610      	mov	r0, r2
 8004166:	4619      	mov	r1, r3
 8004168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800416a:	2200      	movs	r2, #0
 800416c:	60bb      	str	r3, [r7, #8]
 800416e:	60fa      	str	r2, [r7, #12]
 8004170:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004174:	f7fc fd70 	bl	8000c58 <__aeabi_uldivmod>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4613      	mov	r3, r2
 800417e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	0c1b      	lsrs	r3, r3, #16
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	3301      	adds	r3, #1
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004190:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004194:	fbb2 f3f3 	udiv	r3, r2, r3
 8004198:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800419a:	e002      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800419c:	4b05      	ldr	r3, [pc, #20]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800419e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80041a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3740      	adds	r7, #64	; 0x40
 80041a8:	46bd      	mov	sp, r7
 80041aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041ae:	bf00      	nop
 80041b0:	40023800 	.word	0x40023800
 80041b4:	00f42400 	.word	0x00f42400
 80041b8:	017d7840 	.word	0x017d7840

080041bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041c0:	4b03      	ldr	r3, [pc, #12]	; (80041d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80041c2:	681b      	ldr	r3, [r3, #0]
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	20000000 	.word	0x20000000

080041d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041d8:	f7ff fff0 	bl	80041bc <HAL_RCC_GetHCLKFreq>
 80041dc:	4602      	mov	r2, r0
 80041de:	4b05      	ldr	r3, [pc, #20]	; (80041f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	0a9b      	lsrs	r3, r3, #10
 80041e4:	f003 0307 	and.w	r3, r3, #7
 80041e8:	4903      	ldr	r1, [pc, #12]	; (80041f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041ea:	5ccb      	ldrb	r3, [r1, r3]
 80041ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40023800 	.word	0x40023800
 80041f8:	0800916c 	.word	0x0800916c

080041fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004200:	f7ff ffdc 	bl	80041bc <HAL_RCC_GetHCLKFreq>
 8004204:	4602      	mov	r2, r0
 8004206:	4b05      	ldr	r3, [pc, #20]	; (800421c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	0b5b      	lsrs	r3, r3, #13
 800420c:	f003 0307 	and.w	r3, r3, #7
 8004210:	4903      	ldr	r1, [pc, #12]	; (8004220 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004212:	5ccb      	ldrb	r3, [r1, r3]
 8004214:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004218:	4618      	mov	r0, r3
 800421a:	bd80      	pop	{r7, pc}
 800421c:	40023800 	.word	0x40023800
 8004220:	0800916c 	.word	0x0800916c

08004224 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0301 	and.w	r3, r3, #1
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004248:	2b00      	cmp	r3, #0
 800424a:	d035      	beq.n	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800424c:	4b67      	ldr	r3, [pc, #412]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004252:	f7fd ffab 	bl	80021ac <HAL_GetTick>
 8004256:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004258:	e008      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800425a:	f7fd ffa7 	bl	80021ac <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e0ba      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800426c:	4b60      	ldr	r3, [pc, #384]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1f0      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	019a      	lsls	r2, r3, #6
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	071b      	lsls	r3, r3, #28
 8004284:	495a      	ldr	r1, [pc, #360]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004286:	4313      	orrs	r3, r2
 8004288:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800428c:	4b57      	ldr	r3, [pc, #348]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004292:	f7fd ff8b 	bl	80021ac <HAL_GetTick>
 8004296:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004298:	e008      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800429a:	f7fd ff87 	bl	80021ac <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e09a      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042ac:	4b50      	ldr	r3, [pc, #320]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	f000 8083 	beq.w	80043cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]
 80042ca:	4b49      	ldr	r3, [pc, #292]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	4a48      	ldr	r2, [pc, #288]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80042d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042d4:	6413      	str	r3, [r2, #64]	; 0x40
 80042d6:	4b46      	ldr	r3, [pc, #280]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80042d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042e2:	4b44      	ldr	r3, [pc, #272]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a43      	ldr	r2, [pc, #268]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042ee:	f7fd ff5d 	bl	80021ac <HAL_GetTick>
 80042f2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042f4:	e008      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80042f6:	f7fd ff59 	bl	80021ac <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d901      	bls.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e06c      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004308:	4b3a      	ldr	r3, [pc, #232]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0f0      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004314:	4b36      	ldr	r3, [pc, #216]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004316:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800431c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d02f      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800432c:	693a      	ldr	r2, [r7, #16]
 800432e:	429a      	cmp	r2, r3
 8004330:	d028      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004332:	4b2f      	ldr	r3, [pc, #188]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800433a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800433c:	4b2e      	ldr	r3, [pc, #184]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800433e:	2201      	movs	r2, #1
 8004340:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004342:	4b2d      	ldr	r3, [pc, #180]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004348:	4a29      	ldr	r2, [pc, #164]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800434e:	4b28      	ldr	r3, [pc, #160]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b01      	cmp	r3, #1
 8004358:	d114      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800435a:	f7fd ff27 	bl	80021ac <HAL_GetTick>
 800435e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004360:	e00a      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004362:	f7fd ff23 	bl	80021ac <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004370:	4293      	cmp	r3, r2
 8004372:	d901      	bls.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e034      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004378:	4b1d      	ldr	r3, [pc, #116]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800437a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0ee      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800438c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004390:	d10d      	bne.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004392:	4b17      	ldr	r3, [pc, #92]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043a6:	4912      	ldr	r1, [pc, #72]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	608b      	str	r3, [r1, #8]
 80043ac:	e005      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043ae:	4b10      	ldr	r3, [pc, #64]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	4a0f      	ldr	r2, [pc, #60]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043b4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043b8:	6093      	str	r3, [r2, #8]
 80043ba:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c6:	490a      	ldr	r1, [pc, #40]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0308 	and.w	r3, r3, #8
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	7c1a      	ldrb	r2, [r3, #16]
 80043dc:	4b07      	ldr	r3, [pc, #28]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80043de:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3718      	adds	r7, #24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	42470068 	.word	0x42470068
 80043f0:	40023800 	.word	0x40023800
 80043f4:	40007000 	.word	0x40007000
 80043f8:	42470e40 	.word	0x42470e40
 80043fc:	424711e0 	.word	0x424711e0

08004400 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e066      	b.n	80044e4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	7f5b      	ldrb	r3, [r3, #29]
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b00      	cmp	r3, #0
 800441e:	d105      	bne.n	800442c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f7fd fc50 	bl	8001ccc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2202      	movs	r2, #2
 8004430:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	22ca      	movs	r2, #202	; 0xca
 8004438:	625a      	str	r2, [r3, #36]	; 0x24
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	2253      	movs	r2, #83	; 0x53
 8004440:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f000 fa45 	bl	80048d2 <RTC_EnterInitMode>
 8004448:	4603      	mov	r3, r0
 800444a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d12c      	bne.n	80044ac <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004460:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004464:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	6899      	ldr	r1, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	431a      	orrs	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	430a      	orrs	r2, r1
 8004482:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	68d2      	ldr	r2, [r2, #12]
 800448c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	6919      	ldr	r1, [r3, #16]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	041a      	lsls	r2, r3, #16
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fa4c 	bl	8004940 <RTC_ExitInitMode>
 80044a8:	4603      	mov	r3, r0
 80044aa:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80044ac:	7bfb      	ldrb	r3, [r7, #15]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d113      	bne.n	80044da <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044c0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	699a      	ldr	r2, [r3, #24]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	22ff      	movs	r2, #255	; 0xff
 80044e0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80044e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80044ec:	b590      	push	{r4, r7, lr}
 80044ee:	b087      	sub	sp, #28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	7f1b      	ldrb	r3, [r3, #28]
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_RTC_SetTime+0x1c>
 8004504:	2302      	movs	r3, #2
 8004506:	e087      	b.n	8004618 <HAL_RTC_SetTime+0x12c>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2201      	movs	r2, #1
 800450c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2202      	movs	r2, #2
 8004512:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d126      	bne.n	8004568 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004524:	2b00      	cmp	r3, #0
 8004526:	d102      	bne.n	800452e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2200      	movs	r2, #0
 800452c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fa29 	bl	800498a <RTC_ByteToBcd2>
 8004538:	4603      	mov	r3, r0
 800453a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	785b      	ldrb	r3, [r3, #1]
 8004540:	4618      	mov	r0, r3
 8004542:	f000 fa22 	bl	800498a <RTC_ByteToBcd2>
 8004546:	4603      	mov	r3, r0
 8004548:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800454a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	789b      	ldrb	r3, [r3, #2]
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fa1a 	bl	800498a <RTC_ByteToBcd2>
 8004556:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004558:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	78db      	ldrb	r3, [r3, #3]
 8004560:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	e018      	b.n	800459a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	d102      	bne.n	800457c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	2200      	movs	r2, #0
 800457a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	785b      	ldrb	r3, [r3, #1]
 8004586:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004588:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800458e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	78db      	ldrb	r3, [r3, #3]
 8004594:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	22ca      	movs	r2, #202	; 0xca
 80045a0:	625a      	str	r2, [r3, #36]	; 0x24
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2253      	movs	r2, #83	; 0x53
 80045a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80045aa:	68f8      	ldr	r0, [r7, #12]
 80045ac:	f000 f991 	bl	80048d2 <RTC_EnterInitMode>
 80045b0:	4603      	mov	r3, r0
 80045b2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80045b4:	7cfb      	ldrb	r3, [r7, #19]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d120      	bne.n	80045fc <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80045c4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80045c8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045d8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6899      	ldr	r1, [r3, #8]
 80045e0:	68bb      	ldr	r3, [r7, #8]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	431a      	orrs	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 f9a4 	bl	8004940 <RTC_ExitInitMode>
 80045f8:	4603      	mov	r3, r0
 80045fa:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80045fc:	7cfb      	ldrb	r3, [r7, #19]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d102      	bne.n	8004608 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2201      	movs	r2, #1
 8004606:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	22ff      	movs	r2, #255	; 0xff
 800460e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	771a      	strb	r2, [r3, #28]

  return status;
 8004616:	7cfb      	ldrb	r3, [r7, #19]
}
 8004618:	4618      	mov	r0, r3
 800461a:	371c      	adds	r7, #28
 800461c:	46bd      	mov	sp, r7
 800461e:	bd90      	pop	{r4, r7, pc}

08004620 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004652:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004656:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	0c1b      	lsrs	r3, r3, #16
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004662:	b2da      	uxtb	r2, r3
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	0a1b      	lsrs	r3, r3, #8
 800466c:	b2db      	uxtb	r3, r3
 800466e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004672:	b2da      	uxtb	r2, r3
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004680:	b2da      	uxtb	r2, r3
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	0d9b      	lsrs	r3, r3, #22
 800468a:	b2db      	uxtb	r3, r3
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	b2da      	uxtb	r2, r3
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d11a      	bne.n	80046d2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	781b      	ldrb	r3, [r3, #0]
 80046a0:	4618      	mov	r0, r3
 80046a2:	f000 f98f 	bl	80049c4 <RTC_Bcd2ToByte>
 80046a6:	4603      	mov	r3, r0
 80046a8:	461a      	mov	r2, r3
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	785b      	ldrb	r3, [r3, #1]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f000 f986 	bl	80049c4 <RTC_Bcd2ToByte>
 80046b8:	4603      	mov	r3, r0
 80046ba:	461a      	mov	r2, r3
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	789b      	ldrb	r3, [r3, #2]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f000 f97d 	bl	80049c4 <RTC_Bcd2ToByte>
 80046ca:	4603      	mov	r3, r0
 80046cc:	461a      	mov	r2, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80046d2:	2300      	movs	r3, #0
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3718      	adds	r7, #24
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80046dc:	b590      	push	{r4, r7, lr}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80046e8:	2300      	movs	r3, #0
 80046ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	7f1b      	ldrb	r3, [r3, #28]
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d101      	bne.n	80046f8 <HAL_RTC_SetDate+0x1c>
 80046f4:	2302      	movs	r3, #2
 80046f6:	e071      	b.n	80047dc <HAL_RTC_SetDate+0x100>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2201      	movs	r2, #1
 80046fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2202      	movs	r2, #2
 8004702:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10e      	bne.n	8004728 <HAL_RTC_SetDate+0x4c>
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	785b      	ldrb	r3, [r3, #1]
 800470e:	f003 0310 	and.w	r3, r3, #16
 8004712:	2b00      	cmp	r3, #0
 8004714:	d008      	beq.n	8004728 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	785b      	ldrb	r3, [r3, #1]
 800471a:	f023 0310 	bic.w	r3, r3, #16
 800471e:	b2db      	uxtb	r3, r3
 8004720:	330a      	adds	r3, #10
 8004722:	b2da      	uxtb	r2, r3
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d11c      	bne.n	8004768 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	78db      	ldrb	r3, [r3, #3]
 8004732:	4618      	mov	r0, r3
 8004734:	f000 f929 	bl	800498a <RTC_ByteToBcd2>
 8004738:	4603      	mov	r3, r0
 800473a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	785b      	ldrb	r3, [r3, #1]
 8004740:	4618      	mov	r0, r3
 8004742:	f000 f922 	bl	800498a <RTC_ByteToBcd2>
 8004746:	4603      	mov	r3, r0
 8004748:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800474a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	789b      	ldrb	r3, [r3, #2]
 8004750:	4618      	mov	r0, r3
 8004752:	f000 f91a 	bl	800498a <RTC_ByteToBcd2>
 8004756:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004758:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004762:	4313      	orrs	r3, r2
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	e00e      	b.n	8004786 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	78db      	ldrb	r3, [r3, #3]
 800476c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	785b      	ldrb	r3, [r3, #1]
 8004772:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004774:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800477a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004782:	4313      	orrs	r3, r2
 8004784:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	22ca      	movs	r2, #202	; 0xca
 800478c:	625a      	str	r2, [r3, #36]	; 0x24
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2253      	movs	r2, #83	; 0x53
 8004794:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	f000 f89b 	bl	80048d2 <RTC_EnterInitMode>
 800479c:	4603      	mov	r3, r0
 800479e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80047a0:	7cfb      	ldrb	r3, [r7, #19]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10c      	bne.n	80047c0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047b0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80047b4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 f8c2 	bl	8004940 <RTC_ExitInitMode>
 80047bc:	4603      	mov	r3, r0
 80047be:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80047c0:	7cfb      	ldrb	r3, [r7, #19]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d102      	bne.n	80047cc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2201      	movs	r2, #1
 80047ca:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	22ff      	movs	r2, #255	; 0xff
 80047d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	771a      	strb	r2, [r3, #28]

  return status;
 80047da:	7cfb      	ldrb	r3, [r7, #19]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	371c      	adds	r7, #28
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd90      	pop	{r4, r7, pc}

080047e4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80047f0:	2300      	movs	r3, #0
 80047f2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047fe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004802:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	0c1b      	lsrs	r3, r3, #16
 8004808:	b2da      	uxtb	r2, r3
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	b2db      	uxtb	r3, r3
 8004814:	f003 031f 	and.w	r3, r3, #31
 8004818:	b2da      	uxtb	r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004826:	b2da      	uxtb	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	0b5b      	lsrs	r3, r3, #13
 8004830:	b2db      	uxtb	r3, r3
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	b2da      	uxtb	r2, r3
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d11a      	bne.n	8004878 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	78db      	ldrb	r3, [r3, #3]
 8004846:	4618      	mov	r0, r3
 8004848:	f000 f8bc 	bl	80049c4 <RTC_Bcd2ToByte>
 800484c:	4603      	mov	r3, r0
 800484e:	461a      	mov	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	785b      	ldrb	r3, [r3, #1]
 8004858:	4618      	mov	r0, r3
 800485a:	f000 f8b3 	bl	80049c4 <RTC_Bcd2ToByte>
 800485e:	4603      	mov	r3, r0
 8004860:	461a      	mov	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	789b      	ldrb	r3, [r3, #2]
 800486a:	4618      	mov	r0, r3
 800486c:	f000 f8aa 	bl	80049c4 <RTC_Bcd2ToByte>
 8004870:	4603      	mov	r3, r0
 8004872:	461a      	mov	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b084      	sub	sp, #16
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800488a:	2300      	movs	r3, #0
 800488c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800489c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800489e:	f7fd fc85 	bl	80021ac <HAL_GetTick>
 80048a2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80048a4:	e009      	b.n	80048ba <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80048a6:	f7fd fc81 	bl	80021ac <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048b4:	d901      	bls.n	80048ba <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80048b6:	2303      	movs	r3, #3
 80048b8:	e007      	b.n	80048ca <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	f003 0320 	and.w	r3, r3, #32
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0ee      	beq.n	80048a6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}

080048d2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b084      	sub	sp, #16
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80048de:	2300      	movs	r3, #0
 80048e0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d122      	bne.n	8004936 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	68da      	ldr	r2, [r3, #12]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048fe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004900:	f7fd fc54 	bl	80021ac <HAL_GetTick>
 8004904:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004906:	e00c      	b.n	8004922 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004908:	f7fd fc50 	bl	80021ac <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004916:	d904      	bls.n	8004922 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2204      	movs	r2, #4
 800491c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800492c:	2b00      	cmp	r3, #0
 800492e:	d102      	bne.n	8004936 <RTC_EnterInitMode+0x64>
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d1e8      	bne.n	8004908 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004936:	7bfb      	ldrb	r3, [r7, #15]
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004948:	2300      	movs	r3, #0
 800494a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68da      	ldr	r2, [r3, #12]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800495a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 0320 	and.w	r3, r3, #32
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f7ff ff89 	bl	8004882 <HAL_RTC_WaitForSynchro>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d004      	beq.n	8004980 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2204      	movs	r2, #4
 800497a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004980:	7bfb      	ldrb	r3, [r7, #15]
}
 8004982:	4618      	mov	r0, r3
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800498a:	b480      	push	{r7}
 800498c:	b085      	sub	sp, #20
 800498e:	af00      	add	r7, sp, #0
 8004990:	4603      	mov	r3, r0
 8004992:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8004998:	e005      	b.n	80049a6 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	3301      	adds	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	3b0a      	subs	r3, #10
 80049a4:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	2b09      	cmp	r3, #9
 80049aa:	d8f6      	bhi.n	800499a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80049ac:	7bfb      	ldrb	r3, [r7, #15]
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	79fb      	ldrb	r3, [r7, #7]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	b2db      	uxtb	r3, r3
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3714      	adds	r7, #20
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	4603      	mov	r3, r0
 80049cc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 80049ce:	2300      	movs	r3, #0
 80049d0:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80049d2:	79fb      	ldrb	r3, [r7, #7]
 80049d4:	091b      	lsrs	r3, r3, #4
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	461a      	mov	r2, r3
 80049da:	0092      	lsls	r2, r2, #2
 80049dc:	4413      	add	r3, r2
 80049de:	005b      	lsls	r3, r3, #1
 80049e0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	f003 030f 	and.w	r3, r3, #15
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	7bfb      	ldrb	r3, [r7, #15]
 80049ec:	4413      	add	r3, r2
 80049ee:	b2db      	uxtb	r3, r3
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3714      	adds	r7, #20
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e041      	b.n	8004a92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fd f97e 	bl	8001d24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3304      	adds	r3, #4
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	f000 fa88 	bl	8004f50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
	...

08004a9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d001      	beq.n	8004ab4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e044      	b.n	8004b3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f042 0201 	orr.w	r2, r2, #1
 8004aca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1e      	ldr	r2, [pc, #120]	; (8004b4c <HAL_TIM_Base_Start_IT+0xb0>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d018      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x6c>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ade:	d013      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x6c>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a1a      	ldr	r2, [pc, #104]	; (8004b50 <HAL_TIM_Base_Start_IT+0xb4>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00e      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x6c>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a19      	ldr	r2, [pc, #100]	; (8004b54 <HAL_TIM_Base_Start_IT+0xb8>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d009      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x6c>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a17      	ldr	r2, [pc, #92]	; (8004b58 <HAL_TIM_Base_Start_IT+0xbc>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d004      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x6c>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a16      	ldr	r2, [pc, #88]	; (8004b5c <HAL_TIM_Base_Start_IT+0xc0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d111      	bne.n	8004b2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2b06      	cmp	r3, #6
 8004b18:	d010      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0201 	orr.w	r2, r2, #1
 8004b28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2a:	e007      	b.n	8004b3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0201 	orr.w	r2, r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40010000 	.word	0x40010000
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800
 8004b58:	40000c00 	.word	0x40000c00
 8004b5c:	40014000 	.word	0x40014000

08004b60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	f003 0302 	and.w	r3, r3, #2
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d122      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68db      	ldr	r3, [r3, #12]
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d11b      	bne.n	8004bbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f06f 0202 	mvn.w	r2, #2
 8004b8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	f003 0303 	and.w	r3, r3, #3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d003      	beq.n	8004baa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 f9b5 	bl	8004f12 <HAL_TIM_IC_CaptureCallback>
 8004ba8:	e005      	b.n	8004bb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 f9a7 	bl	8004efe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f000 f9b8 	bl	8004f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d122      	bne.n	8004c10 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	68db      	ldr	r3, [r3, #12]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b04      	cmp	r3, #4
 8004bd6:	d11b      	bne.n	8004c10 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f06f 0204 	mvn.w	r2, #4
 8004be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2202      	movs	r2, #2
 8004be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d003      	beq.n	8004bfe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 f98b 	bl	8004f12 <HAL_TIM_IC_CaptureCallback>
 8004bfc:	e005      	b.n	8004c0a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f97d 	bl	8004efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f98e 	bl	8004f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b08      	cmp	r3, #8
 8004c1c:	d122      	bne.n	8004c64 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	f003 0308 	and.w	r3, r3, #8
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d11b      	bne.n	8004c64 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f06f 0208 	mvn.w	r2, #8
 8004c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2204      	movs	r2, #4
 8004c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	f003 0303 	and.w	r3, r3, #3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d003      	beq.n	8004c52 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 f961 	bl	8004f12 <HAL_TIM_IC_CaptureCallback>
 8004c50:	e005      	b.n	8004c5e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f953 	bl	8004efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f964 	bl	8004f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	f003 0310 	and.w	r3, r3, #16
 8004c6e:	2b10      	cmp	r3, #16
 8004c70:	d122      	bne.n	8004cb8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f003 0310 	and.w	r3, r3, #16
 8004c7c:	2b10      	cmp	r3, #16
 8004c7e:	d11b      	bne.n	8004cb8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0210 	mvn.w	r2, #16
 8004c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2208      	movs	r2, #8
 8004c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f937 	bl	8004f12 <HAL_TIM_IC_CaptureCallback>
 8004ca4:	e005      	b.n	8004cb2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f929 	bl	8004efe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f93a 	bl	8004f26 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d10e      	bne.n	8004ce4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d107      	bne.n	8004ce4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f06f 0201 	mvn.w	r2, #1
 8004cdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f7fc fea2 	bl	8001a28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cee:	2b80      	cmp	r3, #128	; 0x80
 8004cf0:	d10e      	bne.n	8004d10 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cfc:	2b80      	cmp	r3, #128	; 0x80
 8004cfe:	d107      	bne.n	8004d10 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 fab2 	bl	8005274 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1a:	2b40      	cmp	r3, #64	; 0x40
 8004d1c:	d10e      	bne.n	8004d3c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d28:	2b40      	cmp	r3, #64	; 0x40
 8004d2a:	d107      	bne.n	8004d3c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f8ff 	bl	8004f3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	f003 0320 	and.w	r3, r3, #32
 8004d46:	2b20      	cmp	r3, #32
 8004d48:	d10e      	bne.n	8004d68 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f003 0320 	and.w	r3, r3, #32
 8004d54:	2b20      	cmp	r3, #32
 8004d56:	d107      	bne.n	8004d68 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f06f 0220 	mvn.w	r2, #32
 8004d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 fa7c 	bl	8005260 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d68:	bf00      	nop
 8004d6a:	3708      	adds	r7, #8
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d101      	bne.n	8004d8c <HAL_TIM_ConfigClockSource+0x1c>
 8004d88:	2302      	movs	r3, #2
 8004d8a:	e0b4      	b.n	8004ef6 <HAL_TIM_ConfigClockSource+0x186>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004daa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004db2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68ba      	ldr	r2, [r7, #8]
 8004dba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dc4:	d03e      	beq.n	8004e44 <HAL_TIM_ConfigClockSource+0xd4>
 8004dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dca:	f200 8087 	bhi.w	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd2:	f000 8086 	beq.w	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
 8004dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dda:	d87f      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004ddc:	2b70      	cmp	r3, #112	; 0x70
 8004dde:	d01a      	beq.n	8004e16 <HAL_TIM_ConfigClockSource+0xa6>
 8004de0:	2b70      	cmp	r3, #112	; 0x70
 8004de2:	d87b      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004de4:	2b60      	cmp	r3, #96	; 0x60
 8004de6:	d050      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0x11a>
 8004de8:	2b60      	cmp	r3, #96	; 0x60
 8004dea:	d877      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004dec:	2b50      	cmp	r3, #80	; 0x50
 8004dee:	d03c      	beq.n	8004e6a <HAL_TIM_ConfigClockSource+0xfa>
 8004df0:	2b50      	cmp	r3, #80	; 0x50
 8004df2:	d873      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004df4:	2b40      	cmp	r3, #64	; 0x40
 8004df6:	d058      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x13a>
 8004df8:	2b40      	cmp	r3, #64	; 0x40
 8004dfa:	d86f      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004dfc:	2b30      	cmp	r3, #48	; 0x30
 8004dfe:	d064      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e00:	2b30      	cmp	r3, #48	; 0x30
 8004e02:	d86b      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004e04:	2b20      	cmp	r3, #32
 8004e06:	d060      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e08:	2b20      	cmp	r3, #32
 8004e0a:	d867      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d05c      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e10:	2b10      	cmp	r3, #16
 8004e12:	d05a      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e14:	e062      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6818      	ldr	r0, [r3, #0]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	6899      	ldr	r1, [r3, #8]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	f000 f98d 	bl	8005144 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	609a      	str	r2, [r3, #8]
      break;
 8004e42:	e04f      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6818      	ldr	r0, [r3, #0]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	6899      	ldr	r1, [r3, #8]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f000 f976 	bl	8005144 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e66:	609a      	str	r2, [r3, #8]
      break;
 8004e68:	e03c      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6818      	ldr	r0, [r3, #0]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	6859      	ldr	r1, [r3, #4]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	461a      	mov	r2, r3
 8004e78:	f000 f8ea 	bl	8005050 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2150      	movs	r1, #80	; 0x50
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 f943 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004e88:	e02c      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6859      	ldr	r1, [r3, #4]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	461a      	mov	r2, r3
 8004e98:	f000 f909 	bl	80050ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2160      	movs	r1, #96	; 0x60
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 f933 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004ea8:	e01c      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6818      	ldr	r0, [r3, #0]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6859      	ldr	r1, [r3, #4]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	f000 f8ca 	bl	8005050 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2140      	movs	r1, #64	; 0x40
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 f923 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004ec8:	e00c      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4610      	mov	r0, r2
 8004ed6:	f000 f91a 	bl	800510e <TIM_ITRx_SetConfig>
      break;
 8004eda:	e003      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	73fb      	strb	r3, [r7, #15]
      break;
 8004ee0:	e000      	b.n	8004ee4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ee2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004efe:	b480      	push	{r7}
 8004f00:	b083      	sub	sp, #12
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f06:	bf00      	nop
 8004f08:	370c      	adds	r7, #12
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f12:	b480      	push	{r7}
 8004f14:	b083      	sub	sp, #12
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f1a:	bf00      	nop
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr

08004f26 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b083      	sub	sp, #12
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b083      	sub	sp, #12
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
	...

08004f50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	4a34      	ldr	r2, [pc, #208]	; (8005034 <TIM_Base_SetConfig+0xe4>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00f      	beq.n	8004f88 <TIM_Base_SetConfig+0x38>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6e:	d00b      	beq.n	8004f88 <TIM_Base_SetConfig+0x38>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4a31      	ldr	r2, [pc, #196]	; (8005038 <TIM_Base_SetConfig+0xe8>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d007      	beq.n	8004f88 <TIM_Base_SetConfig+0x38>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a30      	ldr	r2, [pc, #192]	; (800503c <TIM_Base_SetConfig+0xec>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d003      	beq.n	8004f88 <TIM_Base_SetConfig+0x38>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a2f      	ldr	r2, [pc, #188]	; (8005040 <TIM_Base_SetConfig+0xf0>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d108      	bne.n	8004f9a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a25      	ldr	r2, [pc, #148]	; (8005034 <TIM_Base_SetConfig+0xe4>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d01b      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa8:	d017      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a22      	ldr	r2, [pc, #136]	; (8005038 <TIM_Base_SetConfig+0xe8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d013      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a21      	ldr	r2, [pc, #132]	; (800503c <TIM_Base_SetConfig+0xec>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d00f      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a20      	ldr	r2, [pc, #128]	; (8005040 <TIM_Base_SetConfig+0xf0>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d00b      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a1f      	ldr	r2, [pc, #124]	; (8005044 <TIM_Base_SetConfig+0xf4>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d007      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a1e      	ldr	r2, [pc, #120]	; (8005048 <TIM_Base_SetConfig+0xf8>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d003      	beq.n	8004fda <TIM_Base_SetConfig+0x8a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a1d      	ldr	r2, [pc, #116]	; (800504c <TIM_Base_SetConfig+0xfc>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d108      	bne.n	8004fec <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fe0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	695b      	ldr	r3, [r3, #20]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	689a      	ldr	r2, [r3, #8]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a08      	ldr	r2, [pc, #32]	; (8005034 <TIM_Base_SetConfig+0xe4>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d103      	bne.n	8005020 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	691a      	ldr	r2, [r3, #16]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	615a      	str	r2, [r3, #20]
}
 8005026:	bf00      	nop
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	40010000 	.word	0x40010000
 8005038:	40000400 	.word	0x40000400
 800503c:	40000800 	.word	0x40000800
 8005040:	40000c00 	.word	0x40000c00
 8005044:	40014000 	.word	0x40014000
 8005048:	40014400 	.word	0x40014400
 800504c:	40014800 	.word	0x40014800

08005050 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6a1b      	ldr	r3, [r3, #32]
 8005060:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	f023 0201 	bic.w	r2, r3, #1
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800507a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	011b      	lsls	r3, r3, #4
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	4313      	orrs	r3, r2
 8005084:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f023 030a 	bic.w	r3, r3, #10
 800508c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800508e:	697a      	ldr	r2, [r7, #20]
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	4313      	orrs	r3, r2
 8005094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	621a      	str	r2, [r3, #32]
}
 80050a2:	bf00      	nop
 80050a4:	371c      	adds	r7, #28
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr

080050ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050ae:	b480      	push	{r7}
 80050b0:	b087      	sub	sp, #28
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	60f8      	str	r0, [r7, #12]
 80050b6:	60b9      	str	r1, [r7, #8]
 80050b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	f023 0210 	bic.w	r2, r3, #16
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	031b      	lsls	r3, r3, #12
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	011b      	lsls	r3, r3, #4
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	621a      	str	r2, [r3, #32]
}
 8005102:	bf00      	nop
 8005104:	371c      	adds	r7, #28
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800510e:	b480      	push	{r7}
 8005110:	b085      	sub	sp, #20
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
 8005116:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005124:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	4313      	orrs	r3, r2
 800512c:	f043 0307 	orr.w	r3, r3, #7
 8005130:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	609a      	str	r2, [r3, #8]
}
 8005138:	bf00      	nop
 800513a:	3714      	adds	r7, #20
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005144:	b480      	push	{r7}
 8005146:	b087      	sub	sp, #28
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800515e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	021a      	lsls	r2, r3, #8
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	431a      	orrs	r2, r3
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	4313      	orrs	r3, r2
 8005170:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	609a      	str	r2, [r3, #8]
}
 8005178:	bf00      	nop
 800517a:	371c      	adds	r7, #28
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005194:	2b01      	cmp	r3, #1
 8005196:	d101      	bne.n	800519c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005198:	2302      	movs	r3, #2
 800519a:	e050      	b.n	800523e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a1c      	ldr	r2, [pc, #112]	; (800524c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d018      	beq.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051e8:	d013      	beq.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a18      	ldr	r2, [pc, #96]	; (8005250 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d00e      	beq.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a16      	ldr	r2, [pc, #88]	; (8005254 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d009      	beq.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a15      	ldr	r2, [pc, #84]	; (8005258 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d004      	beq.n	8005212 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a13      	ldr	r2, [pc, #76]	; (800525c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d10c      	bne.n	800522c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005218:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	4313      	orrs	r3, r2
 8005222:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68ba      	ldr	r2, [r7, #8]
 800522a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3714      	adds	r7, #20
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	40010000 	.word	0x40010000
 8005250:	40000400 	.word	0x40000400
 8005254:	40000800 	.word	0x40000800
 8005258:	40000c00 	.word	0x40000c00
 800525c:	40014000 	.word	0x40014000

08005260 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e03f      	b.n	800531a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d106      	bne.n	80052b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fc fd68 	bl	8001d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2224      	movs	r2, #36	; 0x24
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 fd7b 	bl	8005dc8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80052e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695a      	ldr	r2, [r3, #20]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80052f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005300:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005318:	2300      	movs	r3, #0
}
 800531a:	4618      	mov	r0, r3
 800531c:	3708      	adds	r7, #8
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b08a      	sub	sp, #40	; 0x28
 8005326:	af02      	add	r7, sp, #8
 8005328:	60f8      	str	r0, [r7, #12]
 800532a:	60b9      	str	r1, [r7, #8]
 800532c:	603b      	str	r3, [r7, #0]
 800532e:	4613      	mov	r3, r2
 8005330:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005332:	2300      	movs	r3, #0
 8005334:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b20      	cmp	r3, #32
 8005340:	d17c      	bne.n	800543c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d002      	beq.n	800534e <HAL_UART_Transmit+0x2c>
 8005348:	88fb      	ldrh	r3, [r7, #6]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e075      	b.n	800543e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_UART_Transmit+0x3e>
 800535c:	2302      	movs	r3, #2
 800535e:	e06e      	b.n	800543e <HAL_UART_Transmit+0x11c>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2221      	movs	r2, #33	; 0x21
 8005372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005376:	f7fc ff19 	bl	80021ac <HAL_GetTick>
 800537a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	88fa      	ldrh	r2, [r7, #6]
 8005380:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	88fa      	ldrh	r2, [r7, #6]
 8005386:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005390:	d108      	bne.n	80053a4 <HAL_UART_Transmit+0x82>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d104      	bne.n	80053a4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800539a:	2300      	movs	r3, #0
 800539c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	61bb      	str	r3, [r7, #24]
 80053a2:	e003      	b.n	80053ac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053a8:	2300      	movs	r3, #0
 80053aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80053b4:	e02a      	b.n	800540c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2200      	movs	r2, #0
 80053be:	2180      	movs	r1, #128	; 0x80
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 faf9 	bl	80059b8 <UART_WaitOnFlagUntilTimeout>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e036      	b.n	800543e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d10b      	bne.n	80053ee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	881b      	ldrh	r3, [r3, #0]
 80053da:	461a      	mov	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	3302      	adds	r3, #2
 80053ea:	61bb      	str	r3, [r7, #24]
 80053ec:	e007      	b.n	80053fe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	781a      	ldrb	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80053f8:	69fb      	ldr	r3, [r7, #28]
 80053fa:	3301      	adds	r3, #1
 80053fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005410:	b29b      	uxth	r3, r3
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1cf      	bne.n	80053b6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	9300      	str	r3, [sp, #0]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	2200      	movs	r2, #0
 800541e:	2140      	movs	r1, #64	; 0x40
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 fac9 	bl	80059b8 <UART_WaitOnFlagUntilTimeout>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e006      	b.n	800543e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2220      	movs	r2, #32
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005438:	2300      	movs	r3, #0
 800543a:	e000      	b.n	800543e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800543c:	2302      	movs	r3, #2
  }
}
 800543e:	4618      	mov	r0, r3
 8005440:	3720      	adds	r7, #32
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b0ba      	sub	sp, #232	; 0xe8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800546e:	2300      	movs	r3, #0
 8005470:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005474:	2300      	movs	r3, #0
 8005476:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800547a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800547e:	f003 030f 	and.w	r3, r3, #15
 8005482:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005486:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800548a:	2b00      	cmp	r3, #0
 800548c:	d10f      	bne.n	80054ae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800548e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005492:	f003 0320 	and.w	r3, r3, #32
 8005496:	2b00      	cmp	r3, #0
 8005498:	d009      	beq.n	80054ae <HAL_UART_IRQHandler+0x66>
 800549a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 fbd3 	bl	8005c52 <UART_Receive_IT>
      return;
 80054ac:	e256      	b.n	800595c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80054ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f000 80de 	beq.w	8005674 <HAL_UART_IRQHandler+0x22c>
 80054b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d106      	bne.n	80054d2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054c8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 80d1 	beq.w	8005674 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00b      	beq.n	80054f6 <HAL_UART_IRQHandler+0xae>
 80054de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d005      	beq.n	80054f6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	f043 0201 	orr.w	r2, r3, #1
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054fa:	f003 0304 	and.w	r3, r3, #4
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00b      	beq.n	800551a <HAL_UART_IRQHandler+0xd2>
 8005502:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d005      	beq.n	800551a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	f043 0202 	orr.w	r2, r3, #2
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800551a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00b      	beq.n	800553e <HAL_UART_IRQHandler+0xf6>
 8005526:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d005      	beq.n	800553e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	f043 0204 	orr.w	r2, r3, #4
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800553e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005542:	f003 0308 	and.w	r3, r3, #8
 8005546:	2b00      	cmp	r3, #0
 8005548:	d011      	beq.n	800556e <HAL_UART_IRQHandler+0x126>
 800554a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800554e:	f003 0320 	and.w	r3, r3, #32
 8005552:	2b00      	cmp	r3, #0
 8005554:	d105      	bne.n	8005562 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005556:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d005      	beq.n	800556e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005566:	f043 0208 	orr.w	r2, r3, #8
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	2b00      	cmp	r3, #0
 8005574:	f000 81ed 	beq.w	8005952 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800557c:	f003 0320 	and.w	r3, r3, #32
 8005580:	2b00      	cmp	r3, #0
 8005582:	d008      	beq.n	8005596 <HAL_UART_IRQHandler+0x14e>
 8005584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f000 fb5e 	bl	8005c52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	695b      	ldr	r3, [r3, #20]
 800559c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055a0:	2b40      	cmp	r3, #64	; 0x40
 80055a2:	bf0c      	ite	eq
 80055a4:	2301      	moveq	r3, #1
 80055a6:	2300      	movne	r3, #0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b2:	f003 0308 	and.w	r3, r3, #8
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d103      	bne.n	80055c2 <HAL_UART_IRQHandler+0x17a>
 80055ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d04f      	beq.n	8005662 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 fa66 	bl	8005a94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	695b      	ldr	r3, [r3, #20]
 80055ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d2:	2b40      	cmp	r3, #64	; 0x40
 80055d4:	d141      	bne.n	800565a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	3314      	adds	r3, #20
 80055dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80055ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80055f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3314      	adds	r3, #20
 80055fe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005602:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005606:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800560e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005612:	e841 2300 	strex	r3, r2, [r1]
 8005616:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800561a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1d9      	bne.n	80055d6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005626:	2b00      	cmp	r3, #0
 8005628:	d013      	beq.n	8005652 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562e:	4a7d      	ldr	r2, [pc, #500]	; (8005824 <HAL_UART_IRQHandler+0x3dc>)
 8005630:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005636:	4618      	mov	r0, r3
 8005638:	f7fd fd58 	bl	80030ec <HAL_DMA_Abort_IT>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d016      	beq.n	8005670 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800564c:	4610      	mov	r0, r2
 800564e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005650:	e00e      	b.n	8005670 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f99a 	bl	800598c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005658:	e00a      	b.n	8005670 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 f996 	bl	800598c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005660:	e006      	b.n	8005670 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f992 	bl	800598c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800566e:	e170      	b.n	8005952 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005670:	bf00      	nop
    return;
 8005672:	e16e      	b.n	8005952 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005678:	2b01      	cmp	r3, #1
 800567a:	f040 814a 	bne.w	8005912 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800567e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005682:	f003 0310 	and.w	r3, r3, #16
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 8143 	beq.w	8005912 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800568c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005690:	f003 0310 	and.w	r3, r3, #16
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 813c 	beq.w	8005912 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800569a:	2300      	movs	r3, #0
 800569c:	60bb      	str	r3, [r7, #8]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	60bb      	str	r3, [r7, #8]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	60bb      	str	r3, [r7, #8]
 80056ae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ba:	2b40      	cmp	r3, #64	; 0x40
 80056bc:	f040 80b4 	bne.w	8005828 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056cc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f000 8140 	beq.w	8005956 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80056da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056de:	429a      	cmp	r2, r3
 80056e0:	f080 8139 	bcs.w	8005956 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80056ea:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056f6:	f000 8088 	beq.w	800580a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	330c      	adds	r3, #12
 8005700:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005708:	e853 3f00 	ldrex	r3, [r3]
 800570c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005710:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005714:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005718:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	330c      	adds	r3, #12
 8005722:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005726:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800572a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005732:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005736:	e841 2300 	strex	r3, r2, [r1]
 800573a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800573e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1d9      	bne.n	80056fa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	3314      	adds	r3, #20
 800574c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005756:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005758:	f023 0301 	bic.w	r3, r3, #1
 800575c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3314      	adds	r3, #20
 8005766:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800576a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800576e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005770:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005772:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005776:	e841 2300 	strex	r3, r2, [r1]
 800577a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800577c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800577e:	2b00      	cmp	r3, #0
 8005780:	d1e1      	bne.n	8005746 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3314      	adds	r3, #20
 8005788:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005792:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005794:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005798:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	3314      	adds	r3, #20
 80057a2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80057a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80057a8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057aa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80057ac:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80057ae:	e841 2300 	strex	r3, r2, [r1]
 80057b2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80057b4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1e3      	bne.n	8005782 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2220      	movs	r2, #32
 80057be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2200      	movs	r2, #0
 80057c6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	330c      	adds	r3, #12
 80057ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057d2:	e853 3f00 	ldrex	r3, [r3]
 80057d6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80057d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057da:	f023 0310 	bic.w	r3, r3, #16
 80057de:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	330c      	adds	r3, #12
 80057e8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80057ec:	65ba      	str	r2, [r7, #88]	; 0x58
 80057ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80057f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80057f4:	e841 2300 	strex	r3, r2, [r1]
 80057f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80057fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1e3      	bne.n	80057c8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005804:	4618      	mov	r0, r3
 8005806:	f7fd fc01 	bl	800300c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005812:	b29b      	uxth	r3, r3
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	b29b      	uxth	r3, r3
 8005818:	4619      	mov	r1, r3
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f8c0 	bl	80059a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005820:	e099      	b.n	8005956 <HAL_UART_IRQHandler+0x50e>
 8005822:	bf00      	nop
 8005824:	08005b5b 	.word	0x08005b5b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005830:	b29b      	uxth	r3, r3
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800583c:	b29b      	uxth	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	f000 808b 	beq.w	800595a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005844:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 8086 	beq.w	800595a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	330c      	adds	r3, #12
 8005854:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005858:	e853 3f00 	ldrex	r3, [r3]
 800585c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800585e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005860:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005864:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	330c      	adds	r3, #12
 800586e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005872:	647a      	str	r2, [r7, #68]	; 0x44
 8005874:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005876:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005878:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800587a:	e841 2300 	strex	r3, r2, [r1]
 800587e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1e3      	bne.n	800584e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	3314      	adds	r3, #20
 800588c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005890:	e853 3f00 	ldrex	r3, [r3]
 8005894:	623b      	str	r3, [r7, #32]
   return(result);
 8005896:	6a3b      	ldr	r3, [r7, #32]
 8005898:	f023 0301 	bic.w	r3, r3, #1
 800589c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	3314      	adds	r3, #20
 80058a6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80058aa:	633a      	str	r2, [r7, #48]	; 0x30
 80058ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e3      	bne.n	8005886 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	330c      	adds	r3, #12
 80058d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	e853 3f00 	ldrex	r3, [r3]
 80058da:	60fb      	str	r3, [r7, #12]
   return(result);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0310 	bic.w	r3, r3, #16
 80058e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	330c      	adds	r3, #12
 80058ec:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80058f0:	61fa      	str	r2, [r7, #28]
 80058f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	69b9      	ldr	r1, [r7, #24]
 80058f6:	69fa      	ldr	r2, [r7, #28]
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	617b      	str	r3, [r7, #20]
   return(result);
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e3      	bne.n	80058cc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005904:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005908:	4619      	mov	r1, r3
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f848 	bl	80059a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005910:	e023      	b.n	800595a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800591a:	2b00      	cmp	r3, #0
 800591c:	d009      	beq.n	8005932 <HAL_UART_IRQHandler+0x4ea>
 800591e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f929 	bl	8005b82 <UART_Transmit_IT>
    return;
 8005930:	e014      	b.n	800595c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00e      	beq.n	800595c <HAL_UART_IRQHandler+0x514>
 800593e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005942:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	d008      	beq.n	800595c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f969 	bl	8005c22 <UART_EndTransmit_IT>
    return;
 8005950:	e004      	b.n	800595c <HAL_UART_IRQHandler+0x514>
    return;
 8005952:	bf00      	nop
 8005954:	e002      	b.n	800595c <HAL_UART_IRQHandler+0x514>
      return;
 8005956:	bf00      	nop
 8005958:	e000      	b.n	800595c <HAL_UART_IRQHandler+0x514>
      return;
 800595a:	bf00      	nop
  }
}
 800595c:	37e8      	adds	r7, #232	; 0xe8
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop

08005964 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800596c:	bf00      	nop
 800596e:	370c      	adds	r7, #12
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005978:	b480      	push	{r7}
 800597a:	b083      	sub	sp, #12
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005980:	bf00      	nop
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	460b      	mov	r3, r1
 80059aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b090      	sub	sp, #64	; 0x40
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	603b      	str	r3, [r7, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059c8:	e050      	b.n	8005a6c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059d0:	d04c      	beq.n	8005a6c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80059d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d007      	beq.n	80059e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80059d8:	f7fc fbe8 	bl	80021ac <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d241      	bcs.n	8005a6c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	330c      	adds	r3, #12
 80059ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f2:	e853 3f00 	ldrex	r3, [r3]
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	330c      	adds	r3, #12
 8005a06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a08:	637a      	str	r2, [r7, #52]	; 0x34
 8005a0a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a10:	e841 2300 	strex	r3, r2, [r1]
 8005a14:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1e5      	bne.n	80059e8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	3314      	adds	r3, #20
 8005a22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	e853 3f00 	ldrex	r3, [r3]
 8005a2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	f023 0301 	bic.w	r3, r3, #1
 8005a32:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	3314      	adds	r3, #20
 8005a3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a3c:	623a      	str	r2, [r7, #32]
 8005a3e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a40:	69f9      	ldr	r1, [r7, #28]
 8005a42:	6a3a      	ldr	r2, [r7, #32]
 8005a44:	e841 2300 	strex	r3, r2, [r1]
 8005a48:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1e5      	bne.n	8005a1c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2220      	movs	r2, #32
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e00f      	b.n	8005a8c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	4013      	ands	r3, r2
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	bf0c      	ite	eq
 8005a7c:	2301      	moveq	r3, #1
 8005a7e:	2300      	movne	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	461a      	mov	r2, r3
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d09f      	beq.n	80059ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3740      	adds	r7, #64	; 0x40
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b095      	sub	sp, #84	; 0x54
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	330c      	adds	r3, #12
 8005aa2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa6:	e853 3f00 	ldrex	r3, [r3]
 8005aaa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	330c      	adds	r3, #12
 8005aba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005abc:	643a      	str	r2, [r7, #64]	; 0x40
 8005abe:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ac2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ac4:	e841 2300 	strex	r3, r2, [r1]
 8005ac8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d1e5      	bne.n	8005a9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	3314      	adds	r3, #20
 8005ad6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad8:	6a3b      	ldr	r3, [r7, #32]
 8005ada:	e853 3f00 	ldrex	r3, [r3]
 8005ade:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f023 0301 	bic.w	r3, r3, #1
 8005ae6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	3314      	adds	r3, #20
 8005aee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005af0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005af2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005af6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005af8:	e841 2300 	strex	r3, r2, [r1]
 8005afc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e5      	bne.n	8005ad0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b08:	2b01      	cmp	r3, #1
 8005b0a:	d119      	bne.n	8005b40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	330c      	adds	r3, #12
 8005b12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	e853 3f00 	ldrex	r3, [r3]
 8005b1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	f023 0310 	bic.w	r3, r3, #16
 8005b22:	647b      	str	r3, [r7, #68]	; 0x44
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	330c      	adds	r3, #12
 8005b2a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b2c:	61ba      	str	r2, [r7, #24]
 8005b2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b30:	6979      	ldr	r1, [r7, #20]
 8005b32:	69ba      	ldr	r2, [r7, #24]
 8005b34:	e841 2300 	strex	r3, r2, [r1]
 8005b38:	613b      	str	r3, [r7, #16]
   return(result);
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d1e5      	bne.n	8005b0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b4e:	bf00      	nop
 8005b50:	3754      	adds	r7, #84	; 0x54
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr

08005b5a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b66:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2200      	movs	r2, #0
 8005b72:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b74:	68f8      	ldr	r0, [r7, #12]
 8005b76:	f7ff ff09 	bl	800598c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b7a:	bf00      	nop
 8005b7c:	3710      	adds	r7, #16
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b82:	b480      	push	{r7}
 8005b84:	b085      	sub	sp, #20
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b21      	cmp	r3, #33	; 0x21
 8005b94:	d13e      	bne.n	8005c14 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b9e:	d114      	bne.n	8005bca <UART_Transmit_IT+0x48>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d110      	bne.n	8005bca <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a1b      	ldr	r3, [r3, #32]
 8005bac:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bbc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	1c9a      	adds	r2, r3, #2
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	621a      	str	r2, [r3, #32]
 8005bc8:	e008      	b.n	8005bdc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	1c59      	adds	r1, r3, #1
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	6211      	str	r1, [r2, #32]
 8005bd4:	781a      	ldrb	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	3b01      	subs	r3, #1
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	4619      	mov	r1, r3
 8005bea:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d10f      	bne.n	8005c10 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bfe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c0e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c10:	2300      	movs	r3, #0
 8005c12:	e000      	b.n	8005c16 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c14:	2302      	movs	r3, #2
  }
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3714      	adds	r7, #20
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c22:	b580      	push	{r7, lr}
 8005c24:	b082      	sub	sp, #8
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	68da      	ldr	r2, [r3, #12]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f7ff fe8e 	bl	8005964 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3708      	adds	r7, #8
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b08c      	sub	sp, #48	; 0x30
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b22      	cmp	r3, #34	; 0x22
 8005c64:	f040 80ab 	bne.w	8005dbe <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c70:	d117      	bne.n	8005ca2 <UART_Receive_IT+0x50>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d113      	bne.n	8005ca2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c82:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9a:	1c9a      	adds	r2, r3, #2
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	629a      	str	r2, [r3, #40]	; 0x28
 8005ca0:	e026      	b.n	8005cf0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cb4:	d007      	beq.n	8005cc6 <UART_Receive_IT+0x74>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10a      	bne.n	8005cd4 <UART_Receive_IT+0x82>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d106      	bne.n	8005cd4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	b2da      	uxtb	r2, r3
 8005cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cd0:	701a      	strb	r2, [r3, #0]
 8005cd2:	e008      	b.n	8005ce6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ce0:	b2da      	uxtb	r2, r3
 8005ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cea:	1c5a      	adds	r2, r3, #1
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d15a      	bne.n	8005dba <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68da      	ldr	r2, [r3, #12]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0220 	bic.w	r2, r2, #32
 8005d12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68da      	ldr	r2, [r3, #12]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	695a      	ldr	r2, [r3, #20]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f022 0201 	bic.w	r2, r2, #1
 8005d32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2220      	movs	r2, #32
 8005d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d135      	bne.n	8005db0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	330c      	adds	r3, #12
 8005d50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	e853 3f00 	ldrex	r3, [r3]
 8005d58:	613b      	str	r3, [r7, #16]
   return(result);
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	f023 0310 	bic.w	r3, r3, #16
 8005d60:	627b      	str	r3, [r7, #36]	; 0x24
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	330c      	adds	r3, #12
 8005d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d6a:	623a      	str	r2, [r7, #32]
 8005d6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	69f9      	ldr	r1, [r7, #28]
 8005d70:	6a3a      	ldr	r2, [r7, #32]
 8005d72:	e841 2300 	strex	r3, r2, [r1]
 8005d76:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1e5      	bne.n	8005d4a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0310 	and.w	r3, r3, #16
 8005d88:	2b10      	cmp	r3, #16
 8005d8a:	d10a      	bne.n	8005da2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	60fb      	str	r3, [r7, #12]
 8005da0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005da6:	4619      	mov	r1, r3
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7ff fdf9 	bl	80059a0 <HAL_UARTEx_RxEventCallback>
 8005dae:	e002      	b.n	8005db6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f7ff fde1 	bl	8005978 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	e002      	b.n	8005dc0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e000      	b.n	8005dc0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005dbe:	2302      	movs	r3, #2
  }
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3730      	adds	r7, #48	; 0x30
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dcc:	b0c0      	sub	sp, #256	; 0x100
 8005dce:	af00      	add	r7, sp, #0
 8005dd0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005de4:	68d9      	ldr	r1, [r3, #12]
 8005de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	ea40 0301 	orr.w	r3, r0, r1
 8005df0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df6:	689a      	ldr	r2, [r3, #8]
 8005df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	431a      	orrs	r2, r3
 8005e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e20:	f021 010c 	bic.w	r1, r1, #12
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005e2e:	430b      	orrs	r3, r1
 8005e30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e42:	6999      	ldr	r1, [r3, #24]
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	ea40 0301 	orr.w	r3, r0, r1
 8005e4e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	4b8f      	ldr	r3, [pc, #572]	; (8006094 <UART_SetConfig+0x2cc>)
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d005      	beq.n	8005e68 <UART_SetConfig+0xa0>
 8005e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	4b8d      	ldr	r3, [pc, #564]	; (8006098 <UART_SetConfig+0x2d0>)
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d104      	bne.n	8005e72 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e68:	f7fe f9c8 	bl	80041fc <HAL_RCC_GetPCLK2Freq>
 8005e6c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005e70:	e003      	b.n	8005e7a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e72:	f7fe f9af 	bl	80041d4 <HAL_RCC_GetPCLK1Freq>
 8005e76:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e84:	f040 810c 	bne.w	80060a0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005e92:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005e96:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005e9a:	4622      	mov	r2, r4
 8005e9c:	462b      	mov	r3, r5
 8005e9e:	1891      	adds	r1, r2, r2
 8005ea0:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ea2:	415b      	adcs	r3, r3
 8005ea4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ea6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005eaa:	4621      	mov	r1, r4
 8005eac:	eb12 0801 	adds.w	r8, r2, r1
 8005eb0:	4629      	mov	r1, r5
 8005eb2:	eb43 0901 	adc.w	r9, r3, r1
 8005eb6:	f04f 0200 	mov.w	r2, #0
 8005eba:	f04f 0300 	mov.w	r3, #0
 8005ebe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ec2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005ec6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005eca:	4690      	mov	r8, r2
 8005ecc:	4699      	mov	r9, r3
 8005ece:	4623      	mov	r3, r4
 8005ed0:	eb18 0303 	adds.w	r3, r8, r3
 8005ed4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005ed8:	462b      	mov	r3, r5
 8005eda:	eb49 0303 	adc.w	r3, r9, r3
 8005ede:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005eee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005ef2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005ef6:	460b      	mov	r3, r1
 8005ef8:	18db      	adds	r3, r3, r3
 8005efa:	653b      	str	r3, [r7, #80]	; 0x50
 8005efc:	4613      	mov	r3, r2
 8005efe:	eb42 0303 	adc.w	r3, r2, r3
 8005f02:	657b      	str	r3, [r7, #84]	; 0x54
 8005f04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005f0c:	f7fa fea4 	bl	8000c58 <__aeabi_uldivmod>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	4b61      	ldr	r3, [pc, #388]	; (800609c <UART_SetConfig+0x2d4>)
 8005f16:	fba3 2302 	umull	r2, r3, r3, r2
 8005f1a:	095b      	lsrs	r3, r3, #5
 8005f1c:	011c      	lsls	r4, r3, #4
 8005f1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f22:	2200      	movs	r2, #0
 8005f24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005f28:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005f2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005f30:	4642      	mov	r2, r8
 8005f32:	464b      	mov	r3, r9
 8005f34:	1891      	adds	r1, r2, r2
 8005f36:	64b9      	str	r1, [r7, #72]	; 0x48
 8005f38:	415b      	adcs	r3, r3
 8005f3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f40:	4641      	mov	r1, r8
 8005f42:	eb12 0a01 	adds.w	sl, r2, r1
 8005f46:	4649      	mov	r1, r9
 8005f48:	eb43 0b01 	adc.w	fp, r3, r1
 8005f4c:	f04f 0200 	mov.w	r2, #0
 8005f50:	f04f 0300 	mov.w	r3, #0
 8005f54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f60:	4692      	mov	sl, r2
 8005f62:	469b      	mov	fp, r3
 8005f64:	4643      	mov	r3, r8
 8005f66:	eb1a 0303 	adds.w	r3, sl, r3
 8005f6a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f6e:	464b      	mov	r3, r9
 8005f70:	eb4b 0303 	adc.w	r3, fp, r3
 8005f74:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f84:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005f88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	18db      	adds	r3, r3, r3
 8005f90:	643b      	str	r3, [r7, #64]	; 0x40
 8005f92:	4613      	mov	r3, r2
 8005f94:	eb42 0303 	adc.w	r3, r2, r3
 8005f98:	647b      	str	r3, [r7, #68]	; 0x44
 8005f9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005f9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005fa2:	f7fa fe59 	bl	8000c58 <__aeabi_uldivmod>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	460b      	mov	r3, r1
 8005faa:	4611      	mov	r1, r2
 8005fac:	4b3b      	ldr	r3, [pc, #236]	; (800609c <UART_SetConfig+0x2d4>)
 8005fae:	fba3 2301 	umull	r2, r3, r3, r1
 8005fb2:	095b      	lsrs	r3, r3, #5
 8005fb4:	2264      	movs	r2, #100	; 0x64
 8005fb6:	fb02 f303 	mul.w	r3, r2, r3
 8005fba:	1acb      	subs	r3, r1, r3
 8005fbc:	00db      	lsls	r3, r3, #3
 8005fbe:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005fc2:	4b36      	ldr	r3, [pc, #216]	; (800609c <UART_SetConfig+0x2d4>)
 8005fc4:	fba3 2302 	umull	r2, r3, r3, r2
 8005fc8:	095b      	lsrs	r3, r3, #5
 8005fca:	005b      	lsls	r3, r3, #1
 8005fcc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fd0:	441c      	add	r4, r3
 8005fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005fdc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005fe0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005fe4:	4642      	mov	r2, r8
 8005fe6:	464b      	mov	r3, r9
 8005fe8:	1891      	adds	r1, r2, r2
 8005fea:	63b9      	str	r1, [r7, #56]	; 0x38
 8005fec:	415b      	adcs	r3, r3
 8005fee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ff0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005ff4:	4641      	mov	r1, r8
 8005ff6:	1851      	adds	r1, r2, r1
 8005ff8:	6339      	str	r1, [r7, #48]	; 0x30
 8005ffa:	4649      	mov	r1, r9
 8005ffc:	414b      	adcs	r3, r1
 8005ffe:	637b      	str	r3, [r7, #52]	; 0x34
 8006000:	f04f 0200 	mov.w	r2, #0
 8006004:	f04f 0300 	mov.w	r3, #0
 8006008:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800600c:	4659      	mov	r1, fp
 800600e:	00cb      	lsls	r3, r1, #3
 8006010:	4651      	mov	r1, sl
 8006012:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006016:	4651      	mov	r1, sl
 8006018:	00ca      	lsls	r2, r1, #3
 800601a:	4610      	mov	r0, r2
 800601c:	4619      	mov	r1, r3
 800601e:	4603      	mov	r3, r0
 8006020:	4642      	mov	r2, r8
 8006022:	189b      	adds	r3, r3, r2
 8006024:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006028:	464b      	mov	r3, r9
 800602a:	460a      	mov	r2, r1
 800602c:	eb42 0303 	adc.w	r3, r2, r3
 8006030:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006040:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006044:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006048:	460b      	mov	r3, r1
 800604a:	18db      	adds	r3, r3, r3
 800604c:	62bb      	str	r3, [r7, #40]	; 0x28
 800604e:	4613      	mov	r3, r2
 8006050:	eb42 0303 	adc.w	r3, r2, r3
 8006054:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006056:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800605a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800605e:	f7fa fdfb 	bl	8000c58 <__aeabi_uldivmod>
 8006062:	4602      	mov	r2, r0
 8006064:	460b      	mov	r3, r1
 8006066:	4b0d      	ldr	r3, [pc, #52]	; (800609c <UART_SetConfig+0x2d4>)
 8006068:	fba3 1302 	umull	r1, r3, r3, r2
 800606c:	095b      	lsrs	r3, r3, #5
 800606e:	2164      	movs	r1, #100	; 0x64
 8006070:	fb01 f303 	mul.w	r3, r1, r3
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	00db      	lsls	r3, r3, #3
 8006078:	3332      	adds	r3, #50	; 0x32
 800607a:	4a08      	ldr	r2, [pc, #32]	; (800609c <UART_SetConfig+0x2d4>)
 800607c:	fba2 2303 	umull	r2, r3, r2, r3
 8006080:	095b      	lsrs	r3, r3, #5
 8006082:	f003 0207 	and.w	r2, r3, #7
 8006086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4422      	add	r2, r4
 800608e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006090:	e105      	b.n	800629e <UART_SetConfig+0x4d6>
 8006092:	bf00      	nop
 8006094:	40011000 	.word	0x40011000
 8006098:	40011400 	.word	0x40011400
 800609c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80060a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060a4:	2200      	movs	r2, #0
 80060a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80060aa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80060ae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80060b2:	4642      	mov	r2, r8
 80060b4:	464b      	mov	r3, r9
 80060b6:	1891      	adds	r1, r2, r2
 80060b8:	6239      	str	r1, [r7, #32]
 80060ba:	415b      	adcs	r3, r3
 80060bc:	627b      	str	r3, [r7, #36]	; 0x24
 80060be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060c2:	4641      	mov	r1, r8
 80060c4:	1854      	adds	r4, r2, r1
 80060c6:	4649      	mov	r1, r9
 80060c8:	eb43 0501 	adc.w	r5, r3, r1
 80060cc:	f04f 0200 	mov.w	r2, #0
 80060d0:	f04f 0300 	mov.w	r3, #0
 80060d4:	00eb      	lsls	r3, r5, #3
 80060d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060da:	00e2      	lsls	r2, r4, #3
 80060dc:	4614      	mov	r4, r2
 80060de:	461d      	mov	r5, r3
 80060e0:	4643      	mov	r3, r8
 80060e2:	18e3      	adds	r3, r4, r3
 80060e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80060e8:	464b      	mov	r3, r9
 80060ea:	eb45 0303 	adc.w	r3, r5, r3
 80060ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80060f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80060fe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006102:	f04f 0200 	mov.w	r2, #0
 8006106:	f04f 0300 	mov.w	r3, #0
 800610a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800610e:	4629      	mov	r1, r5
 8006110:	008b      	lsls	r3, r1, #2
 8006112:	4621      	mov	r1, r4
 8006114:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006118:	4621      	mov	r1, r4
 800611a:	008a      	lsls	r2, r1, #2
 800611c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006120:	f7fa fd9a 	bl	8000c58 <__aeabi_uldivmod>
 8006124:	4602      	mov	r2, r0
 8006126:	460b      	mov	r3, r1
 8006128:	4b60      	ldr	r3, [pc, #384]	; (80062ac <UART_SetConfig+0x4e4>)
 800612a:	fba3 2302 	umull	r2, r3, r3, r2
 800612e:	095b      	lsrs	r3, r3, #5
 8006130:	011c      	lsls	r4, r3, #4
 8006132:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006136:	2200      	movs	r2, #0
 8006138:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800613c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006140:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006144:	4642      	mov	r2, r8
 8006146:	464b      	mov	r3, r9
 8006148:	1891      	adds	r1, r2, r2
 800614a:	61b9      	str	r1, [r7, #24]
 800614c:	415b      	adcs	r3, r3
 800614e:	61fb      	str	r3, [r7, #28]
 8006150:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006154:	4641      	mov	r1, r8
 8006156:	1851      	adds	r1, r2, r1
 8006158:	6139      	str	r1, [r7, #16]
 800615a:	4649      	mov	r1, r9
 800615c:	414b      	adcs	r3, r1
 800615e:	617b      	str	r3, [r7, #20]
 8006160:	f04f 0200 	mov.w	r2, #0
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800616c:	4659      	mov	r1, fp
 800616e:	00cb      	lsls	r3, r1, #3
 8006170:	4651      	mov	r1, sl
 8006172:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006176:	4651      	mov	r1, sl
 8006178:	00ca      	lsls	r2, r1, #3
 800617a:	4610      	mov	r0, r2
 800617c:	4619      	mov	r1, r3
 800617e:	4603      	mov	r3, r0
 8006180:	4642      	mov	r2, r8
 8006182:	189b      	adds	r3, r3, r2
 8006184:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006188:	464b      	mov	r3, r9
 800618a:	460a      	mov	r2, r1
 800618c:	eb42 0303 	adc.w	r3, r2, r3
 8006190:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	67bb      	str	r3, [r7, #120]	; 0x78
 800619e:	67fa      	str	r2, [r7, #124]	; 0x7c
 80061a0:	f04f 0200 	mov.w	r2, #0
 80061a4:	f04f 0300 	mov.w	r3, #0
 80061a8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80061ac:	4649      	mov	r1, r9
 80061ae:	008b      	lsls	r3, r1, #2
 80061b0:	4641      	mov	r1, r8
 80061b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061b6:	4641      	mov	r1, r8
 80061b8:	008a      	lsls	r2, r1, #2
 80061ba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80061be:	f7fa fd4b 	bl	8000c58 <__aeabi_uldivmod>
 80061c2:	4602      	mov	r2, r0
 80061c4:	460b      	mov	r3, r1
 80061c6:	4b39      	ldr	r3, [pc, #228]	; (80062ac <UART_SetConfig+0x4e4>)
 80061c8:	fba3 1302 	umull	r1, r3, r3, r2
 80061cc:	095b      	lsrs	r3, r3, #5
 80061ce:	2164      	movs	r1, #100	; 0x64
 80061d0:	fb01 f303 	mul.w	r3, r1, r3
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	011b      	lsls	r3, r3, #4
 80061d8:	3332      	adds	r3, #50	; 0x32
 80061da:	4a34      	ldr	r2, [pc, #208]	; (80062ac <UART_SetConfig+0x4e4>)
 80061dc:	fba2 2303 	umull	r2, r3, r2, r3
 80061e0:	095b      	lsrs	r3, r3, #5
 80061e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061e6:	441c      	add	r4, r3
 80061e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ec:	2200      	movs	r2, #0
 80061ee:	673b      	str	r3, [r7, #112]	; 0x70
 80061f0:	677a      	str	r2, [r7, #116]	; 0x74
 80061f2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80061f6:	4642      	mov	r2, r8
 80061f8:	464b      	mov	r3, r9
 80061fa:	1891      	adds	r1, r2, r2
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	415b      	adcs	r3, r3
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006206:	4641      	mov	r1, r8
 8006208:	1851      	adds	r1, r2, r1
 800620a:	6039      	str	r1, [r7, #0]
 800620c:	4649      	mov	r1, r9
 800620e:	414b      	adcs	r3, r1
 8006210:	607b      	str	r3, [r7, #4]
 8006212:	f04f 0200 	mov.w	r2, #0
 8006216:	f04f 0300 	mov.w	r3, #0
 800621a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800621e:	4659      	mov	r1, fp
 8006220:	00cb      	lsls	r3, r1, #3
 8006222:	4651      	mov	r1, sl
 8006224:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006228:	4651      	mov	r1, sl
 800622a:	00ca      	lsls	r2, r1, #3
 800622c:	4610      	mov	r0, r2
 800622e:	4619      	mov	r1, r3
 8006230:	4603      	mov	r3, r0
 8006232:	4642      	mov	r2, r8
 8006234:	189b      	adds	r3, r3, r2
 8006236:	66bb      	str	r3, [r7, #104]	; 0x68
 8006238:	464b      	mov	r3, r9
 800623a:	460a      	mov	r2, r1
 800623c:	eb42 0303 	adc.w	r3, r2, r3
 8006240:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	663b      	str	r3, [r7, #96]	; 0x60
 800624c:	667a      	str	r2, [r7, #100]	; 0x64
 800624e:	f04f 0200 	mov.w	r2, #0
 8006252:	f04f 0300 	mov.w	r3, #0
 8006256:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800625a:	4649      	mov	r1, r9
 800625c:	008b      	lsls	r3, r1, #2
 800625e:	4641      	mov	r1, r8
 8006260:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006264:	4641      	mov	r1, r8
 8006266:	008a      	lsls	r2, r1, #2
 8006268:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800626c:	f7fa fcf4 	bl	8000c58 <__aeabi_uldivmod>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	4b0d      	ldr	r3, [pc, #52]	; (80062ac <UART_SetConfig+0x4e4>)
 8006276:	fba3 1302 	umull	r1, r3, r3, r2
 800627a:	095b      	lsrs	r3, r3, #5
 800627c:	2164      	movs	r1, #100	; 0x64
 800627e:	fb01 f303 	mul.w	r3, r1, r3
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	011b      	lsls	r3, r3, #4
 8006286:	3332      	adds	r3, #50	; 0x32
 8006288:	4a08      	ldr	r2, [pc, #32]	; (80062ac <UART_SetConfig+0x4e4>)
 800628a:	fba2 2303 	umull	r2, r3, r2, r3
 800628e:	095b      	lsrs	r3, r3, #5
 8006290:	f003 020f 	and.w	r2, r3, #15
 8006294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4422      	add	r2, r4
 800629c:	609a      	str	r2, [r3, #8]
}
 800629e:	bf00      	nop
 80062a0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80062a4:	46bd      	mov	sp, r7
 80062a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80062aa:	bf00      	nop
 80062ac:	51eb851f 	.word	0x51eb851f

080062b0 <__errno>:
 80062b0:	4b01      	ldr	r3, [pc, #4]	; (80062b8 <__errno+0x8>)
 80062b2:	6818      	ldr	r0, [r3, #0]
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	2000000c 	.word	0x2000000c

080062bc <__libc_init_array>:
 80062bc:	b570      	push	{r4, r5, r6, lr}
 80062be:	4d0d      	ldr	r5, [pc, #52]	; (80062f4 <__libc_init_array+0x38>)
 80062c0:	4c0d      	ldr	r4, [pc, #52]	; (80062f8 <__libc_init_array+0x3c>)
 80062c2:	1b64      	subs	r4, r4, r5
 80062c4:	10a4      	asrs	r4, r4, #2
 80062c6:	2600      	movs	r6, #0
 80062c8:	42a6      	cmp	r6, r4
 80062ca:	d109      	bne.n	80062e0 <__libc_init_array+0x24>
 80062cc:	4d0b      	ldr	r5, [pc, #44]	; (80062fc <__libc_init_array+0x40>)
 80062ce:	4c0c      	ldr	r4, [pc, #48]	; (8006300 <__libc_init_array+0x44>)
 80062d0:	f002 ff02 	bl	80090d8 <_init>
 80062d4:	1b64      	subs	r4, r4, r5
 80062d6:	10a4      	asrs	r4, r4, #2
 80062d8:	2600      	movs	r6, #0
 80062da:	42a6      	cmp	r6, r4
 80062dc:	d105      	bne.n	80062ea <__libc_init_array+0x2e>
 80062de:	bd70      	pop	{r4, r5, r6, pc}
 80062e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80062e4:	4798      	blx	r3
 80062e6:	3601      	adds	r6, #1
 80062e8:	e7ee      	b.n	80062c8 <__libc_init_array+0xc>
 80062ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80062ee:	4798      	blx	r3
 80062f0:	3601      	adds	r6, #1
 80062f2:	e7f2      	b.n	80062da <__libc_init_array+0x1e>
 80062f4:	0800955c 	.word	0x0800955c
 80062f8:	0800955c 	.word	0x0800955c
 80062fc:	0800955c 	.word	0x0800955c
 8006300:	08009560 	.word	0x08009560

08006304 <malloc>:
 8006304:	4b02      	ldr	r3, [pc, #8]	; (8006310 <malloc+0xc>)
 8006306:	4601      	mov	r1, r0
 8006308:	6818      	ldr	r0, [r3, #0]
 800630a:	f000 b877 	b.w	80063fc <_malloc_r>
 800630e:	bf00      	nop
 8006310:	2000000c 	.word	0x2000000c

08006314 <memset>:
 8006314:	4402      	add	r2, r0
 8006316:	4603      	mov	r3, r0
 8006318:	4293      	cmp	r3, r2
 800631a:	d100      	bne.n	800631e <memset+0xa>
 800631c:	4770      	bx	lr
 800631e:	f803 1b01 	strb.w	r1, [r3], #1
 8006322:	e7f9      	b.n	8006318 <memset+0x4>

08006324 <_free_r>:
 8006324:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006326:	2900      	cmp	r1, #0
 8006328:	d044      	beq.n	80063b4 <_free_r+0x90>
 800632a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800632e:	9001      	str	r0, [sp, #4]
 8006330:	2b00      	cmp	r3, #0
 8006332:	f1a1 0404 	sub.w	r4, r1, #4
 8006336:	bfb8      	it	lt
 8006338:	18e4      	addlt	r4, r4, r3
 800633a:	f001 fbf9 	bl	8007b30 <__malloc_lock>
 800633e:	4a1e      	ldr	r2, [pc, #120]	; (80063b8 <_free_r+0x94>)
 8006340:	9801      	ldr	r0, [sp, #4]
 8006342:	6813      	ldr	r3, [r2, #0]
 8006344:	b933      	cbnz	r3, 8006354 <_free_r+0x30>
 8006346:	6063      	str	r3, [r4, #4]
 8006348:	6014      	str	r4, [r2, #0]
 800634a:	b003      	add	sp, #12
 800634c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006350:	f001 bbf4 	b.w	8007b3c <__malloc_unlock>
 8006354:	42a3      	cmp	r3, r4
 8006356:	d908      	bls.n	800636a <_free_r+0x46>
 8006358:	6825      	ldr	r5, [r4, #0]
 800635a:	1961      	adds	r1, r4, r5
 800635c:	428b      	cmp	r3, r1
 800635e:	bf01      	itttt	eq
 8006360:	6819      	ldreq	r1, [r3, #0]
 8006362:	685b      	ldreq	r3, [r3, #4]
 8006364:	1949      	addeq	r1, r1, r5
 8006366:	6021      	streq	r1, [r4, #0]
 8006368:	e7ed      	b.n	8006346 <_free_r+0x22>
 800636a:	461a      	mov	r2, r3
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	b10b      	cbz	r3, 8006374 <_free_r+0x50>
 8006370:	42a3      	cmp	r3, r4
 8006372:	d9fa      	bls.n	800636a <_free_r+0x46>
 8006374:	6811      	ldr	r1, [r2, #0]
 8006376:	1855      	adds	r5, r2, r1
 8006378:	42a5      	cmp	r5, r4
 800637a:	d10b      	bne.n	8006394 <_free_r+0x70>
 800637c:	6824      	ldr	r4, [r4, #0]
 800637e:	4421      	add	r1, r4
 8006380:	1854      	adds	r4, r2, r1
 8006382:	42a3      	cmp	r3, r4
 8006384:	6011      	str	r1, [r2, #0]
 8006386:	d1e0      	bne.n	800634a <_free_r+0x26>
 8006388:	681c      	ldr	r4, [r3, #0]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	6053      	str	r3, [r2, #4]
 800638e:	4421      	add	r1, r4
 8006390:	6011      	str	r1, [r2, #0]
 8006392:	e7da      	b.n	800634a <_free_r+0x26>
 8006394:	d902      	bls.n	800639c <_free_r+0x78>
 8006396:	230c      	movs	r3, #12
 8006398:	6003      	str	r3, [r0, #0]
 800639a:	e7d6      	b.n	800634a <_free_r+0x26>
 800639c:	6825      	ldr	r5, [r4, #0]
 800639e:	1961      	adds	r1, r4, r5
 80063a0:	428b      	cmp	r3, r1
 80063a2:	bf04      	itt	eq
 80063a4:	6819      	ldreq	r1, [r3, #0]
 80063a6:	685b      	ldreq	r3, [r3, #4]
 80063a8:	6063      	str	r3, [r4, #4]
 80063aa:	bf04      	itt	eq
 80063ac:	1949      	addeq	r1, r1, r5
 80063ae:	6021      	streq	r1, [r4, #0]
 80063b0:	6054      	str	r4, [r2, #4]
 80063b2:	e7ca      	b.n	800634a <_free_r+0x26>
 80063b4:	b003      	add	sp, #12
 80063b6:	bd30      	pop	{r4, r5, pc}
 80063b8:	2000053c 	.word	0x2000053c

080063bc <sbrk_aligned>:
 80063bc:	b570      	push	{r4, r5, r6, lr}
 80063be:	4e0e      	ldr	r6, [pc, #56]	; (80063f8 <sbrk_aligned+0x3c>)
 80063c0:	460c      	mov	r4, r1
 80063c2:	6831      	ldr	r1, [r6, #0]
 80063c4:	4605      	mov	r5, r0
 80063c6:	b911      	cbnz	r1, 80063ce <sbrk_aligned+0x12>
 80063c8:	f000 fcf6 	bl	8006db8 <_sbrk_r>
 80063cc:	6030      	str	r0, [r6, #0]
 80063ce:	4621      	mov	r1, r4
 80063d0:	4628      	mov	r0, r5
 80063d2:	f000 fcf1 	bl	8006db8 <_sbrk_r>
 80063d6:	1c43      	adds	r3, r0, #1
 80063d8:	d00a      	beq.n	80063f0 <sbrk_aligned+0x34>
 80063da:	1cc4      	adds	r4, r0, #3
 80063dc:	f024 0403 	bic.w	r4, r4, #3
 80063e0:	42a0      	cmp	r0, r4
 80063e2:	d007      	beq.n	80063f4 <sbrk_aligned+0x38>
 80063e4:	1a21      	subs	r1, r4, r0
 80063e6:	4628      	mov	r0, r5
 80063e8:	f000 fce6 	bl	8006db8 <_sbrk_r>
 80063ec:	3001      	adds	r0, #1
 80063ee:	d101      	bne.n	80063f4 <sbrk_aligned+0x38>
 80063f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80063f4:	4620      	mov	r0, r4
 80063f6:	bd70      	pop	{r4, r5, r6, pc}
 80063f8:	20000540 	.word	0x20000540

080063fc <_malloc_r>:
 80063fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006400:	1ccd      	adds	r5, r1, #3
 8006402:	f025 0503 	bic.w	r5, r5, #3
 8006406:	3508      	adds	r5, #8
 8006408:	2d0c      	cmp	r5, #12
 800640a:	bf38      	it	cc
 800640c:	250c      	movcc	r5, #12
 800640e:	2d00      	cmp	r5, #0
 8006410:	4607      	mov	r7, r0
 8006412:	db01      	blt.n	8006418 <_malloc_r+0x1c>
 8006414:	42a9      	cmp	r1, r5
 8006416:	d905      	bls.n	8006424 <_malloc_r+0x28>
 8006418:	230c      	movs	r3, #12
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	2600      	movs	r6, #0
 800641e:	4630      	mov	r0, r6
 8006420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006424:	4e2e      	ldr	r6, [pc, #184]	; (80064e0 <_malloc_r+0xe4>)
 8006426:	f001 fb83 	bl	8007b30 <__malloc_lock>
 800642a:	6833      	ldr	r3, [r6, #0]
 800642c:	461c      	mov	r4, r3
 800642e:	bb34      	cbnz	r4, 800647e <_malloc_r+0x82>
 8006430:	4629      	mov	r1, r5
 8006432:	4638      	mov	r0, r7
 8006434:	f7ff ffc2 	bl	80063bc <sbrk_aligned>
 8006438:	1c43      	adds	r3, r0, #1
 800643a:	4604      	mov	r4, r0
 800643c:	d14d      	bne.n	80064da <_malloc_r+0xde>
 800643e:	6834      	ldr	r4, [r6, #0]
 8006440:	4626      	mov	r6, r4
 8006442:	2e00      	cmp	r6, #0
 8006444:	d140      	bne.n	80064c8 <_malloc_r+0xcc>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	4631      	mov	r1, r6
 800644a:	4638      	mov	r0, r7
 800644c:	eb04 0803 	add.w	r8, r4, r3
 8006450:	f000 fcb2 	bl	8006db8 <_sbrk_r>
 8006454:	4580      	cmp	r8, r0
 8006456:	d13a      	bne.n	80064ce <_malloc_r+0xd2>
 8006458:	6821      	ldr	r1, [r4, #0]
 800645a:	3503      	adds	r5, #3
 800645c:	1a6d      	subs	r5, r5, r1
 800645e:	f025 0503 	bic.w	r5, r5, #3
 8006462:	3508      	adds	r5, #8
 8006464:	2d0c      	cmp	r5, #12
 8006466:	bf38      	it	cc
 8006468:	250c      	movcc	r5, #12
 800646a:	4629      	mov	r1, r5
 800646c:	4638      	mov	r0, r7
 800646e:	f7ff ffa5 	bl	80063bc <sbrk_aligned>
 8006472:	3001      	adds	r0, #1
 8006474:	d02b      	beq.n	80064ce <_malloc_r+0xd2>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	442b      	add	r3, r5
 800647a:	6023      	str	r3, [r4, #0]
 800647c:	e00e      	b.n	800649c <_malloc_r+0xa0>
 800647e:	6822      	ldr	r2, [r4, #0]
 8006480:	1b52      	subs	r2, r2, r5
 8006482:	d41e      	bmi.n	80064c2 <_malloc_r+0xc6>
 8006484:	2a0b      	cmp	r2, #11
 8006486:	d916      	bls.n	80064b6 <_malloc_r+0xba>
 8006488:	1961      	adds	r1, r4, r5
 800648a:	42a3      	cmp	r3, r4
 800648c:	6025      	str	r5, [r4, #0]
 800648e:	bf18      	it	ne
 8006490:	6059      	strne	r1, [r3, #4]
 8006492:	6863      	ldr	r3, [r4, #4]
 8006494:	bf08      	it	eq
 8006496:	6031      	streq	r1, [r6, #0]
 8006498:	5162      	str	r2, [r4, r5]
 800649a:	604b      	str	r3, [r1, #4]
 800649c:	4638      	mov	r0, r7
 800649e:	f104 060b 	add.w	r6, r4, #11
 80064a2:	f001 fb4b 	bl	8007b3c <__malloc_unlock>
 80064a6:	f026 0607 	bic.w	r6, r6, #7
 80064aa:	1d23      	adds	r3, r4, #4
 80064ac:	1af2      	subs	r2, r6, r3
 80064ae:	d0b6      	beq.n	800641e <_malloc_r+0x22>
 80064b0:	1b9b      	subs	r3, r3, r6
 80064b2:	50a3      	str	r3, [r4, r2]
 80064b4:	e7b3      	b.n	800641e <_malloc_r+0x22>
 80064b6:	6862      	ldr	r2, [r4, #4]
 80064b8:	42a3      	cmp	r3, r4
 80064ba:	bf0c      	ite	eq
 80064bc:	6032      	streq	r2, [r6, #0]
 80064be:	605a      	strne	r2, [r3, #4]
 80064c0:	e7ec      	b.n	800649c <_malloc_r+0xa0>
 80064c2:	4623      	mov	r3, r4
 80064c4:	6864      	ldr	r4, [r4, #4]
 80064c6:	e7b2      	b.n	800642e <_malloc_r+0x32>
 80064c8:	4634      	mov	r4, r6
 80064ca:	6876      	ldr	r6, [r6, #4]
 80064cc:	e7b9      	b.n	8006442 <_malloc_r+0x46>
 80064ce:	230c      	movs	r3, #12
 80064d0:	603b      	str	r3, [r7, #0]
 80064d2:	4638      	mov	r0, r7
 80064d4:	f001 fb32 	bl	8007b3c <__malloc_unlock>
 80064d8:	e7a1      	b.n	800641e <_malloc_r+0x22>
 80064da:	6025      	str	r5, [r4, #0]
 80064dc:	e7de      	b.n	800649c <_malloc_r+0xa0>
 80064de:	bf00      	nop
 80064e0:	2000053c 	.word	0x2000053c

080064e4 <__cvt>:
 80064e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064e8:	ec55 4b10 	vmov	r4, r5, d0
 80064ec:	2d00      	cmp	r5, #0
 80064ee:	460e      	mov	r6, r1
 80064f0:	4619      	mov	r1, r3
 80064f2:	462b      	mov	r3, r5
 80064f4:	bfbb      	ittet	lt
 80064f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80064fa:	461d      	movlt	r5, r3
 80064fc:	2300      	movge	r3, #0
 80064fe:	232d      	movlt	r3, #45	; 0x2d
 8006500:	700b      	strb	r3, [r1, #0]
 8006502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006504:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006508:	4691      	mov	r9, r2
 800650a:	f023 0820 	bic.w	r8, r3, #32
 800650e:	bfbc      	itt	lt
 8006510:	4622      	movlt	r2, r4
 8006512:	4614      	movlt	r4, r2
 8006514:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006518:	d005      	beq.n	8006526 <__cvt+0x42>
 800651a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800651e:	d100      	bne.n	8006522 <__cvt+0x3e>
 8006520:	3601      	adds	r6, #1
 8006522:	2102      	movs	r1, #2
 8006524:	e000      	b.n	8006528 <__cvt+0x44>
 8006526:	2103      	movs	r1, #3
 8006528:	ab03      	add	r3, sp, #12
 800652a:	9301      	str	r3, [sp, #4]
 800652c:	ab02      	add	r3, sp, #8
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	ec45 4b10 	vmov	d0, r4, r5
 8006534:	4653      	mov	r3, sl
 8006536:	4632      	mov	r2, r6
 8006538:	f000 fcfa 	bl	8006f30 <_dtoa_r>
 800653c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006540:	4607      	mov	r7, r0
 8006542:	d102      	bne.n	800654a <__cvt+0x66>
 8006544:	f019 0f01 	tst.w	r9, #1
 8006548:	d022      	beq.n	8006590 <__cvt+0xac>
 800654a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800654e:	eb07 0906 	add.w	r9, r7, r6
 8006552:	d110      	bne.n	8006576 <__cvt+0x92>
 8006554:	783b      	ldrb	r3, [r7, #0]
 8006556:	2b30      	cmp	r3, #48	; 0x30
 8006558:	d10a      	bne.n	8006570 <__cvt+0x8c>
 800655a:	2200      	movs	r2, #0
 800655c:	2300      	movs	r3, #0
 800655e:	4620      	mov	r0, r4
 8006560:	4629      	mov	r1, r5
 8006562:	f7fa fab9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006566:	b918      	cbnz	r0, 8006570 <__cvt+0x8c>
 8006568:	f1c6 0601 	rsb	r6, r6, #1
 800656c:	f8ca 6000 	str.w	r6, [sl]
 8006570:	f8da 3000 	ldr.w	r3, [sl]
 8006574:	4499      	add	r9, r3
 8006576:	2200      	movs	r2, #0
 8006578:	2300      	movs	r3, #0
 800657a:	4620      	mov	r0, r4
 800657c:	4629      	mov	r1, r5
 800657e:	f7fa faab 	bl	8000ad8 <__aeabi_dcmpeq>
 8006582:	b108      	cbz	r0, 8006588 <__cvt+0xa4>
 8006584:	f8cd 900c 	str.w	r9, [sp, #12]
 8006588:	2230      	movs	r2, #48	; 0x30
 800658a:	9b03      	ldr	r3, [sp, #12]
 800658c:	454b      	cmp	r3, r9
 800658e:	d307      	bcc.n	80065a0 <__cvt+0xbc>
 8006590:	9b03      	ldr	r3, [sp, #12]
 8006592:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006594:	1bdb      	subs	r3, r3, r7
 8006596:	4638      	mov	r0, r7
 8006598:	6013      	str	r3, [r2, #0]
 800659a:	b004      	add	sp, #16
 800659c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a0:	1c59      	adds	r1, r3, #1
 80065a2:	9103      	str	r1, [sp, #12]
 80065a4:	701a      	strb	r2, [r3, #0]
 80065a6:	e7f0      	b.n	800658a <__cvt+0xa6>

080065a8 <__exponent>:
 80065a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065aa:	4603      	mov	r3, r0
 80065ac:	2900      	cmp	r1, #0
 80065ae:	bfb8      	it	lt
 80065b0:	4249      	neglt	r1, r1
 80065b2:	f803 2b02 	strb.w	r2, [r3], #2
 80065b6:	bfb4      	ite	lt
 80065b8:	222d      	movlt	r2, #45	; 0x2d
 80065ba:	222b      	movge	r2, #43	; 0x2b
 80065bc:	2909      	cmp	r1, #9
 80065be:	7042      	strb	r2, [r0, #1]
 80065c0:	dd2a      	ble.n	8006618 <__exponent+0x70>
 80065c2:	f10d 0407 	add.w	r4, sp, #7
 80065c6:	46a4      	mov	ip, r4
 80065c8:	270a      	movs	r7, #10
 80065ca:	46a6      	mov	lr, r4
 80065cc:	460a      	mov	r2, r1
 80065ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80065d2:	fb07 1516 	mls	r5, r7, r6, r1
 80065d6:	3530      	adds	r5, #48	; 0x30
 80065d8:	2a63      	cmp	r2, #99	; 0x63
 80065da:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80065de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80065e2:	4631      	mov	r1, r6
 80065e4:	dcf1      	bgt.n	80065ca <__exponent+0x22>
 80065e6:	3130      	adds	r1, #48	; 0x30
 80065e8:	f1ae 0502 	sub.w	r5, lr, #2
 80065ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80065f0:	1c44      	adds	r4, r0, #1
 80065f2:	4629      	mov	r1, r5
 80065f4:	4561      	cmp	r1, ip
 80065f6:	d30a      	bcc.n	800660e <__exponent+0x66>
 80065f8:	f10d 0209 	add.w	r2, sp, #9
 80065fc:	eba2 020e 	sub.w	r2, r2, lr
 8006600:	4565      	cmp	r5, ip
 8006602:	bf88      	it	hi
 8006604:	2200      	movhi	r2, #0
 8006606:	4413      	add	r3, r2
 8006608:	1a18      	subs	r0, r3, r0
 800660a:	b003      	add	sp, #12
 800660c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800660e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006612:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006616:	e7ed      	b.n	80065f4 <__exponent+0x4c>
 8006618:	2330      	movs	r3, #48	; 0x30
 800661a:	3130      	adds	r1, #48	; 0x30
 800661c:	7083      	strb	r3, [r0, #2]
 800661e:	70c1      	strb	r1, [r0, #3]
 8006620:	1d03      	adds	r3, r0, #4
 8006622:	e7f1      	b.n	8006608 <__exponent+0x60>

08006624 <_printf_float>:
 8006624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006628:	ed2d 8b02 	vpush	{d8}
 800662c:	b08d      	sub	sp, #52	; 0x34
 800662e:	460c      	mov	r4, r1
 8006630:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006634:	4616      	mov	r6, r2
 8006636:	461f      	mov	r7, r3
 8006638:	4605      	mov	r5, r0
 800663a:	f001 fa67 	bl	8007b0c <_localeconv_r>
 800663e:	f8d0 a000 	ldr.w	sl, [r0]
 8006642:	4650      	mov	r0, sl
 8006644:	f7f9 fdcc 	bl	80001e0 <strlen>
 8006648:	2300      	movs	r3, #0
 800664a:	930a      	str	r3, [sp, #40]	; 0x28
 800664c:	6823      	ldr	r3, [r4, #0]
 800664e:	9305      	str	r3, [sp, #20]
 8006650:	f8d8 3000 	ldr.w	r3, [r8]
 8006654:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006658:	3307      	adds	r3, #7
 800665a:	f023 0307 	bic.w	r3, r3, #7
 800665e:	f103 0208 	add.w	r2, r3, #8
 8006662:	f8c8 2000 	str.w	r2, [r8]
 8006666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800666e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006672:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006676:	9307      	str	r3, [sp, #28]
 8006678:	f8cd 8018 	str.w	r8, [sp, #24]
 800667c:	ee08 0a10 	vmov	s16, r0
 8006680:	4b9f      	ldr	r3, [pc, #636]	; (8006900 <_printf_float+0x2dc>)
 8006682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006686:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800668a:	f7fa fa57 	bl	8000b3c <__aeabi_dcmpun>
 800668e:	bb88      	cbnz	r0, 80066f4 <_printf_float+0xd0>
 8006690:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006694:	4b9a      	ldr	r3, [pc, #616]	; (8006900 <_printf_float+0x2dc>)
 8006696:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800669a:	f7fa fa31 	bl	8000b00 <__aeabi_dcmple>
 800669e:	bb48      	cbnz	r0, 80066f4 <_printf_float+0xd0>
 80066a0:	2200      	movs	r2, #0
 80066a2:	2300      	movs	r3, #0
 80066a4:	4640      	mov	r0, r8
 80066a6:	4649      	mov	r1, r9
 80066a8:	f7fa fa20 	bl	8000aec <__aeabi_dcmplt>
 80066ac:	b110      	cbz	r0, 80066b4 <_printf_float+0x90>
 80066ae:	232d      	movs	r3, #45	; 0x2d
 80066b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066b4:	4b93      	ldr	r3, [pc, #588]	; (8006904 <_printf_float+0x2e0>)
 80066b6:	4894      	ldr	r0, [pc, #592]	; (8006908 <_printf_float+0x2e4>)
 80066b8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066bc:	bf94      	ite	ls
 80066be:	4698      	movls	r8, r3
 80066c0:	4680      	movhi	r8, r0
 80066c2:	2303      	movs	r3, #3
 80066c4:	6123      	str	r3, [r4, #16]
 80066c6:	9b05      	ldr	r3, [sp, #20]
 80066c8:	f023 0204 	bic.w	r2, r3, #4
 80066cc:	6022      	str	r2, [r4, #0]
 80066ce:	f04f 0900 	mov.w	r9, #0
 80066d2:	9700      	str	r7, [sp, #0]
 80066d4:	4633      	mov	r3, r6
 80066d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80066d8:	4621      	mov	r1, r4
 80066da:	4628      	mov	r0, r5
 80066dc:	f000 f9d8 	bl	8006a90 <_printf_common>
 80066e0:	3001      	adds	r0, #1
 80066e2:	f040 8090 	bne.w	8006806 <_printf_float+0x1e2>
 80066e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066ea:	b00d      	add	sp, #52	; 0x34
 80066ec:	ecbd 8b02 	vpop	{d8}
 80066f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066f4:	4642      	mov	r2, r8
 80066f6:	464b      	mov	r3, r9
 80066f8:	4640      	mov	r0, r8
 80066fa:	4649      	mov	r1, r9
 80066fc:	f7fa fa1e 	bl	8000b3c <__aeabi_dcmpun>
 8006700:	b140      	cbz	r0, 8006714 <_printf_float+0xf0>
 8006702:	464b      	mov	r3, r9
 8006704:	2b00      	cmp	r3, #0
 8006706:	bfbc      	itt	lt
 8006708:	232d      	movlt	r3, #45	; 0x2d
 800670a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800670e:	487f      	ldr	r0, [pc, #508]	; (800690c <_printf_float+0x2e8>)
 8006710:	4b7f      	ldr	r3, [pc, #508]	; (8006910 <_printf_float+0x2ec>)
 8006712:	e7d1      	b.n	80066b8 <_printf_float+0x94>
 8006714:	6863      	ldr	r3, [r4, #4]
 8006716:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800671a:	9206      	str	r2, [sp, #24]
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	d13f      	bne.n	80067a0 <_printf_float+0x17c>
 8006720:	2306      	movs	r3, #6
 8006722:	6063      	str	r3, [r4, #4]
 8006724:	9b05      	ldr	r3, [sp, #20]
 8006726:	6861      	ldr	r1, [r4, #4]
 8006728:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800672c:	2300      	movs	r3, #0
 800672e:	9303      	str	r3, [sp, #12]
 8006730:	ab0a      	add	r3, sp, #40	; 0x28
 8006732:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006736:	ab09      	add	r3, sp, #36	; 0x24
 8006738:	ec49 8b10 	vmov	d0, r8, r9
 800673c:	9300      	str	r3, [sp, #0]
 800673e:	6022      	str	r2, [r4, #0]
 8006740:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006744:	4628      	mov	r0, r5
 8006746:	f7ff fecd 	bl	80064e4 <__cvt>
 800674a:	9b06      	ldr	r3, [sp, #24]
 800674c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800674e:	2b47      	cmp	r3, #71	; 0x47
 8006750:	4680      	mov	r8, r0
 8006752:	d108      	bne.n	8006766 <_printf_float+0x142>
 8006754:	1cc8      	adds	r0, r1, #3
 8006756:	db02      	blt.n	800675e <_printf_float+0x13a>
 8006758:	6863      	ldr	r3, [r4, #4]
 800675a:	4299      	cmp	r1, r3
 800675c:	dd41      	ble.n	80067e2 <_printf_float+0x1be>
 800675e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006762:	fa5f fb8b 	uxtb.w	fp, fp
 8006766:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800676a:	d820      	bhi.n	80067ae <_printf_float+0x18a>
 800676c:	3901      	subs	r1, #1
 800676e:	465a      	mov	r2, fp
 8006770:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006774:	9109      	str	r1, [sp, #36]	; 0x24
 8006776:	f7ff ff17 	bl	80065a8 <__exponent>
 800677a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800677c:	1813      	adds	r3, r2, r0
 800677e:	2a01      	cmp	r2, #1
 8006780:	4681      	mov	r9, r0
 8006782:	6123      	str	r3, [r4, #16]
 8006784:	dc02      	bgt.n	800678c <_printf_float+0x168>
 8006786:	6822      	ldr	r2, [r4, #0]
 8006788:	07d2      	lsls	r2, r2, #31
 800678a:	d501      	bpl.n	8006790 <_printf_float+0x16c>
 800678c:	3301      	adds	r3, #1
 800678e:	6123      	str	r3, [r4, #16]
 8006790:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006794:	2b00      	cmp	r3, #0
 8006796:	d09c      	beq.n	80066d2 <_printf_float+0xae>
 8006798:	232d      	movs	r3, #45	; 0x2d
 800679a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800679e:	e798      	b.n	80066d2 <_printf_float+0xae>
 80067a0:	9a06      	ldr	r2, [sp, #24]
 80067a2:	2a47      	cmp	r2, #71	; 0x47
 80067a4:	d1be      	bne.n	8006724 <_printf_float+0x100>
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1bc      	bne.n	8006724 <_printf_float+0x100>
 80067aa:	2301      	movs	r3, #1
 80067ac:	e7b9      	b.n	8006722 <_printf_float+0xfe>
 80067ae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067b2:	d118      	bne.n	80067e6 <_printf_float+0x1c2>
 80067b4:	2900      	cmp	r1, #0
 80067b6:	6863      	ldr	r3, [r4, #4]
 80067b8:	dd0b      	ble.n	80067d2 <_printf_float+0x1ae>
 80067ba:	6121      	str	r1, [r4, #16]
 80067bc:	b913      	cbnz	r3, 80067c4 <_printf_float+0x1a0>
 80067be:	6822      	ldr	r2, [r4, #0]
 80067c0:	07d0      	lsls	r0, r2, #31
 80067c2:	d502      	bpl.n	80067ca <_printf_float+0x1a6>
 80067c4:	3301      	adds	r3, #1
 80067c6:	440b      	add	r3, r1
 80067c8:	6123      	str	r3, [r4, #16]
 80067ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80067cc:	f04f 0900 	mov.w	r9, #0
 80067d0:	e7de      	b.n	8006790 <_printf_float+0x16c>
 80067d2:	b913      	cbnz	r3, 80067da <_printf_float+0x1b6>
 80067d4:	6822      	ldr	r2, [r4, #0]
 80067d6:	07d2      	lsls	r2, r2, #31
 80067d8:	d501      	bpl.n	80067de <_printf_float+0x1ba>
 80067da:	3302      	adds	r3, #2
 80067dc:	e7f4      	b.n	80067c8 <_printf_float+0x1a4>
 80067de:	2301      	movs	r3, #1
 80067e0:	e7f2      	b.n	80067c8 <_printf_float+0x1a4>
 80067e2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e8:	4299      	cmp	r1, r3
 80067ea:	db05      	blt.n	80067f8 <_printf_float+0x1d4>
 80067ec:	6823      	ldr	r3, [r4, #0]
 80067ee:	6121      	str	r1, [r4, #16]
 80067f0:	07d8      	lsls	r0, r3, #31
 80067f2:	d5ea      	bpl.n	80067ca <_printf_float+0x1a6>
 80067f4:	1c4b      	adds	r3, r1, #1
 80067f6:	e7e7      	b.n	80067c8 <_printf_float+0x1a4>
 80067f8:	2900      	cmp	r1, #0
 80067fa:	bfd4      	ite	le
 80067fc:	f1c1 0202 	rsble	r2, r1, #2
 8006800:	2201      	movgt	r2, #1
 8006802:	4413      	add	r3, r2
 8006804:	e7e0      	b.n	80067c8 <_printf_float+0x1a4>
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	055a      	lsls	r2, r3, #21
 800680a:	d407      	bmi.n	800681c <_printf_float+0x1f8>
 800680c:	6923      	ldr	r3, [r4, #16]
 800680e:	4642      	mov	r2, r8
 8006810:	4631      	mov	r1, r6
 8006812:	4628      	mov	r0, r5
 8006814:	47b8      	blx	r7
 8006816:	3001      	adds	r0, #1
 8006818:	d12c      	bne.n	8006874 <_printf_float+0x250>
 800681a:	e764      	b.n	80066e6 <_printf_float+0xc2>
 800681c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006820:	f240 80e0 	bls.w	80069e4 <_printf_float+0x3c0>
 8006824:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006828:	2200      	movs	r2, #0
 800682a:	2300      	movs	r3, #0
 800682c:	f7fa f954 	bl	8000ad8 <__aeabi_dcmpeq>
 8006830:	2800      	cmp	r0, #0
 8006832:	d034      	beq.n	800689e <_printf_float+0x27a>
 8006834:	4a37      	ldr	r2, [pc, #220]	; (8006914 <_printf_float+0x2f0>)
 8006836:	2301      	movs	r3, #1
 8006838:	4631      	mov	r1, r6
 800683a:	4628      	mov	r0, r5
 800683c:	47b8      	blx	r7
 800683e:	3001      	adds	r0, #1
 8006840:	f43f af51 	beq.w	80066e6 <_printf_float+0xc2>
 8006844:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006848:	429a      	cmp	r2, r3
 800684a:	db02      	blt.n	8006852 <_printf_float+0x22e>
 800684c:	6823      	ldr	r3, [r4, #0]
 800684e:	07d8      	lsls	r0, r3, #31
 8006850:	d510      	bpl.n	8006874 <_printf_float+0x250>
 8006852:	ee18 3a10 	vmov	r3, s16
 8006856:	4652      	mov	r2, sl
 8006858:	4631      	mov	r1, r6
 800685a:	4628      	mov	r0, r5
 800685c:	47b8      	blx	r7
 800685e:	3001      	adds	r0, #1
 8006860:	f43f af41 	beq.w	80066e6 <_printf_float+0xc2>
 8006864:	f04f 0800 	mov.w	r8, #0
 8006868:	f104 091a 	add.w	r9, r4, #26
 800686c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800686e:	3b01      	subs	r3, #1
 8006870:	4543      	cmp	r3, r8
 8006872:	dc09      	bgt.n	8006888 <_printf_float+0x264>
 8006874:	6823      	ldr	r3, [r4, #0]
 8006876:	079b      	lsls	r3, r3, #30
 8006878:	f100 8105 	bmi.w	8006a86 <_printf_float+0x462>
 800687c:	68e0      	ldr	r0, [r4, #12]
 800687e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006880:	4298      	cmp	r0, r3
 8006882:	bfb8      	it	lt
 8006884:	4618      	movlt	r0, r3
 8006886:	e730      	b.n	80066ea <_printf_float+0xc6>
 8006888:	2301      	movs	r3, #1
 800688a:	464a      	mov	r2, r9
 800688c:	4631      	mov	r1, r6
 800688e:	4628      	mov	r0, r5
 8006890:	47b8      	blx	r7
 8006892:	3001      	adds	r0, #1
 8006894:	f43f af27 	beq.w	80066e6 <_printf_float+0xc2>
 8006898:	f108 0801 	add.w	r8, r8, #1
 800689c:	e7e6      	b.n	800686c <_printf_float+0x248>
 800689e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	dc39      	bgt.n	8006918 <_printf_float+0x2f4>
 80068a4:	4a1b      	ldr	r2, [pc, #108]	; (8006914 <_printf_float+0x2f0>)
 80068a6:	2301      	movs	r3, #1
 80068a8:	4631      	mov	r1, r6
 80068aa:	4628      	mov	r0, r5
 80068ac:	47b8      	blx	r7
 80068ae:	3001      	adds	r0, #1
 80068b0:	f43f af19 	beq.w	80066e6 <_printf_float+0xc2>
 80068b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068b8:	4313      	orrs	r3, r2
 80068ba:	d102      	bne.n	80068c2 <_printf_float+0x29e>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	07d9      	lsls	r1, r3, #31
 80068c0:	d5d8      	bpl.n	8006874 <_printf_float+0x250>
 80068c2:	ee18 3a10 	vmov	r3, s16
 80068c6:	4652      	mov	r2, sl
 80068c8:	4631      	mov	r1, r6
 80068ca:	4628      	mov	r0, r5
 80068cc:	47b8      	blx	r7
 80068ce:	3001      	adds	r0, #1
 80068d0:	f43f af09 	beq.w	80066e6 <_printf_float+0xc2>
 80068d4:	f04f 0900 	mov.w	r9, #0
 80068d8:	f104 0a1a 	add.w	sl, r4, #26
 80068dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068de:	425b      	negs	r3, r3
 80068e0:	454b      	cmp	r3, r9
 80068e2:	dc01      	bgt.n	80068e8 <_printf_float+0x2c4>
 80068e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e6:	e792      	b.n	800680e <_printf_float+0x1ea>
 80068e8:	2301      	movs	r3, #1
 80068ea:	4652      	mov	r2, sl
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f aef7 	beq.w	80066e6 <_printf_float+0xc2>
 80068f8:	f109 0901 	add.w	r9, r9, #1
 80068fc:	e7ee      	b.n	80068dc <_printf_float+0x2b8>
 80068fe:	bf00      	nop
 8006900:	7fefffff 	.word	0x7fefffff
 8006904:	08009180 	.word	0x08009180
 8006908:	08009184 	.word	0x08009184
 800690c:	0800918c 	.word	0x0800918c
 8006910:	08009188 	.word	0x08009188
 8006914:	08009190 	.word	0x08009190
 8006918:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800691a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800691c:	429a      	cmp	r2, r3
 800691e:	bfa8      	it	ge
 8006920:	461a      	movge	r2, r3
 8006922:	2a00      	cmp	r2, #0
 8006924:	4691      	mov	r9, r2
 8006926:	dc37      	bgt.n	8006998 <_printf_float+0x374>
 8006928:	f04f 0b00 	mov.w	fp, #0
 800692c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006930:	f104 021a 	add.w	r2, r4, #26
 8006934:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006936:	9305      	str	r3, [sp, #20]
 8006938:	eba3 0309 	sub.w	r3, r3, r9
 800693c:	455b      	cmp	r3, fp
 800693e:	dc33      	bgt.n	80069a8 <_printf_float+0x384>
 8006940:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006944:	429a      	cmp	r2, r3
 8006946:	db3b      	blt.n	80069c0 <_printf_float+0x39c>
 8006948:	6823      	ldr	r3, [r4, #0]
 800694a:	07da      	lsls	r2, r3, #31
 800694c:	d438      	bmi.n	80069c0 <_printf_float+0x39c>
 800694e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006950:	9a05      	ldr	r2, [sp, #20]
 8006952:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006954:	1a9a      	subs	r2, r3, r2
 8006956:	eba3 0901 	sub.w	r9, r3, r1
 800695a:	4591      	cmp	r9, r2
 800695c:	bfa8      	it	ge
 800695e:	4691      	movge	r9, r2
 8006960:	f1b9 0f00 	cmp.w	r9, #0
 8006964:	dc35      	bgt.n	80069d2 <_printf_float+0x3ae>
 8006966:	f04f 0800 	mov.w	r8, #0
 800696a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800696e:	f104 0a1a 	add.w	sl, r4, #26
 8006972:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006976:	1a9b      	subs	r3, r3, r2
 8006978:	eba3 0309 	sub.w	r3, r3, r9
 800697c:	4543      	cmp	r3, r8
 800697e:	f77f af79 	ble.w	8006874 <_printf_float+0x250>
 8006982:	2301      	movs	r3, #1
 8006984:	4652      	mov	r2, sl
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	f43f aeaa 	beq.w	80066e6 <_printf_float+0xc2>
 8006992:	f108 0801 	add.w	r8, r8, #1
 8006996:	e7ec      	b.n	8006972 <_printf_float+0x34e>
 8006998:	4613      	mov	r3, r2
 800699a:	4631      	mov	r1, r6
 800699c:	4642      	mov	r2, r8
 800699e:	4628      	mov	r0, r5
 80069a0:	47b8      	blx	r7
 80069a2:	3001      	adds	r0, #1
 80069a4:	d1c0      	bne.n	8006928 <_printf_float+0x304>
 80069a6:	e69e      	b.n	80066e6 <_printf_float+0xc2>
 80069a8:	2301      	movs	r3, #1
 80069aa:	4631      	mov	r1, r6
 80069ac:	4628      	mov	r0, r5
 80069ae:	9205      	str	r2, [sp, #20]
 80069b0:	47b8      	blx	r7
 80069b2:	3001      	adds	r0, #1
 80069b4:	f43f ae97 	beq.w	80066e6 <_printf_float+0xc2>
 80069b8:	9a05      	ldr	r2, [sp, #20]
 80069ba:	f10b 0b01 	add.w	fp, fp, #1
 80069be:	e7b9      	b.n	8006934 <_printf_float+0x310>
 80069c0:	ee18 3a10 	vmov	r3, s16
 80069c4:	4652      	mov	r2, sl
 80069c6:	4631      	mov	r1, r6
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	d1be      	bne.n	800694e <_printf_float+0x32a>
 80069d0:	e689      	b.n	80066e6 <_printf_float+0xc2>
 80069d2:	9a05      	ldr	r2, [sp, #20]
 80069d4:	464b      	mov	r3, r9
 80069d6:	4442      	add	r2, r8
 80069d8:	4631      	mov	r1, r6
 80069da:	4628      	mov	r0, r5
 80069dc:	47b8      	blx	r7
 80069de:	3001      	adds	r0, #1
 80069e0:	d1c1      	bne.n	8006966 <_printf_float+0x342>
 80069e2:	e680      	b.n	80066e6 <_printf_float+0xc2>
 80069e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069e6:	2a01      	cmp	r2, #1
 80069e8:	dc01      	bgt.n	80069ee <_printf_float+0x3ca>
 80069ea:	07db      	lsls	r3, r3, #31
 80069ec:	d538      	bpl.n	8006a60 <_printf_float+0x43c>
 80069ee:	2301      	movs	r3, #1
 80069f0:	4642      	mov	r2, r8
 80069f2:	4631      	mov	r1, r6
 80069f4:	4628      	mov	r0, r5
 80069f6:	47b8      	blx	r7
 80069f8:	3001      	adds	r0, #1
 80069fa:	f43f ae74 	beq.w	80066e6 <_printf_float+0xc2>
 80069fe:	ee18 3a10 	vmov	r3, s16
 8006a02:	4652      	mov	r2, sl
 8006a04:	4631      	mov	r1, r6
 8006a06:	4628      	mov	r0, r5
 8006a08:	47b8      	blx	r7
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	f43f ae6b 	beq.w	80066e6 <_printf_float+0xc2>
 8006a10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a14:	2200      	movs	r2, #0
 8006a16:	2300      	movs	r3, #0
 8006a18:	f7fa f85e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a1c:	b9d8      	cbnz	r0, 8006a56 <_printf_float+0x432>
 8006a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a20:	f108 0201 	add.w	r2, r8, #1
 8006a24:	3b01      	subs	r3, #1
 8006a26:	4631      	mov	r1, r6
 8006a28:	4628      	mov	r0, r5
 8006a2a:	47b8      	blx	r7
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d10e      	bne.n	8006a4e <_printf_float+0x42a>
 8006a30:	e659      	b.n	80066e6 <_printf_float+0xc2>
 8006a32:	2301      	movs	r3, #1
 8006a34:	4652      	mov	r2, sl
 8006a36:	4631      	mov	r1, r6
 8006a38:	4628      	mov	r0, r5
 8006a3a:	47b8      	blx	r7
 8006a3c:	3001      	adds	r0, #1
 8006a3e:	f43f ae52 	beq.w	80066e6 <_printf_float+0xc2>
 8006a42:	f108 0801 	add.w	r8, r8, #1
 8006a46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	4543      	cmp	r3, r8
 8006a4c:	dcf1      	bgt.n	8006a32 <_printf_float+0x40e>
 8006a4e:	464b      	mov	r3, r9
 8006a50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a54:	e6dc      	b.n	8006810 <_printf_float+0x1ec>
 8006a56:	f04f 0800 	mov.w	r8, #0
 8006a5a:	f104 0a1a 	add.w	sl, r4, #26
 8006a5e:	e7f2      	b.n	8006a46 <_printf_float+0x422>
 8006a60:	2301      	movs	r3, #1
 8006a62:	4642      	mov	r2, r8
 8006a64:	e7df      	b.n	8006a26 <_printf_float+0x402>
 8006a66:	2301      	movs	r3, #1
 8006a68:	464a      	mov	r2, r9
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	4628      	mov	r0, r5
 8006a6e:	47b8      	blx	r7
 8006a70:	3001      	adds	r0, #1
 8006a72:	f43f ae38 	beq.w	80066e6 <_printf_float+0xc2>
 8006a76:	f108 0801 	add.w	r8, r8, #1
 8006a7a:	68e3      	ldr	r3, [r4, #12]
 8006a7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a7e:	1a5b      	subs	r3, r3, r1
 8006a80:	4543      	cmp	r3, r8
 8006a82:	dcf0      	bgt.n	8006a66 <_printf_float+0x442>
 8006a84:	e6fa      	b.n	800687c <_printf_float+0x258>
 8006a86:	f04f 0800 	mov.w	r8, #0
 8006a8a:	f104 0919 	add.w	r9, r4, #25
 8006a8e:	e7f4      	b.n	8006a7a <_printf_float+0x456>

08006a90 <_printf_common>:
 8006a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a94:	4616      	mov	r6, r2
 8006a96:	4699      	mov	r9, r3
 8006a98:	688a      	ldr	r2, [r1, #8]
 8006a9a:	690b      	ldr	r3, [r1, #16]
 8006a9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	bfb8      	it	lt
 8006aa4:	4613      	movlt	r3, r2
 8006aa6:	6033      	str	r3, [r6, #0]
 8006aa8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006aac:	4607      	mov	r7, r0
 8006aae:	460c      	mov	r4, r1
 8006ab0:	b10a      	cbz	r2, 8006ab6 <_printf_common+0x26>
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	6033      	str	r3, [r6, #0]
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	0699      	lsls	r1, r3, #26
 8006aba:	bf42      	ittt	mi
 8006abc:	6833      	ldrmi	r3, [r6, #0]
 8006abe:	3302      	addmi	r3, #2
 8006ac0:	6033      	strmi	r3, [r6, #0]
 8006ac2:	6825      	ldr	r5, [r4, #0]
 8006ac4:	f015 0506 	ands.w	r5, r5, #6
 8006ac8:	d106      	bne.n	8006ad8 <_printf_common+0x48>
 8006aca:	f104 0a19 	add.w	sl, r4, #25
 8006ace:	68e3      	ldr	r3, [r4, #12]
 8006ad0:	6832      	ldr	r2, [r6, #0]
 8006ad2:	1a9b      	subs	r3, r3, r2
 8006ad4:	42ab      	cmp	r3, r5
 8006ad6:	dc26      	bgt.n	8006b26 <_printf_common+0x96>
 8006ad8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006adc:	1e13      	subs	r3, r2, #0
 8006ade:	6822      	ldr	r2, [r4, #0]
 8006ae0:	bf18      	it	ne
 8006ae2:	2301      	movne	r3, #1
 8006ae4:	0692      	lsls	r2, r2, #26
 8006ae6:	d42b      	bmi.n	8006b40 <_printf_common+0xb0>
 8006ae8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006aec:	4649      	mov	r1, r9
 8006aee:	4638      	mov	r0, r7
 8006af0:	47c0      	blx	r8
 8006af2:	3001      	adds	r0, #1
 8006af4:	d01e      	beq.n	8006b34 <_printf_common+0xa4>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	68e5      	ldr	r5, [r4, #12]
 8006afa:	6832      	ldr	r2, [r6, #0]
 8006afc:	f003 0306 	and.w	r3, r3, #6
 8006b00:	2b04      	cmp	r3, #4
 8006b02:	bf08      	it	eq
 8006b04:	1aad      	subeq	r5, r5, r2
 8006b06:	68a3      	ldr	r3, [r4, #8]
 8006b08:	6922      	ldr	r2, [r4, #16]
 8006b0a:	bf0c      	ite	eq
 8006b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b10:	2500      	movne	r5, #0
 8006b12:	4293      	cmp	r3, r2
 8006b14:	bfc4      	itt	gt
 8006b16:	1a9b      	subgt	r3, r3, r2
 8006b18:	18ed      	addgt	r5, r5, r3
 8006b1a:	2600      	movs	r6, #0
 8006b1c:	341a      	adds	r4, #26
 8006b1e:	42b5      	cmp	r5, r6
 8006b20:	d11a      	bne.n	8006b58 <_printf_common+0xc8>
 8006b22:	2000      	movs	r0, #0
 8006b24:	e008      	b.n	8006b38 <_printf_common+0xa8>
 8006b26:	2301      	movs	r3, #1
 8006b28:	4652      	mov	r2, sl
 8006b2a:	4649      	mov	r1, r9
 8006b2c:	4638      	mov	r0, r7
 8006b2e:	47c0      	blx	r8
 8006b30:	3001      	adds	r0, #1
 8006b32:	d103      	bne.n	8006b3c <_printf_common+0xac>
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b3c:	3501      	adds	r5, #1
 8006b3e:	e7c6      	b.n	8006ace <_printf_common+0x3e>
 8006b40:	18e1      	adds	r1, r4, r3
 8006b42:	1c5a      	adds	r2, r3, #1
 8006b44:	2030      	movs	r0, #48	; 0x30
 8006b46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b4a:	4422      	add	r2, r4
 8006b4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b54:	3302      	adds	r3, #2
 8006b56:	e7c7      	b.n	8006ae8 <_printf_common+0x58>
 8006b58:	2301      	movs	r3, #1
 8006b5a:	4622      	mov	r2, r4
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	4638      	mov	r0, r7
 8006b60:	47c0      	blx	r8
 8006b62:	3001      	adds	r0, #1
 8006b64:	d0e6      	beq.n	8006b34 <_printf_common+0xa4>
 8006b66:	3601      	adds	r6, #1
 8006b68:	e7d9      	b.n	8006b1e <_printf_common+0x8e>
	...

08006b6c <_printf_i>:
 8006b6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	7e0f      	ldrb	r7, [r1, #24]
 8006b72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b74:	2f78      	cmp	r7, #120	; 0x78
 8006b76:	4691      	mov	r9, r2
 8006b78:	4680      	mov	r8, r0
 8006b7a:	460c      	mov	r4, r1
 8006b7c:	469a      	mov	sl, r3
 8006b7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b82:	d807      	bhi.n	8006b94 <_printf_i+0x28>
 8006b84:	2f62      	cmp	r7, #98	; 0x62
 8006b86:	d80a      	bhi.n	8006b9e <_printf_i+0x32>
 8006b88:	2f00      	cmp	r7, #0
 8006b8a:	f000 80d8 	beq.w	8006d3e <_printf_i+0x1d2>
 8006b8e:	2f58      	cmp	r7, #88	; 0x58
 8006b90:	f000 80a3 	beq.w	8006cda <_printf_i+0x16e>
 8006b94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b9c:	e03a      	b.n	8006c14 <_printf_i+0xa8>
 8006b9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ba2:	2b15      	cmp	r3, #21
 8006ba4:	d8f6      	bhi.n	8006b94 <_printf_i+0x28>
 8006ba6:	a101      	add	r1, pc, #4	; (adr r1, 8006bac <_printf_i+0x40>)
 8006ba8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bac:	08006c05 	.word	0x08006c05
 8006bb0:	08006c19 	.word	0x08006c19
 8006bb4:	08006b95 	.word	0x08006b95
 8006bb8:	08006b95 	.word	0x08006b95
 8006bbc:	08006b95 	.word	0x08006b95
 8006bc0:	08006b95 	.word	0x08006b95
 8006bc4:	08006c19 	.word	0x08006c19
 8006bc8:	08006b95 	.word	0x08006b95
 8006bcc:	08006b95 	.word	0x08006b95
 8006bd0:	08006b95 	.word	0x08006b95
 8006bd4:	08006b95 	.word	0x08006b95
 8006bd8:	08006d25 	.word	0x08006d25
 8006bdc:	08006c49 	.word	0x08006c49
 8006be0:	08006d07 	.word	0x08006d07
 8006be4:	08006b95 	.word	0x08006b95
 8006be8:	08006b95 	.word	0x08006b95
 8006bec:	08006d47 	.word	0x08006d47
 8006bf0:	08006b95 	.word	0x08006b95
 8006bf4:	08006c49 	.word	0x08006c49
 8006bf8:	08006b95 	.word	0x08006b95
 8006bfc:	08006b95 	.word	0x08006b95
 8006c00:	08006d0f 	.word	0x08006d0f
 8006c04:	682b      	ldr	r3, [r5, #0]
 8006c06:	1d1a      	adds	r2, r3, #4
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	602a      	str	r2, [r5, #0]
 8006c0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c14:	2301      	movs	r3, #1
 8006c16:	e0a3      	b.n	8006d60 <_printf_i+0x1f4>
 8006c18:	6820      	ldr	r0, [r4, #0]
 8006c1a:	6829      	ldr	r1, [r5, #0]
 8006c1c:	0606      	lsls	r6, r0, #24
 8006c1e:	f101 0304 	add.w	r3, r1, #4
 8006c22:	d50a      	bpl.n	8006c3a <_printf_i+0xce>
 8006c24:	680e      	ldr	r6, [r1, #0]
 8006c26:	602b      	str	r3, [r5, #0]
 8006c28:	2e00      	cmp	r6, #0
 8006c2a:	da03      	bge.n	8006c34 <_printf_i+0xc8>
 8006c2c:	232d      	movs	r3, #45	; 0x2d
 8006c2e:	4276      	negs	r6, r6
 8006c30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c34:	485e      	ldr	r0, [pc, #376]	; (8006db0 <_printf_i+0x244>)
 8006c36:	230a      	movs	r3, #10
 8006c38:	e019      	b.n	8006c6e <_printf_i+0x102>
 8006c3a:	680e      	ldr	r6, [r1, #0]
 8006c3c:	602b      	str	r3, [r5, #0]
 8006c3e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c42:	bf18      	it	ne
 8006c44:	b236      	sxthne	r6, r6
 8006c46:	e7ef      	b.n	8006c28 <_printf_i+0xbc>
 8006c48:	682b      	ldr	r3, [r5, #0]
 8006c4a:	6820      	ldr	r0, [r4, #0]
 8006c4c:	1d19      	adds	r1, r3, #4
 8006c4e:	6029      	str	r1, [r5, #0]
 8006c50:	0601      	lsls	r1, r0, #24
 8006c52:	d501      	bpl.n	8006c58 <_printf_i+0xec>
 8006c54:	681e      	ldr	r6, [r3, #0]
 8006c56:	e002      	b.n	8006c5e <_printf_i+0xf2>
 8006c58:	0646      	lsls	r6, r0, #25
 8006c5a:	d5fb      	bpl.n	8006c54 <_printf_i+0xe8>
 8006c5c:	881e      	ldrh	r6, [r3, #0]
 8006c5e:	4854      	ldr	r0, [pc, #336]	; (8006db0 <_printf_i+0x244>)
 8006c60:	2f6f      	cmp	r7, #111	; 0x6f
 8006c62:	bf0c      	ite	eq
 8006c64:	2308      	moveq	r3, #8
 8006c66:	230a      	movne	r3, #10
 8006c68:	2100      	movs	r1, #0
 8006c6a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c6e:	6865      	ldr	r5, [r4, #4]
 8006c70:	60a5      	str	r5, [r4, #8]
 8006c72:	2d00      	cmp	r5, #0
 8006c74:	bfa2      	ittt	ge
 8006c76:	6821      	ldrge	r1, [r4, #0]
 8006c78:	f021 0104 	bicge.w	r1, r1, #4
 8006c7c:	6021      	strge	r1, [r4, #0]
 8006c7e:	b90e      	cbnz	r6, 8006c84 <_printf_i+0x118>
 8006c80:	2d00      	cmp	r5, #0
 8006c82:	d04d      	beq.n	8006d20 <_printf_i+0x1b4>
 8006c84:	4615      	mov	r5, r2
 8006c86:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c8a:	fb03 6711 	mls	r7, r3, r1, r6
 8006c8e:	5dc7      	ldrb	r7, [r0, r7]
 8006c90:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c94:	4637      	mov	r7, r6
 8006c96:	42bb      	cmp	r3, r7
 8006c98:	460e      	mov	r6, r1
 8006c9a:	d9f4      	bls.n	8006c86 <_printf_i+0x11a>
 8006c9c:	2b08      	cmp	r3, #8
 8006c9e:	d10b      	bne.n	8006cb8 <_printf_i+0x14c>
 8006ca0:	6823      	ldr	r3, [r4, #0]
 8006ca2:	07de      	lsls	r6, r3, #31
 8006ca4:	d508      	bpl.n	8006cb8 <_printf_i+0x14c>
 8006ca6:	6923      	ldr	r3, [r4, #16]
 8006ca8:	6861      	ldr	r1, [r4, #4]
 8006caa:	4299      	cmp	r1, r3
 8006cac:	bfde      	ittt	le
 8006cae:	2330      	movle	r3, #48	; 0x30
 8006cb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cb4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006cb8:	1b52      	subs	r2, r2, r5
 8006cba:	6122      	str	r2, [r4, #16]
 8006cbc:	f8cd a000 	str.w	sl, [sp]
 8006cc0:	464b      	mov	r3, r9
 8006cc2:	aa03      	add	r2, sp, #12
 8006cc4:	4621      	mov	r1, r4
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	f7ff fee2 	bl	8006a90 <_printf_common>
 8006ccc:	3001      	adds	r0, #1
 8006cce:	d14c      	bne.n	8006d6a <_printf_i+0x1fe>
 8006cd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cd4:	b004      	add	sp, #16
 8006cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cda:	4835      	ldr	r0, [pc, #212]	; (8006db0 <_printf_i+0x244>)
 8006cdc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006ce0:	6829      	ldr	r1, [r5, #0]
 8006ce2:	6823      	ldr	r3, [r4, #0]
 8006ce4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006ce8:	6029      	str	r1, [r5, #0]
 8006cea:	061d      	lsls	r5, r3, #24
 8006cec:	d514      	bpl.n	8006d18 <_printf_i+0x1ac>
 8006cee:	07df      	lsls	r7, r3, #31
 8006cf0:	bf44      	itt	mi
 8006cf2:	f043 0320 	orrmi.w	r3, r3, #32
 8006cf6:	6023      	strmi	r3, [r4, #0]
 8006cf8:	b91e      	cbnz	r6, 8006d02 <_printf_i+0x196>
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	f023 0320 	bic.w	r3, r3, #32
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	2310      	movs	r3, #16
 8006d04:	e7b0      	b.n	8006c68 <_printf_i+0xfc>
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	f043 0320 	orr.w	r3, r3, #32
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	2378      	movs	r3, #120	; 0x78
 8006d10:	4828      	ldr	r0, [pc, #160]	; (8006db4 <_printf_i+0x248>)
 8006d12:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d16:	e7e3      	b.n	8006ce0 <_printf_i+0x174>
 8006d18:	0659      	lsls	r1, r3, #25
 8006d1a:	bf48      	it	mi
 8006d1c:	b2b6      	uxthmi	r6, r6
 8006d1e:	e7e6      	b.n	8006cee <_printf_i+0x182>
 8006d20:	4615      	mov	r5, r2
 8006d22:	e7bb      	b.n	8006c9c <_printf_i+0x130>
 8006d24:	682b      	ldr	r3, [r5, #0]
 8006d26:	6826      	ldr	r6, [r4, #0]
 8006d28:	6961      	ldr	r1, [r4, #20]
 8006d2a:	1d18      	adds	r0, r3, #4
 8006d2c:	6028      	str	r0, [r5, #0]
 8006d2e:	0635      	lsls	r5, r6, #24
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	d501      	bpl.n	8006d38 <_printf_i+0x1cc>
 8006d34:	6019      	str	r1, [r3, #0]
 8006d36:	e002      	b.n	8006d3e <_printf_i+0x1d2>
 8006d38:	0670      	lsls	r0, r6, #25
 8006d3a:	d5fb      	bpl.n	8006d34 <_printf_i+0x1c8>
 8006d3c:	8019      	strh	r1, [r3, #0]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	6123      	str	r3, [r4, #16]
 8006d42:	4615      	mov	r5, r2
 8006d44:	e7ba      	b.n	8006cbc <_printf_i+0x150>
 8006d46:	682b      	ldr	r3, [r5, #0]
 8006d48:	1d1a      	adds	r2, r3, #4
 8006d4a:	602a      	str	r2, [r5, #0]
 8006d4c:	681d      	ldr	r5, [r3, #0]
 8006d4e:	6862      	ldr	r2, [r4, #4]
 8006d50:	2100      	movs	r1, #0
 8006d52:	4628      	mov	r0, r5
 8006d54:	f7f9 fa4c 	bl	80001f0 <memchr>
 8006d58:	b108      	cbz	r0, 8006d5e <_printf_i+0x1f2>
 8006d5a:	1b40      	subs	r0, r0, r5
 8006d5c:	6060      	str	r0, [r4, #4]
 8006d5e:	6863      	ldr	r3, [r4, #4]
 8006d60:	6123      	str	r3, [r4, #16]
 8006d62:	2300      	movs	r3, #0
 8006d64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d68:	e7a8      	b.n	8006cbc <_printf_i+0x150>
 8006d6a:	6923      	ldr	r3, [r4, #16]
 8006d6c:	462a      	mov	r2, r5
 8006d6e:	4649      	mov	r1, r9
 8006d70:	4640      	mov	r0, r8
 8006d72:	47d0      	blx	sl
 8006d74:	3001      	adds	r0, #1
 8006d76:	d0ab      	beq.n	8006cd0 <_printf_i+0x164>
 8006d78:	6823      	ldr	r3, [r4, #0]
 8006d7a:	079b      	lsls	r3, r3, #30
 8006d7c:	d413      	bmi.n	8006da6 <_printf_i+0x23a>
 8006d7e:	68e0      	ldr	r0, [r4, #12]
 8006d80:	9b03      	ldr	r3, [sp, #12]
 8006d82:	4298      	cmp	r0, r3
 8006d84:	bfb8      	it	lt
 8006d86:	4618      	movlt	r0, r3
 8006d88:	e7a4      	b.n	8006cd4 <_printf_i+0x168>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	4632      	mov	r2, r6
 8006d8e:	4649      	mov	r1, r9
 8006d90:	4640      	mov	r0, r8
 8006d92:	47d0      	blx	sl
 8006d94:	3001      	adds	r0, #1
 8006d96:	d09b      	beq.n	8006cd0 <_printf_i+0x164>
 8006d98:	3501      	adds	r5, #1
 8006d9a:	68e3      	ldr	r3, [r4, #12]
 8006d9c:	9903      	ldr	r1, [sp, #12]
 8006d9e:	1a5b      	subs	r3, r3, r1
 8006da0:	42ab      	cmp	r3, r5
 8006da2:	dcf2      	bgt.n	8006d8a <_printf_i+0x21e>
 8006da4:	e7eb      	b.n	8006d7e <_printf_i+0x212>
 8006da6:	2500      	movs	r5, #0
 8006da8:	f104 0619 	add.w	r6, r4, #25
 8006dac:	e7f5      	b.n	8006d9a <_printf_i+0x22e>
 8006dae:	bf00      	nop
 8006db0:	08009192 	.word	0x08009192
 8006db4:	080091a3 	.word	0x080091a3

08006db8 <_sbrk_r>:
 8006db8:	b538      	push	{r3, r4, r5, lr}
 8006dba:	4d06      	ldr	r5, [pc, #24]	; (8006dd4 <_sbrk_r+0x1c>)
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	4608      	mov	r0, r1
 8006dc2:	602b      	str	r3, [r5, #0]
 8006dc4:	f7fb f91a 	bl	8001ffc <_sbrk>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d102      	bne.n	8006dd2 <_sbrk_r+0x1a>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	b103      	cbz	r3, 8006dd2 <_sbrk_r+0x1a>
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	bd38      	pop	{r3, r4, r5, pc}
 8006dd4:	20000544 	.word	0x20000544

08006dd8 <siprintf>:
 8006dd8:	b40e      	push	{r1, r2, r3}
 8006dda:	b500      	push	{lr}
 8006ddc:	b09c      	sub	sp, #112	; 0x70
 8006dde:	ab1d      	add	r3, sp, #116	; 0x74
 8006de0:	9002      	str	r0, [sp, #8]
 8006de2:	9006      	str	r0, [sp, #24]
 8006de4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006de8:	4809      	ldr	r0, [pc, #36]	; (8006e10 <siprintf+0x38>)
 8006dea:	9107      	str	r1, [sp, #28]
 8006dec:	9104      	str	r1, [sp, #16]
 8006dee:	4909      	ldr	r1, [pc, #36]	; (8006e14 <siprintf+0x3c>)
 8006df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df4:	9105      	str	r1, [sp, #20]
 8006df6:	6800      	ldr	r0, [r0, #0]
 8006df8:	9301      	str	r3, [sp, #4]
 8006dfa:	a902      	add	r1, sp, #8
 8006dfc:	f001 fa9a 	bl	8008334 <_svfiprintf_r>
 8006e00:	9b02      	ldr	r3, [sp, #8]
 8006e02:	2200      	movs	r2, #0
 8006e04:	701a      	strb	r2, [r3, #0]
 8006e06:	b01c      	add	sp, #112	; 0x70
 8006e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e0c:	b003      	add	sp, #12
 8006e0e:	4770      	bx	lr
 8006e10:	2000000c 	.word	0x2000000c
 8006e14:	ffff0208 	.word	0xffff0208

08006e18 <quorem>:
 8006e18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1c:	6903      	ldr	r3, [r0, #16]
 8006e1e:	690c      	ldr	r4, [r1, #16]
 8006e20:	42a3      	cmp	r3, r4
 8006e22:	4607      	mov	r7, r0
 8006e24:	f2c0 8081 	blt.w	8006f2a <quorem+0x112>
 8006e28:	3c01      	subs	r4, #1
 8006e2a:	f101 0814 	add.w	r8, r1, #20
 8006e2e:	f100 0514 	add.w	r5, r0, #20
 8006e32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e36:	9301      	str	r3, [sp, #4]
 8006e38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e40:	3301      	adds	r3, #1
 8006e42:	429a      	cmp	r2, r3
 8006e44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e50:	d331      	bcc.n	8006eb6 <quorem+0x9e>
 8006e52:	f04f 0e00 	mov.w	lr, #0
 8006e56:	4640      	mov	r0, r8
 8006e58:	46ac      	mov	ip, r5
 8006e5a:	46f2      	mov	sl, lr
 8006e5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e60:	b293      	uxth	r3, r2
 8006e62:	fb06 e303 	mla	r3, r6, r3, lr
 8006e66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	ebaa 0303 	sub.w	r3, sl, r3
 8006e70:	f8dc a000 	ldr.w	sl, [ip]
 8006e74:	0c12      	lsrs	r2, r2, #16
 8006e76:	fa13 f38a 	uxtah	r3, r3, sl
 8006e7a:	fb06 e202 	mla	r2, r6, r2, lr
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	9b00      	ldr	r3, [sp, #0]
 8006e82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e86:	b292      	uxth	r2, r2
 8006e88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e90:	f8bd 3000 	ldrh.w	r3, [sp]
 8006e94:	4581      	cmp	r9, r0
 8006e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e9a:	f84c 3b04 	str.w	r3, [ip], #4
 8006e9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ea2:	d2db      	bcs.n	8006e5c <quorem+0x44>
 8006ea4:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ea8:	b92b      	cbnz	r3, 8006eb6 <quorem+0x9e>
 8006eaa:	9b01      	ldr	r3, [sp, #4]
 8006eac:	3b04      	subs	r3, #4
 8006eae:	429d      	cmp	r5, r3
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	d32e      	bcc.n	8006f12 <quorem+0xfa>
 8006eb4:	613c      	str	r4, [r7, #16]
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	f001 f8c8 	bl	800804c <__mcmp>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	db24      	blt.n	8006f0a <quorem+0xf2>
 8006ec0:	3601      	adds	r6, #1
 8006ec2:	4628      	mov	r0, r5
 8006ec4:	f04f 0c00 	mov.w	ip, #0
 8006ec8:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ecc:	f8d0 e000 	ldr.w	lr, [r0]
 8006ed0:	b293      	uxth	r3, r2
 8006ed2:	ebac 0303 	sub.w	r3, ip, r3
 8006ed6:	0c12      	lsrs	r2, r2, #16
 8006ed8:	fa13 f38e 	uxtah	r3, r3, lr
 8006edc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ee0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eea:	45c1      	cmp	r9, r8
 8006eec:	f840 3b04 	str.w	r3, [r0], #4
 8006ef0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006ef4:	d2e8      	bcs.n	8006ec8 <quorem+0xb0>
 8006ef6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006efa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006efe:	b922      	cbnz	r2, 8006f0a <quorem+0xf2>
 8006f00:	3b04      	subs	r3, #4
 8006f02:	429d      	cmp	r5, r3
 8006f04:	461a      	mov	r2, r3
 8006f06:	d30a      	bcc.n	8006f1e <quorem+0x106>
 8006f08:	613c      	str	r4, [r7, #16]
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	b003      	add	sp, #12
 8006f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f12:	6812      	ldr	r2, [r2, #0]
 8006f14:	3b04      	subs	r3, #4
 8006f16:	2a00      	cmp	r2, #0
 8006f18:	d1cc      	bne.n	8006eb4 <quorem+0x9c>
 8006f1a:	3c01      	subs	r4, #1
 8006f1c:	e7c7      	b.n	8006eae <quorem+0x96>
 8006f1e:	6812      	ldr	r2, [r2, #0]
 8006f20:	3b04      	subs	r3, #4
 8006f22:	2a00      	cmp	r2, #0
 8006f24:	d1f0      	bne.n	8006f08 <quorem+0xf0>
 8006f26:	3c01      	subs	r4, #1
 8006f28:	e7eb      	b.n	8006f02 <quorem+0xea>
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	e7ee      	b.n	8006f0c <quorem+0xf4>
	...

08006f30 <_dtoa_r>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	ed2d 8b04 	vpush	{d8-d9}
 8006f38:	ec57 6b10 	vmov	r6, r7, d0
 8006f3c:	b093      	sub	sp, #76	; 0x4c
 8006f3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f44:	9106      	str	r1, [sp, #24]
 8006f46:	ee10 aa10 	vmov	sl, s0
 8006f4a:	4604      	mov	r4, r0
 8006f4c:	9209      	str	r2, [sp, #36]	; 0x24
 8006f4e:	930c      	str	r3, [sp, #48]	; 0x30
 8006f50:	46bb      	mov	fp, r7
 8006f52:	b975      	cbnz	r5, 8006f72 <_dtoa_r+0x42>
 8006f54:	2010      	movs	r0, #16
 8006f56:	f7ff f9d5 	bl	8006304 <malloc>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	6260      	str	r0, [r4, #36]	; 0x24
 8006f5e:	b920      	cbnz	r0, 8006f6a <_dtoa_r+0x3a>
 8006f60:	4ba7      	ldr	r3, [pc, #668]	; (8007200 <_dtoa_r+0x2d0>)
 8006f62:	21ea      	movs	r1, #234	; 0xea
 8006f64:	48a7      	ldr	r0, [pc, #668]	; (8007204 <_dtoa_r+0x2d4>)
 8006f66:	f001 fae5 	bl	8008534 <__assert_func>
 8006f6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f6e:	6005      	str	r5, [r0, #0]
 8006f70:	60c5      	str	r5, [r0, #12]
 8006f72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f74:	6819      	ldr	r1, [r3, #0]
 8006f76:	b151      	cbz	r1, 8006f8e <_dtoa_r+0x5e>
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	604a      	str	r2, [r1, #4]
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	4093      	lsls	r3, r2
 8006f80:	608b      	str	r3, [r1, #8]
 8006f82:	4620      	mov	r0, r4
 8006f84:	f000 fe20 	bl	8007bc8 <_Bfree>
 8006f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	601a      	str	r2, [r3, #0]
 8006f8e:	1e3b      	subs	r3, r7, #0
 8006f90:	bfaa      	itet	ge
 8006f92:	2300      	movge	r3, #0
 8006f94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006f98:	f8c8 3000 	strge.w	r3, [r8]
 8006f9c:	4b9a      	ldr	r3, [pc, #616]	; (8007208 <_dtoa_r+0x2d8>)
 8006f9e:	bfbc      	itt	lt
 8006fa0:	2201      	movlt	r2, #1
 8006fa2:	f8c8 2000 	strlt.w	r2, [r8]
 8006fa6:	ea33 030b 	bics.w	r3, r3, fp
 8006faa:	d11b      	bne.n	8006fe4 <_dtoa_r+0xb4>
 8006fac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fae:	f242 730f 	movw	r3, #9999	; 0x270f
 8006fb2:	6013      	str	r3, [r2, #0]
 8006fb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006fb8:	4333      	orrs	r3, r6
 8006fba:	f000 8592 	beq.w	8007ae2 <_dtoa_r+0xbb2>
 8006fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fc0:	b963      	cbnz	r3, 8006fdc <_dtoa_r+0xac>
 8006fc2:	4b92      	ldr	r3, [pc, #584]	; (800720c <_dtoa_r+0x2dc>)
 8006fc4:	e022      	b.n	800700c <_dtoa_r+0xdc>
 8006fc6:	4b92      	ldr	r3, [pc, #584]	; (8007210 <_dtoa_r+0x2e0>)
 8006fc8:	9301      	str	r3, [sp, #4]
 8006fca:	3308      	adds	r3, #8
 8006fcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fce:	6013      	str	r3, [r2, #0]
 8006fd0:	9801      	ldr	r0, [sp, #4]
 8006fd2:	b013      	add	sp, #76	; 0x4c
 8006fd4:	ecbd 8b04 	vpop	{d8-d9}
 8006fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fdc:	4b8b      	ldr	r3, [pc, #556]	; (800720c <_dtoa_r+0x2dc>)
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	3303      	adds	r3, #3
 8006fe2:	e7f3      	b.n	8006fcc <_dtoa_r+0x9c>
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	4650      	mov	r0, sl
 8006fea:	4659      	mov	r1, fp
 8006fec:	f7f9 fd74 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ff0:	ec4b ab19 	vmov	d9, sl, fp
 8006ff4:	4680      	mov	r8, r0
 8006ff6:	b158      	cbz	r0, 8007010 <_dtoa_r+0xe0>
 8006ff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007000:	2b00      	cmp	r3, #0
 8007002:	f000 856b 	beq.w	8007adc <_dtoa_r+0xbac>
 8007006:	4883      	ldr	r0, [pc, #524]	; (8007214 <_dtoa_r+0x2e4>)
 8007008:	6018      	str	r0, [r3, #0]
 800700a:	1e43      	subs	r3, r0, #1
 800700c:	9301      	str	r3, [sp, #4]
 800700e:	e7df      	b.n	8006fd0 <_dtoa_r+0xa0>
 8007010:	ec4b ab10 	vmov	d0, sl, fp
 8007014:	aa10      	add	r2, sp, #64	; 0x40
 8007016:	a911      	add	r1, sp, #68	; 0x44
 8007018:	4620      	mov	r0, r4
 800701a:	f001 f8bd 	bl	8008198 <__d2b>
 800701e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007022:	ee08 0a10 	vmov	s16, r0
 8007026:	2d00      	cmp	r5, #0
 8007028:	f000 8084 	beq.w	8007134 <_dtoa_r+0x204>
 800702c:	ee19 3a90 	vmov	r3, s19
 8007030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007034:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007038:	4656      	mov	r6, sl
 800703a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800703e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007042:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007046:	4b74      	ldr	r3, [pc, #464]	; (8007218 <_dtoa_r+0x2e8>)
 8007048:	2200      	movs	r2, #0
 800704a:	4630      	mov	r0, r6
 800704c:	4639      	mov	r1, r7
 800704e:	f7f9 f923 	bl	8000298 <__aeabi_dsub>
 8007052:	a365      	add	r3, pc, #404	; (adr r3, 80071e8 <_dtoa_r+0x2b8>)
 8007054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007058:	f7f9 fad6 	bl	8000608 <__aeabi_dmul>
 800705c:	a364      	add	r3, pc, #400	; (adr r3, 80071f0 <_dtoa_r+0x2c0>)
 800705e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007062:	f7f9 f91b 	bl	800029c <__adddf3>
 8007066:	4606      	mov	r6, r0
 8007068:	4628      	mov	r0, r5
 800706a:	460f      	mov	r7, r1
 800706c:	f7f9 fa62 	bl	8000534 <__aeabi_i2d>
 8007070:	a361      	add	r3, pc, #388	; (adr r3, 80071f8 <_dtoa_r+0x2c8>)
 8007072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007076:	f7f9 fac7 	bl	8000608 <__aeabi_dmul>
 800707a:	4602      	mov	r2, r0
 800707c:	460b      	mov	r3, r1
 800707e:	4630      	mov	r0, r6
 8007080:	4639      	mov	r1, r7
 8007082:	f7f9 f90b 	bl	800029c <__adddf3>
 8007086:	4606      	mov	r6, r0
 8007088:	460f      	mov	r7, r1
 800708a:	f7f9 fd6d 	bl	8000b68 <__aeabi_d2iz>
 800708e:	2200      	movs	r2, #0
 8007090:	9000      	str	r0, [sp, #0]
 8007092:	2300      	movs	r3, #0
 8007094:	4630      	mov	r0, r6
 8007096:	4639      	mov	r1, r7
 8007098:	f7f9 fd28 	bl	8000aec <__aeabi_dcmplt>
 800709c:	b150      	cbz	r0, 80070b4 <_dtoa_r+0x184>
 800709e:	9800      	ldr	r0, [sp, #0]
 80070a0:	f7f9 fa48 	bl	8000534 <__aeabi_i2d>
 80070a4:	4632      	mov	r2, r6
 80070a6:	463b      	mov	r3, r7
 80070a8:	f7f9 fd16 	bl	8000ad8 <__aeabi_dcmpeq>
 80070ac:	b910      	cbnz	r0, 80070b4 <_dtoa_r+0x184>
 80070ae:	9b00      	ldr	r3, [sp, #0]
 80070b0:	3b01      	subs	r3, #1
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	9b00      	ldr	r3, [sp, #0]
 80070b6:	2b16      	cmp	r3, #22
 80070b8:	d85a      	bhi.n	8007170 <_dtoa_r+0x240>
 80070ba:	9a00      	ldr	r2, [sp, #0]
 80070bc:	4b57      	ldr	r3, [pc, #348]	; (800721c <_dtoa_r+0x2ec>)
 80070be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c6:	ec51 0b19 	vmov	r0, r1, d9
 80070ca:	f7f9 fd0f 	bl	8000aec <__aeabi_dcmplt>
 80070ce:	2800      	cmp	r0, #0
 80070d0:	d050      	beq.n	8007174 <_dtoa_r+0x244>
 80070d2:	9b00      	ldr	r3, [sp, #0]
 80070d4:	3b01      	subs	r3, #1
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	2300      	movs	r3, #0
 80070da:	930b      	str	r3, [sp, #44]	; 0x2c
 80070dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070de:	1b5d      	subs	r5, r3, r5
 80070e0:	1e6b      	subs	r3, r5, #1
 80070e2:	9305      	str	r3, [sp, #20]
 80070e4:	bf45      	ittet	mi
 80070e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80070ea:	9304      	strmi	r3, [sp, #16]
 80070ec:	2300      	movpl	r3, #0
 80070ee:	2300      	movmi	r3, #0
 80070f0:	bf4c      	ite	mi
 80070f2:	9305      	strmi	r3, [sp, #20]
 80070f4:	9304      	strpl	r3, [sp, #16]
 80070f6:	9b00      	ldr	r3, [sp, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	db3d      	blt.n	8007178 <_dtoa_r+0x248>
 80070fc:	9b05      	ldr	r3, [sp, #20]
 80070fe:	9a00      	ldr	r2, [sp, #0]
 8007100:	920a      	str	r2, [sp, #40]	; 0x28
 8007102:	4413      	add	r3, r2
 8007104:	9305      	str	r3, [sp, #20]
 8007106:	2300      	movs	r3, #0
 8007108:	9307      	str	r3, [sp, #28]
 800710a:	9b06      	ldr	r3, [sp, #24]
 800710c:	2b09      	cmp	r3, #9
 800710e:	f200 8089 	bhi.w	8007224 <_dtoa_r+0x2f4>
 8007112:	2b05      	cmp	r3, #5
 8007114:	bfc4      	itt	gt
 8007116:	3b04      	subgt	r3, #4
 8007118:	9306      	strgt	r3, [sp, #24]
 800711a:	9b06      	ldr	r3, [sp, #24]
 800711c:	f1a3 0302 	sub.w	r3, r3, #2
 8007120:	bfcc      	ite	gt
 8007122:	2500      	movgt	r5, #0
 8007124:	2501      	movle	r5, #1
 8007126:	2b03      	cmp	r3, #3
 8007128:	f200 8087 	bhi.w	800723a <_dtoa_r+0x30a>
 800712c:	e8df f003 	tbb	[pc, r3]
 8007130:	59383a2d 	.word	0x59383a2d
 8007134:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007138:	441d      	add	r5, r3
 800713a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800713e:	2b20      	cmp	r3, #32
 8007140:	bfc1      	itttt	gt
 8007142:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007146:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800714a:	fa0b f303 	lslgt.w	r3, fp, r3
 800714e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007152:	bfda      	itte	le
 8007154:	f1c3 0320 	rsble	r3, r3, #32
 8007158:	fa06 f003 	lslle.w	r0, r6, r3
 800715c:	4318      	orrgt	r0, r3
 800715e:	f7f9 f9d9 	bl	8000514 <__aeabi_ui2d>
 8007162:	2301      	movs	r3, #1
 8007164:	4606      	mov	r6, r0
 8007166:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800716a:	3d01      	subs	r5, #1
 800716c:	930e      	str	r3, [sp, #56]	; 0x38
 800716e:	e76a      	b.n	8007046 <_dtoa_r+0x116>
 8007170:	2301      	movs	r3, #1
 8007172:	e7b2      	b.n	80070da <_dtoa_r+0x1aa>
 8007174:	900b      	str	r0, [sp, #44]	; 0x2c
 8007176:	e7b1      	b.n	80070dc <_dtoa_r+0x1ac>
 8007178:	9b04      	ldr	r3, [sp, #16]
 800717a:	9a00      	ldr	r2, [sp, #0]
 800717c:	1a9b      	subs	r3, r3, r2
 800717e:	9304      	str	r3, [sp, #16]
 8007180:	4253      	negs	r3, r2
 8007182:	9307      	str	r3, [sp, #28]
 8007184:	2300      	movs	r3, #0
 8007186:	930a      	str	r3, [sp, #40]	; 0x28
 8007188:	e7bf      	b.n	800710a <_dtoa_r+0x1da>
 800718a:	2300      	movs	r3, #0
 800718c:	9308      	str	r3, [sp, #32]
 800718e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007190:	2b00      	cmp	r3, #0
 8007192:	dc55      	bgt.n	8007240 <_dtoa_r+0x310>
 8007194:	2301      	movs	r3, #1
 8007196:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800719a:	461a      	mov	r2, r3
 800719c:	9209      	str	r2, [sp, #36]	; 0x24
 800719e:	e00c      	b.n	80071ba <_dtoa_r+0x28a>
 80071a0:	2301      	movs	r3, #1
 80071a2:	e7f3      	b.n	800718c <_dtoa_r+0x25c>
 80071a4:	2300      	movs	r3, #0
 80071a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071a8:	9308      	str	r3, [sp, #32]
 80071aa:	9b00      	ldr	r3, [sp, #0]
 80071ac:	4413      	add	r3, r2
 80071ae:	9302      	str	r3, [sp, #8]
 80071b0:	3301      	adds	r3, #1
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	9303      	str	r3, [sp, #12]
 80071b6:	bfb8      	it	lt
 80071b8:	2301      	movlt	r3, #1
 80071ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80071bc:	2200      	movs	r2, #0
 80071be:	6042      	str	r2, [r0, #4]
 80071c0:	2204      	movs	r2, #4
 80071c2:	f102 0614 	add.w	r6, r2, #20
 80071c6:	429e      	cmp	r6, r3
 80071c8:	6841      	ldr	r1, [r0, #4]
 80071ca:	d93d      	bls.n	8007248 <_dtoa_r+0x318>
 80071cc:	4620      	mov	r0, r4
 80071ce:	f000 fcbb 	bl	8007b48 <_Balloc>
 80071d2:	9001      	str	r0, [sp, #4]
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d13b      	bne.n	8007250 <_dtoa_r+0x320>
 80071d8:	4b11      	ldr	r3, [pc, #68]	; (8007220 <_dtoa_r+0x2f0>)
 80071da:	4602      	mov	r2, r0
 80071dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80071e0:	e6c0      	b.n	8006f64 <_dtoa_r+0x34>
 80071e2:	2301      	movs	r3, #1
 80071e4:	e7df      	b.n	80071a6 <_dtoa_r+0x276>
 80071e6:	bf00      	nop
 80071e8:	636f4361 	.word	0x636f4361
 80071ec:	3fd287a7 	.word	0x3fd287a7
 80071f0:	8b60c8b3 	.word	0x8b60c8b3
 80071f4:	3fc68a28 	.word	0x3fc68a28
 80071f8:	509f79fb 	.word	0x509f79fb
 80071fc:	3fd34413 	.word	0x3fd34413
 8007200:	080091c1 	.word	0x080091c1
 8007204:	080091d8 	.word	0x080091d8
 8007208:	7ff00000 	.word	0x7ff00000
 800720c:	080091bd 	.word	0x080091bd
 8007210:	080091b4 	.word	0x080091b4
 8007214:	08009191 	.word	0x08009191
 8007218:	3ff80000 	.word	0x3ff80000
 800721c:	080092c8 	.word	0x080092c8
 8007220:	08009233 	.word	0x08009233
 8007224:	2501      	movs	r5, #1
 8007226:	2300      	movs	r3, #0
 8007228:	9306      	str	r3, [sp, #24]
 800722a:	9508      	str	r5, [sp, #32]
 800722c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007230:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007234:	2200      	movs	r2, #0
 8007236:	2312      	movs	r3, #18
 8007238:	e7b0      	b.n	800719c <_dtoa_r+0x26c>
 800723a:	2301      	movs	r3, #1
 800723c:	9308      	str	r3, [sp, #32]
 800723e:	e7f5      	b.n	800722c <_dtoa_r+0x2fc>
 8007240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007242:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007246:	e7b8      	b.n	80071ba <_dtoa_r+0x28a>
 8007248:	3101      	adds	r1, #1
 800724a:	6041      	str	r1, [r0, #4]
 800724c:	0052      	lsls	r2, r2, #1
 800724e:	e7b8      	b.n	80071c2 <_dtoa_r+0x292>
 8007250:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007252:	9a01      	ldr	r2, [sp, #4]
 8007254:	601a      	str	r2, [r3, #0]
 8007256:	9b03      	ldr	r3, [sp, #12]
 8007258:	2b0e      	cmp	r3, #14
 800725a:	f200 809d 	bhi.w	8007398 <_dtoa_r+0x468>
 800725e:	2d00      	cmp	r5, #0
 8007260:	f000 809a 	beq.w	8007398 <_dtoa_r+0x468>
 8007264:	9b00      	ldr	r3, [sp, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	dd32      	ble.n	80072d0 <_dtoa_r+0x3a0>
 800726a:	4ab7      	ldr	r2, [pc, #732]	; (8007548 <_dtoa_r+0x618>)
 800726c:	f003 030f 	and.w	r3, r3, #15
 8007270:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007274:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007278:	9b00      	ldr	r3, [sp, #0]
 800727a:	05d8      	lsls	r0, r3, #23
 800727c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007280:	d516      	bpl.n	80072b0 <_dtoa_r+0x380>
 8007282:	4bb2      	ldr	r3, [pc, #712]	; (800754c <_dtoa_r+0x61c>)
 8007284:	ec51 0b19 	vmov	r0, r1, d9
 8007288:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800728c:	f7f9 fae6 	bl	800085c <__aeabi_ddiv>
 8007290:	f007 070f 	and.w	r7, r7, #15
 8007294:	4682      	mov	sl, r0
 8007296:	468b      	mov	fp, r1
 8007298:	2503      	movs	r5, #3
 800729a:	4eac      	ldr	r6, [pc, #688]	; (800754c <_dtoa_r+0x61c>)
 800729c:	b957      	cbnz	r7, 80072b4 <_dtoa_r+0x384>
 800729e:	4642      	mov	r2, r8
 80072a0:	464b      	mov	r3, r9
 80072a2:	4650      	mov	r0, sl
 80072a4:	4659      	mov	r1, fp
 80072a6:	f7f9 fad9 	bl	800085c <__aeabi_ddiv>
 80072aa:	4682      	mov	sl, r0
 80072ac:	468b      	mov	fp, r1
 80072ae:	e028      	b.n	8007302 <_dtoa_r+0x3d2>
 80072b0:	2502      	movs	r5, #2
 80072b2:	e7f2      	b.n	800729a <_dtoa_r+0x36a>
 80072b4:	07f9      	lsls	r1, r7, #31
 80072b6:	d508      	bpl.n	80072ca <_dtoa_r+0x39a>
 80072b8:	4640      	mov	r0, r8
 80072ba:	4649      	mov	r1, r9
 80072bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072c0:	f7f9 f9a2 	bl	8000608 <__aeabi_dmul>
 80072c4:	3501      	adds	r5, #1
 80072c6:	4680      	mov	r8, r0
 80072c8:	4689      	mov	r9, r1
 80072ca:	107f      	asrs	r7, r7, #1
 80072cc:	3608      	adds	r6, #8
 80072ce:	e7e5      	b.n	800729c <_dtoa_r+0x36c>
 80072d0:	f000 809b 	beq.w	800740a <_dtoa_r+0x4da>
 80072d4:	9b00      	ldr	r3, [sp, #0]
 80072d6:	4f9d      	ldr	r7, [pc, #628]	; (800754c <_dtoa_r+0x61c>)
 80072d8:	425e      	negs	r6, r3
 80072da:	4b9b      	ldr	r3, [pc, #620]	; (8007548 <_dtoa_r+0x618>)
 80072dc:	f006 020f 	and.w	r2, r6, #15
 80072e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e8:	ec51 0b19 	vmov	r0, r1, d9
 80072ec:	f7f9 f98c 	bl	8000608 <__aeabi_dmul>
 80072f0:	1136      	asrs	r6, r6, #4
 80072f2:	4682      	mov	sl, r0
 80072f4:	468b      	mov	fp, r1
 80072f6:	2300      	movs	r3, #0
 80072f8:	2502      	movs	r5, #2
 80072fa:	2e00      	cmp	r6, #0
 80072fc:	d17a      	bne.n	80073f4 <_dtoa_r+0x4c4>
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1d3      	bne.n	80072aa <_dtoa_r+0x37a>
 8007302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 8082 	beq.w	800740e <_dtoa_r+0x4de>
 800730a:	4b91      	ldr	r3, [pc, #580]	; (8007550 <_dtoa_r+0x620>)
 800730c:	2200      	movs	r2, #0
 800730e:	4650      	mov	r0, sl
 8007310:	4659      	mov	r1, fp
 8007312:	f7f9 fbeb 	bl	8000aec <__aeabi_dcmplt>
 8007316:	2800      	cmp	r0, #0
 8007318:	d079      	beq.n	800740e <_dtoa_r+0x4de>
 800731a:	9b03      	ldr	r3, [sp, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d076      	beq.n	800740e <_dtoa_r+0x4de>
 8007320:	9b02      	ldr	r3, [sp, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	dd36      	ble.n	8007394 <_dtoa_r+0x464>
 8007326:	9b00      	ldr	r3, [sp, #0]
 8007328:	4650      	mov	r0, sl
 800732a:	4659      	mov	r1, fp
 800732c:	1e5f      	subs	r7, r3, #1
 800732e:	2200      	movs	r2, #0
 8007330:	4b88      	ldr	r3, [pc, #544]	; (8007554 <_dtoa_r+0x624>)
 8007332:	f7f9 f969 	bl	8000608 <__aeabi_dmul>
 8007336:	9e02      	ldr	r6, [sp, #8]
 8007338:	4682      	mov	sl, r0
 800733a:	468b      	mov	fp, r1
 800733c:	3501      	adds	r5, #1
 800733e:	4628      	mov	r0, r5
 8007340:	f7f9 f8f8 	bl	8000534 <__aeabi_i2d>
 8007344:	4652      	mov	r2, sl
 8007346:	465b      	mov	r3, fp
 8007348:	f7f9 f95e 	bl	8000608 <__aeabi_dmul>
 800734c:	4b82      	ldr	r3, [pc, #520]	; (8007558 <_dtoa_r+0x628>)
 800734e:	2200      	movs	r2, #0
 8007350:	f7f8 ffa4 	bl	800029c <__adddf3>
 8007354:	46d0      	mov	r8, sl
 8007356:	46d9      	mov	r9, fp
 8007358:	4682      	mov	sl, r0
 800735a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800735e:	2e00      	cmp	r6, #0
 8007360:	d158      	bne.n	8007414 <_dtoa_r+0x4e4>
 8007362:	4b7e      	ldr	r3, [pc, #504]	; (800755c <_dtoa_r+0x62c>)
 8007364:	2200      	movs	r2, #0
 8007366:	4640      	mov	r0, r8
 8007368:	4649      	mov	r1, r9
 800736a:	f7f8 ff95 	bl	8000298 <__aeabi_dsub>
 800736e:	4652      	mov	r2, sl
 8007370:	465b      	mov	r3, fp
 8007372:	4680      	mov	r8, r0
 8007374:	4689      	mov	r9, r1
 8007376:	f7f9 fbd7 	bl	8000b28 <__aeabi_dcmpgt>
 800737a:	2800      	cmp	r0, #0
 800737c:	f040 8295 	bne.w	80078aa <_dtoa_r+0x97a>
 8007380:	4652      	mov	r2, sl
 8007382:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007386:	4640      	mov	r0, r8
 8007388:	4649      	mov	r1, r9
 800738a:	f7f9 fbaf 	bl	8000aec <__aeabi_dcmplt>
 800738e:	2800      	cmp	r0, #0
 8007390:	f040 8289 	bne.w	80078a6 <_dtoa_r+0x976>
 8007394:	ec5b ab19 	vmov	sl, fp, d9
 8007398:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800739a:	2b00      	cmp	r3, #0
 800739c:	f2c0 8148 	blt.w	8007630 <_dtoa_r+0x700>
 80073a0:	9a00      	ldr	r2, [sp, #0]
 80073a2:	2a0e      	cmp	r2, #14
 80073a4:	f300 8144 	bgt.w	8007630 <_dtoa_r+0x700>
 80073a8:	4b67      	ldr	r3, [pc, #412]	; (8007548 <_dtoa_r+0x618>)
 80073aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f280 80d5 	bge.w	8007564 <_dtoa_r+0x634>
 80073ba:	9b03      	ldr	r3, [sp, #12]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f300 80d1 	bgt.w	8007564 <_dtoa_r+0x634>
 80073c2:	f040 826f 	bne.w	80078a4 <_dtoa_r+0x974>
 80073c6:	4b65      	ldr	r3, [pc, #404]	; (800755c <_dtoa_r+0x62c>)
 80073c8:	2200      	movs	r2, #0
 80073ca:	4640      	mov	r0, r8
 80073cc:	4649      	mov	r1, r9
 80073ce:	f7f9 f91b 	bl	8000608 <__aeabi_dmul>
 80073d2:	4652      	mov	r2, sl
 80073d4:	465b      	mov	r3, fp
 80073d6:	f7f9 fb9d 	bl	8000b14 <__aeabi_dcmpge>
 80073da:	9e03      	ldr	r6, [sp, #12]
 80073dc:	4637      	mov	r7, r6
 80073de:	2800      	cmp	r0, #0
 80073e0:	f040 8245 	bne.w	800786e <_dtoa_r+0x93e>
 80073e4:	9d01      	ldr	r5, [sp, #4]
 80073e6:	2331      	movs	r3, #49	; 0x31
 80073e8:	f805 3b01 	strb.w	r3, [r5], #1
 80073ec:	9b00      	ldr	r3, [sp, #0]
 80073ee:	3301      	adds	r3, #1
 80073f0:	9300      	str	r3, [sp, #0]
 80073f2:	e240      	b.n	8007876 <_dtoa_r+0x946>
 80073f4:	07f2      	lsls	r2, r6, #31
 80073f6:	d505      	bpl.n	8007404 <_dtoa_r+0x4d4>
 80073f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073fc:	f7f9 f904 	bl	8000608 <__aeabi_dmul>
 8007400:	3501      	adds	r5, #1
 8007402:	2301      	movs	r3, #1
 8007404:	1076      	asrs	r6, r6, #1
 8007406:	3708      	adds	r7, #8
 8007408:	e777      	b.n	80072fa <_dtoa_r+0x3ca>
 800740a:	2502      	movs	r5, #2
 800740c:	e779      	b.n	8007302 <_dtoa_r+0x3d2>
 800740e:	9f00      	ldr	r7, [sp, #0]
 8007410:	9e03      	ldr	r6, [sp, #12]
 8007412:	e794      	b.n	800733e <_dtoa_r+0x40e>
 8007414:	9901      	ldr	r1, [sp, #4]
 8007416:	4b4c      	ldr	r3, [pc, #304]	; (8007548 <_dtoa_r+0x618>)
 8007418:	4431      	add	r1, r6
 800741a:	910d      	str	r1, [sp, #52]	; 0x34
 800741c:	9908      	ldr	r1, [sp, #32]
 800741e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007422:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007426:	2900      	cmp	r1, #0
 8007428:	d043      	beq.n	80074b2 <_dtoa_r+0x582>
 800742a:	494d      	ldr	r1, [pc, #308]	; (8007560 <_dtoa_r+0x630>)
 800742c:	2000      	movs	r0, #0
 800742e:	f7f9 fa15 	bl	800085c <__aeabi_ddiv>
 8007432:	4652      	mov	r2, sl
 8007434:	465b      	mov	r3, fp
 8007436:	f7f8 ff2f 	bl	8000298 <__aeabi_dsub>
 800743a:	9d01      	ldr	r5, [sp, #4]
 800743c:	4682      	mov	sl, r0
 800743e:	468b      	mov	fp, r1
 8007440:	4649      	mov	r1, r9
 8007442:	4640      	mov	r0, r8
 8007444:	f7f9 fb90 	bl	8000b68 <__aeabi_d2iz>
 8007448:	4606      	mov	r6, r0
 800744a:	f7f9 f873 	bl	8000534 <__aeabi_i2d>
 800744e:	4602      	mov	r2, r0
 8007450:	460b      	mov	r3, r1
 8007452:	4640      	mov	r0, r8
 8007454:	4649      	mov	r1, r9
 8007456:	f7f8 ff1f 	bl	8000298 <__aeabi_dsub>
 800745a:	3630      	adds	r6, #48	; 0x30
 800745c:	f805 6b01 	strb.w	r6, [r5], #1
 8007460:	4652      	mov	r2, sl
 8007462:	465b      	mov	r3, fp
 8007464:	4680      	mov	r8, r0
 8007466:	4689      	mov	r9, r1
 8007468:	f7f9 fb40 	bl	8000aec <__aeabi_dcmplt>
 800746c:	2800      	cmp	r0, #0
 800746e:	d163      	bne.n	8007538 <_dtoa_r+0x608>
 8007470:	4642      	mov	r2, r8
 8007472:	464b      	mov	r3, r9
 8007474:	4936      	ldr	r1, [pc, #216]	; (8007550 <_dtoa_r+0x620>)
 8007476:	2000      	movs	r0, #0
 8007478:	f7f8 ff0e 	bl	8000298 <__aeabi_dsub>
 800747c:	4652      	mov	r2, sl
 800747e:	465b      	mov	r3, fp
 8007480:	f7f9 fb34 	bl	8000aec <__aeabi_dcmplt>
 8007484:	2800      	cmp	r0, #0
 8007486:	f040 80b5 	bne.w	80075f4 <_dtoa_r+0x6c4>
 800748a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800748c:	429d      	cmp	r5, r3
 800748e:	d081      	beq.n	8007394 <_dtoa_r+0x464>
 8007490:	4b30      	ldr	r3, [pc, #192]	; (8007554 <_dtoa_r+0x624>)
 8007492:	2200      	movs	r2, #0
 8007494:	4650      	mov	r0, sl
 8007496:	4659      	mov	r1, fp
 8007498:	f7f9 f8b6 	bl	8000608 <__aeabi_dmul>
 800749c:	4b2d      	ldr	r3, [pc, #180]	; (8007554 <_dtoa_r+0x624>)
 800749e:	4682      	mov	sl, r0
 80074a0:	468b      	mov	fp, r1
 80074a2:	4640      	mov	r0, r8
 80074a4:	4649      	mov	r1, r9
 80074a6:	2200      	movs	r2, #0
 80074a8:	f7f9 f8ae 	bl	8000608 <__aeabi_dmul>
 80074ac:	4680      	mov	r8, r0
 80074ae:	4689      	mov	r9, r1
 80074b0:	e7c6      	b.n	8007440 <_dtoa_r+0x510>
 80074b2:	4650      	mov	r0, sl
 80074b4:	4659      	mov	r1, fp
 80074b6:	f7f9 f8a7 	bl	8000608 <__aeabi_dmul>
 80074ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074bc:	9d01      	ldr	r5, [sp, #4]
 80074be:	930f      	str	r3, [sp, #60]	; 0x3c
 80074c0:	4682      	mov	sl, r0
 80074c2:	468b      	mov	fp, r1
 80074c4:	4649      	mov	r1, r9
 80074c6:	4640      	mov	r0, r8
 80074c8:	f7f9 fb4e 	bl	8000b68 <__aeabi_d2iz>
 80074cc:	4606      	mov	r6, r0
 80074ce:	f7f9 f831 	bl	8000534 <__aeabi_i2d>
 80074d2:	3630      	adds	r6, #48	; 0x30
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	4640      	mov	r0, r8
 80074da:	4649      	mov	r1, r9
 80074dc:	f7f8 fedc 	bl	8000298 <__aeabi_dsub>
 80074e0:	f805 6b01 	strb.w	r6, [r5], #1
 80074e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074e6:	429d      	cmp	r5, r3
 80074e8:	4680      	mov	r8, r0
 80074ea:	4689      	mov	r9, r1
 80074ec:	f04f 0200 	mov.w	r2, #0
 80074f0:	d124      	bne.n	800753c <_dtoa_r+0x60c>
 80074f2:	4b1b      	ldr	r3, [pc, #108]	; (8007560 <_dtoa_r+0x630>)
 80074f4:	4650      	mov	r0, sl
 80074f6:	4659      	mov	r1, fp
 80074f8:	f7f8 fed0 	bl	800029c <__adddf3>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	4640      	mov	r0, r8
 8007502:	4649      	mov	r1, r9
 8007504:	f7f9 fb10 	bl	8000b28 <__aeabi_dcmpgt>
 8007508:	2800      	cmp	r0, #0
 800750a:	d173      	bne.n	80075f4 <_dtoa_r+0x6c4>
 800750c:	4652      	mov	r2, sl
 800750e:	465b      	mov	r3, fp
 8007510:	4913      	ldr	r1, [pc, #76]	; (8007560 <_dtoa_r+0x630>)
 8007512:	2000      	movs	r0, #0
 8007514:	f7f8 fec0 	bl	8000298 <__aeabi_dsub>
 8007518:	4602      	mov	r2, r0
 800751a:	460b      	mov	r3, r1
 800751c:	4640      	mov	r0, r8
 800751e:	4649      	mov	r1, r9
 8007520:	f7f9 fae4 	bl	8000aec <__aeabi_dcmplt>
 8007524:	2800      	cmp	r0, #0
 8007526:	f43f af35 	beq.w	8007394 <_dtoa_r+0x464>
 800752a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800752c:	1e6b      	subs	r3, r5, #1
 800752e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007530:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007534:	2b30      	cmp	r3, #48	; 0x30
 8007536:	d0f8      	beq.n	800752a <_dtoa_r+0x5fa>
 8007538:	9700      	str	r7, [sp, #0]
 800753a:	e049      	b.n	80075d0 <_dtoa_r+0x6a0>
 800753c:	4b05      	ldr	r3, [pc, #20]	; (8007554 <_dtoa_r+0x624>)
 800753e:	f7f9 f863 	bl	8000608 <__aeabi_dmul>
 8007542:	4680      	mov	r8, r0
 8007544:	4689      	mov	r9, r1
 8007546:	e7bd      	b.n	80074c4 <_dtoa_r+0x594>
 8007548:	080092c8 	.word	0x080092c8
 800754c:	080092a0 	.word	0x080092a0
 8007550:	3ff00000 	.word	0x3ff00000
 8007554:	40240000 	.word	0x40240000
 8007558:	401c0000 	.word	0x401c0000
 800755c:	40140000 	.word	0x40140000
 8007560:	3fe00000 	.word	0x3fe00000
 8007564:	9d01      	ldr	r5, [sp, #4]
 8007566:	4656      	mov	r6, sl
 8007568:	465f      	mov	r7, fp
 800756a:	4642      	mov	r2, r8
 800756c:	464b      	mov	r3, r9
 800756e:	4630      	mov	r0, r6
 8007570:	4639      	mov	r1, r7
 8007572:	f7f9 f973 	bl	800085c <__aeabi_ddiv>
 8007576:	f7f9 faf7 	bl	8000b68 <__aeabi_d2iz>
 800757a:	4682      	mov	sl, r0
 800757c:	f7f8 ffda 	bl	8000534 <__aeabi_i2d>
 8007580:	4642      	mov	r2, r8
 8007582:	464b      	mov	r3, r9
 8007584:	f7f9 f840 	bl	8000608 <__aeabi_dmul>
 8007588:	4602      	mov	r2, r0
 800758a:	460b      	mov	r3, r1
 800758c:	4630      	mov	r0, r6
 800758e:	4639      	mov	r1, r7
 8007590:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007594:	f7f8 fe80 	bl	8000298 <__aeabi_dsub>
 8007598:	f805 6b01 	strb.w	r6, [r5], #1
 800759c:	9e01      	ldr	r6, [sp, #4]
 800759e:	9f03      	ldr	r7, [sp, #12]
 80075a0:	1bae      	subs	r6, r5, r6
 80075a2:	42b7      	cmp	r7, r6
 80075a4:	4602      	mov	r2, r0
 80075a6:	460b      	mov	r3, r1
 80075a8:	d135      	bne.n	8007616 <_dtoa_r+0x6e6>
 80075aa:	f7f8 fe77 	bl	800029c <__adddf3>
 80075ae:	4642      	mov	r2, r8
 80075b0:	464b      	mov	r3, r9
 80075b2:	4606      	mov	r6, r0
 80075b4:	460f      	mov	r7, r1
 80075b6:	f7f9 fab7 	bl	8000b28 <__aeabi_dcmpgt>
 80075ba:	b9d0      	cbnz	r0, 80075f2 <_dtoa_r+0x6c2>
 80075bc:	4642      	mov	r2, r8
 80075be:	464b      	mov	r3, r9
 80075c0:	4630      	mov	r0, r6
 80075c2:	4639      	mov	r1, r7
 80075c4:	f7f9 fa88 	bl	8000ad8 <__aeabi_dcmpeq>
 80075c8:	b110      	cbz	r0, 80075d0 <_dtoa_r+0x6a0>
 80075ca:	f01a 0f01 	tst.w	sl, #1
 80075ce:	d110      	bne.n	80075f2 <_dtoa_r+0x6c2>
 80075d0:	4620      	mov	r0, r4
 80075d2:	ee18 1a10 	vmov	r1, s16
 80075d6:	f000 faf7 	bl	8007bc8 <_Bfree>
 80075da:	2300      	movs	r3, #0
 80075dc:	9800      	ldr	r0, [sp, #0]
 80075de:	702b      	strb	r3, [r5, #0]
 80075e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075e2:	3001      	adds	r0, #1
 80075e4:	6018      	str	r0, [r3, #0]
 80075e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f43f acf1 	beq.w	8006fd0 <_dtoa_r+0xa0>
 80075ee:	601d      	str	r5, [r3, #0]
 80075f0:	e4ee      	b.n	8006fd0 <_dtoa_r+0xa0>
 80075f2:	9f00      	ldr	r7, [sp, #0]
 80075f4:	462b      	mov	r3, r5
 80075f6:	461d      	mov	r5, r3
 80075f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075fc:	2a39      	cmp	r2, #57	; 0x39
 80075fe:	d106      	bne.n	800760e <_dtoa_r+0x6de>
 8007600:	9a01      	ldr	r2, [sp, #4]
 8007602:	429a      	cmp	r2, r3
 8007604:	d1f7      	bne.n	80075f6 <_dtoa_r+0x6c6>
 8007606:	9901      	ldr	r1, [sp, #4]
 8007608:	2230      	movs	r2, #48	; 0x30
 800760a:	3701      	adds	r7, #1
 800760c:	700a      	strb	r2, [r1, #0]
 800760e:	781a      	ldrb	r2, [r3, #0]
 8007610:	3201      	adds	r2, #1
 8007612:	701a      	strb	r2, [r3, #0]
 8007614:	e790      	b.n	8007538 <_dtoa_r+0x608>
 8007616:	4ba6      	ldr	r3, [pc, #664]	; (80078b0 <_dtoa_r+0x980>)
 8007618:	2200      	movs	r2, #0
 800761a:	f7f8 fff5 	bl	8000608 <__aeabi_dmul>
 800761e:	2200      	movs	r2, #0
 8007620:	2300      	movs	r3, #0
 8007622:	4606      	mov	r6, r0
 8007624:	460f      	mov	r7, r1
 8007626:	f7f9 fa57 	bl	8000ad8 <__aeabi_dcmpeq>
 800762a:	2800      	cmp	r0, #0
 800762c:	d09d      	beq.n	800756a <_dtoa_r+0x63a>
 800762e:	e7cf      	b.n	80075d0 <_dtoa_r+0x6a0>
 8007630:	9a08      	ldr	r2, [sp, #32]
 8007632:	2a00      	cmp	r2, #0
 8007634:	f000 80d7 	beq.w	80077e6 <_dtoa_r+0x8b6>
 8007638:	9a06      	ldr	r2, [sp, #24]
 800763a:	2a01      	cmp	r2, #1
 800763c:	f300 80ba 	bgt.w	80077b4 <_dtoa_r+0x884>
 8007640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007642:	2a00      	cmp	r2, #0
 8007644:	f000 80b2 	beq.w	80077ac <_dtoa_r+0x87c>
 8007648:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800764c:	9e07      	ldr	r6, [sp, #28]
 800764e:	9d04      	ldr	r5, [sp, #16]
 8007650:	9a04      	ldr	r2, [sp, #16]
 8007652:	441a      	add	r2, r3
 8007654:	9204      	str	r2, [sp, #16]
 8007656:	9a05      	ldr	r2, [sp, #20]
 8007658:	2101      	movs	r1, #1
 800765a:	441a      	add	r2, r3
 800765c:	4620      	mov	r0, r4
 800765e:	9205      	str	r2, [sp, #20]
 8007660:	f000 fb6a 	bl	8007d38 <__i2b>
 8007664:	4607      	mov	r7, r0
 8007666:	2d00      	cmp	r5, #0
 8007668:	dd0c      	ble.n	8007684 <_dtoa_r+0x754>
 800766a:	9b05      	ldr	r3, [sp, #20]
 800766c:	2b00      	cmp	r3, #0
 800766e:	dd09      	ble.n	8007684 <_dtoa_r+0x754>
 8007670:	42ab      	cmp	r3, r5
 8007672:	9a04      	ldr	r2, [sp, #16]
 8007674:	bfa8      	it	ge
 8007676:	462b      	movge	r3, r5
 8007678:	1ad2      	subs	r2, r2, r3
 800767a:	9204      	str	r2, [sp, #16]
 800767c:	9a05      	ldr	r2, [sp, #20]
 800767e:	1aed      	subs	r5, r5, r3
 8007680:	1ad3      	subs	r3, r2, r3
 8007682:	9305      	str	r3, [sp, #20]
 8007684:	9b07      	ldr	r3, [sp, #28]
 8007686:	b31b      	cbz	r3, 80076d0 <_dtoa_r+0x7a0>
 8007688:	9b08      	ldr	r3, [sp, #32]
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 80af 	beq.w	80077ee <_dtoa_r+0x8be>
 8007690:	2e00      	cmp	r6, #0
 8007692:	dd13      	ble.n	80076bc <_dtoa_r+0x78c>
 8007694:	4639      	mov	r1, r7
 8007696:	4632      	mov	r2, r6
 8007698:	4620      	mov	r0, r4
 800769a:	f000 fc0d 	bl	8007eb8 <__pow5mult>
 800769e:	ee18 2a10 	vmov	r2, s16
 80076a2:	4601      	mov	r1, r0
 80076a4:	4607      	mov	r7, r0
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 fb5c 	bl	8007d64 <__multiply>
 80076ac:	ee18 1a10 	vmov	r1, s16
 80076b0:	4680      	mov	r8, r0
 80076b2:	4620      	mov	r0, r4
 80076b4:	f000 fa88 	bl	8007bc8 <_Bfree>
 80076b8:	ee08 8a10 	vmov	s16, r8
 80076bc:	9b07      	ldr	r3, [sp, #28]
 80076be:	1b9a      	subs	r2, r3, r6
 80076c0:	d006      	beq.n	80076d0 <_dtoa_r+0x7a0>
 80076c2:	ee18 1a10 	vmov	r1, s16
 80076c6:	4620      	mov	r0, r4
 80076c8:	f000 fbf6 	bl	8007eb8 <__pow5mult>
 80076cc:	ee08 0a10 	vmov	s16, r0
 80076d0:	2101      	movs	r1, #1
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 fb30 	bl	8007d38 <__i2b>
 80076d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076da:	2b00      	cmp	r3, #0
 80076dc:	4606      	mov	r6, r0
 80076de:	f340 8088 	ble.w	80077f2 <_dtoa_r+0x8c2>
 80076e2:	461a      	mov	r2, r3
 80076e4:	4601      	mov	r1, r0
 80076e6:	4620      	mov	r0, r4
 80076e8:	f000 fbe6 	bl	8007eb8 <__pow5mult>
 80076ec:	9b06      	ldr	r3, [sp, #24]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	4606      	mov	r6, r0
 80076f2:	f340 8081 	ble.w	80077f8 <_dtoa_r+0x8c8>
 80076f6:	f04f 0800 	mov.w	r8, #0
 80076fa:	6933      	ldr	r3, [r6, #16]
 80076fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007700:	6918      	ldr	r0, [r3, #16]
 8007702:	f000 fac9 	bl	8007c98 <__hi0bits>
 8007706:	f1c0 0020 	rsb	r0, r0, #32
 800770a:	9b05      	ldr	r3, [sp, #20]
 800770c:	4418      	add	r0, r3
 800770e:	f010 001f 	ands.w	r0, r0, #31
 8007712:	f000 8092 	beq.w	800783a <_dtoa_r+0x90a>
 8007716:	f1c0 0320 	rsb	r3, r0, #32
 800771a:	2b04      	cmp	r3, #4
 800771c:	f340 808a 	ble.w	8007834 <_dtoa_r+0x904>
 8007720:	f1c0 001c 	rsb	r0, r0, #28
 8007724:	9b04      	ldr	r3, [sp, #16]
 8007726:	4403      	add	r3, r0
 8007728:	9304      	str	r3, [sp, #16]
 800772a:	9b05      	ldr	r3, [sp, #20]
 800772c:	4403      	add	r3, r0
 800772e:	4405      	add	r5, r0
 8007730:	9305      	str	r3, [sp, #20]
 8007732:	9b04      	ldr	r3, [sp, #16]
 8007734:	2b00      	cmp	r3, #0
 8007736:	dd07      	ble.n	8007748 <_dtoa_r+0x818>
 8007738:	ee18 1a10 	vmov	r1, s16
 800773c:	461a      	mov	r2, r3
 800773e:	4620      	mov	r0, r4
 8007740:	f000 fc14 	bl	8007f6c <__lshift>
 8007744:	ee08 0a10 	vmov	s16, r0
 8007748:	9b05      	ldr	r3, [sp, #20]
 800774a:	2b00      	cmp	r3, #0
 800774c:	dd05      	ble.n	800775a <_dtoa_r+0x82a>
 800774e:	4631      	mov	r1, r6
 8007750:	461a      	mov	r2, r3
 8007752:	4620      	mov	r0, r4
 8007754:	f000 fc0a 	bl	8007f6c <__lshift>
 8007758:	4606      	mov	r6, r0
 800775a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800775c:	2b00      	cmp	r3, #0
 800775e:	d06e      	beq.n	800783e <_dtoa_r+0x90e>
 8007760:	ee18 0a10 	vmov	r0, s16
 8007764:	4631      	mov	r1, r6
 8007766:	f000 fc71 	bl	800804c <__mcmp>
 800776a:	2800      	cmp	r0, #0
 800776c:	da67      	bge.n	800783e <_dtoa_r+0x90e>
 800776e:	9b00      	ldr	r3, [sp, #0]
 8007770:	3b01      	subs	r3, #1
 8007772:	ee18 1a10 	vmov	r1, s16
 8007776:	9300      	str	r3, [sp, #0]
 8007778:	220a      	movs	r2, #10
 800777a:	2300      	movs	r3, #0
 800777c:	4620      	mov	r0, r4
 800777e:	f000 fa45 	bl	8007c0c <__multadd>
 8007782:	9b08      	ldr	r3, [sp, #32]
 8007784:	ee08 0a10 	vmov	s16, r0
 8007788:	2b00      	cmp	r3, #0
 800778a:	f000 81b1 	beq.w	8007af0 <_dtoa_r+0xbc0>
 800778e:	2300      	movs	r3, #0
 8007790:	4639      	mov	r1, r7
 8007792:	220a      	movs	r2, #10
 8007794:	4620      	mov	r0, r4
 8007796:	f000 fa39 	bl	8007c0c <__multadd>
 800779a:	9b02      	ldr	r3, [sp, #8]
 800779c:	2b00      	cmp	r3, #0
 800779e:	4607      	mov	r7, r0
 80077a0:	f300 808e 	bgt.w	80078c0 <_dtoa_r+0x990>
 80077a4:	9b06      	ldr	r3, [sp, #24]
 80077a6:	2b02      	cmp	r3, #2
 80077a8:	dc51      	bgt.n	800784e <_dtoa_r+0x91e>
 80077aa:	e089      	b.n	80078c0 <_dtoa_r+0x990>
 80077ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077b2:	e74b      	b.n	800764c <_dtoa_r+0x71c>
 80077b4:	9b03      	ldr	r3, [sp, #12]
 80077b6:	1e5e      	subs	r6, r3, #1
 80077b8:	9b07      	ldr	r3, [sp, #28]
 80077ba:	42b3      	cmp	r3, r6
 80077bc:	bfbf      	itttt	lt
 80077be:	9b07      	ldrlt	r3, [sp, #28]
 80077c0:	9607      	strlt	r6, [sp, #28]
 80077c2:	1af2      	sublt	r2, r6, r3
 80077c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80077c6:	bfb6      	itet	lt
 80077c8:	189b      	addlt	r3, r3, r2
 80077ca:	1b9e      	subge	r6, r3, r6
 80077cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80077ce:	9b03      	ldr	r3, [sp, #12]
 80077d0:	bfb8      	it	lt
 80077d2:	2600      	movlt	r6, #0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	bfb7      	itett	lt
 80077d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80077dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80077e0:	1a9d      	sublt	r5, r3, r2
 80077e2:	2300      	movlt	r3, #0
 80077e4:	e734      	b.n	8007650 <_dtoa_r+0x720>
 80077e6:	9e07      	ldr	r6, [sp, #28]
 80077e8:	9d04      	ldr	r5, [sp, #16]
 80077ea:	9f08      	ldr	r7, [sp, #32]
 80077ec:	e73b      	b.n	8007666 <_dtoa_r+0x736>
 80077ee:	9a07      	ldr	r2, [sp, #28]
 80077f0:	e767      	b.n	80076c2 <_dtoa_r+0x792>
 80077f2:	9b06      	ldr	r3, [sp, #24]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	dc18      	bgt.n	800782a <_dtoa_r+0x8fa>
 80077f8:	f1ba 0f00 	cmp.w	sl, #0
 80077fc:	d115      	bne.n	800782a <_dtoa_r+0x8fa>
 80077fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007802:	b993      	cbnz	r3, 800782a <_dtoa_r+0x8fa>
 8007804:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007808:	0d1b      	lsrs	r3, r3, #20
 800780a:	051b      	lsls	r3, r3, #20
 800780c:	b183      	cbz	r3, 8007830 <_dtoa_r+0x900>
 800780e:	9b04      	ldr	r3, [sp, #16]
 8007810:	3301      	adds	r3, #1
 8007812:	9304      	str	r3, [sp, #16]
 8007814:	9b05      	ldr	r3, [sp, #20]
 8007816:	3301      	adds	r3, #1
 8007818:	9305      	str	r3, [sp, #20]
 800781a:	f04f 0801 	mov.w	r8, #1
 800781e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007820:	2b00      	cmp	r3, #0
 8007822:	f47f af6a 	bne.w	80076fa <_dtoa_r+0x7ca>
 8007826:	2001      	movs	r0, #1
 8007828:	e76f      	b.n	800770a <_dtoa_r+0x7da>
 800782a:	f04f 0800 	mov.w	r8, #0
 800782e:	e7f6      	b.n	800781e <_dtoa_r+0x8ee>
 8007830:	4698      	mov	r8, r3
 8007832:	e7f4      	b.n	800781e <_dtoa_r+0x8ee>
 8007834:	f43f af7d 	beq.w	8007732 <_dtoa_r+0x802>
 8007838:	4618      	mov	r0, r3
 800783a:	301c      	adds	r0, #28
 800783c:	e772      	b.n	8007724 <_dtoa_r+0x7f4>
 800783e:	9b03      	ldr	r3, [sp, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	dc37      	bgt.n	80078b4 <_dtoa_r+0x984>
 8007844:	9b06      	ldr	r3, [sp, #24]
 8007846:	2b02      	cmp	r3, #2
 8007848:	dd34      	ble.n	80078b4 <_dtoa_r+0x984>
 800784a:	9b03      	ldr	r3, [sp, #12]
 800784c:	9302      	str	r3, [sp, #8]
 800784e:	9b02      	ldr	r3, [sp, #8]
 8007850:	b96b      	cbnz	r3, 800786e <_dtoa_r+0x93e>
 8007852:	4631      	mov	r1, r6
 8007854:	2205      	movs	r2, #5
 8007856:	4620      	mov	r0, r4
 8007858:	f000 f9d8 	bl	8007c0c <__multadd>
 800785c:	4601      	mov	r1, r0
 800785e:	4606      	mov	r6, r0
 8007860:	ee18 0a10 	vmov	r0, s16
 8007864:	f000 fbf2 	bl	800804c <__mcmp>
 8007868:	2800      	cmp	r0, #0
 800786a:	f73f adbb 	bgt.w	80073e4 <_dtoa_r+0x4b4>
 800786e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007870:	9d01      	ldr	r5, [sp, #4]
 8007872:	43db      	mvns	r3, r3
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	f04f 0800 	mov.w	r8, #0
 800787a:	4631      	mov	r1, r6
 800787c:	4620      	mov	r0, r4
 800787e:	f000 f9a3 	bl	8007bc8 <_Bfree>
 8007882:	2f00      	cmp	r7, #0
 8007884:	f43f aea4 	beq.w	80075d0 <_dtoa_r+0x6a0>
 8007888:	f1b8 0f00 	cmp.w	r8, #0
 800788c:	d005      	beq.n	800789a <_dtoa_r+0x96a>
 800788e:	45b8      	cmp	r8, r7
 8007890:	d003      	beq.n	800789a <_dtoa_r+0x96a>
 8007892:	4641      	mov	r1, r8
 8007894:	4620      	mov	r0, r4
 8007896:	f000 f997 	bl	8007bc8 <_Bfree>
 800789a:	4639      	mov	r1, r7
 800789c:	4620      	mov	r0, r4
 800789e:	f000 f993 	bl	8007bc8 <_Bfree>
 80078a2:	e695      	b.n	80075d0 <_dtoa_r+0x6a0>
 80078a4:	2600      	movs	r6, #0
 80078a6:	4637      	mov	r7, r6
 80078a8:	e7e1      	b.n	800786e <_dtoa_r+0x93e>
 80078aa:	9700      	str	r7, [sp, #0]
 80078ac:	4637      	mov	r7, r6
 80078ae:	e599      	b.n	80073e4 <_dtoa_r+0x4b4>
 80078b0:	40240000 	.word	0x40240000
 80078b4:	9b08      	ldr	r3, [sp, #32]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 80ca 	beq.w	8007a50 <_dtoa_r+0xb20>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	9302      	str	r3, [sp, #8]
 80078c0:	2d00      	cmp	r5, #0
 80078c2:	dd05      	ble.n	80078d0 <_dtoa_r+0x9a0>
 80078c4:	4639      	mov	r1, r7
 80078c6:	462a      	mov	r2, r5
 80078c8:	4620      	mov	r0, r4
 80078ca:	f000 fb4f 	bl	8007f6c <__lshift>
 80078ce:	4607      	mov	r7, r0
 80078d0:	f1b8 0f00 	cmp.w	r8, #0
 80078d4:	d05b      	beq.n	800798e <_dtoa_r+0xa5e>
 80078d6:	6879      	ldr	r1, [r7, #4]
 80078d8:	4620      	mov	r0, r4
 80078da:	f000 f935 	bl	8007b48 <_Balloc>
 80078de:	4605      	mov	r5, r0
 80078e0:	b928      	cbnz	r0, 80078ee <_dtoa_r+0x9be>
 80078e2:	4b87      	ldr	r3, [pc, #540]	; (8007b00 <_dtoa_r+0xbd0>)
 80078e4:	4602      	mov	r2, r0
 80078e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80078ea:	f7ff bb3b 	b.w	8006f64 <_dtoa_r+0x34>
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	3202      	adds	r2, #2
 80078f2:	0092      	lsls	r2, r2, #2
 80078f4:	f107 010c 	add.w	r1, r7, #12
 80078f8:	300c      	adds	r0, #12
 80078fa:	f000 f90b 	bl	8007b14 <memcpy>
 80078fe:	2201      	movs	r2, #1
 8007900:	4629      	mov	r1, r5
 8007902:	4620      	mov	r0, r4
 8007904:	f000 fb32 	bl	8007f6c <__lshift>
 8007908:	9b01      	ldr	r3, [sp, #4]
 800790a:	f103 0901 	add.w	r9, r3, #1
 800790e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007912:	4413      	add	r3, r2
 8007914:	9305      	str	r3, [sp, #20]
 8007916:	f00a 0301 	and.w	r3, sl, #1
 800791a:	46b8      	mov	r8, r7
 800791c:	9304      	str	r3, [sp, #16]
 800791e:	4607      	mov	r7, r0
 8007920:	4631      	mov	r1, r6
 8007922:	ee18 0a10 	vmov	r0, s16
 8007926:	f7ff fa77 	bl	8006e18 <quorem>
 800792a:	4641      	mov	r1, r8
 800792c:	9002      	str	r0, [sp, #8]
 800792e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007932:	ee18 0a10 	vmov	r0, s16
 8007936:	f000 fb89 	bl	800804c <__mcmp>
 800793a:	463a      	mov	r2, r7
 800793c:	9003      	str	r0, [sp, #12]
 800793e:	4631      	mov	r1, r6
 8007940:	4620      	mov	r0, r4
 8007942:	f000 fb9f 	bl	8008084 <__mdiff>
 8007946:	68c2      	ldr	r2, [r0, #12]
 8007948:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800794c:	4605      	mov	r5, r0
 800794e:	bb02      	cbnz	r2, 8007992 <_dtoa_r+0xa62>
 8007950:	4601      	mov	r1, r0
 8007952:	ee18 0a10 	vmov	r0, s16
 8007956:	f000 fb79 	bl	800804c <__mcmp>
 800795a:	4602      	mov	r2, r0
 800795c:	4629      	mov	r1, r5
 800795e:	4620      	mov	r0, r4
 8007960:	9207      	str	r2, [sp, #28]
 8007962:	f000 f931 	bl	8007bc8 <_Bfree>
 8007966:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800796a:	ea43 0102 	orr.w	r1, r3, r2
 800796e:	9b04      	ldr	r3, [sp, #16]
 8007970:	430b      	orrs	r3, r1
 8007972:	464d      	mov	r5, r9
 8007974:	d10f      	bne.n	8007996 <_dtoa_r+0xa66>
 8007976:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800797a:	d02a      	beq.n	80079d2 <_dtoa_r+0xaa2>
 800797c:	9b03      	ldr	r3, [sp, #12]
 800797e:	2b00      	cmp	r3, #0
 8007980:	dd02      	ble.n	8007988 <_dtoa_r+0xa58>
 8007982:	9b02      	ldr	r3, [sp, #8]
 8007984:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007988:	f88b a000 	strb.w	sl, [fp]
 800798c:	e775      	b.n	800787a <_dtoa_r+0x94a>
 800798e:	4638      	mov	r0, r7
 8007990:	e7ba      	b.n	8007908 <_dtoa_r+0x9d8>
 8007992:	2201      	movs	r2, #1
 8007994:	e7e2      	b.n	800795c <_dtoa_r+0xa2c>
 8007996:	9b03      	ldr	r3, [sp, #12]
 8007998:	2b00      	cmp	r3, #0
 800799a:	db04      	blt.n	80079a6 <_dtoa_r+0xa76>
 800799c:	9906      	ldr	r1, [sp, #24]
 800799e:	430b      	orrs	r3, r1
 80079a0:	9904      	ldr	r1, [sp, #16]
 80079a2:	430b      	orrs	r3, r1
 80079a4:	d122      	bne.n	80079ec <_dtoa_r+0xabc>
 80079a6:	2a00      	cmp	r2, #0
 80079a8:	ddee      	ble.n	8007988 <_dtoa_r+0xa58>
 80079aa:	ee18 1a10 	vmov	r1, s16
 80079ae:	2201      	movs	r2, #1
 80079b0:	4620      	mov	r0, r4
 80079b2:	f000 fadb 	bl	8007f6c <__lshift>
 80079b6:	4631      	mov	r1, r6
 80079b8:	ee08 0a10 	vmov	s16, r0
 80079bc:	f000 fb46 	bl	800804c <__mcmp>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	dc03      	bgt.n	80079cc <_dtoa_r+0xa9c>
 80079c4:	d1e0      	bne.n	8007988 <_dtoa_r+0xa58>
 80079c6:	f01a 0f01 	tst.w	sl, #1
 80079ca:	d0dd      	beq.n	8007988 <_dtoa_r+0xa58>
 80079cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079d0:	d1d7      	bne.n	8007982 <_dtoa_r+0xa52>
 80079d2:	2339      	movs	r3, #57	; 0x39
 80079d4:	f88b 3000 	strb.w	r3, [fp]
 80079d8:	462b      	mov	r3, r5
 80079da:	461d      	mov	r5, r3
 80079dc:	3b01      	subs	r3, #1
 80079de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80079e2:	2a39      	cmp	r2, #57	; 0x39
 80079e4:	d071      	beq.n	8007aca <_dtoa_r+0xb9a>
 80079e6:	3201      	adds	r2, #1
 80079e8:	701a      	strb	r2, [r3, #0]
 80079ea:	e746      	b.n	800787a <_dtoa_r+0x94a>
 80079ec:	2a00      	cmp	r2, #0
 80079ee:	dd07      	ble.n	8007a00 <_dtoa_r+0xad0>
 80079f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079f4:	d0ed      	beq.n	80079d2 <_dtoa_r+0xaa2>
 80079f6:	f10a 0301 	add.w	r3, sl, #1
 80079fa:	f88b 3000 	strb.w	r3, [fp]
 80079fe:	e73c      	b.n	800787a <_dtoa_r+0x94a>
 8007a00:	9b05      	ldr	r3, [sp, #20]
 8007a02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007a06:	4599      	cmp	r9, r3
 8007a08:	d047      	beq.n	8007a9a <_dtoa_r+0xb6a>
 8007a0a:	ee18 1a10 	vmov	r1, s16
 8007a0e:	2300      	movs	r3, #0
 8007a10:	220a      	movs	r2, #10
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 f8fa 	bl	8007c0c <__multadd>
 8007a18:	45b8      	cmp	r8, r7
 8007a1a:	ee08 0a10 	vmov	s16, r0
 8007a1e:	f04f 0300 	mov.w	r3, #0
 8007a22:	f04f 020a 	mov.w	r2, #10
 8007a26:	4641      	mov	r1, r8
 8007a28:	4620      	mov	r0, r4
 8007a2a:	d106      	bne.n	8007a3a <_dtoa_r+0xb0a>
 8007a2c:	f000 f8ee 	bl	8007c0c <__multadd>
 8007a30:	4680      	mov	r8, r0
 8007a32:	4607      	mov	r7, r0
 8007a34:	f109 0901 	add.w	r9, r9, #1
 8007a38:	e772      	b.n	8007920 <_dtoa_r+0x9f0>
 8007a3a:	f000 f8e7 	bl	8007c0c <__multadd>
 8007a3e:	4639      	mov	r1, r7
 8007a40:	4680      	mov	r8, r0
 8007a42:	2300      	movs	r3, #0
 8007a44:	220a      	movs	r2, #10
 8007a46:	4620      	mov	r0, r4
 8007a48:	f000 f8e0 	bl	8007c0c <__multadd>
 8007a4c:	4607      	mov	r7, r0
 8007a4e:	e7f1      	b.n	8007a34 <_dtoa_r+0xb04>
 8007a50:	9b03      	ldr	r3, [sp, #12]
 8007a52:	9302      	str	r3, [sp, #8]
 8007a54:	9d01      	ldr	r5, [sp, #4]
 8007a56:	ee18 0a10 	vmov	r0, s16
 8007a5a:	4631      	mov	r1, r6
 8007a5c:	f7ff f9dc 	bl	8006e18 <quorem>
 8007a60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a64:	9b01      	ldr	r3, [sp, #4]
 8007a66:	f805 ab01 	strb.w	sl, [r5], #1
 8007a6a:	1aea      	subs	r2, r5, r3
 8007a6c:	9b02      	ldr	r3, [sp, #8]
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	dd09      	ble.n	8007a86 <_dtoa_r+0xb56>
 8007a72:	ee18 1a10 	vmov	r1, s16
 8007a76:	2300      	movs	r3, #0
 8007a78:	220a      	movs	r2, #10
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	f000 f8c6 	bl	8007c0c <__multadd>
 8007a80:	ee08 0a10 	vmov	s16, r0
 8007a84:	e7e7      	b.n	8007a56 <_dtoa_r+0xb26>
 8007a86:	9b02      	ldr	r3, [sp, #8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	bfc8      	it	gt
 8007a8c:	461d      	movgt	r5, r3
 8007a8e:	9b01      	ldr	r3, [sp, #4]
 8007a90:	bfd8      	it	le
 8007a92:	2501      	movle	r5, #1
 8007a94:	441d      	add	r5, r3
 8007a96:	f04f 0800 	mov.w	r8, #0
 8007a9a:	ee18 1a10 	vmov	r1, s16
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f000 fa63 	bl	8007f6c <__lshift>
 8007aa6:	4631      	mov	r1, r6
 8007aa8:	ee08 0a10 	vmov	s16, r0
 8007aac:	f000 face 	bl	800804c <__mcmp>
 8007ab0:	2800      	cmp	r0, #0
 8007ab2:	dc91      	bgt.n	80079d8 <_dtoa_r+0xaa8>
 8007ab4:	d102      	bne.n	8007abc <_dtoa_r+0xb8c>
 8007ab6:	f01a 0f01 	tst.w	sl, #1
 8007aba:	d18d      	bne.n	80079d8 <_dtoa_r+0xaa8>
 8007abc:	462b      	mov	r3, r5
 8007abe:	461d      	mov	r5, r3
 8007ac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ac4:	2a30      	cmp	r2, #48	; 0x30
 8007ac6:	d0fa      	beq.n	8007abe <_dtoa_r+0xb8e>
 8007ac8:	e6d7      	b.n	800787a <_dtoa_r+0x94a>
 8007aca:	9a01      	ldr	r2, [sp, #4]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d184      	bne.n	80079da <_dtoa_r+0xaaa>
 8007ad0:	9b00      	ldr	r3, [sp, #0]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	9300      	str	r3, [sp, #0]
 8007ad6:	2331      	movs	r3, #49	; 0x31
 8007ad8:	7013      	strb	r3, [r2, #0]
 8007ada:	e6ce      	b.n	800787a <_dtoa_r+0x94a>
 8007adc:	4b09      	ldr	r3, [pc, #36]	; (8007b04 <_dtoa_r+0xbd4>)
 8007ade:	f7ff ba95 	b.w	800700c <_dtoa_r+0xdc>
 8007ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	f47f aa6e 	bne.w	8006fc6 <_dtoa_r+0x96>
 8007aea:	4b07      	ldr	r3, [pc, #28]	; (8007b08 <_dtoa_r+0xbd8>)
 8007aec:	f7ff ba8e 	b.w	800700c <_dtoa_r+0xdc>
 8007af0:	9b02      	ldr	r3, [sp, #8]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	dcae      	bgt.n	8007a54 <_dtoa_r+0xb24>
 8007af6:	9b06      	ldr	r3, [sp, #24]
 8007af8:	2b02      	cmp	r3, #2
 8007afa:	f73f aea8 	bgt.w	800784e <_dtoa_r+0x91e>
 8007afe:	e7a9      	b.n	8007a54 <_dtoa_r+0xb24>
 8007b00:	08009233 	.word	0x08009233
 8007b04:	08009190 	.word	0x08009190
 8007b08:	080091b4 	.word	0x080091b4

08007b0c <_localeconv_r>:
 8007b0c:	4800      	ldr	r0, [pc, #0]	; (8007b10 <_localeconv_r+0x4>)
 8007b0e:	4770      	bx	lr
 8007b10:	20000160 	.word	0x20000160

08007b14 <memcpy>:
 8007b14:	440a      	add	r2, r1
 8007b16:	4291      	cmp	r1, r2
 8007b18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007b1c:	d100      	bne.n	8007b20 <memcpy+0xc>
 8007b1e:	4770      	bx	lr
 8007b20:	b510      	push	{r4, lr}
 8007b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b2a:	4291      	cmp	r1, r2
 8007b2c:	d1f9      	bne.n	8007b22 <memcpy+0xe>
 8007b2e:	bd10      	pop	{r4, pc}

08007b30 <__malloc_lock>:
 8007b30:	4801      	ldr	r0, [pc, #4]	; (8007b38 <__malloc_lock+0x8>)
 8007b32:	f000 bd30 	b.w	8008596 <__retarget_lock_acquire_recursive>
 8007b36:	bf00      	nop
 8007b38:	20000548 	.word	0x20000548

08007b3c <__malloc_unlock>:
 8007b3c:	4801      	ldr	r0, [pc, #4]	; (8007b44 <__malloc_unlock+0x8>)
 8007b3e:	f000 bd2b 	b.w	8008598 <__retarget_lock_release_recursive>
 8007b42:	bf00      	nop
 8007b44:	20000548 	.word	0x20000548

08007b48 <_Balloc>:
 8007b48:	b570      	push	{r4, r5, r6, lr}
 8007b4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	460d      	mov	r5, r1
 8007b50:	b976      	cbnz	r6, 8007b70 <_Balloc+0x28>
 8007b52:	2010      	movs	r0, #16
 8007b54:	f7fe fbd6 	bl	8006304 <malloc>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	6260      	str	r0, [r4, #36]	; 0x24
 8007b5c:	b920      	cbnz	r0, 8007b68 <_Balloc+0x20>
 8007b5e:	4b18      	ldr	r3, [pc, #96]	; (8007bc0 <_Balloc+0x78>)
 8007b60:	4818      	ldr	r0, [pc, #96]	; (8007bc4 <_Balloc+0x7c>)
 8007b62:	2166      	movs	r1, #102	; 0x66
 8007b64:	f000 fce6 	bl	8008534 <__assert_func>
 8007b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b6c:	6006      	str	r6, [r0, #0]
 8007b6e:	60c6      	str	r6, [r0, #12]
 8007b70:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b72:	68f3      	ldr	r3, [r6, #12]
 8007b74:	b183      	cbz	r3, 8007b98 <_Balloc+0x50>
 8007b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b7e:	b9b8      	cbnz	r0, 8007bb0 <_Balloc+0x68>
 8007b80:	2101      	movs	r1, #1
 8007b82:	fa01 f605 	lsl.w	r6, r1, r5
 8007b86:	1d72      	adds	r2, r6, #5
 8007b88:	0092      	lsls	r2, r2, #2
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 fb60 	bl	8008250 <_calloc_r>
 8007b90:	b160      	cbz	r0, 8007bac <_Balloc+0x64>
 8007b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b96:	e00e      	b.n	8007bb6 <_Balloc+0x6e>
 8007b98:	2221      	movs	r2, #33	; 0x21
 8007b9a:	2104      	movs	r1, #4
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	f000 fb57 	bl	8008250 <_calloc_r>
 8007ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ba4:	60f0      	str	r0, [r6, #12]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e4      	bne.n	8007b76 <_Balloc+0x2e>
 8007bac:	2000      	movs	r0, #0
 8007bae:	bd70      	pop	{r4, r5, r6, pc}
 8007bb0:	6802      	ldr	r2, [r0, #0]
 8007bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007bbc:	e7f7      	b.n	8007bae <_Balloc+0x66>
 8007bbe:	bf00      	nop
 8007bc0:	080091c1 	.word	0x080091c1
 8007bc4:	08009244 	.word	0x08009244

08007bc8 <_Bfree>:
 8007bc8:	b570      	push	{r4, r5, r6, lr}
 8007bca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bcc:	4605      	mov	r5, r0
 8007bce:	460c      	mov	r4, r1
 8007bd0:	b976      	cbnz	r6, 8007bf0 <_Bfree+0x28>
 8007bd2:	2010      	movs	r0, #16
 8007bd4:	f7fe fb96 	bl	8006304 <malloc>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	6268      	str	r0, [r5, #36]	; 0x24
 8007bdc:	b920      	cbnz	r0, 8007be8 <_Bfree+0x20>
 8007bde:	4b09      	ldr	r3, [pc, #36]	; (8007c04 <_Bfree+0x3c>)
 8007be0:	4809      	ldr	r0, [pc, #36]	; (8007c08 <_Bfree+0x40>)
 8007be2:	218a      	movs	r1, #138	; 0x8a
 8007be4:	f000 fca6 	bl	8008534 <__assert_func>
 8007be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bec:	6006      	str	r6, [r0, #0]
 8007bee:	60c6      	str	r6, [r0, #12]
 8007bf0:	b13c      	cbz	r4, 8007c02 <_Bfree+0x3a>
 8007bf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bf4:	6862      	ldr	r2, [r4, #4]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bfc:	6021      	str	r1, [r4, #0]
 8007bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c02:	bd70      	pop	{r4, r5, r6, pc}
 8007c04:	080091c1 	.word	0x080091c1
 8007c08:	08009244 	.word	0x08009244

08007c0c <__multadd>:
 8007c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c10:	690d      	ldr	r5, [r1, #16]
 8007c12:	4607      	mov	r7, r0
 8007c14:	460c      	mov	r4, r1
 8007c16:	461e      	mov	r6, r3
 8007c18:	f101 0c14 	add.w	ip, r1, #20
 8007c1c:	2000      	movs	r0, #0
 8007c1e:	f8dc 3000 	ldr.w	r3, [ip]
 8007c22:	b299      	uxth	r1, r3
 8007c24:	fb02 6101 	mla	r1, r2, r1, r6
 8007c28:	0c1e      	lsrs	r6, r3, #16
 8007c2a:	0c0b      	lsrs	r3, r1, #16
 8007c2c:	fb02 3306 	mla	r3, r2, r6, r3
 8007c30:	b289      	uxth	r1, r1
 8007c32:	3001      	adds	r0, #1
 8007c34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c38:	4285      	cmp	r5, r0
 8007c3a:	f84c 1b04 	str.w	r1, [ip], #4
 8007c3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c42:	dcec      	bgt.n	8007c1e <__multadd+0x12>
 8007c44:	b30e      	cbz	r6, 8007c8a <__multadd+0x7e>
 8007c46:	68a3      	ldr	r3, [r4, #8]
 8007c48:	42ab      	cmp	r3, r5
 8007c4a:	dc19      	bgt.n	8007c80 <__multadd+0x74>
 8007c4c:	6861      	ldr	r1, [r4, #4]
 8007c4e:	4638      	mov	r0, r7
 8007c50:	3101      	adds	r1, #1
 8007c52:	f7ff ff79 	bl	8007b48 <_Balloc>
 8007c56:	4680      	mov	r8, r0
 8007c58:	b928      	cbnz	r0, 8007c66 <__multadd+0x5a>
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	4b0c      	ldr	r3, [pc, #48]	; (8007c90 <__multadd+0x84>)
 8007c5e:	480d      	ldr	r0, [pc, #52]	; (8007c94 <__multadd+0x88>)
 8007c60:	21b5      	movs	r1, #181	; 0xb5
 8007c62:	f000 fc67 	bl	8008534 <__assert_func>
 8007c66:	6922      	ldr	r2, [r4, #16]
 8007c68:	3202      	adds	r2, #2
 8007c6a:	f104 010c 	add.w	r1, r4, #12
 8007c6e:	0092      	lsls	r2, r2, #2
 8007c70:	300c      	adds	r0, #12
 8007c72:	f7ff ff4f 	bl	8007b14 <memcpy>
 8007c76:	4621      	mov	r1, r4
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff ffa5 	bl	8007bc8 <_Bfree>
 8007c7e:	4644      	mov	r4, r8
 8007c80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c84:	3501      	adds	r5, #1
 8007c86:	615e      	str	r6, [r3, #20]
 8007c88:	6125      	str	r5, [r4, #16]
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c90:	08009233 	.word	0x08009233
 8007c94:	08009244 	.word	0x08009244

08007c98 <__hi0bits>:
 8007c98:	0c03      	lsrs	r3, r0, #16
 8007c9a:	041b      	lsls	r3, r3, #16
 8007c9c:	b9d3      	cbnz	r3, 8007cd4 <__hi0bits+0x3c>
 8007c9e:	0400      	lsls	r0, r0, #16
 8007ca0:	2310      	movs	r3, #16
 8007ca2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007ca6:	bf04      	itt	eq
 8007ca8:	0200      	lsleq	r0, r0, #8
 8007caa:	3308      	addeq	r3, #8
 8007cac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007cb0:	bf04      	itt	eq
 8007cb2:	0100      	lsleq	r0, r0, #4
 8007cb4:	3304      	addeq	r3, #4
 8007cb6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007cba:	bf04      	itt	eq
 8007cbc:	0080      	lsleq	r0, r0, #2
 8007cbe:	3302      	addeq	r3, #2
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	db05      	blt.n	8007cd0 <__hi0bits+0x38>
 8007cc4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007cc8:	f103 0301 	add.w	r3, r3, #1
 8007ccc:	bf08      	it	eq
 8007cce:	2320      	moveq	r3, #32
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	4770      	bx	lr
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e7e4      	b.n	8007ca2 <__hi0bits+0xa>

08007cd8 <__lo0bits>:
 8007cd8:	6803      	ldr	r3, [r0, #0]
 8007cda:	f013 0207 	ands.w	r2, r3, #7
 8007cde:	4601      	mov	r1, r0
 8007ce0:	d00b      	beq.n	8007cfa <__lo0bits+0x22>
 8007ce2:	07da      	lsls	r2, r3, #31
 8007ce4:	d423      	bmi.n	8007d2e <__lo0bits+0x56>
 8007ce6:	0798      	lsls	r0, r3, #30
 8007ce8:	bf49      	itett	mi
 8007cea:	085b      	lsrmi	r3, r3, #1
 8007cec:	089b      	lsrpl	r3, r3, #2
 8007cee:	2001      	movmi	r0, #1
 8007cf0:	600b      	strmi	r3, [r1, #0]
 8007cf2:	bf5c      	itt	pl
 8007cf4:	600b      	strpl	r3, [r1, #0]
 8007cf6:	2002      	movpl	r0, #2
 8007cf8:	4770      	bx	lr
 8007cfa:	b298      	uxth	r0, r3
 8007cfc:	b9a8      	cbnz	r0, 8007d2a <__lo0bits+0x52>
 8007cfe:	0c1b      	lsrs	r3, r3, #16
 8007d00:	2010      	movs	r0, #16
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	b90a      	cbnz	r2, 8007d0a <__lo0bits+0x32>
 8007d06:	3008      	adds	r0, #8
 8007d08:	0a1b      	lsrs	r3, r3, #8
 8007d0a:	071a      	lsls	r2, r3, #28
 8007d0c:	bf04      	itt	eq
 8007d0e:	091b      	lsreq	r3, r3, #4
 8007d10:	3004      	addeq	r0, #4
 8007d12:	079a      	lsls	r2, r3, #30
 8007d14:	bf04      	itt	eq
 8007d16:	089b      	lsreq	r3, r3, #2
 8007d18:	3002      	addeq	r0, #2
 8007d1a:	07da      	lsls	r2, r3, #31
 8007d1c:	d403      	bmi.n	8007d26 <__lo0bits+0x4e>
 8007d1e:	085b      	lsrs	r3, r3, #1
 8007d20:	f100 0001 	add.w	r0, r0, #1
 8007d24:	d005      	beq.n	8007d32 <__lo0bits+0x5a>
 8007d26:	600b      	str	r3, [r1, #0]
 8007d28:	4770      	bx	lr
 8007d2a:	4610      	mov	r0, r2
 8007d2c:	e7e9      	b.n	8007d02 <__lo0bits+0x2a>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	4770      	bx	lr
 8007d32:	2020      	movs	r0, #32
 8007d34:	4770      	bx	lr
	...

08007d38 <__i2b>:
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	2101      	movs	r1, #1
 8007d3e:	f7ff ff03 	bl	8007b48 <_Balloc>
 8007d42:	4602      	mov	r2, r0
 8007d44:	b928      	cbnz	r0, 8007d52 <__i2b+0x1a>
 8007d46:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <__i2b+0x24>)
 8007d48:	4805      	ldr	r0, [pc, #20]	; (8007d60 <__i2b+0x28>)
 8007d4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007d4e:	f000 fbf1 	bl	8008534 <__assert_func>
 8007d52:	2301      	movs	r3, #1
 8007d54:	6144      	str	r4, [r0, #20]
 8007d56:	6103      	str	r3, [r0, #16]
 8007d58:	bd10      	pop	{r4, pc}
 8007d5a:	bf00      	nop
 8007d5c:	08009233 	.word	0x08009233
 8007d60:	08009244 	.word	0x08009244

08007d64 <__multiply>:
 8007d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d68:	4691      	mov	r9, r2
 8007d6a:	690a      	ldr	r2, [r1, #16]
 8007d6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	bfb8      	it	lt
 8007d74:	460b      	movlt	r3, r1
 8007d76:	460c      	mov	r4, r1
 8007d78:	bfbc      	itt	lt
 8007d7a:	464c      	movlt	r4, r9
 8007d7c:	4699      	movlt	r9, r3
 8007d7e:	6927      	ldr	r7, [r4, #16]
 8007d80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d84:	68a3      	ldr	r3, [r4, #8]
 8007d86:	6861      	ldr	r1, [r4, #4]
 8007d88:	eb07 060a 	add.w	r6, r7, sl
 8007d8c:	42b3      	cmp	r3, r6
 8007d8e:	b085      	sub	sp, #20
 8007d90:	bfb8      	it	lt
 8007d92:	3101      	addlt	r1, #1
 8007d94:	f7ff fed8 	bl	8007b48 <_Balloc>
 8007d98:	b930      	cbnz	r0, 8007da8 <__multiply+0x44>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	4b44      	ldr	r3, [pc, #272]	; (8007eb0 <__multiply+0x14c>)
 8007d9e:	4845      	ldr	r0, [pc, #276]	; (8007eb4 <__multiply+0x150>)
 8007da0:	f240 115d 	movw	r1, #349	; 0x15d
 8007da4:	f000 fbc6 	bl	8008534 <__assert_func>
 8007da8:	f100 0514 	add.w	r5, r0, #20
 8007dac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007db0:	462b      	mov	r3, r5
 8007db2:	2200      	movs	r2, #0
 8007db4:	4543      	cmp	r3, r8
 8007db6:	d321      	bcc.n	8007dfc <__multiply+0x98>
 8007db8:	f104 0314 	add.w	r3, r4, #20
 8007dbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007dc0:	f109 0314 	add.w	r3, r9, #20
 8007dc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007dc8:	9202      	str	r2, [sp, #8]
 8007dca:	1b3a      	subs	r2, r7, r4
 8007dcc:	3a15      	subs	r2, #21
 8007dce:	f022 0203 	bic.w	r2, r2, #3
 8007dd2:	3204      	adds	r2, #4
 8007dd4:	f104 0115 	add.w	r1, r4, #21
 8007dd8:	428f      	cmp	r7, r1
 8007dda:	bf38      	it	cc
 8007ddc:	2204      	movcc	r2, #4
 8007dde:	9201      	str	r2, [sp, #4]
 8007de0:	9a02      	ldr	r2, [sp, #8]
 8007de2:	9303      	str	r3, [sp, #12]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d80c      	bhi.n	8007e02 <__multiply+0x9e>
 8007de8:	2e00      	cmp	r6, #0
 8007dea:	dd03      	ble.n	8007df4 <__multiply+0x90>
 8007dec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d05a      	beq.n	8007eaa <__multiply+0x146>
 8007df4:	6106      	str	r6, [r0, #16]
 8007df6:	b005      	add	sp, #20
 8007df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfc:	f843 2b04 	str.w	r2, [r3], #4
 8007e00:	e7d8      	b.n	8007db4 <__multiply+0x50>
 8007e02:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e06:	f1ba 0f00 	cmp.w	sl, #0
 8007e0a:	d024      	beq.n	8007e56 <__multiply+0xf2>
 8007e0c:	f104 0e14 	add.w	lr, r4, #20
 8007e10:	46a9      	mov	r9, r5
 8007e12:	f04f 0c00 	mov.w	ip, #0
 8007e16:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007e1a:	f8d9 1000 	ldr.w	r1, [r9]
 8007e1e:	fa1f fb82 	uxth.w	fp, r2
 8007e22:	b289      	uxth	r1, r1
 8007e24:	fb0a 110b 	mla	r1, sl, fp, r1
 8007e28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007e2c:	f8d9 2000 	ldr.w	r2, [r9]
 8007e30:	4461      	add	r1, ip
 8007e32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e36:	fb0a c20b 	mla	r2, sl, fp, ip
 8007e3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e3e:	b289      	uxth	r1, r1
 8007e40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e44:	4577      	cmp	r7, lr
 8007e46:	f849 1b04 	str.w	r1, [r9], #4
 8007e4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e4e:	d8e2      	bhi.n	8007e16 <__multiply+0xb2>
 8007e50:	9a01      	ldr	r2, [sp, #4]
 8007e52:	f845 c002 	str.w	ip, [r5, r2]
 8007e56:	9a03      	ldr	r2, [sp, #12]
 8007e58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e5c:	3304      	adds	r3, #4
 8007e5e:	f1b9 0f00 	cmp.w	r9, #0
 8007e62:	d020      	beq.n	8007ea6 <__multiply+0x142>
 8007e64:	6829      	ldr	r1, [r5, #0]
 8007e66:	f104 0c14 	add.w	ip, r4, #20
 8007e6a:	46ae      	mov	lr, r5
 8007e6c:	f04f 0a00 	mov.w	sl, #0
 8007e70:	f8bc b000 	ldrh.w	fp, [ip]
 8007e74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e78:	fb09 220b 	mla	r2, r9, fp, r2
 8007e7c:	4492      	add	sl, r2
 8007e7e:	b289      	uxth	r1, r1
 8007e80:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007e84:	f84e 1b04 	str.w	r1, [lr], #4
 8007e88:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007e8c:	f8be 1000 	ldrh.w	r1, [lr]
 8007e90:	0c12      	lsrs	r2, r2, #16
 8007e92:	fb09 1102 	mla	r1, r9, r2, r1
 8007e96:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007e9a:	4567      	cmp	r7, ip
 8007e9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ea0:	d8e6      	bhi.n	8007e70 <__multiply+0x10c>
 8007ea2:	9a01      	ldr	r2, [sp, #4]
 8007ea4:	50a9      	str	r1, [r5, r2]
 8007ea6:	3504      	adds	r5, #4
 8007ea8:	e79a      	b.n	8007de0 <__multiply+0x7c>
 8007eaa:	3e01      	subs	r6, #1
 8007eac:	e79c      	b.n	8007de8 <__multiply+0x84>
 8007eae:	bf00      	nop
 8007eb0:	08009233 	.word	0x08009233
 8007eb4:	08009244 	.word	0x08009244

08007eb8 <__pow5mult>:
 8007eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ebc:	4615      	mov	r5, r2
 8007ebe:	f012 0203 	ands.w	r2, r2, #3
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	460f      	mov	r7, r1
 8007ec6:	d007      	beq.n	8007ed8 <__pow5mult+0x20>
 8007ec8:	4c25      	ldr	r4, [pc, #148]	; (8007f60 <__pow5mult+0xa8>)
 8007eca:	3a01      	subs	r2, #1
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ed2:	f7ff fe9b 	bl	8007c0c <__multadd>
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	10ad      	asrs	r5, r5, #2
 8007eda:	d03d      	beq.n	8007f58 <__pow5mult+0xa0>
 8007edc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ede:	b97c      	cbnz	r4, 8007f00 <__pow5mult+0x48>
 8007ee0:	2010      	movs	r0, #16
 8007ee2:	f7fe fa0f 	bl	8006304 <malloc>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	6270      	str	r0, [r6, #36]	; 0x24
 8007eea:	b928      	cbnz	r0, 8007ef8 <__pow5mult+0x40>
 8007eec:	4b1d      	ldr	r3, [pc, #116]	; (8007f64 <__pow5mult+0xac>)
 8007eee:	481e      	ldr	r0, [pc, #120]	; (8007f68 <__pow5mult+0xb0>)
 8007ef0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ef4:	f000 fb1e 	bl	8008534 <__assert_func>
 8007ef8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007efc:	6004      	str	r4, [r0, #0]
 8007efe:	60c4      	str	r4, [r0, #12]
 8007f00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f08:	b94c      	cbnz	r4, 8007f1e <__pow5mult+0x66>
 8007f0a:	f240 2171 	movw	r1, #625	; 0x271
 8007f0e:	4630      	mov	r0, r6
 8007f10:	f7ff ff12 	bl	8007d38 <__i2b>
 8007f14:	2300      	movs	r3, #0
 8007f16:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	6003      	str	r3, [r0, #0]
 8007f1e:	f04f 0900 	mov.w	r9, #0
 8007f22:	07eb      	lsls	r3, r5, #31
 8007f24:	d50a      	bpl.n	8007f3c <__pow5mult+0x84>
 8007f26:	4639      	mov	r1, r7
 8007f28:	4622      	mov	r2, r4
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f7ff ff1a 	bl	8007d64 <__multiply>
 8007f30:	4639      	mov	r1, r7
 8007f32:	4680      	mov	r8, r0
 8007f34:	4630      	mov	r0, r6
 8007f36:	f7ff fe47 	bl	8007bc8 <_Bfree>
 8007f3a:	4647      	mov	r7, r8
 8007f3c:	106d      	asrs	r5, r5, #1
 8007f3e:	d00b      	beq.n	8007f58 <__pow5mult+0xa0>
 8007f40:	6820      	ldr	r0, [r4, #0]
 8007f42:	b938      	cbnz	r0, 8007f54 <__pow5mult+0x9c>
 8007f44:	4622      	mov	r2, r4
 8007f46:	4621      	mov	r1, r4
 8007f48:	4630      	mov	r0, r6
 8007f4a:	f7ff ff0b 	bl	8007d64 <__multiply>
 8007f4e:	6020      	str	r0, [r4, #0]
 8007f50:	f8c0 9000 	str.w	r9, [r0]
 8007f54:	4604      	mov	r4, r0
 8007f56:	e7e4      	b.n	8007f22 <__pow5mult+0x6a>
 8007f58:	4638      	mov	r0, r7
 8007f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f5e:	bf00      	nop
 8007f60:	08009390 	.word	0x08009390
 8007f64:	080091c1 	.word	0x080091c1
 8007f68:	08009244 	.word	0x08009244

08007f6c <__lshift>:
 8007f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f70:	460c      	mov	r4, r1
 8007f72:	6849      	ldr	r1, [r1, #4]
 8007f74:	6923      	ldr	r3, [r4, #16]
 8007f76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f7a:	68a3      	ldr	r3, [r4, #8]
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	4691      	mov	r9, r2
 8007f80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f84:	f108 0601 	add.w	r6, r8, #1
 8007f88:	42b3      	cmp	r3, r6
 8007f8a:	db0b      	blt.n	8007fa4 <__lshift+0x38>
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f7ff fddb 	bl	8007b48 <_Balloc>
 8007f92:	4605      	mov	r5, r0
 8007f94:	b948      	cbnz	r0, 8007faa <__lshift+0x3e>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4b2a      	ldr	r3, [pc, #168]	; (8008044 <__lshift+0xd8>)
 8007f9a:	482b      	ldr	r0, [pc, #172]	; (8008048 <__lshift+0xdc>)
 8007f9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007fa0:	f000 fac8 	bl	8008534 <__assert_func>
 8007fa4:	3101      	adds	r1, #1
 8007fa6:	005b      	lsls	r3, r3, #1
 8007fa8:	e7ee      	b.n	8007f88 <__lshift+0x1c>
 8007faa:	2300      	movs	r3, #0
 8007fac:	f100 0114 	add.w	r1, r0, #20
 8007fb0:	f100 0210 	add.w	r2, r0, #16
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	4553      	cmp	r3, sl
 8007fb8:	db37      	blt.n	800802a <__lshift+0xbe>
 8007fba:	6920      	ldr	r0, [r4, #16]
 8007fbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fc0:	f104 0314 	add.w	r3, r4, #20
 8007fc4:	f019 091f 	ands.w	r9, r9, #31
 8007fc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007fcc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007fd0:	d02f      	beq.n	8008032 <__lshift+0xc6>
 8007fd2:	f1c9 0e20 	rsb	lr, r9, #32
 8007fd6:	468a      	mov	sl, r1
 8007fd8:	f04f 0c00 	mov.w	ip, #0
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	fa02 f209 	lsl.w	r2, r2, r9
 8007fe2:	ea42 020c 	orr.w	r2, r2, ip
 8007fe6:	f84a 2b04 	str.w	r2, [sl], #4
 8007fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fee:	4298      	cmp	r0, r3
 8007ff0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007ff4:	d8f2      	bhi.n	8007fdc <__lshift+0x70>
 8007ff6:	1b03      	subs	r3, r0, r4
 8007ff8:	3b15      	subs	r3, #21
 8007ffa:	f023 0303 	bic.w	r3, r3, #3
 8007ffe:	3304      	adds	r3, #4
 8008000:	f104 0215 	add.w	r2, r4, #21
 8008004:	4290      	cmp	r0, r2
 8008006:	bf38      	it	cc
 8008008:	2304      	movcc	r3, #4
 800800a:	f841 c003 	str.w	ip, [r1, r3]
 800800e:	f1bc 0f00 	cmp.w	ip, #0
 8008012:	d001      	beq.n	8008018 <__lshift+0xac>
 8008014:	f108 0602 	add.w	r6, r8, #2
 8008018:	3e01      	subs	r6, #1
 800801a:	4638      	mov	r0, r7
 800801c:	612e      	str	r6, [r5, #16]
 800801e:	4621      	mov	r1, r4
 8008020:	f7ff fdd2 	bl	8007bc8 <_Bfree>
 8008024:	4628      	mov	r0, r5
 8008026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800802a:	f842 0f04 	str.w	r0, [r2, #4]!
 800802e:	3301      	adds	r3, #1
 8008030:	e7c1      	b.n	8007fb6 <__lshift+0x4a>
 8008032:	3904      	subs	r1, #4
 8008034:	f853 2b04 	ldr.w	r2, [r3], #4
 8008038:	f841 2f04 	str.w	r2, [r1, #4]!
 800803c:	4298      	cmp	r0, r3
 800803e:	d8f9      	bhi.n	8008034 <__lshift+0xc8>
 8008040:	e7ea      	b.n	8008018 <__lshift+0xac>
 8008042:	bf00      	nop
 8008044:	08009233 	.word	0x08009233
 8008048:	08009244 	.word	0x08009244

0800804c <__mcmp>:
 800804c:	b530      	push	{r4, r5, lr}
 800804e:	6902      	ldr	r2, [r0, #16]
 8008050:	690c      	ldr	r4, [r1, #16]
 8008052:	1b12      	subs	r2, r2, r4
 8008054:	d10e      	bne.n	8008074 <__mcmp+0x28>
 8008056:	f100 0314 	add.w	r3, r0, #20
 800805a:	3114      	adds	r1, #20
 800805c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008060:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008064:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008068:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800806c:	42a5      	cmp	r5, r4
 800806e:	d003      	beq.n	8008078 <__mcmp+0x2c>
 8008070:	d305      	bcc.n	800807e <__mcmp+0x32>
 8008072:	2201      	movs	r2, #1
 8008074:	4610      	mov	r0, r2
 8008076:	bd30      	pop	{r4, r5, pc}
 8008078:	4283      	cmp	r3, r0
 800807a:	d3f3      	bcc.n	8008064 <__mcmp+0x18>
 800807c:	e7fa      	b.n	8008074 <__mcmp+0x28>
 800807e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008082:	e7f7      	b.n	8008074 <__mcmp+0x28>

08008084 <__mdiff>:
 8008084:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008088:	460c      	mov	r4, r1
 800808a:	4606      	mov	r6, r0
 800808c:	4611      	mov	r1, r2
 800808e:	4620      	mov	r0, r4
 8008090:	4690      	mov	r8, r2
 8008092:	f7ff ffdb 	bl	800804c <__mcmp>
 8008096:	1e05      	subs	r5, r0, #0
 8008098:	d110      	bne.n	80080bc <__mdiff+0x38>
 800809a:	4629      	mov	r1, r5
 800809c:	4630      	mov	r0, r6
 800809e:	f7ff fd53 	bl	8007b48 <_Balloc>
 80080a2:	b930      	cbnz	r0, 80080b2 <__mdiff+0x2e>
 80080a4:	4b3a      	ldr	r3, [pc, #232]	; (8008190 <__mdiff+0x10c>)
 80080a6:	4602      	mov	r2, r0
 80080a8:	f240 2132 	movw	r1, #562	; 0x232
 80080ac:	4839      	ldr	r0, [pc, #228]	; (8008194 <__mdiff+0x110>)
 80080ae:	f000 fa41 	bl	8008534 <__assert_func>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080bc:	bfa4      	itt	ge
 80080be:	4643      	movge	r3, r8
 80080c0:	46a0      	movge	r8, r4
 80080c2:	4630      	mov	r0, r6
 80080c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80080c8:	bfa6      	itte	ge
 80080ca:	461c      	movge	r4, r3
 80080cc:	2500      	movge	r5, #0
 80080ce:	2501      	movlt	r5, #1
 80080d0:	f7ff fd3a 	bl	8007b48 <_Balloc>
 80080d4:	b920      	cbnz	r0, 80080e0 <__mdiff+0x5c>
 80080d6:	4b2e      	ldr	r3, [pc, #184]	; (8008190 <__mdiff+0x10c>)
 80080d8:	4602      	mov	r2, r0
 80080da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80080de:	e7e5      	b.n	80080ac <__mdiff+0x28>
 80080e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80080e4:	6926      	ldr	r6, [r4, #16]
 80080e6:	60c5      	str	r5, [r0, #12]
 80080e8:	f104 0914 	add.w	r9, r4, #20
 80080ec:	f108 0514 	add.w	r5, r8, #20
 80080f0:	f100 0e14 	add.w	lr, r0, #20
 80080f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80080f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80080fc:	f108 0210 	add.w	r2, r8, #16
 8008100:	46f2      	mov	sl, lr
 8008102:	2100      	movs	r1, #0
 8008104:	f859 3b04 	ldr.w	r3, [r9], #4
 8008108:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800810c:	fa1f f883 	uxth.w	r8, r3
 8008110:	fa11 f18b 	uxtah	r1, r1, fp
 8008114:	0c1b      	lsrs	r3, r3, #16
 8008116:	eba1 0808 	sub.w	r8, r1, r8
 800811a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800811e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008122:	fa1f f888 	uxth.w	r8, r8
 8008126:	1419      	asrs	r1, r3, #16
 8008128:	454e      	cmp	r6, r9
 800812a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800812e:	f84a 3b04 	str.w	r3, [sl], #4
 8008132:	d8e7      	bhi.n	8008104 <__mdiff+0x80>
 8008134:	1b33      	subs	r3, r6, r4
 8008136:	3b15      	subs	r3, #21
 8008138:	f023 0303 	bic.w	r3, r3, #3
 800813c:	3304      	adds	r3, #4
 800813e:	3415      	adds	r4, #21
 8008140:	42a6      	cmp	r6, r4
 8008142:	bf38      	it	cc
 8008144:	2304      	movcc	r3, #4
 8008146:	441d      	add	r5, r3
 8008148:	4473      	add	r3, lr
 800814a:	469e      	mov	lr, r3
 800814c:	462e      	mov	r6, r5
 800814e:	4566      	cmp	r6, ip
 8008150:	d30e      	bcc.n	8008170 <__mdiff+0xec>
 8008152:	f10c 0203 	add.w	r2, ip, #3
 8008156:	1b52      	subs	r2, r2, r5
 8008158:	f022 0203 	bic.w	r2, r2, #3
 800815c:	3d03      	subs	r5, #3
 800815e:	45ac      	cmp	ip, r5
 8008160:	bf38      	it	cc
 8008162:	2200      	movcc	r2, #0
 8008164:	441a      	add	r2, r3
 8008166:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800816a:	b17b      	cbz	r3, 800818c <__mdiff+0x108>
 800816c:	6107      	str	r7, [r0, #16]
 800816e:	e7a3      	b.n	80080b8 <__mdiff+0x34>
 8008170:	f856 8b04 	ldr.w	r8, [r6], #4
 8008174:	fa11 f288 	uxtah	r2, r1, r8
 8008178:	1414      	asrs	r4, r2, #16
 800817a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800817e:	b292      	uxth	r2, r2
 8008180:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008184:	f84e 2b04 	str.w	r2, [lr], #4
 8008188:	1421      	asrs	r1, r4, #16
 800818a:	e7e0      	b.n	800814e <__mdiff+0xca>
 800818c:	3f01      	subs	r7, #1
 800818e:	e7ea      	b.n	8008166 <__mdiff+0xe2>
 8008190:	08009233 	.word	0x08009233
 8008194:	08009244 	.word	0x08009244

08008198 <__d2b>:
 8008198:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800819c:	4689      	mov	r9, r1
 800819e:	2101      	movs	r1, #1
 80081a0:	ec57 6b10 	vmov	r6, r7, d0
 80081a4:	4690      	mov	r8, r2
 80081a6:	f7ff fccf 	bl	8007b48 <_Balloc>
 80081aa:	4604      	mov	r4, r0
 80081ac:	b930      	cbnz	r0, 80081bc <__d2b+0x24>
 80081ae:	4602      	mov	r2, r0
 80081b0:	4b25      	ldr	r3, [pc, #148]	; (8008248 <__d2b+0xb0>)
 80081b2:	4826      	ldr	r0, [pc, #152]	; (800824c <__d2b+0xb4>)
 80081b4:	f240 310a 	movw	r1, #778	; 0x30a
 80081b8:	f000 f9bc 	bl	8008534 <__assert_func>
 80081bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80081c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081c4:	bb35      	cbnz	r5, 8008214 <__d2b+0x7c>
 80081c6:	2e00      	cmp	r6, #0
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	d028      	beq.n	800821e <__d2b+0x86>
 80081cc:	4668      	mov	r0, sp
 80081ce:	9600      	str	r6, [sp, #0]
 80081d0:	f7ff fd82 	bl	8007cd8 <__lo0bits>
 80081d4:	9900      	ldr	r1, [sp, #0]
 80081d6:	b300      	cbz	r0, 800821a <__d2b+0x82>
 80081d8:	9a01      	ldr	r2, [sp, #4]
 80081da:	f1c0 0320 	rsb	r3, r0, #32
 80081de:	fa02 f303 	lsl.w	r3, r2, r3
 80081e2:	430b      	orrs	r3, r1
 80081e4:	40c2      	lsrs	r2, r0
 80081e6:	6163      	str	r3, [r4, #20]
 80081e8:	9201      	str	r2, [sp, #4]
 80081ea:	9b01      	ldr	r3, [sp, #4]
 80081ec:	61a3      	str	r3, [r4, #24]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bf14      	ite	ne
 80081f2:	2202      	movne	r2, #2
 80081f4:	2201      	moveq	r2, #1
 80081f6:	6122      	str	r2, [r4, #16]
 80081f8:	b1d5      	cbz	r5, 8008230 <__d2b+0x98>
 80081fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80081fe:	4405      	add	r5, r0
 8008200:	f8c9 5000 	str.w	r5, [r9]
 8008204:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008208:	f8c8 0000 	str.w	r0, [r8]
 800820c:	4620      	mov	r0, r4
 800820e:	b003      	add	sp, #12
 8008210:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008218:	e7d5      	b.n	80081c6 <__d2b+0x2e>
 800821a:	6161      	str	r1, [r4, #20]
 800821c:	e7e5      	b.n	80081ea <__d2b+0x52>
 800821e:	a801      	add	r0, sp, #4
 8008220:	f7ff fd5a 	bl	8007cd8 <__lo0bits>
 8008224:	9b01      	ldr	r3, [sp, #4]
 8008226:	6163      	str	r3, [r4, #20]
 8008228:	2201      	movs	r2, #1
 800822a:	6122      	str	r2, [r4, #16]
 800822c:	3020      	adds	r0, #32
 800822e:	e7e3      	b.n	80081f8 <__d2b+0x60>
 8008230:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008234:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008238:	f8c9 0000 	str.w	r0, [r9]
 800823c:	6918      	ldr	r0, [r3, #16]
 800823e:	f7ff fd2b 	bl	8007c98 <__hi0bits>
 8008242:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008246:	e7df      	b.n	8008208 <__d2b+0x70>
 8008248:	08009233 	.word	0x08009233
 800824c:	08009244 	.word	0x08009244

08008250 <_calloc_r>:
 8008250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008252:	fba1 2402 	umull	r2, r4, r1, r2
 8008256:	b94c      	cbnz	r4, 800826c <_calloc_r+0x1c>
 8008258:	4611      	mov	r1, r2
 800825a:	9201      	str	r2, [sp, #4]
 800825c:	f7fe f8ce 	bl	80063fc <_malloc_r>
 8008260:	9a01      	ldr	r2, [sp, #4]
 8008262:	4605      	mov	r5, r0
 8008264:	b930      	cbnz	r0, 8008274 <_calloc_r+0x24>
 8008266:	4628      	mov	r0, r5
 8008268:	b003      	add	sp, #12
 800826a:	bd30      	pop	{r4, r5, pc}
 800826c:	220c      	movs	r2, #12
 800826e:	6002      	str	r2, [r0, #0]
 8008270:	2500      	movs	r5, #0
 8008272:	e7f8      	b.n	8008266 <_calloc_r+0x16>
 8008274:	4621      	mov	r1, r4
 8008276:	f7fe f84d 	bl	8006314 <memset>
 800827a:	e7f4      	b.n	8008266 <_calloc_r+0x16>

0800827c <__ssputs_r>:
 800827c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008280:	688e      	ldr	r6, [r1, #8]
 8008282:	429e      	cmp	r6, r3
 8008284:	4682      	mov	sl, r0
 8008286:	460c      	mov	r4, r1
 8008288:	4690      	mov	r8, r2
 800828a:	461f      	mov	r7, r3
 800828c:	d838      	bhi.n	8008300 <__ssputs_r+0x84>
 800828e:	898a      	ldrh	r2, [r1, #12]
 8008290:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008294:	d032      	beq.n	80082fc <__ssputs_r+0x80>
 8008296:	6825      	ldr	r5, [r4, #0]
 8008298:	6909      	ldr	r1, [r1, #16]
 800829a:	eba5 0901 	sub.w	r9, r5, r1
 800829e:	6965      	ldr	r5, [r4, #20]
 80082a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082a8:	3301      	adds	r3, #1
 80082aa:	444b      	add	r3, r9
 80082ac:	106d      	asrs	r5, r5, #1
 80082ae:	429d      	cmp	r5, r3
 80082b0:	bf38      	it	cc
 80082b2:	461d      	movcc	r5, r3
 80082b4:	0553      	lsls	r3, r2, #21
 80082b6:	d531      	bpl.n	800831c <__ssputs_r+0xa0>
 80082b8:	4629      	mov	r1, r5
 80082ba:	f7fe f89f 	bl	80063fc <_malloc_r>
 80082be:	4606      	mov	r6, r0
 80082c0:	b950      	cbnz	r0, 80082d8 <__ssputs_r+0x5c>
 80082c2:	230c      	movs	r3, #12
 80082c4:	f8ca 3000 	str.w	r3, [sl]
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d8:	6921      	ldr	r1, [r4, #16]
 80082da:	464a      	mov	r2, r9
 80082dc:	f7ff fc1a 	bl	8007b14 <memcpy>
 80082e0:	89a3      	ldrh	r3, [r4, #12]
 80082e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	6126      	str	r6, [r4, #16]
 80082ee:	6165      	str	r5, [r4, #20]
 80082f0:	444e      	add	r6, r9
 80082f2:	eba5 0509 	sub.w	r5, r5, r9
 80082f6:	6026      	str	r6, [r4, #0]
 80082f8:	60a5      	str	r5, [r4, #8]
 80082fa:	463e      	mov	r6, r7
 80082fc:	42be      	cmp	r6, r7
 80082fe:	d900      	bls.n	8008302 <__ssputs_r+0x86>
 8008300:	463e      	mov	r6, r7
 8008302:	6820      	ldr	r0, [r4, #0]
 8008304:	4632      	mov	r2, r6
 8008306:	4641      	mov	r1, r8
 8008308:	f000 f959 	bl	80085be <memmove>
 800830c:	68a3      	ldr	r3, [r4, #8]
 800830e:	1b9b      	subs	r3, r3, r6
 8008310:	60a3      	str	r3, [r4, #8]
 8008312:	6823      	ldr	r3, [r4, #0]
 8008314:	4433      	add	r3, r6
 8008316:	6023      	str	r3, [r4, #0]
 8008318:	2000      	movs	r0, #0
 800831a:	e7db      	b.n	80082d4 <__ssputs_r+0x58>
 800831c:	462a      	mov	r2, r5
 800831e:	f000 f968 	bl	80085f2 <_realloc_r>
 8008322:	4606      	mov	r6, r0
 8008324:	2800      	cmp	r0, #0
 8008326:	d1e1      	bne.n	80082ec <__ssputs_r+0x70>
 8008328:	6921      	ldr	r1, [r4, #16]
 800832a:	4650      	mov	r0, sl
 800832c:	f7fd fffa 	bl	8006324 <_free_r>
 8008330:	e7c7      	b.n	80082c2 <__ssputs_r+0x46>
	...

08008334 <_svfiprintf_r>:
 8008334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008338:	4698      	mov	r8, r3
 800833a:	898b      	ldrh	r3, [r1, #12]
 800833c:	061b      	lsls	r3, r3, #24
 800833e:	b09d      	sub	sp, #116	; 0x74
 8008340:	4607      	mov	r7, r0
 8008342:	460d      	mov	r5, r1
 8008344:	4614      	mov	r4, r2
 8008346:	d50e      	bpl.n	8008366 <_svfiprintf_r+0x32>
 8008348:	690b      	ldr	r3, [r1, #16]
 800834a:	b963      	cbnz	r3, 8008366 <_svfiprintf_r+0x32>
 800834c:	2140      	movs	r1, #64	; 0x40
 800834e:	f7fe f855 	bl	80063fc <_malloc_r>
 8008352:	6028      	str	r0, [r5, #0]
 8008354:	6128      	str	r0, [r5, #16]
 8008356:	b920      	cbnz	r0, 8008362 <_svfiprintf_r+0x2e>
 8008358:	230c      	movs	r3, #12
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008360:	e0d1      	b.n	8008506 <_svfiprintf_r+0x1d2>
 8008362:	2340      	movs	r3, #64	; 0x40
 8008364:	616b      	str	r3, [r5, #20]
 8008366:	2300      	movs	r3, #0
 8008368:	9309      	str	r3, [sp, #36]	; 0x24
 800836a:	2320      	movs	r3, #32
 800836c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008370:	f8cd 800c 	str.w	r8, [sp, #12]
 8008374:	2330      	movs	r3, #48	; 0x30
 8008376:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008520 <_svfiprintf_r+0x1ec>
 800837a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800837e:	f04f 0901 	mov.w	r9, #1
 8008382:	4623      	mov	r3, r4
 8008384:	469a      	mov	sl, r3
 8008386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800838a:	b10a      	cbz	r2, 8008390 <_svfiprintf_r+0x5c>
 800838c:	2a25      	cmp	r2, #37	; 0x25
 800838e:	d1f9      	bne.n	8008384 <_svfiprintf_r+0x50>
 8008390:	ebba 0b04 	subs.w	fp, sl, r4
 8008394:	d00b      	beq.n	80083ae <_svfiprintf_r+0x7a>
 8008396:	465b      	mov	r3, fp
 8008398:	4622      	mov	r2, r4
 800839a:	4629      	mov	r1, r5
 800839c:	4638      	mov	r0, r7
 800839e:	f7ff ff6d 	bl	800827c <__ssputs_r>
 80083a2:	3001      	adds	r0, #1
 80083a4:	f000 80aa 	beq.w	80084fc <_svfiprintf_r+0x1c8>
 80083a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083aa:	445a      	add	r2, fp
 80083ac:	9209      	str	r2, [sp, #36]	; 0x24
 80083ae:	f89a 3000 	ldrb.w	r3, [sl]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f000 80a2 	beq.w	80084fc <_svfiprintf_r+0x1c8>
 80083b8:	2300      	movs	r3, #0
 80083ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80083be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083c2:	f10a 0a01 	add.w	sl, sl, #1
 80083c6:	9304      	str	r3, [sp, #16]
 80083c8:	9307      	str	r3, [sp, #28]
 80083ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083ce:	931a      	str	r3, [sp, #104]	; 0x68
 80083d0:	4654      	mov	r4, sl
 80083d2:	2205      	movs	r2, #5
 80083d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d8:	4851      	ldr	r0, [pc, #324]	; (8008520 <_svfiprintf_r+0x1ec>)
 80083da:	f7f7 ff09 	bl	80001f0 <memchr>
 80083de:	9a04      	ldr	r2, [sp, #16]
 80083e0:	b9d8      	cbnz	r0, 800841a <_svfiprintf_r+0xe6>
 80083e2:	06d0      	lsls	r0, r2, #27
 80083e4:	bf44      	itt	mi
 80083e6:	2320      	movmi	r3, #32
 80083e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ec:	0711      	lsls	r1, r2, #28
 80083ee:	bf44      	itt	mi
 80083f0:	232b      	movmi	r3, #43	; 0x2b
 80083f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f6:	f89a 3000 	ldrb.w	r3, [sl]
 80083fa:	2b2a      	cmp	r3, #42	; 0x2a
 80083fc:	d015      	beq.n	800842a <_svfiprintf_r+0xf6>
 80083fe:	9a07      	ldr	r2, [sp, #28]
 8008400:	4654      	mov	r4, sl
 8008402:	2000      	movs	r0, #0
 8008404:	f04f 0c0a 	mov.w	ip, #10
 8008408:	4621      	mov	r1, r4
 800840a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800840e:	3b30      	subs	r3, #48	; 0x30
 8008410:	2b09      	cmp	r3, #9
 8008412:	d94e      	bls.n	80084b2 <_svfiprintf_r+0x17e>
 8008414:	b1b0      	cbz	r0, 8008444 <_svfiprintf_r+0x110>
 8008416:	9207      	str	r2, [sp, #28]
 8008418:	e014      	b.n	8008444 <_svfiprintf_r+0x110>
 800841a:	eba0 0308 	sub.w	r3, r0, r8
 800841e:	fa09 f303 	lsl.w	r3, r9, r3
 8008422:	4313      	orrs	r3, r2
 8008424:	9304      	str	r3, [sp, #16]
 8008426:	46a2      	mov	sl, r4
 8008428:	e7d2      	b.n	80083d0 <_svfiprintf_r+0x9c>
 800842a:	9b03      	ldr	r3, [sp, #12]
 800842c:	1d19      	adds	r1, r3, #4
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	9103      	str	r1, [sp, #12]
 8008432:	2b00      	cmp	r3, #0
 8008434:	bfbb      	ittet	lt
 8008436:	425b      	neglt	r3, r3
 8008438:	f042 0202 	orrlt.w	r2, r2, #2
 800843c:	9307      	strge	r3, [sp, #28]
 800843e:	9307      	strlt	r3, [sp, #28]
 8008440:	bfb8      	it	lt
 8008442:	9204      	strlt	r2, [sp, #16]
 8008444:	7823      	ldrb	r3, [r4, #0]
 8008446:	2b2e      	cmp	r3, #46	; 0x2e
 8008448:	d10c      	bne.n	8008464 <_svfiprintf_r+0x130>
 800844a:	7863      	ldrb	r3, [r4, #1]
 800844c:	2b2a      	cmp	r3, #42	; 0x2a
 800844e:	d135      	bne.n	80084bc <_svfiprintf_r+0x188>
 8008450:	9b03      	ldr	r3, [sp, #12]
 8008452:	1d1a      	adds	r2, r3, #4
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	9203      	str	r2, [sp, #12]
 8008458:	2b00      	cmp	r3, #0
 800845a:	bfb8      	it	lt
 800845c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008460:	3402      	adds	r4, #2
 8008462:	9305      	str	r3, [sp, #20]
 8008464:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008530 <_svfiprintf_r+0x1fc>
 8008468:	7821      	ldrb	r1, [r4, #0]
 800846a:	2203      	movs	r2, #3
 800846c:	4650      	mov	r0, sl
 800846e:	f7f7 febf 	bl	80001f0 <memchr>
 8008472:	b140      	cbz	r0, 8008486 <_svfiprintf_r+0x152>
 8008474:	2340      	movs	r3, #64	; 0x40
 8008476:	eba0 000a 	sub.w	r0, r0, sl
 800847a:	fa03 f000 	lsl.w	r0, r3, r0
 800847e:	9b04      	ldr	r3, [sp, #16]
 8008480:	4303      	orrs	r3, r0
 8008482:	3401      	adds	r4, #1
 8008484:	9304      	str	r3, [sp, #16]
 8008486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800848a:	4826      	ldr	r0, [pc, #152]	; (8008524 <_svfiprintf_r+0x1f0>)
 800848c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008490:	2206      	movs	r2, #6
 8008492:	f7f7 fead 	bl	80001f0 <memchr>
 8008496:	2800      	cmp	r0, #0
 8008498:	d038      	beq.n	800850c <_svfiprintf_r+0x1d8>
 800849a:	4b23      	ldr	r3, [pc, #140]	; (8008528 <_svfiprintf_r+0x1f4>)
 800849c:	bb1b      	cbnz	r3, 80084e6 <_svfiprintf_r+0x1b2>
 800849e:	9b03      	ldr	r3, [sp, #12]
 80084a0:	3307      	adds	r3, #7
 80084a2:	f023 0307 	bic.w	r3, r3, #7
 80084a6:	3308      	adds	r3, #8
 80084a8:	9303      	str	r3, [sp, #12]
 80084aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ac:	4433      	add	r3, r6
 80084ae:	9309      	str	r3, [sp, #36]	; 0x24
 80084b0:	e767      	b.n	8008382 <_svfiprintf_r+0x4e>
 80084b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80084b6:	460c      	mov	r4, r1
 80084b8:	2001      	movs	r0, #1
 80084ba:	e7a5      	b.n	8008408 <_svfiprintf_r+0xd4>
 80084bc:	2300      	movs	r3, #0
 80084be:	3401      	adds	r4, #1
 80084c0:	9305      	str	r3, [sp, #20]
 80084c2:	4619      	mov	r1, r3
 80084c4:	f04f 0c0a 	mov.w	ip, #10
 80084c8:	4620      	mov	r0, r4
 80084ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ce:	3a30      	subs	r2, #48	; 0x30
 80084d0:	2a09      	cmp	r2, #9
 80084d2:	d903      	bls.n	80084dc <_svfiprintf_r+0x1a8>
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d0c5      	beq.n	8008464 <_svfiprintf_r+0x130>
 80084d8:	9105      	str	r1, [sp, #20]
 80084da:	e7c3      	b.n	8008464 <_svfiprintf_r+0x130>
 80084dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80084e0:	4604      	mov	r4, r0
 80084e2:	2301      	movs	r3, #1
 80084e4:	e7f0      	b.n	80084c8 <_svfiprintf_r+0x194>
 80084e6:	ab03      	add	r3, sp, #12
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	462a      	mov	r2, r5
 80084ec:	4b0f      	ldr	r3, [pc, #60]	; (800852c <_svfiprintf_r+0x1f8>)
 80084ee:	a904      	add	r1, sp, #16
 80084f0:	4638      	mov	r0, r7
 80084f2:	f7fe f897 	bl	8006624 <_printf_float>
 80084f6:	1c42      	adds	r2, r0, #1
 80084f8:	4606      	mov	r6, r0
 80084fa:	d1d6      	bne.n	80084aa <_svfiprintf_r+0x176>
 80084fc:	89ab      	ldrh	r3, [r5, #12]
 80084fe:	065b      	lsls	r3, r3, #25
 8008500:	f53f af2c 	bmi.w	800835c <_svfiprintf_r+0x28>
 8008504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008506:	b01d      	add	sp, #116	; 0x74
 8008508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850c:	ab03      	add	r3, sp, #12
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	462a      	mov	r2, r5
 8008512:	4b06      	ldr	r3, [pc, #24]	; (800852c <_svfiprintf_r+0x1f8>)
 8008514:	a904      	add	r1, sp, #16
 8008516:	4638      	mov	r0, r7
 8008518:	f7fe fb28 	bl	8006b6c <_printf_i>
 800851c:	e7eb      	b.n	80084f6 <_svfiprintf_r+0x1c2>
 800851e:	bf00      	nop
 8008520:	0800939c 	.word	0x0800939c
 8008524:	080093a6 	.word	0x080093a6
 8008528:	08006625 	.word	0x08006625
 800852c:	0800827d 	.word	0x0800827d
 8008530:	080093a2 	.word	0x080093a2

08008534 <__assert_func>:
 8008534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008536:	4614      	mov	r4, r2
 8008538:	461a      	mov	r2, r3
 800853a:	4b09      	ldr	r3, [pc, #36]	; (8008560 <__assert_func+0x2c>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4605      	mov	r5, r0
 8008540:	68d8      	ldr	r0, [r3, #12]
 8008542:	b14c      	cbz	r4, 8008558 <__assert_func+0x24>
 8008544:	4b07      	ldr	r3, [pc, #28]	; (8008564 <__assert_func+0x30>)
 8008546:	9100      	str	r1, [sp, #0]
 8008548:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800854c:	4906      	ldr	r1, [pc, #24]	; (8008568 <__assert_func+0x34>)
 800854e:	462b      	mov	r3, r5
 8008550:	f000 f80e 	bl	8008570 <fiprintf>
 8008554:	f000 faa4 	bl	8008aa0 <abort>
 8008558:	4b04      	ldr	r3, [pc, #16]	; (800856c <__assert_func+0x38>)
 800855a:	461c      	mov	r4, r3
 800855c:	e7f3      	b.n	8008546 <__assert_func+0x12>
 800855e:	bf00      	nop
 8008560:	2000000c 	.word	0x2000000c
 8008564:	080093ad 	.word	0x080093ad
 8008568:	080093ba 	.word	0x080093ba
 800856c:	080093e8 	.word	0x080093e8

08008570 <fiprintf>:
 8008570:	b40e      	push	{r1, r2, r3}
 8008572:	b503      	push	{r0, r1, lr}
 8008574:	4601      	mov	r1, r0
 8008576:	ab03      	add	r3, sp, #12
 8008578:	4805      	ldr	r0, [pc, #20]	; (8008590 <fiprintf+0x20>)
 800857a:	f853 2b04 	ldr.w	r2, [r3], #4
 800857e:	6800      	ldr	r0, [r0, #0]
 8008580:	9301      	str	r3, [sp, #4]
 8008582:	f000 f88f 	bl	80086a4 <_vfiprintf_r>
 8008586:	b002      	add	sp, #8
 8008588:	f85d eb04 	ldr.w	lr, [sp], #4
 800858c:	b003      	add	sp, #12
 800858e:	4770      	bx	lr
 8008590:	2000000c 	.word	0x2000000c

08008594 <__retarget_lock_init_recursive>:
 8008594:	4770      	bx	lr

08008596 <__retarget_lock_acquire_recursive>:
 8008596:	4770      	bx	lr

08008598 <__retarget_lock_release_recursive>:
 8008598:	4770      	bx	lr

0800859a <__ascii_mbtowc>:
 800859a:	b082      	sub	sp, #8
 800859c:	b901      	cbnz	r1, 80085a0 <__ascii_mbtowc+0x6>
 800859e:	a901      	add	r1, sp, #4
 80085a0:	b142      	cbz	r2, 80085b4 <__ascii_mbtowc+0x1a>
 80085a2:	b14b      	cbz	r3, 80085b8 <__ascii_mbtowc+0x1e>
 80085a4:	7813      	ldrb	r3, [r2, #0]
 80085a6:	600b      	str	r3, [r1, #0]
 80085a8:	7812      	ldrb	r2, [r2, #0]
 80085aa:	1e10      	subs	r0, r2, #0
 80085ac:	bf18      	it	ne
 80085ae:	2001      	movne	r0, #1
 80085b0:	b002      	add	sp, #8
 80085b2:	4770      	bx	lr
 80085b4:	4610      	mov	r0, r2
 80085b6:	e7fb      	b.n	80085b0 <__ascii_mbtowc+0x16>
 80085b8:	f06f 0001 	mvn.w	r0, #1
 80085bc:	e7f8      	b.n	80085b0 <__ascii_mbtowc+0x16>

080085be <memmove>:
 80085be:	4288      	cmp	r0, r1
 80085c0:	b510      	push	{r4, lr}
 80085c2:	eb01 0402 	add.w	r4, r1, r2
 80085c6:	d902      	bls.n	80085ce <memmove+0x10>
 80085c8:	4284      	cmp	r4, r0
 80085ca:	4623      	mov	r3, r4
 80085cc:	d807      	bhi.n	80085de <memmove+0x20>
 80085ce:	1e43      	subs	r3, r0, #1
 80085d0:	42a1      	cmp	r1, r4
 80085d2:	d008      	beq.n	80085e6 <memmove+0x28>
 80085d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085dc:	e7f8      	b.n	80085d0 <memmove+0x12>
 80085de:	4402      	add	r2, r0
 80085e0:	4601      	mov	r1, r0
 80085e2:	428a      	cmp	r2, r1
 80085e4:	d100      	bne.n	80085e8 <memmove+0x2a>
 80085e6:	bd10      	pop	{r4, pc}
 80085e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085f0:	e7f7      	b.n	80085e2 <memmove+0x24>

080085f2 <_realloc_r>:
 80085f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085f6:	4680      	mov	r8, r0
 80085f8:	4614      	mov	r4, r2
 80085fa:	460e      	mov	r6, r1
 80085fc:	b921      	cbnz	r1, 8008608 <_realloc_r+0x16>
 80085fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008602:	4611      	mov	r1, r2
 8008604:	f7fd befa 	b.w	80063fc <_malloc_r>
 8008608:	b92a      	cbnz	r2, 8008616 <_realloc_r+0x24>
 800860a:	f7fd fe8b 	bl	8006324 <_free_r>
 800860e:	4625      	mov	r5, r4
 8008610:	4628      	mov	r0, r5
 8008612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008616:	f000 fc67 	bl	8008ee8 <_malloc_usable_size_r>
 800861a:	4284      	cmp	r4, r0
 800861c:	4607      	mov	r7, r0
 800861e:	d802      	bhi.n	8008626 <_realloc_r+0x34>
 8008620:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008624:	d812      	bhi.n	800864c <_realloc_r+0x5a>
 8008626:	4621      	mov	r1, r4
 8008628:	4640      	mov	r0, r8
 800862a:	f7fd fee7 	bl	80063fc <_malloc_r>
 800862e:	4605      	mov	r5, r0
 8008630:	2800      	cmp	r0, #0
 8008632:	d0ed      	beq.n	8008610 <_realloc_r+0x1e>
 8008634:	42bc      	cmp	r4, r7
 8008636:	4622      	mov	r2, r4
 8008638:	4631      	mov	r1, r6
 800863a:	bf28      	it	cs
 800863c:	463a      	movcs	r2, r7
 800863e:	f7ff fa69 	bl	8007b14 <memcpy>
 8008642:	4631      	mov	r1, r6
 8008644:	4640      	mov	r0, r8
 8008646:	f7fd fe6d 	bl	8006324 <_free_r>
 800864a:	e7e1      	b.n	8008610 <_realloc_r+0x1e>
 800864c:	4635      	mov	r5, r6
 800864e:	e7df      	b.n	8008610 <_realloc_r+0x1e>

08008650 <__sfputc_r>:
 8008650:	6893      	ldr	r3, [r2, #8]
 8008652:	3b01      	subs	r3, #1
 8008654:	2b00      	cmp	r3, #0
 8008656:	b410      	push	{r4}
 8008658:	6093      	str	r3, [r2, #8]
 800865a:	da08      	bge.n	800866e <__sfputc_r+0x1e>
 800865c:	6994      	ldr	r4, [r2, #24]
 800865e:	42a3      	cmp	r3, r4
 8008660:	db01      	blt.n	8008666 <__sfputc_r+0x16>
 8008662:	290a      	cmp	r1, #10
 8008664:	d103      	bne.n	800866e <__sfputc_r+0x1e>
 8008666:	f85d 4b04 	ldr.w	r4, [sp], #4
 800866a:	f000 b94b 	b.w	8008904 <__swbuf_r>
 800866e:	6813      	ldr	r3, [r2, #0]
 8008670:	1c58      	adds	r0, r3, #1
 8008672:	6010      	str	r0, [r2, #0]
 8008674:	7019      	strb	r1, [r3, #0]
 8008676:	4608      	mov	r0, r1
 8008678:	f85d 4b04 	ldr.w	r4, [sp], #4
 800867c:	4770      	bx	lr

0800867e <__sfputs_r>:
 800867e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008680:	4606      	mov	r6, r0
 8008682:	460f      	mov	r7, r1
 8008684:	4614      	mov	r4, r2
 8008686:	18d5      	adds	r5, r2, r3
 8008688:	42ac      	cmp	r4, r5
 800868a:	d101      	bne.n	8008690 <__sfputs_r+0x12>
 800868c:	2000      	movs	r0, #0
 800868e:	e007      	b.n	80086a0 <__sfputs_r+0x22>
 8008690:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008694:	463a      	mov	r2, r7
 8008696:	4630      	mov	r0, r6
 8008698:	f7ff ffda 	bl	8008650 <__sfputc_r>
 800869c:	1c43      	adds	r3, r0, #1
 800869e:	d1f3      	bne.n	8008688 <__sfputs_r+0xa>
 80086a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080086a4 <_vfiprintf_r>:
 80086a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a8:	460d      	mov	r5, r1
 80086aa:	b09d      	sub	sp, #116	; 0x74
 80086ac:	4614      	mov	r4, r2
 80086ae:	4698      	mov	r8, r3
 80086b0:	4606      	mov	r6, r0
 80086b2:	b118      	cbz	r0, 80086bc <_vfiprintf_r+0x18>
 80086b4:	6983      	ldr	r3, [r0, #24]
 80086b6:	b90b      	cbnz	r3, 80086bc <_vfiprintf_r+0x18>
 80086b8:	f000 fb14 	bl	8008ce4 <__sinit>
 80086bc:	4b89      	ldr	r3, [pc, #548]	; (80088e4 <_vfiprintf_r+0x240>)
 80086be:	429d      	cmp	r5, r3
 80086c0:	d11b      	bne.n	80086fa <_vfiprintf_r+0x56>
 80086c2:	6875      	ldr	r5, [r6, #4]
 80086c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086c6:	07d9      	lsls	r1, r3, #31
 80086c8:	d405      	bmi.n	80086d6 <_vfiprintf_r+0x32>
 80086ca:	89ab      	ldrh	r3, [r5, #12]
 80086cc:	059a      	lsls	r2, r3, #22
 80086ce:	d402      	bmi.n	80086d6 <_vfiprintf_r+0x32>
 80086d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086d2:	f7ff ff60 	bl	8008596 <__retarget_lock_acquire_recursive>
 80086d6:	89ab      	ldrh	r3, [r5, #12]
 80086d8:	071b      	lsls	r3, r3, #28
 80086da:	d501      	bpl.n	80086e0 <_vfiprintf_r+0x3c>
 80086dc:	692b      	ldr	r3, [r5, #16]
 80086de:	b9eb      	cbnz	r3, 800871c <_vfiprintf_r+0x78>
 80086e0:	4629      	mov	r1, r5
 80086e2:	4630      	mov	r0, r6
 80086e4:	f000 f96e 	bl	80089c4 <__swsetup_r>
 80086e8:	b1c0      	cbz	r0, 800871c <_vfiprintf_r+0x78>
 80086ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086ec:	07dc      	lsls	r4, r3, #31
 80086ee:	d50e      	bpl.n	800870e <_vfiprintf_r+0x6a>
 80086f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086f4:	b01d      	add	sp, #116	; 0x74
 80086f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086fa:	4b7b      	ldr	r3, [pc, #492]	; (80088e8 <_vfiprintf_r+0x244>)
 80086fc:	429d      	cmp	r5, r3
 80086fe:	d101      	bne.n	8008704 <_vfiprintf_r+0x60>
 8008700:	68b5      	ldr	r5, [r6, #8]
 8008702:	e7df      	b.n	80086c4 <_vfiprintf_r+0x20>
 8008704:	4b79      	ldr	r3, [pc, #484]	; (80088ec <_vfiprintf_r+0x248>)
 8008706:	429d      	cmp	r5, r3
 8008708:	bf08      	it	eq
 800870a:	68f5      	ldreq	r5, [r6, #12]
 800870c:	e7da      	b.n	80086c4 <_vfiprintf_r+0x20>
 800870e:	89ab      	ldrh	r3, [r5, #12]
 8008710:	0598      	lsls	r0, r3, #22
 8008712:	d4ed      	bmi.n	80086f0 <_vfiprintf_r+0x4c>
 8008714:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008716:	f7ff ff3f 	bl	8008598 <__retarget_lock_release_recursive>
 800871a:	e7e9      	b.n	80086f0 <_vfiprintf_r+0x4c>
 800871c:	2300      	movs	r3, #0
 800871e:	9309      	str	r3, [sp, #36]	; 0x24
 8008720:	2320      	movs	r3, #32
 8008722:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008726:	f8cd 800c 	str.w	r8, [sp, #12]
 800872a:	2330      	movs	r3, #48	; 0x30
 800872c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80088f0 <_vfiprintf_r+0x24c>
 8008730:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008734:	f04f 0901 	mov.w	r9, #1
 8008738:	4623      	mov	r3, r4
 800873a:	469a      	mov	sl, r3
 800873c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008740:	b10a      	cbz	r2, 8008746 <_vfiprintf_r+0xa2>
 8008742:	2a25      	cmp	r2, #37	; 0x25
 8008744:	d1f9      	bne.n	800873a <_vfiprintf_r+0x96>
 8008746:	ebba 0b04 	subs.w	fp, sl, r4
 800874a:	d00b      	beq.n	8008764 <_vfiprintf_r+0xc0>
 800874c:	465b      	mov	r3, fp
 800874e:	4622      	mov	r2, r4
 8008750:	4629      	mov	r1, r5
 8008752:	4630      	mov	r0, r6
 8008754:	f7ff ff93 	bl	800867e <__sfputs_r>
 8008758:	3001      	adds	r0, #1
 800875a:	f000 80aa 	beq.w	80088b2 <_vfiprintf_r+0x20e>
 800875e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008760:	445a      	add	r2, fp
 8008762:	9209      	str	r2, [sp, #36]	; 0x24
 8008764:	f89a 3000 	ldrb.w	r3, [sl]
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 80a2 	beq.w	80088b2 <_vfiprintf_r+0x20e>
 800876e:	2300      	movs	r3, #0
 8008770:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008774:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008778:	f10a 0a01 	add.w	sl, sl, #1
 800877c:	9304      	str	r3, [sp, #16]
 800877e:	9307      	str	r3, [sp, #28]
 8008780:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008784:	931a      	str	r3, [sp, #104]	; 0x68
 8008786:	4654      	mov	r4, sl
 8008788:	2205      	movs	r2, #5
 800878a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800878e:	4858      	ldr	r0, [pc, #352]	; (80088f0 <_vfiprintf_r+0x24c>)
 8008790:	f7f7 fd2e 	bl	80001f0 <memchr>
 8008794:	9a04      	ldr	r2, [sp, #16]
 8008796:	b9d8      	cbnz	r0, 80087d0 <_vfiprintf_r+0x12c>
 8008798:	06d1      	lsls	r1, r2, #27
 800879a:	bf44      	itt	mi
 800879c:	2320      	movmi	r3, #32
 800879e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087a2:	0713      	lsls	r3, r2, #28
 80087a4:	bf44      	itt	mi
 80087a6:	232b      	movmi	r3, #43	; 0x2b
 80087a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087ac:	f89a 3000 	ldrb.w	r3, [sl]
 80087b0:	2b2a      	cmp	r3, #42	; 0x2a
 80087b2:	d015      	beq.n	80087e0 <_vfiprintf_r+0x13c>
 80087b4:	9a07      	ldr	r2, [sp, #28]
 80087b6:	4654      	mov	r4, sl
 80087b8:	2000      	movs	r0, #0
 80087ba:	f04f 0c0a 	mov.w	ip, #10
 80087be:	4621      	mov	r1, r4
 80087c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087c4:	3b30      	subs	r3, #48	; 0x30
 80087c6:	2b09      	cmp	r3, #9
 80087c8:	d94e      	bls.n	8008868 <_vfiprintf_r+0x1c4>
 80087ca:	b1b0      	cbz	r0, 80087fa <_vfiprintf_r+0x156>
 80087cc:	9207      	str	r2, [sp, #28]
 80087ce:	e014      	b.n	80087fa <_vfiprintf_r+0x156>
 80087d0:	eba0 0308 	sub.w	r3, r0, r8
 80087d4:	fa09 f303 	lsl.w	r3, r9, r3
 80087d8:	4313      	orrs	r3, r2
 80087da:	9304      	str	r3, [sp, #16]
 80087dc:	46a2      	mov	sl, r4
 80087de:	e7d2      	b.n	8008786 <_vfiprintf_r+0xe2>
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	1d19      	adds	r1, r3, #4
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	9103      	str	r1, [sp, #12]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	bfbb      	ittet	lt
 80087ec:	425b      	neglt	r3, r3
 80087ee:	f042 0202 	orrlt.w	r2, r2, #2
 80087f2:	9307      	strge	r3, [sp, #28]
 80087f4:	9307      	strlt	r3, [sp, #28]
 80087f6:	bfb8      	it	lt
 80087f8:	9204      	strlt	r2, [sp, #16]
 80087fa:	7823      	ldrb	r3, [r4, #0]
 80087fc:	2b2e      	cmp	r3, #46	; 0x2e
 80087fe:	d10c      	bne.n	800881a <_vfiprintf_r+0x176>
 8008800:	7863      	ldrb	r3, [r4, #1]
 8008802:	2b2a      	cmp	r3, #42	; 0x2a
 8008804:	d135      	bne.n	8008872 <_vfiprintf_r+0x1ce>
 8008806:	9b03      	ldr	r3, [sp, #12]
 8008808:	1d1a      	adds	r2, r3, #4
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	9203      	str	r2, [sp, #12]
 800880e:	2b00      	cmp	r3, #0
 8008810:	bfb8      	it	lt
 8008812:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008816:	3402      	adds	r4, #2
 8008818:	9305      	str	r3, [sp, #20]
 800881a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008900 <_vfiprintf_r+0x25c>
 800881e:	7821      	ldrb	r1, [r4, #0]
 8008820:	2203      	movs	r2, #3
 8008822:	4650      	mov	r0, sl
 8008824:	f7f7 fce4 	bl	80001f0 <memchr>
 8008828:	b140      	cbz	r0, 800883c <_vfiprintf_r+0x198>
 800882a:	2340      	movs	r3, #64	; 0x40
 800882c:	eba0 000a 	sub.w	r0, r0, sl
 8008830:	fa03 f000 	lsl.w	r0, r3, r0
 8008834:	9b04      	ldr	r3, [sp, #16]
 8008836:	4303      	orrs	r3, r0
 8008838:	3401      	adds	r4, #1
 800883a:	9304      	str	r3, [sp, #16]
 800883c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008840:	482c      	ldr	r0, [pc, #176]	; (80088f4 <_vfiprintf_r+0x250>)
 8008842:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008846:	2206      	movs	r2, #6
 8008848:	f7f7 fcd2 	bl	80001f0 <memchr>
 800884c:	2800      	cmp	r0, #0
 800884e:	d03f      	beq.n	80088d0 <_vfiprintf_r+0x22c>
 8008850:	4b29      	ldr	r3, [pc, #164]	; (80088f8 <_vfiprintf_r+0x254>)
 8008852:	bb1b      	cbnz	r3, 800889c <_vfiprintf_r+0x1f8>
 8008854:	9b03      	ldr	r3, [sp, #12]
 8008856:	3307      	adds	r3, #7
 8008858:	f023 0307 	bic.w	r3, r3, #7
 800885c:	3308      	adds	r3, #8
 800885e:	9303      	str	r3, [sp, #12]
 8008860:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008862:	443b      	add	r3, r7
 8008864:	9309      	str	r3, [sp, #36]	; 0x24
 8008866:	e767      	b.n	8008738 <_vfiprintf_r+0x94>
 8008868:	fb0c 3202 	mla	r2, ip, r2, r3
 800886c:	460c      	mov	r4, r1
 800886e:	2001      	movs	r0, #1
 8008870:	e7a5      	b.n	80087be <_vfiprintf_r+0x11a>
 8008872:	2300      	movs	r3, #0
 8008874:	3401      	adds	r4, #1
 8008876:	9305      	str	r3, [sp, #20]
 8008878:	4619      	mov	r1, r3
 800887a:	f04f 0c0a 	mov.w	ip, #10
 800887e:	4620      	mov	r0, r4
 8008880:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008884:	3a30      	subs	r2, #48	; 0x30
 8008886:	2a09      	cmp	r2, #9
 8008888:	d903      	bls.n	8008892 <_vfiprintf_r+0x1ee>
 800888a:	2b00      	cmp	r3, #0
 800888c:	d0c5      	beq.n	800881a <_vfiprintf_r+0x176>
 800888e:	9105      	str	r1, [sp, #20]
 8008890:	e7c3      	b.n	800881a <_vfiprintf_r+0x176>
 8008892:	fb0c 2101 	mla	r1, ip, r1, r2
 8008896:	4604      	mov	r4, r0
 8008898:	2301      	movs	r3, #1
 800889a:	e7f0      	b.n	800887e <_vfiprintf_r+0x1da>
 800889c:	ab03      	add	r3, sp, #12
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	462a      	mov	r2, r5
 80088a2:	4b16      	ldr	r3, [pc, #88]	; (80088fc <_vfiprintf_r+0x258>)
 80088a4:	a904      	add	r1, sp, #16
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7fd febc 	bl	8006624 <_printf_float>
 80088ac:	4607      	mov	r7, r0
 80088ae:	1c78      	adds	r0, r7, #1
 80088b0:	d1d6      	bne.n	8008860 <_vfiprintf_r+0x1bc>
 80088b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088b4:	07d9      	lsls	r1, r3, #31
 80088b6:	d405      	bmi.n	80088c4 <_vfiprintf_r+0x220>
 80088b8:	89ab      	ldrh	r3, [r5, #12]
 80088ba:	059a      	lsls	r2, r3, #22
 80088bc:	d402      	bmi.n	80088c4 <_vfiprintf_r+0x220>
 80088be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088c0:	f7ff fe6a 	bl	8008598 <__retarget_lock_release_recursive>
 80088c4:	89ab      	ldrh	r3, [r5, #12]
 80088c6:	065b      	lsls	r3, r3, #25
 80088c8:	f53f af12 	bmi.w	80086f0 <_vfiprintf_r+0x4c>
 80088cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088ce:	e711      	b.n	80086f4 <_vfiprintf_r+0x50>
 80088d0:	ab03      	add	r3, sp, #12
 80088d2:	9300      	str	r3, [sp, #0]
 80088d4:	462a      	mov	r2, r5
 80088d6:	4b09      	ldr	r3, [pc, #36]	; (80088fc <_vfiprintf_r+0x258>)
 80088d8:	a904      	add	r1, sp, #16
 80088da:	4630      	mov	r0, r6
 80088dc:	f7fe f946 	bl	8006b6c <_printf_i>
 80088e0:	e7e4      	b.n	80088ac <_vfiprintf_r+0x208>
 80088e2:	bf00      	nop
 80088e4:	08009514 	.word	0x08009514
 80088e8:	08009534 	.word	0x08009534
 80088ec:	080094f4 	.word	0x080094f4
 80088f0:	0800939c 	.word	0x0800939c
 80088f4:	080093a6 	.word	0x080093a6
 80088f8:	08006625 	.word	0x08006625
 80088fc:	0800867f 	.word	0x0800867f
 8008900:	080093a2 	.word	0x080093a2

08008904 <__swbuf_r>:
 8008904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008906:	460e      	mov	r6, r1
 8008908:	4614      	mov	r4, r2
 800890a:	4605      	mov	r5, r0
 800890c:	b118      	cbz	r0, 8008916 <__swbuf_r+0x12>
 800890e:	6983      	ldr	r3, [r0, #24]
 8008910:	b90b      	cbnz	r3, 8008916 <__swbuf_r+0x12>
 8008912:	f000 f9e7 	bl	8008ce4 <__sinit>
 8008916:	4b21      	ldr	r3, [pc, #132]	; (800899c <__swbuf_r+0x98>)
 8008918:	429c      	cmp	r4, r3
 800891a:	d12b      	bne.n	8008974 <__swbuf_r+0x70>
 800891c:	686c      	ldr	r4, [r5, #4]
 800891e:	69a3      	ldr	r3, [r4, #24]
 8008920:	60a3      	str	r3, [r4, #8]
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	071a      	lsls	r2, r3, #28
 8008926:	d52f      	bpl.n	8008988 <__swbuf_r+0x84>
 8008928:	6923      	ldr	r3, [r4, #16]
 800892a:	b36b      	cbz	r3, 8008988 <__swbuf_r+0x84>
 800892c:	6923      	ldr	r3, [r4, #16]
 800892e:	6820      	ldr	r0, [r4, #0]
 8008930:	1ac0      	subs	r0, r0, r3
 8008932:	6963      	ldr	r3, [r4, #20]
 8008934:	b2f6      	uxtb	r6, r6
 8008936:	4283      	cmp	r3, r0
 8008938:	4637      	mov	r7, r6
 800893a:	dc04      	bgt.n	8008946 <__swbuf_r+0x42>
 800893c:	4621      	mov	r1, r4
 800893e:	4628      	mov	r0, r5
 8008940:	f000 f93c 	bl	8008bbc <_fflush_r>
 8008944:	bb30      	cbnz	r0, 8008994 <__swbuf_r+0x90>
 8008946:	68a3      	ldr	r3, [r4, #8]
 8008948:	3b01      	subs	r3, #1
 800894a:	60a3      	str	r3, [r4, #8]
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	1c5a      	adds	r2, r3, #1
 8008950:	6022      	str	r2, [r4, #0]
 8008952:	701e      	strb	r6, [r3, #0]
 8008954:	6963      	ldr	r3, [r4, #20]
 8008956:	3001      	adds	r0, #1
 8008958:	4283      	cmp	r3, r0
 800895a:	d004      	beq.n	8008966 <__swbuf_r+0x62>
 800895c:	89a3      	ldrh	r3, [r4, #12]
 800895e:	07db      	lsls	r3, r3, #31
 8008960:	d506      	bpl.n	8008970 <__swbuf_r+0x6c>
 8008962:	2e0a      	cmp	r6, #10
 8008964:	d104      	bne.n	8008970 <__swbuf_r+0x6c>
 8008966:	4621      	mov	r1, r4
 8008968:	4628      	mov	r0, r5
 800896a:	f000 f927 	bl	8008bbc <_fflush_r>
 800896e:	b988      	cbnz	r0, 8008994 <__swbuf_r+0x90>
 8008970:	4638      	mov	r0, r7
 8008972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008974:	4b0a      	ldr	r3, [pc, #40]	; (80089a0 <__swbuf_r+0x9c>)
 8008976:	429c      	cmp	r4, r3
 8008978:	d101      	bne.n	800897e <__swbuf_r+0x7a>
 800897a:	68ac      	ldr	r4, [r5, #8]
 800897c:	e7cf      	b.n	800891e <__swbuf_r+0x1a>
 800897e:	4b09      	ldr	r3, [pc, #36]	; (80089a4 <__swbuf_r+0xa0>)
 8008980:	429c      	cmp	r4, r3
 8008982:	bf08      	it	eq
 8008984:	68ec      	ldreq	r4, [r5, #12]
 8008986:	e7ca      	b.n	800891e <__swbuf_r+0x1a>
 8008988:	4621      	mov	r1, r4
 800898a:	4628      	mov	r0, r5
 800898c:	f000 f81a 	bl	80089c4 <__swsetup_r>
 8008990:	2800      	cmp	r0, #0
 8008992:	d0cb      	beq.n	800892c <__swbuf_r+0x28>
 8008994:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008998:	e7ea      	b.n	8008970 <__swbuf_r+0x6c>
 800899a:	bf00      	nop
 800899c:	08009514 	.word	0x08009514
 80089a0:	08009534 	.word	0x08009534
 80089a4:	080094f4 	.word	0x080094f4

080089a8 <__ascii_wctomb>:
 80089a8:	b149      	cbz	r1, 80089be <__ascii_wctomb+0x16>
 80089aa:	2aff      	cmp	r2, #255	; 0xff
 80089ac:	bf85      	ittet	hi
 80089ae:	238a      	movhi	r3, #138	; 0x8a
 80089b0:	6003      	strhi	r3, [r0, #0]
 80089b2:	700a      	strbls	r2, [r1, #0]
 80089b4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80089b8:	bf98      	it	ls
 80089ba:	2001      	movls	r0, #1
 80089bc:	4770      	bx	lr
 80089be:	4608      	mov	r0, r1
 80089c0:	4770      	bx	lr
	...

080089c4 <__swsetup_r>:
 80089c4:	4b32      	ldr	r3, [pc, #200]	; (8008a90 <__swsetup_r+0xcc>)
 80089c6:	b570      	push	{r4, r5, r6, lr}
 80089c8:	681d      	ldr	r5, [r3, #0]
 80089ca:	4606      	mov	r6, r0
 80089cc:	460c      	mov	r4, r1
 80089ce:	b125      	cbz	r5, 80089da <__swsetup_r+0x16>
 80089d0:	69ab      	ldr	r3, [r5, #24]
 80089d2:	b913      	cbnz	r3, 80089da <__swsetup_r+0x16>
 80089d4:	4628      	mov	r0, r5
 80089d6:	f000 f985 	bl	8008ce4 <__sinit>
 80089da:	4b2e      	ldr	r3, [pc, #184]	; (8008a94 <__swsetup_r+0xd0>)
 80089dc:	429c      	cmp	r4, r3
 80089de:	d10f      	bne.n	8008a00 <__swsetup_r+0x3c>
 80089e0:	686c      	ldr	r4, [r5, #4]
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089e8:	0719      	lsls	r1, r3, #28
 80089ea:	d42c      	bmi.n	8008a46 <__swsetup_r+0x82>
 80089ec:	06dd      	lsls	r5, r3, #27
 80089ee:	d411      	bmi.n	8008a14 <__swsetup_r+0x50>
 80089f0:	2309      	movs	r3, #9
 80089f2:	6033      	str	r3, [r6, #0]
 80089f4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089f8:	81a3      	strh	r3, [r4, #12]
 80089fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089fe:	e03e      	b.n	8008a7e <__swsetup_r+0xba>
 8008a00:	4b25      	ldr	r3, [pc, #148]	; (8008a98 <__swsetup_r+0xd4>)
 8008a02:	429c      	cmp	r4, r3
 8008a04:	d101      	bne.n	8008a0a <__swsetup_r+0x46>
 8008a06:	68ac      	ldr	r4, [r5, #8]
 8008a08:	e7eb      	b.n	80089e2 <__swsetup_r+0x1e>
 8008a0a:	4b24      	ldr	r3, [pc, #144]	; (8008a9c <__swsetup_r+0xd8>)
 8008a0c:	429c      	cmp	r4, r3
 8008a0e:	bf08      	it	eq
 8008a10:	68ec      	ldreq	r4, [r5, #12]
 8008a12:	e7e6      	b.n	80089e2 <__swsetup_r+0x1e>
 8008a14:	0758      	lsls	r0, r3, #29
 8008a16:	d512      	bpl.n	8008a3e <__swsetup_r+0x7a>
 8008a18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a1a:	b141      	cbz	r1, 8008a2e <__swsetup_r+0x6a>
 8008a1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a20:	4299      	cmp	r1, r3
 8008a22:	d002      	beq.n	8008a2a <__swsetup_r+0x66>
 8008a24:	4630      	mov	r0, r6
 8008a26:	f7fd fc7d 	bl	8006324 <_free_r>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	6363      	str	r3, [r4, #52]	; 0x34
 8008a2e:	89a3      	ldrh	r3, [r4, #12]
 8008a30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a34:	81a3      	strh	r3, [r4, #12]
 8008a36:	2300      	movs	r3, #0
 8008a38:	6063      	str	r3, [r4, #4]
 8008a3a:	6923      	ldr	r3, [r4, #16]
 8008a3c:	6023      	str	r3, [r4, #0]
 8008a3e:	89a3      	ldrh	r3, [r4, #12]
 8008a40:	f043 0308 	orr.w	r3, r3, #8
 8008a44:	81a3      	strh	r3, [r4, #12]
 8008a46:	6923      	ldr	r3, [r4, #16]
 8008a48:	b94b      	cbnz	r3, 8008a5e <__swsetup_r+0x9a>
 8008a4a:	89a3      	ldrh	r3, [r4, #12]
 8008a4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a54:	d003      	beq.n	8008a5e <__swsetup_r+0x9a>
 8008a56:	4621      	mov	r1, r4
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f000 fa05 	bl	8008e68 <__smakebuf_r>
 8008a5e:	89a0      	ldrh	r0, [r4, #12]
 8008a60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a64:	f010 0301 	ands.w	r3, r0, #1
 8008a68:	d00a      	beq.n	8008a80 <__swsetup_r+0xbc>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	60a3      	str	r3, [r4, #8]
 8008a6e:	6963      	ldr	r3, [r4, #20]
 8008a70:	425b      	negs	r3, r3
 8008a72:	61a3      	str	r3, [r4, #24]
 8008a74:	6923      	ldr	r3, [r4, #16]
 8008a76:	b943      	cbnz	r3, 8008a8a <__swsetup_r+0xc6>
 8008a78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a7c:	d1ba      	bne.n	80089f4 <__swsetup_r+0x30>
 8008a7e:	bd70      	pop	{r4, r5, r6, pc}
 8008a80:	0781      	lsls	r1, r0, #30
 8008a82:	bf58      	it	pl
 8008a84:	6963      	ldrpl	r3, [r4, #20]
 8008a86:	60a3      	str	r3, [r4, #8]
 8008a88:	e7f4      	b.n	8008a74 <__swsetup_r+0xb0>
 8008a8a:	2000      	movs	r0, #0
 8008a8c:	e7f7      	b.n	8008a7e <__swsetup_r+0xba>
 8008a8e:	bf00      	nop
 8008a90:	2000000c 	.word	0x2000000c
 8008a94:	08009514 	.word	0x08009514
 8008a98:	08009534 	.word	0x08009534
 8008a9c:	080094f4 	.word	0x080094f4

08008aa0 <abort>:
 8008aa0:	b508      	push	{r3, lr}
 8008aa2:	2006      	movs	r0, #6
 8008aa4:	f000 fa50 	bl	8008f48 <raise>
 8008aa8:	2001      	movs	r0, #1
 8008aaa:	f7f9 fa2f 	bl	8001f0c <_exit>
	...

08008ab0 <__sflush_r>:
 8008ab0:	898a      	ldrh	r2, [r1, #12]
 8008ab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab6:	4605      	mov	r5, r0
 8008ab8:	0710      	lsls	r0, r2, #28
 8008aba:	460c      	mov	r4, r1
 8008abc:	d458      	bmi.n	8008b70 <__sflush_r+0xc0>
 8008abe:	684b      	ldr	r3, [r1, #4]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	dc05      	bgt.n	8008ad0 <__sflush_r+0x20>
 8008ac4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	dc02      	bgt.n	8008ad0 <__sflush_r+0x20>
 8008aca:	2000      	movs	r0, #0
 8008acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ad0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ad2:	2e00      	cmp	r6, #0
 8008ad4:	d0f9      	beq.n	8008aca <__sflush_r+0x1a>
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008adc:	682f      	ldr	r7, [r5, #0]
 8008ade:	602b      	str	r3, [r5, #0]
 8008ae0:	d032      	beq.n	8008b48 <__sflush_r+0x98>
 8008ae2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ae4:	89a3      	ldrh	r3, [r4, #12]
 8008ae6:	075a      	lsls	r2, r3, #29
 8008ae8:	d505      	bpl.n	8008af6 <__sflush_r+0x46>
 8008aea:	6863      	ldr	r3, [r4, #4]
 8008aec:	1ac0      	subs	r0, r0, r3
 8008aee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008af0:	b10b      	cbz	r3, 8008af6 <__sflush_r+0x46>
 8008af2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008af4:	1ac0      	subs	r0, r0, r3
 8008af6:	2300      	movs	r3, #0
 8008af8:	4602      	mov	r2, r0
 8008afa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008afc:	6a21      	ldr	r1, [r4, #32]
 8008afe:	4628      	mov	r0, r5
 8008b00:	47b0      	blx	r6
 8008b02:	1c43      	adds	r3, r0, #1
 8008b04:	89a3      	ldrh	r3, [r4, #12]
 8008b06:	d106      	bne.n	8008b16 <__sflush_r+0x66>
 8008b08:	6829      	ldr	r1, [r5, #0]
 8008b0a:	291d      	cmp	r1, #29
 8008b0c:	d82c      	bhi.n	8008b68 <__sflush_r+0xb8>
 8008b0e:	4a2a      	ldr	r2, [pc, #168]	; (8008bb8 <__sflush_r+0x108>)
 8008b10:	40ca      	lsrs	r2, r1
 8008b12:	07d6      	lsls	r6, r2, #31
 8008b14:	d528      	bpl.n	8008b68 <__sflush_r+0xb8>
 8008b16:	2200      	movs	r2, #0
 8008b18:	6062      	str	r2, [r4, #4]
 8008b1a:	04d9      	lsls	r1, r3, #19
 8008b1c:	6922      	ldr	r2, [r4, #16]
 8008b1e:	6022      	str	r2, [r4, #0]
 8008b20:	d504      	bpl.n	8008b2c <__sflush_r+0x7c>
 8008b22:	1c42      	adds	r2, r0, #1
 8008b24:	d101      	bne.n	8008b2a <__sflush_r+0x7a>
 8008b26:	682b      	ldr	r3, [r5, #0]
 8008b28:	b903      	cbnz	r3, 8008b2c <__sflush_r+0x7c>
 8008b2a:	6560      	str	r0, [r4, #84]	; 0x54
 8008b2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b2e:	602f      	str	r7, [r5, #0]
 8008b30:	2900      	cmp	r1, #0
 8008b32:	d0ca      	beq.n	8008aca <__sflush_r+0x1a>
 8008b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b38:	4299      	cmp	r1, r3
 8008b3a:	d002      	beq.n	8008b42 <__sflush_r+0x92>
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	f7fd fbf1 	bl	8006324 <_free_r>
 8008b42:	2000      	movs	r0, #0
 8008b44:	6360      	str	r0, [r4, #52]	; 0x34
 8008b46:	e7c1      	b.n	8008acc <__sflush_r+0x1c>
 8008b48:	6a21      	ldr	r1, [r4, #32]
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	47b0      	blx	r6
 8008b50:	1c41      	adds	r1, r0, #1
 8008b52:	d1c7      	bne.n	8008ae4 <__sflush_r+0x34>
 8008b54:	682b      	ldr	r3, [r5, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d0c4      	beq.n	8008ae4 <__sflush_r+0x34>
 8008b5a:	2b1d      	cmp	r3, #29
 8008b5c:	d001      	beq.n	8008b62 <__sflush_r+0xb2>
 8008b5e:	2b16      	cmp	r3, #22
 8008b60:	d101      	bne.n	8008b66 <__sflush_r+0xb6>
 8008b62:	602f      	str	r7, [r5, #0]
 8008b64:	e7b1      	b.n	8008aca <__sflush_r+0x1a>
 8008b66:	89a3      	ldrh	r3, [r4, #12]
 8008b68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b6c:	81a3      	strh	r3, [r4, #12]
 8008b6e:	e7ad      	b.n	8008acc <__sflush_r+0x1c>
 8008b70:	690f      	ldr	r7, [r1, #16]
 8008b72:	2f00      	cmp	r7, #0
 8008b74:	d0a9      	beq.n	8008aca <__sflush_r+0x1a>
 8008b76:	0793      	lsls	r3, r2, #30
 8008b78:	680e      	ldr	r6, [r1, #0]
 8008b7a:	bf08      	it	eq
 8008b7c:	694b      	ldreq	r3, [r1, #20]
 8008b7e:	600f      	str	r7, [r1, #0]
 8008b80:	bf18      	it	ne
 8008b82:	2300      	movne	r3, #0
 8008b84:	eba6 0807 	sub.w	r8, r6, r7
 8008b88:	608b      	str	r3, [r1, #8]
 8008b8a:	f1b8 0f00 	cmp.w	r8, #0
 8008b8e:	dd9c      	ble.n	8008aca <__sflush_r+0x1a>
 8008b90:	6a21      	ldr	r1, [r4, #32]
 8008b92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b94:	4643      	mov	r3, r8
 8008b96:	463a      	mov	r2, r7
 8008b98:	4628      	mov	r0, r5
 8008b9a:	47b0      	blx	r6
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	dc06      	bgt.n	8008bae <__sflush_r+0xfe>
 8008ba0:	89a3      	ldrh	r3, [r4, #12]
 8008ba2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ba6:	81a3      	strh	r3, [r4, #12]
 8008ba8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008bac:	e78e      	b.n	8008acc <__sflush_r+0x1c>
 8008bae:	4407      	add	r7, r0
 8008bb0:	eba8 0800 	sub.w	r8, r8, r0
 8008bb4:	e7e9      	b.n	8008b8a <__sflush_r+0xda>
 8008bb6:	bf00      	nop
 8008bb8:	20400001 	.word	0x20400001

08008bbc <_fflush_r>:
 8008bbc:	b538      	push	{r3, r4, r5, lr}
 8008bbe:	690b      	ldr	r3, [r1, #16]
 8008bc0:	4605      	mov	r5, r0
 8008bc2:	460c      	mov	r4, r1
 8008bc4:	b913      	cbnz	r3, 8008bcc <_fflush_r+0x10>
 8008bc6:	2500      	movs	r5, #0
 8008bc8:	4628      	mov	r0, r5
 8008bca:	bd38      	pop	{r3, r4, r5, pc}
 8008bcc:	b118      	cbz	r0, 8008bd6 <_fflush_r+0x1a>
 8008bce:	6983      	ldr	r3, [r0, #24]
 8008bd0:	b90b      	cbnz	r3, 8008bd6 <_fflush_r+0x1a>
 8008bd2:	f000 f887 	bl	8008ce4 <__sinit>
 8008bd6:	4b14      	ldr	r3, [pc, #80]	; (8008c28 <_fflush_r+0x6c>)
 8008bd8:	429c      	cmp	r4, r3
 8008bda:	d11b      	bne.n	8008c14 <_fflush_r+0x58>
 8008bdc:	686c      	ldr	r4, [r5, #4]
 8008bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d0ef      	beq.n	8008bc6 <_fflush_r+0xa>
 8008be6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008be8:	07d0      	lsls	r0, r2, #31
 8008bea:	d404      	bmi.n	8008bf6 <_fflush_r+0x3a>
 8008bec:	0599      	lsls	r1, r3, #22
 8008bee:	d402      	bmi.n	8008bf6 <_fflush_r+0x3a>
 8008bf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bf2:	f7ff fcd0 	bl	8008596 <__retarget_lock_acquire_recursive>
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	f7ff ff59 	bl	8008ab0 <__sflush_r>
 8008bfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c00:	07da      	lsls	r2, r3, #31
 8008c02:	4605      	mov	r5, r0
 8008c04:	d4e0      	bmi.n	8008bc8 <_fflush_r+0xc>
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	059b      	lsls	r3, r3, #22
 8008c0a:	d4dd      	bmi.n	8008bc8 <_fflush_r+0xc>
 8008c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c0e:	f7ff fcc3 	bl	8008598 <__retarget_lock_release_recursive>
 8008c12:	e7d9      	b.n	8008bc8 <_fflush_r+0xc>
 8008c14:	4b05      	ldr	r3, [pc, #20]	; (8008c2c <_fflush_r+0x70>)
 8008c16:	429c      	cmp	r4, r3
 8008c18:	d101      	bne.n	8008c1e <_fflush_r+0x62>
 8008c1a:	68ac      	ldr	r4, [r5, #8]
 8008c1c:	e7df      	b.n	8008bde <_fflush_r+0x22>
 8008c1e:	4b04      	ldr	r3, [pc, #16]	; (8008c30 <_fflush_r+0x74>)
 8008c20:	429c      	cmp	r4, r3
 8008c22:	bf08      	it	eq
 8008c24:	68ec      	ldreq	r4, [r5, #12]
 8008c26:	e7da      	b.n	8008bde <_fflush_r+0x22>
 8008c28:	08009514 	.word	0x08009514
 8008c2c:	08009534 	.word	0x08009534
 8008c30:	080094f4 	.word	0x080094f4

08008c34 <std>:
 8008c34:	2300      	movs	r3, #0
 8008c36:	b510      	push	{r4, lr}
 8008c38:	4604      	mov	r4, r0
 8008c3a:	e9c0 3300 	strd	r3, r3, [r0]
 8008c3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c42:	6083      	str	r3, [r0, #8]
 8008c44:	8181      	strh	r1, [r0, #12]
 8008c46:	6643      	str	r3, [r0, #100]	; 0x64
 8008c48:	81c2      	strh	r2, [r0, #14]
 8008c4a:	6183      	str	r3, [r0, #24]
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	2208      	movs	r2, #8
 8008c50:	305c      	adds	r0, #92	; 0x5c
 8008c52:	f7fd fb5f 	bl	8006314 <memset>
 8008c56:	4b05      	ldr	r3, [pc, #20]	; (8008c6c <std+0x38>)
 8008c58:	6263      	str	r3, [r4, #36]	; 0x24
 8008c5a:	4b05      	ldr	r3, [pc, #20]	; (8008c70 <std+0x3c>)
 8008c5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c5e:	4b05      	ldr	r3, [pc, #20]	; (8008c74 <std+0x40>)
 8008c60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c62:	4b05      	ldr	r3, [pc, #20]	; (8008c78 <std+0x44>)
 8008c64:	6224      	str	r4, [r4, #32]
 8008c66:	6323      	str	r3, [r4, #48]	; 0x30
 8008c68:	bd10      	pop	{r4, pc}
 8008c6a:	bf00      	nop
 8008c6c:	08008f81 	.word	0x08008f81
 8008c70:	08008fa3 	.word	0x08008fa3
 8008c74:	08008fdb 	.word	0x08008fdb
 8008c78:	08008fff 	.word	0x08008fff

08008c7c <_cleanup_r>:
 8008c7c:	4901      	ldr	r1, [pc, #4]	; (8008c84 <_cleanup_r+0x8>)
 8008c7e:	f000 b8af 	b.w	8008de0 <_fwalk_reent>
 8008c82:	bf00      	nop
 8008c84:	08008bbd 	.word	0x08008bbd

08008c88 <__sfmoreglue>:
 8008c88:	b570      	push	{r4, r5, r6, lr}
 8008c8a:	2268      	movs	r2, #104	; 0x68
 8008c8c:	1e4d      	subs	r5, r1, #1
 8008c8e:	4355      	muls	r5, r2
 8008c90:	460e      	mov	r6, r1
 8008c92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c96:	f7fd fbb1 	bl	80063fc <_malloc_r>
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	b140      	cbz	r0, 8008cb0 <__sfmoreglue+0x28>
 8008c9e:	2100      	movs	r1, #0
 8008ca0:	e9c0 1600 	strd	r1, r6, [r0]
 8008ca4:	300c      	adds	r0, #12
 8008ca6:	60a0      	str	r0, [r4, #8]
 8008ca8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cac:	f7fd fb32 	bl	8006314 <memset>
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	bd70      	pop	{r4, r5, r6, pc}

08008cb4 <__sfp_lock_acquire>:
 8008cb4:	4801      	ldr	r0, [pc, #4]	; (8008cbc <__sfp_lock_acquire+0x8>)
 8008cb6:	f7ff bc6e 	b.w	8008596 <__retarget_lock_acquire_recursive>
 8008cba:	bf00      	nop
 8008cbc:	20000549 	.word	0x20000549

08008cc0 <__sfp_lock_release>:
 8008cc0:	4801      	ldr	r0, [pc, #4]	; (8008cc8 <__sfp_lock_release+0x8>)
 8008cc2:	f7ff bc69 	b.w	8008598 <__retarget_lock_release_recursive>
 8008cc6:	bf00      	nop
 8008cc8:	20000549 	.word	0x20000549

08008ccc <__sinit_lock_acquire>:
 8008ccc:	4801      	ldr	r0, [pc, #4]	; (8008cd4 <__sinit_lock_acquire+0x8>)
 8008cce:	f7ff bc62 	b.w	8008596 <__retarget_lock_acquire_recursive>
 8008cd2:	bf00      	nop
 8008cd4:	2000054a 	.word	0x2000054a

08008cd8 <__sinit_lock_release>:
 8008cd8:	4801      	ldr	r0, [pc, #4]	; (8008ce0 <__sinit_lock_release+0x8>)
 8008cda:	f7ff bc5d 	b.w	8008598 <__retarget_lock_release_recursive>
 8008cde:	bf00      	nop
 8008ce0:	2000054a 	.word	0x2000054a

08008ce4 <__sinit>:
 8008ce4:	b510      	push	{r4, lr}
 8008ce6:	4604      	mov	r4, r0
 8008ce8:	f7ff fff0 	bl	8008ccc <__sinit_lock_acquire>
 8008cec:	69a3      	ldr	r3, [r4, #24]
 8008cee:	b11b      	cbz	r3, 8008cf8 <__sinit+0x14>
 8008cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cf4:	f7ff bff0 	b.w	8008cd8 <__sinit_lock_release>
 8008cf8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008cfc:	6523      	str	r3, [r4, #80]	; 0x50
 8008cfe:	4b13      	ldr	r3, [pc, #76]	; (8008d4c <__sinit+0x68>)
 8008d00:	4a13      	ldr	r2, [pc, #76]	; (8008d50 <__sinit+0x6c>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d06:	42a3      	cmp	r3, r4
 8008d08:	bf04      	itt	eq
 8008d0a:	2301      	moveq	r3, #1
 8008d0c:	61a3      	streq	r3, [r4, #24]
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f000 f820 	bl	8008d54 <__sfp>
 8008d14:	6060      	str	r0, [r4, #4]
 8008d16:	4620      	mov	r0, r4
 8008d18:	f000 f81c 	bl	8008d54 <__sfp>
 8008d1c:	60a0      	str	r0, [r4, #8]
 8008d1e:	4620      	mov	r0, r4
 8008d20:	f000 f818 	bl	8008d54 <__sfp>
 8008d24:	2200      	movs	r2, #0
 8008d26:	60e0      	str	r0, [r4, #12]
 8008d28:	2104      	movs	r1, #4
 8008d2a:	6860      	ldr	r0, [r4, #4]
 8008d2c:	f7ff ff82 	bl	8008c34 <std>
 8008d30:	68a0      	ldr	r0, [r4, #8]
 8008d32:	2201      	movs	r2, #1
 8008d34:	2109      	movs	r1, #9
 8008d36:	f7ff ff7d 	bl	8008c34 <std>
 8008d3a:	68e0      	ldr	r0, [r4, #12]
 8008d3c:	2202      	movs	r2, #2
 8008d3e:	2112      	movs	r1, #18
 8008d40:	f7ff ff78 	bl	8008c34 <std>
 8008d44:	2301      	movs	r3, #1
 8008d46:	61a3      	str	r3, [r4, #24]
 8008d48:	e7d2      	b.n	8008cf0 <__sinit+0xc>
 8008d4a:	bf00      	nop
 8008d4c:	0800917c 	.word	0x0800917c
 8008d50:	08008c7d 	.word	0x08008c7d

08008d54 <__sfp>:
 8008d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d56:	4607      	mov	r7, r0
 8008d58:	f7ff ffac 	bl	8008cb4 <__sfp_lock_acquire>
 8008d5c:	4b1e      	ldr	r3, [pc, #120]	; (8008dd8 <__sfp+0x84>)
 8008d5e:	681e      	ldr	r6, [r3, #0]
 8008d60:	69b3      	ldr	r3, [r6, #24]
 8008d62:	b913      	cbnz	r3, 8008d6a <__sfp+0x16>
 8008d64:	4630      	mov	r0, r6
 8008d66:	f7ff ffbd 	bl	8008ce4 <__sinit>
 8008d6a:	3648      	adds	r6, #72	; 0x48
 8008d6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	d503      	bpl.n	8008d7c <__sfp+0x28>
 8008d74:	6833      	ldr	r3, [r6, #0]
 8008d76:	b30b      	cbz	r3, 8008dbc <__sfp+0x68>
 8008d78:	6836      	ldr	r6, [r6, #0]
 8008d7a:	e7f7      	b.n	8008d6c <__sfp+0x18>
 8008d7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d80:	b9d5      	cbnz	r5, 8008db8 <__sfp+0x64>
 8008d82:	4b16      	ldr	r3, [pc, #88]	; (8008ddc <__sfp+0x88>)
 8008d84:	60e3      	str	r3, [r4, #12]
 8008d86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d8a:	6665      	str	r5, [r4, #100]	; 0x64
 8008d8c:	f7ff fc02 	bl	8008594 <__retarget_lock_init_recursive>
 8008d90:	f7ff ff96 	bl	8008cc0 <__sfp_lock_release>
 8008d94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008d98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008d9c:	6025      	str	r5, [r4, #0]
 8008d9e:	61a5      	str	r5, [r4, #24]
 8008da0:	2208      	movs	r2, #8
 8008da2:	4629      	mov	r1, r5
 8008da4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008da8:	f7fd fab4 	bl	8006314 <memset>
 8008dac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008db0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008db4:	4620      	mov	r0, r4
 8008db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008db8:	3468      	adds	r4, #104	; 0x68
 8008dba:	e7d9      	b.n	8008d70 <__sfp+0x1c>
 8008dbc:	2104      	movs	r1, #4
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f7ff ff62 	bl	8008c88 <__sfmoreglue>
 8008dc4:	4604      	mov	r4, r0
 8008dc6:	6030      	str	r0, [r6, #0]
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	d1d5      	bne.n	8008d78 <__sfp+0x24>
 8008dcc:	f7ff ff78 	bl	8008cc0 <__sfp_lock_release>
 8008dd0:	230c      	movs	r3, #12
 8008dd2:	603b      	str	r3, [r7, #0]
 8008dd4:	e7ee      	b.n	8008db4 <__sfp+0x60>
 8008dd6:	bf00      	nop
 8008dd8:	0800917c 	.word	0x0800917c
 8008ddc:	ffff0001 	.word	0xffff0001

08008de0 <_fwalk_reent>:
 8008de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008de4:	4606      	mov	r6, r0
 8008de6:	4688      	mov	r8, r1
 8008de8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dec:	2700      	movs	r7, #0
 8008dee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008df2:	f1b9 0901 	subs.w	r9, r9, #1
 8008df6:	d505      	bpl.n	8008e04 <_fwalk_reent+0x24>
 8008df8:	6824      	ldr	r4, [r4, #0]
 8008dfa:	2c00      	cmp	r4, #0
 8008dfc:	d1f7      	bne.n	8008dee <_fwalk_reent+0xe>
 8008dfe:	4638      	mov	r0, r7
 8008e00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e04:	89ab      	ldrh	r3, [r5, #12]
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d907      	bls.n	8008e1a <_fwalk_reent+0x3a>
 8008e0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e0e:	3301      	adds	r3, #1
 8008e10:	d003      	beq.n	8008e1a <_fwalk_reent+0x3a>
 8008e12:	4629      	mov	r1, r5
 8008e14:	4630      	mov	r0, r6
 8008e16:	47c0      	blx	r8
 8008e18:	4307      	orrs	r7, r0
 8008e1a:	3568      	adds	r5, #104	; 0x68
 8008e1c:	e7e9      	b.n	8008df2 <_fwalk_reent+0x12>

08008e1e <__swhatbuf_r>:
 8008e1e:	b570      	push	{r4, r5, r6, lr}
 8008e20:	460e      	mov	r6, r1
 8008e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e26:	2900      	cmp	r1, #0
 8008e28:	b096      	sub	sp, #88	; 0x58
 8008e2a:	4614      	mov	r4, r2
 8008e2c:	461d      	mov	r5, r3
 8008e2e:	da08      	bge.n	8008e42 <__swhatbuf_r+0x24>
 8008e30:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008e34:	2200      	movs	r2, #0
 8008e36:	602a      	str	r2, [r5, #0]
 8008e38:	061a      	lsls	r2, r3, #24
 8008e3a:	d410      	bmi.n	8008e5e <__swhatbuf_r+0x40>
 8008e3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e40:	e00e      	b.n	8008e60 <__swhatbuf_r+0x42>
 8008e42:	466a      	mov	r2, sp
 8008e44:	f000 f902 	bl	800904c <_fstat_r>
 8008e48:	2800      	cmp	r0, #0
 8008e4a:	dbf1      	blt.n	8008e30 <__swhatbuf_r+0x12>
 8008e4c:	9a01      	ldr	r2, [sp, #4]
 8008e4e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e52:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e56:	425a      	negs	r2, r3
 8008e58:	415a      	adcs	r2, r3
 8008e5a:	602a      	str	r2, [r5, #0]
 8008e5c:	e7ee      	b.n	8008e3c <__swhatbuf_r+0x1e>
 8008e5e:	2340      	movs	r3, #64	; 0x40
 8008e60:	2000      	movs	r0, #0
 8008e62:	6023      	str	r3, [r4, #0]
 8008e64:	b016      	add	sp, #88	; 0x58
 8008e66:	bd70      	pop	{r4, r5, r6, pc}

08008e68 <__smakebuf_r>:
 8008e68:	898b      	ldrh	r3, [r1, #12]
 8008e6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e6c:	079d      	lsls	r5, r3, #30
 8008e6e:	4606      	mov	r6, r0
 8008e70:	460c      	mov	r4, r1
 8008e72:	d507      	bpl.n	8008e84 <__smakebuf_r+0x1c>
 8008e74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e78:	6023      	str	r3, [r4, #0]
 8008e7a:	6123      	str	r3, [r4, #16]
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	6163      	str	r3, [r4, #20]
 8008e80:	b002      	add	sp, #8
 8008e82:	bd70      	pop	{r4, r5, r6, pc}
 8008e84:	ab01      	add	r3, sp, #4
 8008e86:	466a      	mov	r2, sp
 8008e88:	f7ff ffc9 	bl	8008e1e <__swhatbuf_r>
 8008e8c:	9900      	ldr	r1, [sp, #0]
 8008e8e:	4605      	mov	r5, r0
 8008e90:	4630      	mov	r0, r6
 8008e92:	f7fd fab3 	bl	80063fc <_malloc_r>
 8008e96:	b948      	cbnz	r0, 8008eac <__smakebuf_r+0x44>
 8008e98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e9c:	059a      	lsls	r2, r3, #22
 8008e9e:	d4ef      	bmi.n	8008e80 <__smakebuf_r+0x18>
 8008ea0:	f023 0303 	bic.w	r3, r3, #3
 8008ea4:	f043 0302 	orr.w	r3, r3, #2
 8008ea8:	81a3      	strh	r3, [r4, #12]
 8008eaa:	e7e3      	b.n	8008e74 <__smakebuf_r+0xc>
 8008eac:	4b0d      	ldr	r3, [pc, #52]	; (8008ee4 <__smakebuf_r+0x7c>)
 8008eae:	62b3      	str	r3, [r6, #40]	; 0x28
 8008eb0:	89a3      	ldrh	r3, [r4, #12]
 8008eb2:	6020      	str	r0, [r4, #0]
 8008eb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008eb8:	81a3      	strh	r3, [r4, #12]
 8008eba:	9b00      	ldr	r3, [sp, #0]
 8008ebc:	6163      	str	r3, [r4, #20]
 8008ebe:	9b01      	ldr	r3, [sp, #4]
 8008ec0:	6120      	str	r0, [r4, #16]
 8008ec2:	b15b      	cbz	r3, 8008edc <__smakebuf_r+0x74>
 8008ec4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ec8:	4630      	mov	r0, r6
 8008eca:	f000 f8d1 	bl	8009070 <_isatty_r>
 8008ece:	b128      	cbz	r0, 8008edc <__smakebuf_r+0x74>
 8008ed0:	89a3      	ldrh	r3, [r4, #12]
 8008ed2:	f023 0303 	bic.w	r3, r3, #3
 8008ed6:	f043 0301 	orr.w	r3, r3, #1
 8008eda:	81a3      	strh	r3, [r4, #12]
 8008edc:	89a0      	ldrh	r0, [r4, #12]
 8008ede:	4305      	orrs	r5, r0
 8008ee0:	81a5      	strh	r5, [r4, #12]
 8008ee2:	e7cd      	b.n	8008e80 <__smakebuf_r+0x18>
 8008ee4:	08008c7d 	.word	0x08008c7d

08008ee8 <_malloc_usable_size_r>:
 8008ee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eec:	1f18      	subs	r0, r3, #4
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	bfbc      	itt	lt
 8008ef2:	580b      	ldrlt	r3, [r1, r0]
 8008ef4:	18c0      	addlt	r0, r0, r3
 8008ef6:	4770      	bx	lr

08008ef8 <_raise_r>:
 8008ef8:	291f      	cmp	r1, #31
 8008efa:	b538      	push	{r3, r4, r5, lr}
 8008efc:	4604      	mov	r4, r0
 8008efe:	460d      	mov	r5, r1
 8008f00:	d904      	bls.n	8008f0c <_raise_r+0x14>
 8008f02:	2316      	movs	r3, #22
 8008f04:	6003      	str	r3, [r0, #0]
 8008f06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f0a:	bd38      	pop	{r3, r4, r5, pc}
 8008f0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008f0e:	b112      	cbz	r2, 8008f16 <_raise_r+0x1e>
 8008f10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f14:	b94b      	cbnz	r3, 8008f2a <_raise_r+0x32>
 8008f16:	4620      	mov	r0, r4
 8008f18:	f000 f830 	bl	8008f7c <_getpid_r>
 8008f1c:	462a      	mov	r2, r5
 8008f1e:	4601      	mov	r1, r0
 8008f20:	4620      	mov	r0, r4
 8008f22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f26:	f000 b817 	b.w	8008f58 <_kill_r>
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d00a      	beq.n	8008f44 <_raise_r+0x4c>
 8008f2e:	1c59      	adds	r1, r3, #1
 8008f30:	d103      	bne.n	8008f3a <_raise_r+0x42>
 8008f32:	2316      	movs	r3, #22
 8008f34:	6003      	str	r3, [r0, #0]
 8008f36:	2001      	movs	r0, #1
 8008f38:	e7e7      	b.n	8008f0a <_raise_r+0x12>
 8008f3a:	2400      	movs	r4, #0
 8008f3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f40:	4628      	mov	r0, r5
 8008f42:	4798      	blx	r3
 8008f44:	2000      	movs	r0, #0
 8008f46:	e7e0      	b.n	8008f0a <_raise_r+0x12>

08008f48 <raise>:
 8008f48:	4b02      	ldr	r3, [pc, #8]	; (8008f54 <raise+0xc>)
 8008f4a:	4601      	mov	r1, r0
 8008f4c:	6818      	ldr	r0, [r3, #0]
 8008f4e:	f7ff bfd3 	b.w	8008ef8 <_raise_r>
 8008f52:	bf00      	nop
 8008f54:	2000000c 	.word	0x2000000c

08008f58 <_kill_r>:
 8008f58:	b538      	push	{r3, r4, r5, lr}
 8008f5a:	4d07      	ldr	r5, [pc, #28]	; (8008f78 <_kill_r+0x20>)
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	4604      	mov	r4, r0
 8008f60:	4608      	mov	r0, r1
 8008f62:	4611      	mov	r1, r2
 8008f64:	602b      	str	r3, [r5, #0]
 8008f66:	f7f8 ffc1 	bl	8001eec <_kill>
 8008f6a:	1c43      	adds	r3, r0, #1
 8008f6c:	d102      	bne.n	8008f74 <_kill_r+0x1c>
 8008f6e:	682b      	ldr	r3, [r5, #0]
 8008f70:	b103      	cbz	r3, 8008f74 <_kill_r+0x1c>
 8008f72:	6023      	str	r3, [r4, #0]
 8008f74:	bd38      	pop	{r3, r4, r5, pc}
 8008f76:	bf00      	nop
 8008f78:	20000544 	.word	0x20000544

08008f7c <_getpid_r>:
 8008f7c:	f7f8 bfae 	b.w	8001edc <_getpid>

08008f80 <__sread>:
 8008f80:	b510      	push	{r4, lr}
 8008f82:	460c      	mov	r4, r1
 8008f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f88:	f000 f894 	bl	80090b4 <_read_r>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	bfab      	itete	ge
 8008f90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f92:	89a3      	ldrhlt	r3, [r4, #12]
 8008f94:	181b      	addge	r3, r3, r0
 8008f96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f9a:	bfac      	ite	ge
 8008f9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f9e:	81a3      	strhlt	r3, [r4, #12]
 8008fa0:	bd10      	pop	{r4, pc}

08008fa2 <__swrite>:
 8008fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fa6:	461f      	mov	r7, r3
 8008fa8:	898b      	ldrh	r3, [r1, #12]
 8008faa:	05db      	lsls	r3, r3, #23
 8008fac:	4605      	mov	r5, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	4616      	mov	r6, r2
 8008fb2:	d505      	bpl.n	8008fc0 <__swrite+0x1e>
 8008fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fb8:	2302      	movs	r3, #2
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f000 f868 	bl	8009090 <_lseek_r>
 8008fc0:	89a3      	ldrh	r3, [r4, #12]
 8008fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fca:	81a3      	strh	r3, [r4, #12]
 8008fcc:	4632      	mov	r2, r6
 8008fce:	463b      	mov	r3, r7
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd6:	f000 b817 	b.w	8009008 <_write_r>

08008fda <__sseek>:
 8008fda:	b510      	push	{r4, lr}
 8008fdc:	460c      	mov	r4, r1
 8008fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fe2:	f000 f855 	bl	8009090 <_lseek_r>
 8008fe6:	1c43      	adds	r3, r0, #1
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	bf15      	itete	ne
 8008fec:	6560      	strne	r0, [r4, #84]	; 0x54
 8008fee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ff2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ff6:	81a3      	strheq	r3, [r4, #12]
 8008ff8:	bf18      	it	ne
 8008ffa:	81a3      	strhne	r3, [r4, #12]
 8008ffc:	bd10      	pop	{r4, pc}

08008ffe <__sclose>:
 8008ffe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009002:	f000 b813 	b.w	800902c <_close_r>
	...

08009008 <_write_r>:
 8009008:	b538      	push	{r3, r4, r5, lr}
 800900a:	4d07      	ldr	r5, [pc, #28]	; (8009028 <_write_r+0x20>)
 800900c:	4604      	mov	r4, r0
 800900e:	4608      	mov	r0, r1
 8009010:	4611      	mov	r1, r2
 8009012:	2200      	movs	r2, #0
 8009014:	602a      	str	r2, [r5, #0]
 8009016:	461a      	mov	r2, r3
 8009018:	f7f8 ff9f 	bl	8001f5a <_write>
 800901c:	1c43      	adds	r3, r0, #1
 800901e:	d102      	bne.n	8009026 <_write_r+0x1e>
 8009020:	682b      	ldr	r3, [r5, #0]
 8009022:	b103      	cbz	r3, 8009026 <_write_r+0x1e>
 8009024:	6023      	str	r3, [r4, #0]
 8009026:	bd38      	pop	{r3, r4, r5, pc}
 8009028:	20000544 	.word	0x20000544

0800902c <_close_r>:
 800902c:	b538      	push	{r3, r4, r5, lr}
 800902e:	4d06      	ldr	r5, [pc, #24]	; (8009048 <_close_r+0x1c>)
 8009030:	2300      	movs	r3, #0
 8009032:	4604      	mov	r4, r0
 8009034:	4608      	mov	r0, r1
 8009036:	602b      	str	r3, [r5, #0]
 8009038:	f7f8 ffab 	bl	8001f92 <_close>
 800903c:	1c43      	adds	r3, r0, #1
 800903e:	d102      	bne.n	8009046 <_close_r+0x1a>
 8009040:	682b      	ldr	r3, [r5, #0]
 8009042:	b103      	cbz	r3, 8009046 <_close_r+0x1a>
 8009044:	6023      	str	r3, [r4, #0]
 8009046:	bd38      	pop	{r3, r4, r5, pc}
 8009048:	20000544 	.word	0x20000544

0800904c <_fstat_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4d07      	ldr	r5, [pc, #28]	; (800906c <_fstat_r+0x20>)
 8009050:	2300      	movs	r3, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4608      	mov	r0, r1
 8009056:	4611      	mov	r1, r2
 8009058:	602b      	str	r3, [r5, #0]
 800905a:	f7f8 ffa6 	bl	8001faa <_fstat>
 800905e:	1c43      	adds	r3, r0, #1
 8009060:	d102      	bne.n	8009068 <_fstat_r+0x1c>
 8009062:	682b      	ldr	r3, [r5, #0]
 8009064:	b103      	cbz	r3, 8009068 <_fstat_r+0x1c>
 8009066:	6023      	str	r3, [r4, #0]
 8009068:	bd38      	pop	{r3, r4, r5, pc}
 800906a:	bf00      	nop
 800906c:	20000544 	.word	0x20000544

08009070 <_isatty_r>:
 8009070:	b538      	push	{r3, r4, r5, lr}
 8009072:	4d06      	ldr	r5, [pc, #24]	; (800908c <_isatty_r+0x1c>)
 8009074:	2300      	movs	r3, #0
 8009076:	4604      	mov	r4, r0
 8009078:	4608      	mov	r0, r1
 800907a:	602b      	str	r3, [r5, #0]
 800907c:	f7f8 ffa5 	bl	8001fca <_isatty>
 8009080:	1c43      	adds	r3, r0, #1
 8009082:	d102      	bne.n	800908a <_isatty_r+0x1a>
 8009084:	682b      	ldr	r3, [r5, #0]
 8009086:	b103      	cbz	r3, 800908a <_isatty_r+0x1a>
 8009088:	6023      	str	r3, [r4, #0]
 800908a:	bd38      	pop	{r3, r4, r5, pc}
 800908c:	20000544 	.word	0x20000544

08009090 <_lseek_r>:
 8009090:	b538      	push	{r3, r4, r5, lr}
 8009092:	4d07      	ldr	r5, [pc, #28]	; (80090b0 <_lseek_r+0x20>)
 8009094:	4604      	mov	r4, r0
 8009096:	4608      	mov	r0, r1
 8009098:	4611      	mov	r1, r2
 800909a:	2200      	movs	r2, #0
 800909c:	602a      	str	r2, [r5, #0]
 800909e:	461a      	mov	r2, r3
 80090a0:	f7f8 ff9e 	bl	8001fe0 <_lseek>
 80090a4:	1c43      	adds	r3, r0, #1
 80090a6:	d102      	bne.n	80090ae <_lseek_r+0x1e>
 80090a8:	682b      	ldr	r3, [r5, #0]
 80090aa:	b103      	cbz	r3, 80090ae <_lseek_r+0x1e>
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	bd38      	pop	{r3, r4, r5, pc}
 80090b0:	20000544 	.word	0x20000544

080090b4 <_read_r>:
 80090b4:	b538      	push	{r3, r4, r5, lr}
 80090b6:	4d07      	ldr	r5, [pc, #28]	; (80090d4 <_read_r+0x20>)
 80090b8:	4604      	mov	r4, r0
 80090ba:	4608      	mov	r0, r1
 80090bc:	4611      	mov	r1, r2
 80090be:	2200      	movs	r2, #0
 80090c0:	602a      	str	r2, [r5, #0]
 80090c2:	461a      	mov	r2, r3
 80090c4:	f7f8 ff2c 	bl	8001f20 <_read>
 80090c8:	1c43      	adds	r3, r0, #1
 80090ca:	d102      	bne.n	80090d2 <_read_r+0x1e>
 80090cc:	682b      	ldr	r3, [r5, #0]
 80090ce:	b103      	cbz	r3, 80090d2 <_read_r+0x1e>
 80090d0:	6023      	str	r3, [r4, #0]
 80090d2:	bd38      	pop	{r3, r4, r5, pc}
 80090d4:	20000544 	.word	0x20000544

080090d8 <_init>:
 80090d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090da:	bf00      	nop
 80090dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090de:	bc08      	pop	{r3}
 80090e0:	469e      	mov	lr, r3
 80090e2:	4770      	bx	lr

080090e4 <_fini>:
 80090e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090e6:	bf00      	nop
 80090e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ea:	bc08      	pop	{r3}
 80090ec:	469e      	mov	lr, r3
 80090ee:	4770      	bx	lr
