ADD	Rn	Rm	1000_nnnn_mmmm_0001	
		#imm8	0001_nnnn_iiii_iiii	
ADD	ERn	ERm	1111_nnn0_mmm0_0110	
		#imm7	1110_nnn0_1iii_iiii	
ADDC	Rn	Rm	1000_nnnn_mmmm_0110	
		#imm8	0110_nnnn_iiii_iiii	
AND	Rn	Rm	1000_nnnn_mmmm_0010	
		#imm8	0010_nnnn_iiii_iiii	
CMP	Rn	Rm	1000_nnnn_mmmm_0111	
		#imm8	0111_nnnn_iiii_iiii	
CMPC	Rn	Rm	1000_nnnn_mmmm_0101	
		#imm8	0101_nnnn_iiii_iiii	
MOV	ERn	ERm	1111_nnn0_mmm0_0101	
		#imm7	1110_nnn0_0iii_iiii	
MOV	Rn	Rm	1000_nnnn_mmmm_0000	
		#imm8	0000_nnnn_iiii_iiii	
OR	Rn	Rm	1000_nnnn_mmmm_0011	
		#imm8	0011_nnnn_iiii_iiii	
XOR	Rn	Rm	1000_nnnn_mmmm_0100	
		#imm8	0100_nnnn_iiii_iiii	
CMP	ERn	ERm	1111_nnn0_mmm0_0111	
SUB	Rn	Rm	1000_nnnn_mmmm_1000	
SUBC	Rn	Rm	1000_nnnn_mmmm_1001	
SLL	Rn	Rm	1000_nnnn_mmmm_1010	
		#width	1001_nnnn_0www_1010	
SLLC	Rn	Rm	1000_nnnn_mmmm_1011	
		#width	1001_nnnn_0www_1011	
SRA	Rn	Rm	1000_nnnn_mmmm_1110	
		#width	1001_nnnn_0www_1110	
SRL	Rn	Rm	1000_nnnn_mmmm_1100	
		#width	1001_nnnn_0www_1100	
SRLC	Rn	Rm	1000_nnnn_mmmm_1101	
		#width	1001_nnnn_0www_1101	
L	ERn	[EA]	1001_nnn0_0011_0010	
		[EA+]	1001_nnn0_0101_0010	
		[ERm]	1001_nnn0_mmm0_0010	
		Disp16[ERm]	1010_nnn0_mmm0_1000	DDDD_DDDD_DDDD_DDDD
		Disp6[BP]	1011_nnn0_00DD_DDDD	
		Disp6[FP]	1011_nnn0_01DD_DDDD	
		Dadr	1001_nnn0_0001_0010	DDDD_DDDD_DDDD_DDDD
	Rn	[EA]	1001_nnnn_0011_0000	
		[EA+]	1001_nnnn_0101_0000	
		[ERm]	1001_nnnn_mmm0_0000	
		Disp16[ERm]	1001_nnnn_mmm0_1000	DDDD_DDDD_DDDD_DDDD
		Disp6[BP]	1101_nnnn_00DD_DDDD	
		Disp6[FP]	1101_nnnn_01DD_DDDD	
		Dadr	1001_nnnn_0001_0000	DDDD_DDDD_DDDD_DDDD
	XRn	[EA]	1001_nn00_0011_0100	
		[EA+]	1001_nn00_0101_0100	
	QRn	[EA]	1001_n000_0011_0110	
		[EA+]	1001_n000_0101_0110	
ST	ERn	[EA]	1001_nnn0_0011_0011	
		[EA+]	1001_nnn0_0101_0011	
		[ERm]	1001_nnn0_mmm0_0011	
		Disp16[ERm]	1010_nnn0_mmm0_1001	DDDD_DDDD_DDDD_DDDD
		Disp6[BP]	1011_nnn0_10DD_DDDD	
		Disp6[FP]	1011_nnn0_11DD_DDDD	
		Dadr	1001_nnn0_0001_0011	DDDD_DDDD_DDDD_DDDD
	Rn	[EA]	1001_nnnn_0011_0001	
		[EA+]	1001_nnnn_0101_0001	
		[ERm]	1001_nnnn_mmm0_0001	
		Disp16[ERm]	1001_nnnn_mmm0_1001	DDDD_DDDD_DDDD_DDDD
		Disp6[BP]	1101_nnnn_10DD_DDDD	
		Disp6[FP]	1101_nnnn_11DD_DDDD	
		Dadr	1001_nnnn_0001_0001	DDDD_DDDD_DDDD_DDDD
	XRn	[EA]	1001_nn00_0011_0101	
		[EA+]	1001_nn00_0101_0101	
	QRn	[EA]	1001_n000_0011_0111	
		[EA+]	1001_n000_0101_0111	
ADD	SP	#signed8	1110_0001_iiii_iiii	
MOV	ECSR	Rm	1010_0000_mmmm_1111	
	ELR	ERm	1010_mmm0_0000_1101	
	EPSW	Rm	1010_0000_mmmm_1100	
	ERn	ELR	1010_nnn0_0000_0101	
		SP	1010_nnn0_0001_1010	
	PSW	Rm	1010_0000_mmmm_1011	
		#unsigned8	1110_1001_iiii_iiii	
	Rn	ECSR	1010_nnnn_0000_0111	
		EPSW	1010_nnnn_0000_0100	
		PSW	1010_nnnn_0000_0011	
	SP	ERm	1010_0001_mmm0_1010	
PUSH	ERn	~	1111_nnn0_0101_1110	
	QRn		1111_n000_0111_1110	
	Rn		1111_nnnn_0100_1110	
	XRn		1111_nn00_0110_1110	
	register_list		1111_lepa_1100_1110	
POP	ERn		1111_nnn0_0001_1110	
	QRn		1111_n000_0011_1110	
	Rn		1111_nnnn_0000_1110	
	XRn		1111_nn00_0010_1110	
	register_list		1111_lepa_1000_1110	
MOV	CRn	Rm	1010_nnnn_mmmm_1110	
	CERn	[EA]	1111_nnn0_0010_1101	
		[EA+]	1111_nnn0_0011_1101	
	CRn	[EA]	1111_nnnn_0000_1101	
		[EA+]	1111_nnnn_0001_1101	
	CXRn	[EA]	1111_nn00_0100_1101	
		[EA+]	1111_nn00_0101_1101	
	CQRn	[EA]	1111_n000_0110_1101	
		[EA+]	1111_n000_0111_1101	
	Rn	CRm	1010_nnnn_mmmm_0110	
	[EA]	CERm	1111_mmm0_1010_1101	
	[EA+]	CERm	1111_mmm0_1011_1101	
	[EA]	CRm	1111_mmmm_1000_1101	
	[EA+]	CRm	1111_mmmm_1001_1101	
	[EA]	CXRm	1111_mm00_1100_1101	
	[EA+]	CXRm	1111_mm00_1101_1101	
	[EA]	CQRm	1111_m000_1110_1101	
	[EA+]	CQRm	1111_m000_1111_1101	
LEA	[ERm]	~	1111_0000_mmm0_1010	
	Disp16[ERm]		1111_0000_mmm0_1011	DDDD_DDDD_DDDD_DDDD
	Dadr		1111_0000_0000_1100	DDDD_DDDD_DDDD_DDDD
DAA	Rn		1000_nnnn_0001_1111	
DAS	Rn		1000_nnnn_0011_1111	
NEG	Rn		1000_nnnn_0101_1111	
SB	Rn.bit_offset		1010_nnnn_0bbb_0000	
	Dbitadr		1010_0000_1bbb_0000	DDDD_DDDD_DDDD_DDDD
RB	Rn. bit_offset		1010_nnnn_0bbb_0010	
	Dbitadr		1010_0000_1bbb_0010	DDDD_DDDD_DDDD_DDDD
TB	Rn. bit_offset		1010_nnnn_0bbb_0001	
	Dbitadr		1010_0000_1bbb_0001	DDDD_DDDD_DDDD_DDDD
EI	~		1110_1101_0000_1000	
DI			1110_1011_1111_0111	
SC			1110_1101_1000_0000	
RC			1110_1011_0111_1111	
CPLC			1111_1110_1100_1111	
BGE	Radr		1100_0000_rrrr_rrrr	
BLT			1100_0001_rrrr_rrrr	
BGT			1100_0010_rrrr_rrrr	
BLE			1100_0011_rrrr_rrrr	
BGES			1100_0100_rrrr_rrrr	
BLTS			1100_0101_rrrr_rrrr	
BGTS			1100_0110_rrrr_rrrr	
BLES			1100_0111_rrrr_rrrr	
BNE			1100_1000_rrrr_rrrr	
BEQ			1100_1001_rrrr_rrrr	
BNV			1100_1010_rrrr_rrrr	
BOV			1100_1011_rrrr_rrrr	
BPS			1100_1100_rrrr_rrrr	
BNS			1100_1101_rrrr_rrrr	
BAL			1100_1110_rrrr_rrrr	
EXTBW	ERn		1000_nnn1_nnn0_1111	
SWI	#snum		1110_0101_00ii_iiii	
BRK	~		1111_1111_1111_1111	
B	Cadr		1111_gggg_0000_0000	CCCC_CCCC_CCCC_CCCC
	ERn		1111_0000_nnn0_0010	
BL	Cadr		1111_gggg_0000_0001	CCCC_CCCC_CCCC_CCCC
	ERn		1111_0000_nnn0_0011	
MUL	ERn	Rm	1111_nnn0_mmmm_0100	
DIV	ERn	Rm	1111_nnn0_mmmm_1001	
INC	[EA]	~	1111_1110_0010_1111	
DEC	[EA]		1111_1110_0011_1111	
RT	~		1111_1110_0001_1111	
RTI			1111_1110_0000_1111	
NOP			1111_1110_1000_1111	
