{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511327925031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511327925038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 00:18:44 2017 " "Processing started: Wed Nov 22 00:18:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511327925038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327925038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327925038 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "scoreM.qip " "Tcl Script File scoreM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE scoreM.qip " "set_global_assignment -name QIP_FILE scoreM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1511327925301 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1511327925301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511327925662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511327925662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "angle.v 1 1 " "Found 1 design units, including 1 entities, in source file angle.v" { { "Info" "ISGN_ENTITY_NAME" "1 getAngle " "Found entity 1: getAngle" {  } { { "angle.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/angle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_Segement_Decoder " "Found entity 1: seven_Segement_Decoder" {  } { { "hex.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/hex.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strength.v 1 1 " "Found 1 design units, including 1 entities, in source file strength.v" { { "Info" "ISGN_ENTITY_NAME" "1 getStrength " "Found entity 1: getStrength" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/score.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath.v(129) " "Verilog HDL information at datapath.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "datapath.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511327939204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939205 ""} { "Info" "ISGN_ENTITY_NAME" "2 strength_wait " "Found entity 2: strength_wait" {  } { { "datapath.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 5 5 " "Found 5 design units, including 5 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 load_frontPic " "Found entity 1: load_frontPic" {  } { { "memory.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939207 ""} { "Info" "ISGN_ENTITY_NAME" "2 load_startPic " "Found entity 2: load_startPic" {  } { { "memory.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939207 ""} { "Info" "ISGN_ENTITY_NAME" "3 load_winPic " "Found entity 3: load_winPic" {  } { { "memory.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939207 ""} { "Info" "ISGN_ENTITY_NAME" "4 load_losePic " "Found entity 4: load_losePic" {  } { { "memory.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939207 ""} { "Info" "ISGN_ENTITY_NAME" "5 load_targetPic " "Found entity 5: load_targetPic" {  } { { "memory.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frontm.v 1 1 " "Found 1 design units, including 1 entities, in source file frontm.v" { { "Info" "ISGN_ENTITY_NAME" "1 frontM " "Found entity 1: frontM" {  } { { "frontM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/frontM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startm.v 1 1 " "Found 1 design units, including 1 entities, in source file startm.v" { { "Info" "ISGN_ENTITY_NAME" "1 startM " "Found entity 1: startM" {  } { { "startM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/startM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoringm.v 1 1 " "Found 1 design units, including 1 entities, in source file scoringm.v" { { "Info" "ISGN_ENTITY_NAME" "1 scoringM " "Found entity 1: scoringM" {  } { { "scoringM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/scoringM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939214 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "drawAngle.v " "Can't analyze file -- file drawAngle.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511327939217 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "linedraw.v " "Can't analyze file -- file linedraw.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511327939221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpath.v 2 2 " "Found 2 design units, including 2 entities, in source file drawpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawPath " "Found entity 1: drawPath" {  } { { "drawPath.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/drawPath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939225 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawCounter " "Found entity 2: drawCounter" {  } { { "drawPath.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/drawPath.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 end_point " "Found entity 1: end_point" {  } { { "endpoint.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/endpoint.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winm.v 1 1 " "Found 1 design units, including 1 entities, in source file winm.v" { { "Info" "ISGN_ENTITY_NAME" "1 winM " "Found entity 1: winM" {  } { { "winM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/winM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "failedm.v 1 1 " "Found 1 design units, including 1 entities, in source file failedm.v" { { "Info" "ISGN_ENTITY_NAME" "1 failedM " "Found entity 1: failedM" {  } { { "failedM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/failedM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "targetm.v 1 1 " "Found 1 design units, including 1 entities, in source file targetm.v" { { "Info" "ISGN_ENTITY_NAME" "1 targetM " "Found entity 1: targetM" {  } { { "targetM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/targetM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511327939399 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR top.v(40) " "Output port \"LEDR\" at top.v(40) has no driver" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1511327939400 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "top.v" "c0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "top.v" "d0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_frontPic datapath:d0\|load_frontPic:l0 " "Elaborating entity \"load_frontPic\" for hierarchy \"datapath:d0\|load_frontPic:l0\"" {  } { { "datapath.v" "l0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frontM datapath:d0\|load_frontPic:l0\|frontM:m0 " "Elaborating entity \"frontM\" for hierarchy \"datapath:d0\|load_frontPic:l0\|frontM:m0\"" {  } { { "memory.v" "m0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\"" {  } { { "frontM.v" "altsyncram_component" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/frontM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\"" {  } { { "frontM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/frontM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file front.mif " "Parameter \"init_file\" = \"front.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939539 ""}  } { { "frontM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/frontM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327939539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6g1 " "Found entity 1: altsyncram_m6g1" {  } { { "db/altsyncram_m6g1.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_m6g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6g1 datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated " "Elaborating entity \"altsyncram_m6g1\" for hierarchy \"datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_m6g1.tdf" "rden_decode" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_m6g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\|mux_ifb:mux2 " "Elaborating entity \"mux_ifb\" for hierarchy \"datapath:d0\|load_frontPic:l0\|frontM:m0\|altsyncram:altsyncram_component\|altsyncram_m6g1:auto_generated\|mux_ifb:mux2\"" {  } { { "db/altsyncram_m6g1.tdf" "mux2" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_m6g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_startPic datapath:d0\|load_startPic:l1 " "Elaborating entity \"load_startPic\" for hierarchy \"datapath:d0\|load_startPic:l1\"" {  } { { "datapath.v" "l1" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startM datapath:d0\|load_startPic:l1\|startM:m1 " "Elaborating entity \"startM\" for hierarchy \"datapath:d0\|load_startPic:l1\|startM:m1\"" {  } { { "memory.v" "m1" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component\"" {  } { { "startM.v" "altsyncram_component" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/startM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component\"" {  } { { "startM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/startM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file start.mif " "Parameter \"init_file\" = \"start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939735 ""}  } { { "startM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/startM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327939735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6g1 " "Found entity 1: altsyncram_r6g1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_r6g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6g1 datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated " "Elaborating entity \"altsyncram_r6g1\" for hierarchy \"datapath:d0\|load_startPic:l1\|startM:m1\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_winPic datapath:d0\|load_winPic:l2 " "Elaborating entity \"load_winPic\" for hierarchy \"datapath:d0\|load_winPic:l2\"" {  } { { "datapath.v" "l2" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winM datapath:d0\|load_winPic:l2\|winM:m1 " "Elaborating entity \"winM\" for hierarchy \"datapath:d0\|load_winPic:l2\|winM:m1\"" {  } { { "memory.v" "m1" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component\"" {  } { { "winM.v" "altsyncram_component" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/winM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component\"" {  } { { "winM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/winM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../win.mif " "Parameter \"init_file\" = \"../win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939814 ""}  } { { "winM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/winM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327939814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64g1 " "Found entity 1: altsyncram_64g1" {  } { { "db/altsyncram_64g1.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_64g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64g1 datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component\|altsyncram_64g1:auto_generated " "Elaborating entity \"altsyncram_64g1\" for hierarchy \"datapath:d0\|load_winPic:l2\|winM:m1\|altsyncram:altsyncram_component\|altsyncram_64g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_losePic datapath:d0\|load_losePic:l3 " "Elaborating entity \"load_losePic\" for hierarchy \"datapath:d0\|load_losePic:l3\"" {  } { { "datapath.v" "l3" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "failedM datapath:d0\|load_losePic:l3\|failedM:m1 " "Elaborating entity \"failedM\" for hierarchy \"datapath:d0\|load_losePic:l3\|failedM:m1\"" {  } { { "memory.v" "m1" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component\"" {  } { { "failedM.v" "altsyncram_component" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/failedM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component\"" {  } { { "failedM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/failedM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../failed.mif " "Parameter \"init_file\" = \"../failed.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939895 ""}  } { { "failedM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/failedM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327939895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tcg1 " "Found entity 1: altsyncram_tcg1" {  } { { "db/altsyncram_tcg1.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_tcg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327939952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327939952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tcg1 datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component\|altsyncram_tcg1:auto_generated " "Elaborating entity \"altsyncram_tcg1\" for hierarchy \"datapath:d0\|load_losePic:l3\|failedM:m1\|altsyncram:altsyncram_component\|altsyncram_tcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_targetPic datapath:d0\|load_targetPic:l4 " "Elaborating entity \"load_targetPic\" for hierarchy \"datapath:d0\|load_targetPic:l4\"" {  } { { "datapath.v" "l4" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "targetM datapath:d0\|load_targetPic:l4\|targetM:m2 " "Elaborating entity \"targetM\" for hierarchy \"datapath:d0\|load_targetPic:l4\|targetM:m2\"" {  } { { "memory.v" "m2" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component\"" {  } { { "targetM.v" "altsyncram_component" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/targetM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component\"" {  } { { "targetM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/targetM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327939976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../box.mif " "Parameter \"init_file\" = \"../box.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327939976 ""}  } { { "targetM.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/targetM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327939976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtf1 " "Found entity 1: altsyncram_vtf1" {  } { { "db/altsyncram_vtf1.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_vtf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtf1 datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated " "Elaborating entity \"altsyncram_vtf1\" for hierarchy \"datapath:d0\|load_targetPic:l4\|targetM:m2\|altsyncram:altsyncram_component\|altsyncram_vtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random datapath:d0\|random:r0 " "Elaborating entity \"random\" for hierarchy \"datapath:d0\|random:r0\"" {  } { { "datapath.v" "r0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getAngle datapath:d0\|getAngle:g0 " "Elaborating entity \"getAngle\" for hierarchy \"datapath:d0\|getAngle:g0\"" {  } { { "datapath.v" "g0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:d0\|getAngle:g0\|counter:c0 " "Elaborating entity \"counter\" for hierarchy \"datapath:d0\|getAngle:g0\|counter:c0\"" {  } { { "angle.v" "c0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/angle.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getStrength datapath:d0\|getStrength:g1 " "Elaborating entity \"getStrength\" for hierarchy \"datapath:d0\|getStrength:g1\"" {  } { { "datapath.v" "g1" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940190 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_start strength.v(55) " "Verilog HDL Always Construct warning at strength.v(55): inferring latch(es) for variable \"x_start\", which holds its previous value in one or more paths through the always construct" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_start strength.v(55) " "Verilog HDL Always Construct warning at strength.v(55): inferring latch(es) for variable \"y_start\", which holds its previous value in one or more paths through the always construct" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result strength.v(55) " "Verilog HDL Always Construct warning at strength.v(55): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] strength.v(68) " "Inferred latch for \"result\[0\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[0\] strength.v(68) " "Inferred latch for \"y_start\[0\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[1\] strength.v(68) " "Inferred latch for \"y_start\[1\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[2\] strength.v(68) " "Inferred latch for \"y_start\[2\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[3\] strength.v(68) " "Inferred latch for \"y_start\[3\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[4\] strength.v(68) " "Inferred latch for \"y_start\[4\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[5\] strength.v(68) " "Inferred latch for \"y_start\[5\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_start\[6\] strength.v(68) " "Inferred latch for \"y_start\[6\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_start\[0\] strength.v(68) " "Inferred latch for \"x_start\[0\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_start\[1\] strength.v(68) " "Inferred latch for \"x_start\[1\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940192 "|top|datapath:d0|getStrength:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_start\[2\] strength.v(68) " "Inferred latch for \"x_start\[2\]\" at strength.v(68)" {  } { { "strength.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/strength.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940193 "|top|datapath:d0|getStrength:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "strength_wait datapath:d0\|strength_wait:w0 " "Elaborating entity \"strength_wait\" for hierarchy \"datapath:d0\|strength_wait:w0\"" {  } { { "datapath.v" "w0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_point datapath:d0\|end_point:e0 " "Elaborating entity \"end_point\" for hierarchy \"datapath:d0\|end_point:e0\"" {  } { { "datapath.v" "e0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 endpoint.v(18) " "Verilog HDL assignment warning at endpoint.v(18): truncated value with size 8 to match size of target (7)" {  } { { "endpoint.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/endpoint.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511327940221 "|top|datapath:d0|end_point:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPath datapath:d0\|drawPath:d2 " "Elaborating entity \"drawPath\" for hierarchy \"datapath:d0\|drawPath:d2\"" {  } { { "datapath.v" "d2" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/datapath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawCounter datapath:d0\|drawPath:d2\|drawCounter:d0 " "Elaborating entity \"drawCounter\" for hierarchy \"datapath:d0\|drawPath:d2\|drawCounter:d0\"" {  } { { "drawPath.v" "d0" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/drawPath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_Segement_Decoder seven_Segement_Decoder:h5 " "Elaborating entity \"seven_Segement_Decoder\" for hierarchy \"seven_Segement_Decoder:h5\"" {  } { { "top.v" "h5" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940248 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511327940248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "top.v" "VGA" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940249 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511327940264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940277 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327940277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511327940411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511327940450 ""}  } { { "vga_pll.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511327940450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327940514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511327940530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511327940530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327940531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1511327941820 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511327942593 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511327942593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511327942742 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:d0\|getAngle:g0\|xend\[6\] Low " "Register datapath:d0\|getAngle:g0\|xend\[6\] will power up to Low" {  } { { "angle.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/angle.v" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1511327942978 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:d0\|getAngle:g0\|xend\[5\] High " "Register datapath:d0\|getAngle:g0\|xend\[5\] will power up to High" {  } { { "angle.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/angle.v" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1511327942978 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:d0\|getAngle:g0\|xend\[1\] Low " "Register datapath:d0\|getAngle:g0\|xend\[1\] will power up to Low" {  } { { "angle.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/angle.v" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1511327942978 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:d0\|getAngle:g0\|xend\[4\] High " "Register datapath:d0\|getAngle:g0\|xend\[4\] will power up to High" {  } { { "angle.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/angle.v" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1511327942978 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1511327942978 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511327943697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harry/Desktop/SchoolWork/ece241/project/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/harry/Desktop/SchoolWork/ece241/project/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327943844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511327944118 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511327944118 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1511327944218 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1511327944218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top.v" "" { Text "C:/Users/harry/Desktop/SchoolWork/ece241/project/top.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511327944341 "|top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511327944341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "886 " "Implemented 886 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511327944346 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511327944346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "735 " "Implemented 735 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511327944346 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511327944346 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1511327944346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511327944346 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511327944409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 00:19:04 2017 " "Processing ended: Wed Nov 22 00:19:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511327944409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511327944409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511327944409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511327944409 ""}
