# 4.5.2.7.2 MSP430X Format I (Double-Operand) Instruction Cycles and Lengths

Table 4-18 lists the length, in words, and CPU cycles for all addressing modes of the MSP430X extended Format I instructions.

<a id="table-4-18"></a>

| Src Mode | Dst Mode | .B/.W Cycles | .A Cycles | Length .B/.W/.A | Examples           |
| -------- | -------- | ------------ | --------- | --------------- | ------------------ |
| Rn       | Rm [1]   | 2            | 2         | 2               | BITX.B R5, R8      |
| Rn       | PC       | 4            | 4         | 2               | ADDX R9, PC        |
| Rn       | x(Rm)    | 5 [2]        | 7 [3]     | 3               | ANDX.A R5, 4(R6)   |
| Rn       | EDE      | 5 [2]        | 7 [3]     | 3               | XORX R8, EDE       |
| Rn       | &EDE     | 5 [2]        | 7 [3]     | 3               | BITX.W R5, &EDE    |
| @Rn      | Rm       | 3            | 4         | 2               | BITX @R5, R8       |
| @Rn      | PC       | 5            | 6         | 2               | ADDX @R9, PC       |
| @Rn      | x(Rm)    | 6 [2]        | 9 [3]     | 3               | ANDX.A @R5, 4(R6)  |
| @Rn      | EDE      | 6 [2]        | 9 [3]     | 3               | XORX @R8, EDE      |
| @Rn      | &EDE     | 6 [2]        | 9 [3]     | 3               | BITX.B @R5, &EDE   |
| @Rn+     | Rm       | 3            | 4         | 2               | BITX @R5+, R8      |
| @Rn+     | PC       | 5            | 6         | 2               | ADDX.A @R9+, PC    |
| @Rn+     | x(Rm)    | 6 [2]        | 9 [3]     | 3               | ANDX @R5+, 4(R6)   |
| @Rn+     | EDE      | 6 [2]        | 9 [3]     | 3               | XORX.B @R8+, EDE   |
| @Rn+     | &EDE     | 6 [2]        | 9 [3]     | 3               | BITX @R5+, &EDE    |
| #N       | Rm       | 3            | 3         | 3               | BITX #20, R8       |
| #N       | PC [4]   | 4            | 4         | 3               | ADDX.A #FE000h, PC |
| #N       | x(Rm)    | 6 [2]        | 8 [3]     | 4               | ANDX #1234, 4(R6)  |
| #N       | EDE      | 6 [2]        | 8 [3]     | 4               | XORX #A5A5h, EDE   |
| #N       | &EDE     | 6 [2]        | 8 [3]     | 4               | BITX.B #12, &EDE   |
| x(Rn)    | Rm       | 4            | 5         | 3               | BITX 2(R5), R8     |
| x(Rn)    | PC [4]   | 6            | 7         | 3               | SUBX.A 2(R6), PC   |
| x(Rn)    | TONI     | 7 [2]        | 10 [3]    | 4               | ANDX 4(R7), 4(R6)  |
| x(Rn)    | x(Rm)    | 7 [2]        | 10 [3]    | 4               | XORX.B 2(R6), EDE  |
| x(Rn)    | &TONI    | 7 [2]        | 10 [3]    | 4               | BITX 8(SP), &EDE   |
| EDE      | Rm       | 4            | 5         | 3               | BITX.B EDE, R8     |
| EDE      | PC [4]   | 6            | 7         | 3               | ADDX.A EDE, PC     |
| EDE      | TONI     | 7 [2]        | 10 [3]    | 4               | ANDX EDE, 4(R6)    |
| EDE      | x(Rm)    | 7 [2]        | 10 [3]    | 4               | ANDX EDE, TONI     |
| EDE      | &TONI    | 7 [2]        | 10 [3]    | 4               | BITX EDE, &TONI    |
| &EDE     | Rm       | 4            | 5         | 3               | BITX &EDE, R8      |
| &EDE     | PC [4]   | 6            | 7         | 3               | ADDX.A &EDE, PC    |
| &EDE     | TONI     | 7 [2]        | 10 [3]    | 4               | ANDX.B &EDE, 4(R6) |
| &EDE     | x(Rm)    | 7 [2]        | 10 [3]    | 4               | XORX &EDE, TONI    |
| &EDE     | &TONI    | 7 [2]        | 10 [3]    | 4               | BITX &EDE, &TONI   |

**Table 4-18. MSP430X Format I Instruction Cycles and Length**

[1] Repeat instructions require n + 1 cycles, where n is the number of times the instruction is executed.
[2] Reduce the cycle count by one for MOV, BIT, and CMP instructions.
[3] Reduce the cycle count by two for MOV, BIT, and CMP instructions.
[4] Reduce the cycle count by one for MOV, ADD, and SUB instructions.
