
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba40  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  0800bb50  0800bb50  0001bb50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c3b4  0800c3b4  0001c3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800c3bc  0800c3bc  0001c3bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c3c4  0800c3c4  0001c3c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800c3c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e0  200009d8  0800cda0  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000fb8  0800cda0  00020fb8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012ff6  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003390  00000000  00000000  000339f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001178  00000000  00000000  00036d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001060  00000000  00000000  00037f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001769a  00000000  00000000  00038f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000122f1  00000000  00000000  000505fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000818ed  00000000  00000000  000628eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e41d8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ee4  00000000  00000000  000e422c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800bb38 	.word	0x0800bb38

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800bb38 	.word	0x0800bb38

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <writeLED>:
#include "systick.h"
#include "servo.h"
#include "stm32f1_adc.h"

void writeLED(bool_e b)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_GREEN_GPIO, LED_GREEN_PIN, b);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e32:	4803      	ldr	r0, [pc, #12]	; (8000e40 <writeLED+0x20>)
 8000e34:	f003 f90a 	bl	800404c <HAL_GPIO_WritePin>
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40011000 	.word	0x40011000

08000e44 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
	if(t)
 8000e48:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <process_ms+0x20>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d004      	beq.n	8000e5a <process_ms+0x16>
		t--;
 8000e50:	4b04      	ldr	r3, [pc, #16]	; (8000e64 <process_ms+0x20>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	3b01      	subs	r3, #1
 8000e56:	4a03      	ldr	r2, [pc, #12]	; (8000e64 <process_ms+0x20>)
 8000e58:	6013      	str	r3, [r2, #0]
}
 8000e5a:	bf00      	nop
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200009f4 	.word	0x200009f4

08000e68 <main>:


int main(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000e6e:	f001 ffc3 	bl	8002df8 <HAL_Init>

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
 8000e72:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000e76:	2001      	movs	r0, #1
 8000e78:	f001 fa1a 	bl	80022b0 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	2101      	movs	r1, #1
 8000e80:	2001      	movs	r0, #1
 8000e82:	f000 fb25 	bl	80014d0 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000e86:	2303      	movs	r3, #3
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e92:	480b      	ldr	r0, [pc, #44]	; (8000ec0 <main+0x58>)
 8000e94:	f000 fa24 	bl	80012e0 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000e98:	2303      	movs	r3, #3
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ea4:	4807      	ldr	r0, [pc, #28]	; (8000ec4 <main+0x5c>)
 8000ea6:	f000 fa1b 	bl	80012e0 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000eaa:	4807      	ldr	r0, [pc, #28]	; (8000ec8 <main+0x60>)
 8000eac:	f001 ff7a 	bl	8002da4 <Systick_add_callback_function>



	SERVO_init();
 8000eb0:	f000 f80c 	bl	8000ecc <SERVO_init>
	ADC_init();
 8000eb4:	f000 f888 	bl	8000fc8 <ADC_init>

	while(1)	//boucle de tche de fond
	{

		if(readButton){
			writeLED(TRUE);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f7ff ffb1 	bl	8000e20 <writeLED>
		if(readButton){
 8000ebe:	e7fb      	b.n	8000eb8 <main+0x50>
 8000ec0:	40011000 	.word	0x40011000
 8000ec4:	40010800 	.word	0x40010800
 8000ec8:	08000e45 	.word	0x08000e45

08000ecc <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms


void SERVO_init(void){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af02      	add	r7, sp, #8
	//initialisation et lancement du timer1  une periode de 10 ms
	TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f242 7110 	movw	r1, #10000	; 0x2710
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f000 fccd 	bl	8001878 <TIMER_run_us>
	//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
	TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 8000ede:	2300      	movs	r3, #0
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	2296      	movs	r2, #150	; 0x96
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f000 fe0d 	bl	8001b08 <TIMER_enable_PWM>
	//rapport cyclique regle pour une position servo de 50
	SERVO_set_position(50);
 8000eee:	2032      	movs	r0, #50	; 0x32
 8000ef0:	f000 f803 	bl	8000efa <SERVO_set_position>

}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <SERVO_set_position>:


void SERVO_set_position(uint16_t position){
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	80fb      	strh	r3, [r7, #6]


	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1, position); //dfinit la position du servo
 8000f04:	88fb      	ldrh	r3, [r7, #6]
 8000f06:	461a      	mov	r2, r3
 8000f08:	2100      	movs	r1, #0
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	f001 f878 	bl	8002000 <TIMER_set_duty>

}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f1e:	2300      	movs	r3, #0
 8000f20:	73fb      	strb	r3, [r7, #15]
 8000f22:	e006      	b.n	8000f32 <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
 8000f26:	4a25      	ldr	r2, [pc, #148]	; (8000fbc <PORTS_adc_init+0xa4>)
 8000f28:	21ff      	movs	r1, #255	; 0xff
 8000f2a:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	73fb      	strb	r3, [r7, #15]
 8000f32:	7bfb      	ldrb	r3, [r7, #15]
 8000f34:	2b12      	cmp	r3, #18
 8000f36:	d9f5      	bls.n	8000f24 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f38:	2307      	movs	r3, #7
 8000f3a:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f40:	2301      	movs	r3, #1
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2300      	movs	r3, #0
 8000f46:	2203      	movs	r2, #3
 8000f48:	2101      	movs	r1, #1
 8000f4a:	481d      	ldr	r0, [pc, #116]	; (8000fc0 <PORTS_adc_init+0xa8>)
 8000f4c:	f000 f9c8 	bl	80012e0 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b25a      	sxtb	r2, r3
 8000f54:	4b19      	ldr	r3, [pc, #100]	; (8000fbc <PORTS_adc_init+0xa4>)
 8000f56:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f62:	463b      	mov	r3, r7
 8000f64:	4619      	mov	r1, r3
 8000f66:	4817      	ldr	r0, [pc, #92]	; (8000fc4 <PORTS_adc_init+0xac>)
 8000f68:	f002 f984 	bl	8003274 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2300      	movs	r3, #0
 8000f72:	2203      	movs	r2, #3
 8000f74:	2102      	movs	r1, #2
 8000f76:	4812      	ldr	r0, [pc, #72]	; (8000fc0 <PORTS_adc_init+0xa8>)
 8000f78:	f000 f9b2 	bl	80012e0 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	b25a      	sxtb	r2, r3
 8000f80:	4b0e      	ldr	r3, [pc, #56]	; (8000fbc <PORTS_adc_init+0xa4>)
 8000f82:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3301      	adds	r3, #1
 8000f88:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f8e:	463b      	mov	r3, r7
 8000f90:	4619      	mov	r1, r3
 8000f92:	480c      	ldr	r0, [pc, #48]	; (8000fc4 <PORTS_adc_init+0xac>)
 8000f94:	f002 f96e 	bl	8003274 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	b25a      	sxtb	r2, r3
 8000f9c:	4b07      	ldr	r3, [pc, #28]	; (8000fbc <PORTS_adc_init+0xa4>)
 8000f9e:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8000fa6:	2311      	movs	r3, #17
 8000fa8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000faa:	463b      	mov	r3, r7
 8000fac:	4619      	mov	r1, r3
 8000fae:	4805      	ldr	r0, [pc, #20]	; (8000fc4 <PORTS_adc_init+0xac>)
 8000fb0:	f002 f960 	bl	8003274 <HAL_ADC_ConfigChannel>
	#endif

}
 8000fb4:	bf00      	nop
 8000fb6:	3710      	adds	r7, #16
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000a44 	.word	0x20000a44
 8000fc0:	40010800 	.word	0x40010800
 8000fc4:	20000a58 	.word	0x20000a58

08000fc8 <ADC_init>:
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8000fce:	4b4a      	ldr	r3, [pc, #296]	; (80010f8 <ADC_init+0x130>)
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	4a49      	ldr	r2, [pc, #292]	; (80010f8 <ADC_init+0x130>)
 8000fd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fd8:	6193      	str	r3, [r2, #24]
 8000fda:	4b47      	ldr	r3, [pc, #284]	; (80010f8 <ADC_init+0x130>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8000fe6:	4b44      	ldr	r3, [pc, #272]	; (80010f8 <ADC_init+0x130>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fee:	4a42      	ldr	r2, [pc, #264]	; (80010f8 <ADC_init+0x130>)
 8000ff0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ff4:	6053      	str	r3, [r2, #4]

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f000 fc3b 	bl	8001878 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8001002:	2002      	movs	r0, #2
 8001004:	f001 f84c 	bl	80020a0 <TIMER_get_phandler>
 8001008:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 800100a:	2330      	movs	r3, #48	; 0x30
 800100c:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	4619      	mov	r1, r3
 8001018:	6978      	ldr	r0, [r7, #20]
 800101a:	f003 ffc5 	bl	8004fa8 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 800101e:	2140      	movs	r1, #64	; 0x40
 8001020:	6978      	ldr	r0, [r7, #20]
 8001022:	f003 fd63 	bl	8004aec <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001026:	4b35      	ldr	r3, [pc, #212]	; (80010fc <ADC_init+0x134>)
 8001028:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800102c:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 800102e:	4b33      	ldr	r3, [pc, #204]	; (80010fc <ADC_init+0x134>)
 8001030:	4a33      	ldr	r2, [pc, #204]	; (8001100 <ADC_init+0x138>)
 8001032:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001034:	4b31      	ldr	r3, [pc, #196]	; (80010fc <ADC_init+0x134>)
 8001036:	2200      	movs	r2, #0
 8001038:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 800103a:	4b30      	ldr	r3, [pc, #192]	; (80010fc <ADC_init+0x134>)
 800103c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001040:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 8001042:	4b2e      	ldr	r3, [pc, #184]	; (80010fc <ADC_init+0x134>)
 8001044:	2200      	movs	r2, #0
 8001046:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001048:	4b2c      	ldr	r3, [pc, #176]	; (80010fc <ADC_init+0x134>)
 800104a:	2203      	movs	r2, #3
 800104c:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800104e:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <ADC_init+0x134>)
 8001050:	2200      	movs	r2, #0
 8001052:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001054:	4b29      	ldr	r3, [pc, #164]	; (80010fc <ADC_init+0x134>)
 8001056:	2200      	movs	r2, #0
 8001058:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 800105a:	4828      	ldr	r0, [pc, #160]	; (80010fc <ADC_init+0x134>)
 800105c:	f001 ff2e 	bl	8002ebc <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8001060:	f7ff ff5a 	bl	8000f18 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001064:	4b24      	ldr	r3, [pc, #144]	; (80010f8 <ADC_init+0x130>)
 8001066:	695b      	ldr	r3, [r3, #20]
 8001068:	4a23      	ldr	r2, [pc, #140]	; (80010f8 <ADC_init+0x130>)
 800106a:	f043 0301 	orr.w	r3, r3, #1
 800106e:	6153      	str	r3, [r2, #20]
 8001070:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <ADC_init+0x130>)
 8001072:	695b      	ldr	r3, [r3, #20]
 8001074:	f003 0301 	and.w	r3, r3, #1
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 800107c:	4b21      	ldr	r3, [pc, #132]	; (8001104 <ADC_init+0x13c>)
 800107e:	4a22      	ldr	r2, [pc, #136]	; (8001108 <ADC_init+0x140>)
 8001080:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <ADC_init+0x13c>)
 8001084:	2200      	movs	r2, #0
 8001086:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8001088:	4b1e      	ldr	r3, [pc, #120]	; (8001104 <ADC_init+0x13c>)
 800108a:	2200      	movs	r2, #0
 800108c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 800108e:	4b1d      	ldr	r3, [pc, #116]	; (8001104 <ADC_init+0x13c>)
 8001090:	2200      	movs	r2, #0
 8001092:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 8001094:	4b1b      	ldr	r3, [pc, #108]	; (8001104 <ADC_init+0x13c>)
 8001096:	2200      	movs	r2, #0
 8001098:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 800109a:	4b1a      	ldr	r3, [pc, #104]	; (8001104 <ADC_init+0x13c>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 80010a0:	4b18      	ldr	r3, [pc, #96]	; (8001104 <ADC_init+0x13c>)
 80010a2:	2280      	movs	r2, #128	; 0x80
 80010a4:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010a6:	4b17      	ldr	r3, [pc, #92]	; (8001104 <ADC_init+0x13c>)
 80010a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010ac:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010ae:	4b15      	ldr	r3, [pc, #84]	; (8001104 <ADC_init+0x13c>)
 80010b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010b4:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 80010b6:	4b13      	ldr	r3, [pc, #76]	; (8001104 <ADC_init+0x13c>)
 80010b8:	2220      	movs	r2, #32
 80010ba:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80010bc:	4b11      	ldr	r3, [pc, #68]	; (8001104 <ADC_init+0x13c>)
 80010be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010c2:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 80010c4:	480f      	ldr	r0, [pc, #60]	; (8001104 <ADC_init+0x13c>)
 80010c6:	f002 fbd9 	bl	800387c <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <ADC_init+0x134>)
 80010cc:	4a0d      	ldr	r2, [pc, #52]	; (8001104 <ADC_init+0x13c>)
 80010ce:	621a      	str	r2, [r3, #32]
 80010d0:	4b0c      	ldr	r3, [pc, #48]	; (8001104 <ADC_init+0x13c>)
 80010d2:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <ADC_init+0x134>)
 80010d4:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010d6:	2200      	movs	r2, #0
 80010d8:	2100      	movs	r1, #0
 80010da:	200b      	movs	r0, #11
 80010dc:	f002 fb8b 	bl	80037f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 80010e0:	200b      	movs	r0, #11
 80010e2:	f002 fba4 	bl	800382e <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 80010e6:	2203      	movs	r2, #3
 80010e8:	4908      	ldr	r1, [pc, #32]	; (800110c <ADC_init+0x144>)
 80010ea:	4804      	ldr	r0, [pc, #16]	; (80010fc <ADC_init+0x134>)
 80010ec:	f001 ffc8 	bl	8003080 <HAL_ADC_Start_DMA>

}
 80010f0:	bf00      	nop
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000
 80010fc:	20000a58 	.word	0x20000a58
 8001100:	40012400 	.word	0x40012400
 8001104:	20000a88 	.word	0x20000a88
 8001108:	40020008 	.word	0x40020008
 800110c:	200009f8 	.word	0x200009f8

08001110 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <DMA1_Channel1_IRQHandler+0x24>)
 8001116:	2201      	movs	r2, #1
 8001118:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800111a:	4807      	ldr	r0, [pc, #28]	; (8001138 <DMA1_Channel1_IRQHandler+0x28>)
 800111c:	f002 fcde 	bl	8003adc <HAL_DMA_IRQHandler>
	if(callback_function)
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <DMA1_Channel1_IRQHandler+0x2c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d002      	beq.n	800112e <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <DMA1_Channel1_IRQHandler+0x2c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4798      	blx	r3
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000ad0 	.word	0x20000ad0
 8001138:	20000a88 	.word	0x20000a88
 800113c:	20000acc 	.word	0x20000acc

08001140 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	2201      	movs	r2, #1
 800114e:	fa02 f303 	lsl.w	r3, r2, r3
 8001152:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001154:	4b10      	ldr	r3, [pc, #64]	; (8001198 <EXTI_call+0x58>)
 8001156:	695a      	ldr	r2, [r3, #20]
 8001158:	89fb      	ldrh	r3, [r7, #14]
 800115a:	4013      	ands	r3, r2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d016      	beq.n	800118e <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001160:	4a0d      	ldr	r2, [pc, #52]	; (8001198 <EXTI_call+0x58>)
 8001162:	89fb      	ldrh	r3, [r7, #14]
 8001164:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <EXTI_call+0x5c>)
 8001168:	881a      	ldrh	r2, [r3, #0]
 800116a:	89fb      	ldrh	r3, [r7, #14]
 800116c:	4013      	ands	r3, r2
 800116e:	b29b      	uxth	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d00c      	beq.n	800118e <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	4a0a      	ldr	r2, [pc, #40]	; (80011a0 <EXTI_call+0x60>)
 8001178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d006      	beq.n	800118e <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	4a07      	ldr	r2, [pc, #28]	; (80011a0 <EXTI_call+0x60>)
 8001184:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001188:	89fa      	ldrh	r2, [r7, #14]
 800118a:	4610      	mov	r0, r2
 800118c:	4798      	blx	r3
		}
	}
}
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40010400 	.word	0x40010400
 800119c:	20000b14 	.word	0x20000b14
 80011a0:	20000ad4 	.word	0x20000ad4

080011a4 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f7ff ffc9 	bl	8001140 <EXTI_call>
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80011b6:	2001      	movs	r0, #1
 80011b8:	f7ff ffc2 	bl	8001140 <EXTI_call>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80011c4:	2002      	movs	r0, #2
 80011c6:	f7ff ffbb 	bl	8001140 <EXTI_call>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}

080011ce <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80011d2:	2003      	movs	r0, #3
 80011d4:	f7ff ffb4 	bl	8001140 <EXTI_call>
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}

080011dc <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80011e0:	2004      	movs	r0, #4
 80011e2:	f7ff ffad 	bl	8001140 <EXTI_call>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}

080011ea <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80011ee:	2005      	movs	r0, #5
 80011f0:	f7ff ffa6 	bl	8001140 <EXTI_call>
	EXTI_call(6);
 80011f4:	2006      	movs	r0, #6
 80011f6:	f7ff ffa3 	bl	8001140 <EXTI_call>
	EXTI_call(7);
 80011fa:	2007      	movs	r0, #7
 80011fc:	f7ff ffa0 	bl	8001140 <EXTI_call>
	EXTI_call(8);
 8001200:	2008      	movs	r0, #8
 8001202:	f7ff ff9d 	bl	8001140 <EXTI_call>
	EXTI_call(9);
 8001206:	2009      	movs	r0, #9
 8001208:	f7ff ff9a 	bl	8001140 <EXTI_call>
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}

08001210 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001214:	200a      	movs	r0, #10
 8001216:	f7ff ff93 	bl	8001140 <EXTI_call>
	EXTI_call(11);
 800121a:	200b      	movs	r0, #11
 800121c:	f7ff ff90 	bl	8001140 <EXTI_call>
	EXTI_call(12);
 8001220:	200c      	movs	r0, #12
 8001222:	f7ff ff8d 	bl	8001140 <EXTI_call>
	EXTI_call(13);
 8001226:	200d      	movs	r0, #13
 8001228:	f7ff ff8a 	bl	8001140 <EXTI_call>
	EXTI_call(14);
 800122c:	200e      	movs	r0, #14
 800122e:	f7ff ff87 	bl	8001140 <EXTI_call>
	EXTI_call(15);
 8001232:	200f      	movs	r0, #15
 8001234:	f7ff ff84 	bl	8001140 <EXTI_call>
}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}

0800123c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 800123c:	b480      	push	{r7}
 800123e:	b087      	sub	sp, #28
 8001240:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	4a25      	ldr	r2, [pc, #148]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001248:	f043 0304 	orr.w	r3, r3, #4
 800124c:	6193      	str	r3, [r2, #24]
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	f003 0304 	and.w	r3, r3, #4
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800125a:	4b20      	ldr	r3, [pc, #128]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	4a1f      	ldr	r2, [pc, #124]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001260:	f043 0308 	orr.w	r3, r3, #8
 8001264:	6193      	str	r3, [r2, #24]
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	f003 0308 	and.w	r3, r3, #8
 800126e:	613b      	str	r3, [r7, #16]
 8001270:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	4a19      	ldr	r2, [pc, #100]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001278:	f043 0310 	orr.w	r3, r3, #16
 800127c:	6193      	str	r3, [r2, #24]
 800127e:	4b17      	ldr	r3, [pc, #92]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	f003 0310 	and.w	r3, r3, #16
 8001286:	60fb      	str	r3, [r7, #12]
 8001288:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800128a:	4b14      	ldr	r3, [pc, #80]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4a13      	ldr	r2, [pc, #76]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001290:	f043 0320 	orr.w	r3, r3, #32
 8001294:	6193      	str	r3, [r2, #24]
 8001296:	4b11      	ldr	r3, [pc, #68]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	f003 0320 	and.w	r3, r3, #32
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	4a0d      	ldr	r2, [pc, #52]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 80012a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012ac:	6193      	str	r3, [r2, #24]
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80012ba:	4b08      	ldr	r3, [pc, #32]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	4a07      	ldr	r2, [pc, #28]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 80012c0:	f043 0301 	orr.w	r3, r3, #1
 80012c4:	6193      	str	r3, [r2, #24]
 80012c6:	4b05      	ldr	r3, [pc, #20]	; (80012dc <BSP_GPIO_Enable+0xa0>)
 80012c8:	699b      	ldr	r3, [r3, #24]
 80012ca:	f003 0301 	and.w	r3, r3, #1
 80012ce:	603b      	str	r3, [r7, #0]
 80012d0:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 80012d2:	bf00      	nop
 80012d4:	371c      	adds	r7, #28
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	40021000 	.word	0x40021000

080012e0 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	60b9      	str	r1, [r7, #8]
 80012ea:	607a      	str	r2, [r7, #4]
 80012ec:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80012fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012fc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	4619      	mov	r1, r3
 8001304:	68f8      	ldr	r0, [r7, #12]
 8001306:	f002 fd1d 	bl	8003d44 <HAL_GPIO_Init>
}
 800130a:	bf00      	nop
 800130c:	3720      	adds	r7, #32
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
	...

08001314 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001318:	f3bf 8f4f 	dsb	sy
}
 800131c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800131e:	4b06      	ldr	r3, [pc, #24]	; (8001338 <__NVIC_SystemReset+0x24>)
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001326:	4904      	ldr	r1, [pc, #16]	; (8001338 <__NVIC_SystemReset+0x24>)
 8001328:	4b04      	ldr	r3, [pc, #16]	; (800133c <__NVIC_SystemReset+0x28>)
 800132a:	4313      	orrs	r3, r2
 800132c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800132e:	f3bf 8f4f 	dsb	sy
}
 8001332:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001334:	bf00      	nop
 8001336:	e7fd      	b.n	8001334 <__NVIC_SystemReset+0x20>
 8001338:	e000ed00 	.word	0xe000ed00
 800133c:	05fa0004 	.word	0x05fa0004

08001340 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001344:	f7ff ff7a 	bl	800123c <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001348:	f000 f809 	bl	800135e <SYS_ClockConfig>
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}

08001350 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001354:	2003      	movs	r0, #3
 8001356:	f002 fa43 	bl	80037e0 <HAL_NVIC_SetPriorityGrouping>
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}

0800135e <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b090      	sub	sp, #64	; 0x40
 8001362:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001364:	f107 0318 	add.w	r3, r7, #24
 8001368:	2228      	movs	r2, #40	; 0x28
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f004 fd4b 	bl	8005e08 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001372:	2302      	movs	r3, #2
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001376:	2300      	movs	r3, #0
 8001378:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800137a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800137e:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001380:	2302      	movs	r3, #2
 8001382:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001384:	2310      	movs	r3, #16
 8001386:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001388:	2301      	movs	r3, #1
 800138a:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001390:	2300      	movs	r3, #0
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001394:	f107 0318 	add.w	r3, r7, #24
 8001398:	4618      	mov	r0, r3
 800139a:	f002 fe6f 	bl	800407c <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80013a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013a6:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ac:	2302      	movs	r3, #2
 80013ae:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80013b0:	230f      	movs	r3, #15
 80013b2:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80013b4:	1d3b      	adds	r3, r7, #4
 80013b6:	2102      	movs	r1, #2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f003 f8df 	bl	800457c <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80013be:	f001 fc33 	bl	8002c28 <SystemCoreClockUpdate>
}
 80013c2:	bf00      	nop
 80013c4:	3740      	adds	r7, #64	; 0x40
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80013d4:	2204      	movs	r2, #4
 80013d6:	4902      	ldr	r1, [pc, #8]	; (80013e0 <_exit+0x14>)
 80013d8:	2001      	movs	r0, #1
 80013da:	f000 f8db 	bl	8001594 <_write>
	while (1) {
 80013de:	e7fe      	b.n	80013de <_exit+0x12>
 80013e0:	0800bb50 	.word	0x0800bb50

080013e4 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013f4:	605a      	str	r2, [r3, #4]
	return 0;
 80013f6:	2300      	movs	r3, #0
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0
	return 1;
 8001406:	2301      	movs	r3, #1
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800141a:	f004 fa81 	bl	8005920 <__errno>
 800141e:	4603      	mov	r3, r0
 8001420:	2216      	movs	r2, #22
 8001422:	601a      	str	r2, [r3, #0]
	return (-1);
 8001424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001428:	4618      	mov	r0, r3
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <_sbrk+0x50>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d102      	bne.n	8001446 <_sbrk+0x16>
		heap_end = &end;
 8001440:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <_sbrk+0x50>)
 8001442:	4a10      	ldr	r2, [pc, #64]	; (8001484 <_sbrk+0x54>)
 8001444:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001446:	4b0e      	ldr	r3, [pc, #56]	; (8001480 <_sbrk+0x50>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800144c:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <_sbrk+0x50>)
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4413      	add	r3, r2
 8001454:	466a      	mov	r2, sp
 8001456:	4293      	cmp	r3, r2
 8001458:	d907      	bls.n	800146a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800145a:	f004 fa61 	bl	8005920 <__errno>
 800145e:	4603      	mov	r3, r0
 8001460:	220c      	movs	r2, #12
 8001462:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001464:	f04f 33ff 	mov.w	r3, #4294967295
 8001468:	e006      	b.n	8001478 <_sbrk+0x48>
	}

	heap_end += incr;
 800146a:	4b05      	ldr	r3, [pc, #20]	; (8001480 <_sbrk+0x50>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4413      	add	r3, r2
 8001472:	4a03      	ldr	r2, [pc, #12]	; (8001480 <_sbrk+0x50>)
 8001474:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001476:	68fb      	ldr	r3, [r7, #12]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3710      	adds	r7, #16
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000b20 	.word	0x20000b20
 8001484:	20000fb8 	.word	0x20000fb8

08001488 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001492:	f004 fa45 	bl	8005920 <__errno>
 8001496:	4603      	mov	r3, r0
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 800149c:	6838      	ldr	r0, [r7, #0]
 800149e:	f7ff ffc7 	bl	8001430 <_sbrk>
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014aa:	d10b      	bne.n	80014c4 <_sbrk_r+0x3c>
 80014ac:	f004 fa38 	bl	8005920 <__errno>
 80014b0:	4603      	mov	r3, r0
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80014b8:	f004 fa32 	bl	8005920 <__errno>
 80014bc:	4603      	mov	r3, r0
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	601a      	str	r2, [r3, #0]
  return ret;
 80014c4:	68fb      	ldr	r3, [r7, #12]
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
	...

080014d0 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
 80014da:	460b      	mov	r3, r1
 80014dc:	71bb      	strb	r3, [r7, #6]
 80014de:	4613      	mov	r3, r2
 80014e0:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80014e2:	4b08      	ldr	r3, [pc, #32]	; (8001504 <SYS_set_std_usart+0x34>)
 80014e4:	4a08      	ldr	r2, [pc, #32]	; (8001508 <SYS_set_std_usart+0x38>)
 80014e6:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80014e8:	4a08      	ldr	r2, [pc, #32]	; (800150c <SYS_set_std_usart+0x3c>)
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80014ee:	4a08      	ldr	r2, [pc, #32]	; (8001510 <SYS_set_std_usart+0x40>)
 80014f0:	79bb      	ldrb	r3, [r7, #6]
 80014f2:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80014f4:	4a07      	ldr	r2, [pc, #28]	; (8001514 <SYS_set_std_usart+0x44>)
 80014f6:	797b      	ldrb	r3, [r7, #5]
 80014f8:	7013      	strb	r3, [r2, #0]
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr
 8001504:	20000b1c 	.word	0x20000b1c
 8001508:	e5e0e5e0 	.word	0xe5e0e5e0
 800150c:	20000b18 	.word	0x20000b18
 8001510:	20000b16 	.word	0x20000b16
 8001514:	20000b17 	.word	0x20000b17

08001518 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d122      	bne.n	8001574 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800152e:	2300      	movs	r3, #0
 8001530:	61fb      	str	r3, [r7, #28]
 8001532:	e01a      	b.n	800156a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001534:	bf00      	nop
 8001536:	4b16      	ldr	r3, [pc, #88]	; (8001590 <_read+0x78>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f000 ff88 	bl	8002450 <UART_data_ready>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0f7      	beq.n	8001536 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <_read+0x78>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	4618      	mov	r0, r3
 800154c:	f000 ff9e 	bl	800248c <UART_get_next_byte>
 8001550:	4603      	mov	r3, r0
 8001552:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	1c5a      	adds	r2, r3, #1
 8001558:	60ba      	str	r2, [r7, #8]
 800155a:	7dfa      	ldrb	r2, [r7, #23]
 800155c:	701a      	strb	r2, [r3, #0]
				num++;
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	3301      	adds	r3, #1
 8001562:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	3301      	adds	r3, #1
 8001568:	61fb      	str	r3, [r7, #28]
 800156a:	69fa      	ldr	r2, [r7, #28]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	429a      	cmp	r2, r3
 8001570:	dbe0      	blt.n	8001534 <_read+0x1c>
			}
			break;
 8001572:	e007      	b.n	8001584 <_read+0x6c>
		default:
			errno = EBADF;
 8001574:	f004 f9d4 	bl	8005920 <__errno>
 8001578:	4603      	mov	r3, r0
 800157a:	2209      	movs	r2, #9
 800157c:	601a      	str	r2, [r3, #0]
			return -1;
 800157e:	f04f 33ff 	mov.w	r3, #4294967295
 8001582:	e000      	b.n	8001586 <_read+0x6e>
	}
	return num;
 8001584:	69bb      	ldr	r3, [r7, #24]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3720      	adds	r7, #32
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000b18 	.word	0x20000b18

08001594 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d003      	beq.n	80015ae <_write+0x1a>
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d014      	beq.n	80015d6 <_write+0x42>
 80015ac:	e027      	b.n	80015fe <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e00b      	b.n	80015cc <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80015b4:	4b18      	ldr	r3, [pc, #96]	; (8001618 <_write+0x84>)
 80015b6:	7818      	ldrb	r0, [r3, #0]
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	60ba      	str	r2, [r7, #8]
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	4619      	mov	r1, r3
 80015c2:	f000 ffbf 	bl	8002544 <UART_putc>
			for (n = 0; n < len; n++)
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	3301      	adds	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	dbef      	blt.n	80015b4 <_write+0x20>
#endif
			}
			break;
 80015d4:	e01b      	b.n	800160e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	e00b      	b.n	80015f4 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <_write+0x88>)
 80015de:	7818      	ldrb	r0, [r3, #0]
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	1c5a      	adds	r2, r3, #1
 80015e4:	60ba      	str	r2, [r7, #8]
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	4619      	mov	r1, r3
 80015ea:	f000 ffab 	bl	8002544 <UART_putc>
			for (n = 0; n < len; n++)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697a      	ldr	r2, [r7, #20]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	dbef      	blt.n	80015dc <_write+0x48>
#endif
			}
			break;
 80015fc:	e007      	b.n	800160e <_write+0x7a>
		default:
			errno = EBADF;
 80015fe:	f004 f98f 	bl	8005920 <__errno>
 8001602:	4603      	mov	r3, r0
 8001604:	2209      	movs	r2, #9
 8001606:	601a      	str	r2, [r3, #0]
			return -1;
 8001608:	f04f 33ff 	mov.w	r3, #4294967295
 800160c:	e000      	b.n	8001610 <_write+0x7c>
	}
	return len;
 800160e:	687b      	ldr	r3, [r7, #4]
}
 8001610:	4618      	mov	r0, r3
 8001612:	3718      	adds	r7, #24
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000b16 	.word	0x20000b16
 800161c:	20000b17 	.word	0x20000b17

08001620 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001620:	b40f      	push	{r0, r1, r2, r3}
 8001622:	b580      	push	{r7, lr}
 8001624:	b0c2      	sub	sp, #264	; 0x108
 8001626:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001628:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800162c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001630:	4638      	mov	r0, r7
 8001632:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001636:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800163a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800163e:	f007 f931 	bl	80088a4 <vsnprintf>
 8001642:	4603      	mov	r3, r0
 8001644:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001648:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800164c:	2bff      	cmp	r3, #255	; 0xff
 800164e:	d902      	bls.n	8001656 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001650:	23ff      	movs	r3, #255	; 0xff
 8001652:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001656:	463b      	mov	r3, r7
 8001658:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800165c:	4619      	mov	r1, r3
 800165e:	2001      	movs	r0, #1
 8001660:	f000 ffb2 	bl	80025c8 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001664:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001668:	4618      	mov	r0, r3
 800166a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800166e:	46bd      	mov	sp, r7
 8001670:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001674:	b004      	add	sp, #16
 8001676:	4770      	bx	lr

08001678 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001682:	4b52      	ldr	r3, [pc, #328]	; (80017cc <dump_trap_info+0x154>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a52      	ldr	r2, [pc, #328]	; (80017d0 <dump_trap_info+0x158>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d001      	beq.n	8001690 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 800168c:	f7ff fe42 	bl	8001314 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001690:	f3ef 8305 	mrs	r3, IPSR
 8001694:	60fb      	str	r3, [r7, #12]
  return(result);
 8001696:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001698:	b2db      	uxtb	r3, r3
 800169a:	4619      	mov	r1, r3
 800169c:	484d      	ldr	r0, [pc, #308]	; (80017d4 <dump_trap_info+0x15c>)
 800169e:	f7ff ffbf 	bl	8001620 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	f003 0308 	and.w	r3, r3, #8
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d003      	beq.n	80016b4 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80016ac:	484a      	ldr	r0, [pc, #296]	; (80017d8 <dump_trap_info+0x160>)
 80016ae:	f7ff ffb7 	bl	8001620 <dump_printf>
 80016b2:	e002      	b.n	80016ba <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80016b4:	4849      	ldr	r0, [pc, #292]	; (80017dc <dump_trap_info+0x164>)
 80016b6:	f7ff ffb3 	bl	8001620 <dump_printf>

	int offset, i;
	offset = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80016be:	4848      	ldr	r0, [pc, #288]	; (80017e0 <dump_trap_info+0x168>)
 80016c0:	f7ff ffae 	bl	8001620 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	687a      	ldr	r2, [r7, #4]
 80016ca:	4413      	add	r3, r2
 80016cc:	6819      	ldr	r1, [r3, #0]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	3301      	adds	r3, #1
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	4413      	add	r3, r2
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	461a      	mov	r2, r3
 80016dc:	4841      	ldr	r0, [pc, #260]	; (80017e4 <dump_trap_info+0x16c>)
 80016de:	f7ff ff9f 	bl	8001620 <dump_printf>
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3302      	adds	r3, #2
 80016e6:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	4413      	add	r3, r2
 80016f0:	6819      	ldr	r1, [r3, #0]
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3301      	adds	r3, #1
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	461a      	mov	r2, r3
 8001700:	4839      	ldr	r0, [pc, #228]	; (80017e8 <dump_trap_info+0x170>)
 8001702:	f7ff ff8d 	bl	8001620 <dump_printf>
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3302      	adds	r3, #2
 800170a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	1c5a      	adds	r2, r3, #1
 8001710:	617a      	str	r2, [r7, #20]
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	4413      	add	r3, r2
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4619      	mov	r1, r3
 800171c:	4833      	ldr	r0, [pc, #204]	; (80017ec <dump_trap_info+0x174>)
 800171e:	f7ff ff7f 	bl	8001620 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	1c5a      	adds	r2, r3, #1
 8001726:	617a      	str	r2, [r7, #20]
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4413      	add	r3, r2
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4619      	mov	r1, r3
 8001732:	482f      	ldr	r0, [pc, #188]	; (80017f0 <dump_trap_info+0x178>)
 8001734:	f7ff ff74 	bl	8001620 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	617a      	str	r2, [r7, #20]
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4413      	add	r3, r2
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4619      	mov	r1, r3
 8001748:	482a      	ldr	r0, [pc, #168]	; (80017f4 <dump_trap_info+0x17c>)
 800174a:	f7ff ff69 	bl	8001620 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	1c5a      	adds	r2, r3, #1
 8001752:	617a      	str	r2, [r7, #20]
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4619      	mov	r1, r3
 800175e:	4826      	ldr	r0, [pc, #152]	; (80017f8 <dump_trap_info+0x180>)
 8001760:	f7ff ff5e 	bl	8001620 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001764:	4825      	ldr	r0, [pc, #148]	; (80017fc <dump_trap_info+0x184>)
 8001766:	f7ff ff5b 	bl	8001620 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800176a:	2300      	movs	r3, #0
 800176c:	613b      	str	r3, [r7, #16]
 800176e:	e019      	b.n	80017a4 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	3301      	adds	r3, #1
 8001774:	f003 0303 	and.w	r3, r3, #3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d105      	bne.n	8001788 <dump_trap_info+0x110>
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <dump_trap_info+0x110>
			dump_printf("\n");
 8001782:	481f      	ldr	r0, [pc, #124]	; (8001800 <dump_trap_info+0x188>)
 8001784:	f7ff ff4c 	bl	8001620 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	617a      	str	r2, [r7, #20]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	4413      	add	r3, r2
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4619      	mov	r1, r3
 8001798:	481a      	ldr	r0, [pc, #104]	; (8001804 <dump_trap_info+0x18c>)
 800179a:	f7ff ff41 	bl	8001620 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	3301      	adds	r3, #1
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	2b1f      	cmp	r3, #31
 80017a8:	dc06      	bgt.n	80017b8 <dump_trap_info+0x140>
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a15      	ldr	r2, [pc, #84]	; (8001808 <dump_trap_info+0x190>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d3db      	bcc.n	8001770 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80017b8:	4811      	ldr	r0, [pc, #68]	; (8001800 <dump_trap_info+0x188>)
 80017ba:	f7ff ff31 	bl	8001620 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80017be:	4813      	ldr	r0, [pc, #76]	; (800180c <dump_trap_info+0x194>)
 80017c0:	f7ff ff2e 	bl	8001620 <dump_printf>
}
 80017c4:	bf00      	nop
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	20000b1c 	.word	0x20000b1c
 80017d0:	e5e0e5e0 	.word	0xe5e0e5e0
 80017d4:	0800bb94 	.word	0x0800bb94
 80017d8:	0800bbb4 	.word	0x0800bbb4
 80017dc:	0800bbcc 	.word	0x0800bbcc
 80017e0:	0800bbe8 	.word	0x0800bbe8
 80017e4:	0800bbfc 	.word	0x0800bbfc
 80017e8:	0800bc1c 	.word	0x0800bc1c
 80017ec:	0800bc3c 	.word	0x0800bc3c
 80017f0:	0800bc4c 	.word	0x0800bc4c
 80017f4:	0800bc60 	.word	0x0800bc60
 80017f8:	0800bc74 	.word	0x0800bc74
 80017fc:	0800bc88 	.word	0x0800bc88
 8001800:	0800bc98 	.word	0x0800bc98
 8001804:	0800bc9c 	.word	0x0800bc9c
 8001808:	20005000 	.word	0x20005000
 800180c:	0800bca8 	.word	0x0800bca8

08001810 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8001810:	f01e 0f04 	tst.w	lr, #4
 8001814:	bf0c      	ite	eq
 8001816:	f3ef 8008 	mrseq	r0, MSP
 800181a:	f3ef 8009 	mrsne	r0, PSP
 800181e:	4671      	mov	r1, lr
 8001820:	f7ff bf2a 	b.w	8001678 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001824:	bf00      	nop
	...

08001828 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <NMI_Handler+0x10>)
 800182e:	f7ff fef7 	bl	8001620 <dump_printf>
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	0800bcc0 	.word	0x0800bcc0

0800183c <SVC_Handler>:

void SVC_Handler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <SVC_Handler+0x10>)
 8001842:	f7ff feed 	bl	8001620 <dump_printf>
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	0800bcd4 	.word	0x0800bcd4

08001850 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <DebugMon_Handler+0x10>)
 8001856:	f7ff fee3 	bl	8001620 <dump_printf>
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	0800bcf4 	.word	0x0800bcf4

08001864 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001868:	4802      	ldr	r0, [pc, #8]	; (8001874 <PendSV_Handler+0x10>)
 800186a:	f7ff fed9 	bl	8001620 <dump_printf>
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	0800bd10 	.word	0x0800bd10

08001878 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8001878:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800187c:	b090      	sub	sp, #64	; 0x40
 800187e:	af00      	add	r7, sp, #0
 8001880:	4603      	mov	r3, r0
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	607a      	str	r2, [r7, #4]
 8001886:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	2b03      	cmp	r3, #3
 800188c:	d83e      	bhi.n	800190c <TIMER_run_us+0x94>
 800188e:	a201      	add	r2, pc, #4	; (adr r2, 8001894 <TIMER_run_us+0x1c>)
 8001890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001894:	080018a5 	.word	0x080018a5
 8001898:	080018bf 	.word	0x080018bf
 800189c:	080018d9 	.word	0x080018d9
 80018a0:	080018f3 	.word	0x080018f3
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80018a4:	4b94      	ldr	r3, [pc, #592]	; (8001af8 <TIMER_run_us+0x280>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	4a93      	ldr	r2, [pc, #588]	; (8001af8 <TIMER_run_us+0x280>)
 80018aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018ae:	6193      	str	r3, [r2, #24]
 80018b0:	4b91      	ldr	r3, [pc, #580]	; (8001af8 <TIMER_run_us+0x280>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018b8:	61fb      	str	r3, [r7, #28]
 80018ba:	69fb      	ldr	r3, [r7, #28]
			break;
 80018bc:	e027      	b.n	800190e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80018be:	4b8e      	ldr	r3, [pc, #568]	; (8001af8 <TIMER_run_us+0x280>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a8d      	ldr	r2, [pc, #564]	; (8001af8 <TIMER_run_us+0x280>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	61d3      	str	r3, [r2, #28]
 80018ca:	4b8b      	ldr	r3, [pc, #556]	; (8001af8 <TIMER_run_us+0x280>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	61bb      	str	r3, [r7, #24]
 80018d4:	69bb      	ldr	r3, [r7, #24]
			break;
 80018d6:	e01a      	b.n	800190e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80018d8:	4b87      	ldr	r3, [pc, #540]	; (8001af8 <TIMER_run_us+0x280>)
 80018da:	69db      	ldr	r3, [r3, #28]
 80018dc:	4a86      	ldr	r2, [pc, #536]	; (8001af8 <TIMER_run_us+0x280>)
 80018de:	f043 0302 	orr.w	r3, r3, #2
 80018e2:	61d3      	str	r3, [r2, #28]
 80018e4:	4b84      	ldr	r3, [pc, #528]	; (8001af8 <TIMER_run_us+0x280>)
 80018e6:	69db      	ldr	r3, [r3, #28]
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	617b      	str	r3, [r7, #20]
 80018ee:	697b      	ldr	r3, [r7, #20]
			break;
 80018f0:	e00d      	b.n	800190e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80018f2:	4b81      	ldr	r3, [pc, #516]	; (8001af8 <TIMER_run_us+0x280>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	4a80      	ldr	r2, [pc, #512]	; (8001af8 <TIMER_run_us+0x280>)
 80018f8:	f043 0304 	orr.w	r3, r3, #4
 80018fc:	61d3      	str	r3, [r2, #28]
 80018fe:	4b7e      	ldr	r3, [pc, #504]	; (8001af8 <TIMER_run_us+0x280>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	f003 0304 	and.w	r3, r3, #4
 8001906:	613b      	str	r3, [r7, #16]
 8001908:	693b      	ldr	r3, [r7, #16]
			break;
 800190a:	e000      	b.n	800190e <TIMER_run_us+0x96>
		default:
			break;
 800190c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800190e:	7bfa      	ldrb	r2, [r7, #15]
 8001910:	7bfb      	ldrb	r3, [r7, #15]
 8001912:	497a      	ldr	r1, [pc, #488]	; (8001afc <TIMER_run_us+0x284>)
 8001914:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001918:	4979      	ldr	r1, [pc, #484]	; (8001b00 <TIMER_run_us+0x288>)
 800191a:	019b      	lsls	r3, r3, #6
 800191c:	440b      	add	r3, r1
 800191e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10d      	bne.n	8001942 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001926:	f002 ff91 	bl	800484c <HAL_RCC_GetPCLK2Freq>
 800192a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800192c:	4b72      	ldr	r3, [pc, #456]	; (8001af8 <TIMER_run_us+0x280>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	0adb      	lsrs	r3, r3, #11
 8001932:	f003 0307 	and.w	r3, r3, #7
 8001936:	2b00      	cmp	r3, #0
 8001938:	d010      	beq.n	800195c <TIMER_run_us+0xe4>
			freq *= 2;
 800193a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001940:	e00c      	b.n	800195c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8001942:	f002 ff6f 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 8001946:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001948:	4b6b      	ldr	r3, [pc, #428]	; (8001af8 <TIMER_run_us+0x280>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	2b00      	cmp	r3, #0
 8001954:	d002      	beq.n	800195c <TIMER_run_us+0xe4>
			freq *= 2;
 8001956:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800195c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800195e:	461a      	mov	r2, r3
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	a162      	add	r1, pc, #392	; (adr r1, 8001af0 <TIMER_run_us+0x278>)
 8001966:	e9d1 0100 	ldrd	r0, r1, [r1]
 800196a:	f7ff f88d 	bl	8000a88 <__aeabi_ldivmod>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	461c      	mov	r4, r3
 800197a:	f04f 0500 	mov.w	r5, #0
 800197e:	4622      	mov	r2, r4
 8001980:	462b      	mov	r3, r5
 8001982:	f04f 0000 	mov.w	r0, #0
 8001986:	f04f 0100 	mov.w	r1, #0
 800198a:	0159      	lsls	r1, r3, #5
 800198c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001990:	0150      	lsls	r0, r2, #5
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	1b12      	subs	r2, r2, r4
 8001998:	eb63 0305 	sbc.w	r3, r3, r5
 800199c:	f04f 0000 	mov.w	r0, #0
 80019a0:	f04f 0100 	mov.w	r1, #0
 80019a4:	0259      	lsls	r1, r3, #9
 80019a6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019aa:	0250      	lsls	r0, r2, #9
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	1912      	adds	r2, r2, r4
 80019b2:	eb45 0303 	adc.w	r3, r5, r3
 80019b6:	f04f 0000 	mov.w	r0, #0
 80019ba:	f04f 0100 	mov.w	r1, #0
 80019be:	0199      	lsls	r1, r3, #6
 80019c0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80019c4:	0190      	lsls	r0, r2, #6
 80019c6:	1a80      	subs	r0, r0, r2
 80019c8:	eb61 0103 	sbc.w	r1, r1, r3
 80019cc:	eb10 0804 	adds.w	r8, r0, r4
 80019d0:	eb41 0905 	adc.w	r9, r1, r5
 80019d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80019d8:	4640      	mov	r0, r8
 80019da:	4649      	mov	r1, r9
 80019dc:	f7ff f8a4 	bl	8000b28 <__aeabi_uldivmod>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80019e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	bf08      	it	eq
 80019f0:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80019f4:	d329      	bcc.n	8001a4a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80019f6:	2301      	movs	r3, #1
 80019f8:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 80019fa:	e00e      	b.n	8001a1a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 80019fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8001a02:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	0842      	lsrs	r2, r0, #1
 8001a10:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001a14:	084b      	lsrs	r3, r1, #1
 8001a16:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8001a1a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	bf08      	it	eq
 8001a22:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a26:	d2e9      	bcs.n	80019fc <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8001a28:	7bfb      	ldrb	r3, [r7, #15]
 8001a2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a2c:	3a01      	subs	r2, #1
 8001a2e:	4934      	ldr	r1, [pc, #208]	; (8001b00 <TIMER_run_us+0x288>)
 8001a30:	019b      	lsls	r3, r3, #6
 8001a32:	440b      	add	r3, r1
 8001a34:	3304      	adds	r3, #4
 8001a36:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8001a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	3a01      	subs	r2, #1
 8001a3e:	4930      	ldr	r1, [pc, #192]	; (8001b00 <TIMER_run_us+0x288>)
 8001a40:	019b      	lsls	r3, r3, #6
 8001a42:	440b      	add	r3, r1
 8001a44:	330c      	adds	r3, #12
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	e00e      	b.n	8001a68 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	4a2c      	ldr	r2, [pc, #176]	; (8001b00 <TIMER_run_us+0x288>)
 8001a4e:	019b      	lsls	r3, r3, #6
 8001a50:	4413      	add	r3, r2
 8001a52:	3304      	adds	r3, #4
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8001a58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a5a:	7bfb      	ldrb	r3, [r7, #15]
 8001a5c:	3a01      	subs	r2, #1
 8001a5e:	4928      	ldr	r1, [pc, #160]	; (8001b00 <TIMER_run_us+0x288>)
 8001a60:	019b      	lsls	r3, r3, #6
 8001a62:	440b      	add	r3, r1
 8001a64:	330c      	adds	r3, #12
 8001a66:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	4a25      	ldr	r2, [pc, #148]	; (8001b00 <TIMER_run_us+0x288>)
 8001a6c:	019b      	lsls	r3, r3, #6
 8001a6e:	4413      	add	r3, r2
 8001a70:	3310      	adds	r3, #16
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a76:	7bfb      	ldrb	r3, [r7, #15]
 8001a78:	4a21      	ldr	r2, [pc, #132]	; (8001b00 <TIMER_run_us+0x288>)
 8001a7a:	019b      	lsls	r3, r3, #6
 8001a7c:	4413      	add	r3, r2
 8001a7e:	3308      	adds	r3, #8
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8001a84:	7bfb      	ldrb	r3, [r7, #15]
 8001a86:	019b      	lsls	r3, r3, #6
 8001a88:	4a1d      	ldr	r2, [pc, #116]	; (8001b00 <TIMER_run_us+0x288>)
 8001a8a:	4413      	add	r3, r2
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f002 ff0f 	bl	80048b0 <HAL_TIM_Base_Init>

	if(enable_irq)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d011      	beq.n	8001abc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f000 fb7c 	bl	8002198 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	4a18      	ldr	r2, [pc, #96]	; (8001b04 <TIMER_run_us+0x28c>)
 8001aa4:	56d3      	ldrsb	r3, [r2, r3]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2104      	movs	r1, #4
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f001 fea3 	bl	80037f6 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	4a14      	ldr	r2, [pc, #80]	; (8001b04 <TIMER_run_us+0x28c>)
 8001ab4:	56d3      	ldrsb	r3, [r2, r3]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f001 feb9 	bl	800382e <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	019b      	lsls	r3, r3, #6
 8001ac0:	4a0f      	ldr	r2, [pc, #60]	; (8001b00 <TIMER_run_us+0x288>)
 8001ac2:	4413      	add	r3, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f002 ff27 	bl	8004918 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	4a0c      	ldr	r2, [pc, #48]	; (8001b00 <TIMER_run_us+0x288>)
 8001ace:	019b      	lsls	r3, r3, #6
 8001ad0:	4413      	add	r3, r2
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	4909      	ldr	r1, [pc, #36]	; (8001b00 <TIMER_run_us+0x288>)
 8001ada:	019b      	lsls	r3, r3, #6
 8001adc:	440b      	add	r3, r1
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
}
 8001ae6:	bf00      	nop
 8001ae8:	3740      	adds	r7, #64	; 0x40
 8001aea:	46bd      	mov	sp, r7
 8001aec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001af0:	d4a51000 	.word	0xd4a51000
 8001af4:	000000e8 	.word	0x000000e8
 8001af8:	40021000 	.word	0x40021000
 8001afc:	20000000 	.word	0x20000000
 8001b00:	20000b24 	.word	0x20000b24
 8001b04:	0800bfd8 	.word	0x0800bfd8

08001b08 <TIMER_enable_PWM>:
{
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
}

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b092      	sub	sp, #72	; 0x48
 8001b0c:	af02      	add	r7, sp, #8
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	4603      	mov	r3, r0
 8001b12:	73fb      	strb	r3, [r7, #15]
 8001b14:	460b      	mov	r3, r1
 8001b16:	81bb      	strh	r3, [r7, #12]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8001b1c:	7bfb      	ldrb	r3, [r7, #15]
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	f200 8224 	bhi.w	8001f6c <TIMER_enable_PWM+0x464>
 8001b24:	a201      	add	r2, pc, #4	; (adr r2, 8001b2c <TIMER_enable_PWM+0x24>)
 8001b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2a:	bf00      	nop
 8001b2c:	08001b3d 	.word	0x08001b3d
 8001b30:	08001c7d 	.word	0x08001c7d
 8001b34:	08001de5 	.word	0x08001de5
 8001b38:	08001edd 	.word	0x08001edd
	{
		case TIMER1_ID:
			if(negative_channel)
 8001b3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d050      	beq.n	8001be4 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d011      	beq.n	8001b6c <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8001b48:	4ba3      	ldr	r3, [pc, #652]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b50:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001b54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b58:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b66:	4a9c      	ldr	r2, [pc, #624]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b6a:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8001b6c:	89bb      	ldrh	r3, [r7, #12]
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d029      	beq.n	8001bc6 <TIMER_enable_PWM+0xbe>
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	dc7e      	bgt.n	8001c74 <TIMER_enable_PWM+0x16c>
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d002      	beq.n	8001b80 <TIMER_enable_PWM+0x78>
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	d014      	beq.n	8001ba8 <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8001b7e:	e079      	b.n	8001c74 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <TIMER_enable_PWM+0x82>
 8001b86:	4895      	ldr	r0, [pc, #596]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001b88:	e000      	b.n	8001b8c <TIMER_enable_PWM+0x84>
 8001b8a:	4895      	ldr	r0, [pc, #596]	; (8001de0 <TIMER_enable_PWM+0x2d8>)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <TIMER_enable_PWM+0x8e>
 8001b92:	2180      	movs	r1, #128	; 0x80
 8001b94:	e001      	b.n	8001b9a <TIMER_enable_PWM+0x92>
 8001b96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	9300      	str	r3, [sp, #0]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	f7ff fb9d 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001ba6:	e068      	b.n	8001c7a <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <TIMER_enable_PWM+0xaa>
 8001bae:	2101      	movs	r1, #1
 8001bb0:	e001      	b.n	8001bb6 <TIMER_enable_PWM+0xae>
 8001bb2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	9300      	str	r3, [sp, #0]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	4888      	ldr	r0, [pc, #544]	; (8001de0 <TIMER_enable_PWM+0x2d8>)
 8001bc0:	f7ff fb8e 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001bc4:	e059      	b.n	8001c7a <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <TIMER_enable_PWM+0xc8>
 8001bcc:	2102      	movs	r1, #2
 8001bce:	e001      	b.n	8001bd4 <TIMER_enable_PWM+0xcc>
 8001bd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	2300      	movs	r3, #0
 8001bda:	2202      	movs	r2, #2
 8001bdc:	4880      	ldr	r0, [pc, #512]	; (8001de0 <TIMER_enable_PWM+0x2d8>)
 8001bde:	f7ff fb7f 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001be2:	e04a      	b.n	8001c7a <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 8001be4:	89bb      	ldrh	r3, [r7, #12]
 8001be6:	2b0c      	cmp	r3, #12
 8001be8:	d846      	bhi.n	8001c78 <TIMER_enable_PWM+0x170>
 8001bea:	a201      	add	r2, pc, #4	; (adr r2, 8001bf0 <TIMER_enable_PWM+0xe8>)
 8001bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bf0:	08001c25 	.word	0x08001c25
 8001bf4:	08001c79 	.word	0x08001c79
 8001bf8:	08001c79 	.word	0x08001c79
 8001bfc:	08001c79 	.word	0x08001c79
 8001c00:	08001c39 	.word	0x08001c39
 8001c04:	08001c79 	.word	0x08001c79
 8001c08:	08001c79 	.word	0x08001c79
 8001c0c:	08001c79 	.word	0x08001c79
 8001c10:	08001c4d 	.word	0x08001c4d
 8001c14:	08001c79 	.word	0x08001c79
 8001c18:	08001c79 	.word	0x08001c79
 8001c1c:	08001c79 	.word	0x08001c79
 8001c20:	08001c61 	.word	0x08001c61
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c24:	2303      	movs	r3, #3
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c30:	486a      	ldr	r0, [pc, #424]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001c32:	f7ff fb55 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001c36:	e020      	b.n	8001c7a <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	2202      	movs	r2, #2
 8001c40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c44:	4865      	ldr	r0, [pc, #404]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001c46:	f7ff fb4b 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001c4a:	e016      	b.n	8001c7a <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	9300      	str	r3, [sp, #0]
 8001c50:	2300      	movs	r3, #0
 8001c52:	2202      	movs	r2, #2
 8001c54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c58:	4860      	ldr	r0, [pc, #384]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001c5a:	f7ff fb41 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001c5e:	e00c      	b.n	8001c7a <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c60:	2303      	movs	r3, #3
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	2300      	movs	r3, #0
 8001c66:	2202      	movs	r2, #2
 8001c68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c6c:	485b      	ldr	r0, [pc, #364]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001c6e:	f7ff fb37 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001c72:	e002      	b.n	8001c7a <TIMER_enable_PWM+0x172>
					default:	break;
 8001c74:	bf00      	nop
 8001c76:	e17a      	b.n	8001f6e <TIMER_enable_PWM+0x466>
					default:	break;
 8001c78:	bf00      	nop
				}
			}
			break;
 8001c7a:	e178      	b.n	8001f6e <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8001c7c:	89bb      	ldrh	r3, [r7, #12]
 8001c7e:	2b0c      	cmp	r3, #12
 8001c80:	f200 80a1 	bhi.w	8001dc6 <TIMER_enable_PWM+0x2be>
 8001c84:	a201      	add	r2, pc, #4	; (adr r2, 8001c8c <TIMER_enable_PWM+0x184>)
 8001c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8a:	bf00      	nop
 8001c8c:	08001cc1 	.word	0x08001cc1
 8001c90:	08001dc7 	.word	0x08001dc7
 8001c94:	08001dc7 	.word	0x08001dc7
 8001c98:	08001dc7 	.word	0x08001dc7
 8001c9c:	08001cd3 	.word	0x08001cd3
 8001ca0:	08001dc7 	.word	0x08001dc7
 8001ca4:	08001dc7 	.word	0x08001dc7
 8001ca8:	08001dc7 	.word	0x08001dc7
 8001cac:	08001d23 	.word	0x08001d23
 8001cb0:	08001dc7 	.word	0x08001dc7
 8001cb4:	08001dc7 	.word	0x08001dc7
 8001cb8:	08001dc7 	.word	0x08001dc7
 8001cbc:	08001d75 	.word	0x08001d75
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	9300      	str	r3, [sp, #0]
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	2101      	movs	r1, #1
 8001cca:	4844      	ldr	r0, [pc, #272]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001ccc:	f7ff fb08 	bl	80012e0 <BSP_GPIO_PinCfg>
					break;
 8001cd0:	e080      	b.n	8001dd4 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <TIMER_enable_PWM+0x1d4>
 8001cd8:	4841      	ldr	r0, [pc, #260]	; (8001de0 <TIMER_enable_PWM+0x2d8>)
 8001cda:	e000      	b.n	8001cde <TIMER_enable_PWM+0x1d6>
 8001cdc:	483f      	ldr	r0, [pc, #252]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <TIMER_enable_PWM+0x1e0>
 8001ce4:	2108      	movs	r1, #8
 8001ce6:	e000      	b.n	8001cea <TIMER_enable_PWM+0x1e2>
 8001ce8:	2102      	movs	r1, #2
 8001cea:	2303      	movs	r3, #3
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	2300      	movs	r3, #0
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	f7ff faf5 	bl	80012e0 <BSP_GPIO_PinCfg>
					if (remap)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d066      	beq.n	8001dca <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001cfc:	4b36      	ldr	r3, [pc, #216]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	633b      	str	r3, [r7, #48]	; 0x30
 8001d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d08:	633b      	str	r3, [r7, #48]	; 0x30
 8001d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d10:	633b      	str	r3, [r7, #48]	; 0x30
 8001d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d18:	633b      	str	r3, [r7, #48]	; 0x30
 8001d1a:	4a2f      	ldr	r2, [pc, #188]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d1e:	6053      	str	r3, [r2, #4]
					break;
 8001d20:	e053      	b.n	8001dca <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <TIMER_enable_PWM+0x224>
 8001d28:	482d      	ldr	r0, [pc, #180]	; (8001de0 <TIMER_enable_PWM+0x2d8>)
 8001d2a:	e000      	b.n	8001d2e <TIMER_enable_PWM+0x226>
 8001d2c:	482b      	ldr	r0, [pc, #172]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <TIMER_enable_PWM+0x232>
 8001d34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d38:	e000      	b.n	8001d3c <TIMER_enable_PWM+0x234>
 8001d3a:	2104      	movs	r1, #4
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2300      	movs	r3, #0
 8001d42:	2202      	movs	r2, #2
 8001d44:	f7ff facc 	bl	80012e0 <BSP_GPIO_PinCfg>
					if(remap)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d03f      	beq.n	8001dce <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001d4e:	4b22      	ldr	r3, [pc, #136]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	637b      	str	r3, [r7, #52]	; 0x34
 8001d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d5a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d5e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d62:	637b      	str	r3, [r7, #52]	; 0x34
 8001d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d6a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d6c:	4a1a      	ldr	r2, [pc, #104]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d70:	6053      	str	r3, [r2, #4]
					break;
 8001d72:	e02c      	b.n	8001dce <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <TIMER_enable_PWM+0x276>
 8001d7a:	4819      	ldr	r0, [pc, #100]	; (8001de0 <TIMER_enable_PWM+0x2d8>)
 8001d7c:	e000      	b.n	8001d80 <TIMER_enable_PWM+0x278>
 8001d7e:	4817      	ldr	r0, [pc, #92]	; (8001ddc <TIMER_enable_PWM+0x2d4>)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d002      	beq.n	8001d8c <TIMER_enable_PWM+0x284>
 8001d86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d8a:	e000      	b.n	8001d8e <TIMER_enable_PWM+0x286>
 8001d8c:	2108      	movs	r1, #8
 8001d8e:	2303      	movs	r3, #3
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	2300      	movs	r3, #0
 8001d94:	2202      	movs	r2, #2
 8001d96:	f7ff faa3 	bl	80012e0 <BSP_GPIO_PinCfg>
					if (remap)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d018      	beq.n	8001dd2 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001da0:	4b0d      	ldr	r3, [pc, #52]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001da6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001da8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dac:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001db4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dbc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dbe:	4a06      	ldr	r2, [pc, #24]	; (8001dd8 <TIMER_enable_PWM+0x2d0>)
 8001dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dc2:	6053      	str	r3, [r2, #4]
					break;
 8001dc4:	e005      	b.n	8001dd2 <TIMER_enable_PWM+0x2ca>
				default:	break;
 8001dc6:	bf00      	nop
 8001dc8:	e0d1      	b.n	8001f6e <TIMER_enable_PWM+0x466>
					break;
 8001dca:	bf00      	nop
 8001dcc:	e0cf      	b.n	8001f6e <TIMER_enable_PWM+0x466>
					break;
 8001dce:	bf00      	nop
 8001dd0:	e0cd      	b.n	8001f6e <TIMER_enable_PWM+0x466>
					break;
 8001dd2:	bf00      	nop
			}
			break;
 8001dd4:	e0cb      	b.n	8001f6e <TIMER_enable_PWM+0x466>
 8001dd6:	bf00      	nop
 8001dd8:	40010000 	.word	0x40010000
 8001ddc:	40010800 	.word	0x40010800
 8001de0:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d011      	beq.n	8001e0e <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8001dea:	4b80      	ldr	r3, [pc, #512]	; (8001fec <TIMER_enable_PWM+0x4e4>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001df0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001df2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001df6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001df8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dfa:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001dfe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e02:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001e06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e08:	4a78      	ldr	r2, [pc, #480]	; (8001fec <TIMER_enable_PWM+0x4e4>)
 8001e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0c:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8001e0e:	89bb      	ldrh	r3, [r7, #12]
 8001e10:	2b0c      	cmp	r3, #12
 8001e12:	d861      	bhi.n	8001ed8 <TIMER_enable_PWM+0x3d0>
 8001e14:	a201      	add	r2, pc, #4	; (adr r2, 8001e1c <TIMER_enable_PWM+0x314>)
 8001e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1a:	bf00      	nop
 8001e1c:	08001e51 	.word	0x08001e51
 8001e20:	08001ed9 	.word	0x08001ed9
 8001e24:	08001ed9 	.word	0x08001ed9
 8001e28:	08001ed9 	.word	0x08001ed9
 8001e2c:	08001e6d 	.word	0x08001e6d
 8001e30:	08001ed9 	.word	0x08001ed9
 8001e34:	08001ed9 	.word	0x08001ed9
 8001e38:	08001ed9 	.word	0x08001ed9
 8001e3c:	08001e89 	.word	0x08001e89
 8001e40:	08001ed9 	.word	0x08001ed9
 8001e44:	08001ed9 	.word	0x08001ed9
 8001e48:	08001ed9 	.word	0x08001ed9
 8001e4c:	08001eb1 	.word	0x08001eb1
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <TIMER_enable_PWM+0x352>
 8001e56:	4866      	ldr	r0, [pc, #408]	; (8001ff0 <TIMER_enable_PWM+0x4e8>)
 8001e58:	e000      	b.n	8001e5c <TIMER_enable_PWM+0x354>
 8001e5a:	4866      	ldr	r0, [pc, #408]	; (8001ff4 <TIMER_enable_PWM+0x4ec>)
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	2300      	movs	r3, #0
 8001e62:	2202      	movs	r2, #2
 8001e64:	2140      	movs	r1, #64	; 0x40
 8001e66:	f7ff fa3b 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001e6a:	e036      	b.n	8001eda <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <TIMER_enable_PWM+0x36e>
 8001e72:	485f      	ldr	r0, [pc, #380]	; (8001ff0 <TIMER_enable_PWM+0x4e8>)
 8001e74:	e000      	b.n	8001e78 <TIMER_enable_PWM+0x370>
 8001e76:	485f      	ldr	r0, [pc, #380]	; (8001ff4 <TIMER_enable_PWM+0x4ec>)
 8001e78:	2303      	movs	r3, #3
 8001e7a:	9300      	str	r3, [sp, #0]
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	2202      	movs	r2, #2
 8001e80:	2180      	movs	r1, #128	; 0x80
 8001e82:	f7ff fa2d 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001e86:	e028      	b.n	8001eda <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <TIMER_enable_PWM+0x38a>
 8001e8e:	4858      	ldr	r0, [pc, #352]	; (8001ff0 <TIMER_enable_PWM+0x4e8>)
 8001e90:	e000      	b.n	8001e94 <TIMER_enable_PWM+0x38c>
 8001e92:	4859      	ldr	r0, [pc, #356]	; (8001ff8 <TIMER_enable_PWM+0x4f0>)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d002      	beq.n	8001ea0 <TIMER_enable_PWM+0x398>
 8001e9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e9e:	e000      	b.n	8001ea2 <TIMER_enable_PWM+0x39a>
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	f7ff fa19 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001eae:	e014      	b.n	8001eda <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <TIMER_enable_PWM+0x3b2>
 8001eb6:	484e      	ldr	r0, [pc, #312]	; (8001ff0 <TIMER_enable_PWM+0x4e8>)
 8001eb8:	e000      	b.n	8001ebc <TIMER_enable_PWM+0x3b4>
 8001eba:	484f      	ldr	r0, [pc, #316]	; (8001ff8 <TIMER_enable_PWM+0x4f0>)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d002      	beq.n	8001ec8 <TIMER_enable_PWM+0x3c0>
 8001ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ec6:	e000      	b.n	8001eca <TIMER_enable_PWM+0x3c2>
 8001ec8:	2102      	movs	r1, #2
 8001eca:	2303      	movs	r3, #3
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2300      	movs	r3, #0
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	f7ff fa05 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001ed6:	e000      	b.n	8001eda <TIMER_enable_PWM+0x3d2>
				default:	break;
 8001ed8:	bf00      	nop
			}
			break;
 8001eda:	e048      	b.n	8001f6e <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8001edc:	89bb      	ldrh	r3, [r7, #12]
 8001ede:	2b0c      	cmp	r3, #12
 8001ee0:	d842      	bhi.n	8001f68 <TIMER_enable_PWM+0x460>
 8001ee2:	a201      	add	r2, pc, #4	; (adr r2, 8001ee8 <TIMER_enable_PWM+0x3e0>)
 8001ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee8:	08001f1d 	.word	0x08001f1d
 8001eec:	08001f69 	.word	0x08001f69
 8001ef0:	08001f69 	.word	0x08001f69
 8001ef4:	08001f69 	.word	0x08001f69
 8001ef8:	08001f2f 	.word	0x08001f2f
 8001efc:	08001f69 	.word	0x08001f69
 8001f00:	08001f69 	.word	0x08001f69
 8001f04:	08001f69 	.word	0x08001f69
 8001f08:	08001f41 	.word	0x08001f41
 8001f0c:	08001f69 	.word	0x08001f69
 8001f10:	08001f69 	.word	0x08001f69
 8001f14:	08001f69 	.word	0x08001f69
 8001f18:	08001f55 	.word	0x08001f55
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f1c:	2303      	movs	r3, #3
 8001f1e:	9300      	str	r3, [sp, #0]
 8001f20:	2300      	movs	r3, #0
 8001f22:	2202      	movs	r2, #2
 8001f24:	2140      	movs	r1, #64	; 0x40
 8001f26:	4834      	ldr	r0, [pc, #208]	; (8001ff8 <TIMER_enable_PWM+0x4f0>)
 8001f28:	f7ff f9da 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001f2c:	e01d      	b.n	8001f6a <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	2300      	movs	r3, #0
 8001f34:	2202      	movs	r2, #2
 8001f36:	2180      	movs	r1, #128	; 0x80
 8001f38:	482f      	ldr	r0, [pc, #188]	; (8001ff8 <TIMER_enable_PWM+0x4f0>)
 8001f3a:	f7ff f9d1 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001f3e:	e014      	b.n	8001f6a <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f40:	2303      	movs	r3, #3
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	2300      	movs	r3, #0
 8001f46:	2202      	movs	r2, #2
 8001f48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f4c:	482a      	ldr	r0, [pc, #168]	; (8001ff8 <TIMER_enable_PWM+0x4f0>)
 8001f4e:	f7ff f9c7 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001f52:	e00a      	b.n	8001f6a <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f54:	2303      	movs	r3, #3
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f60:	4825      	ldr	r0, [pc, #148]	; (8001ff8 <TIMER_enable_PWM+0x4f0>)
 8001f62:	f7ff f9bd 	bl	80012e0 <BSP_GPIO_PinCfg>
 8001f66:	e000      	b.n	8001f6a <TIMER_enable_PWM+0x462>
				default:	break;
 8001f68:	bf00      	nop
			}
			break;
 8001f6a:	e000      	b.n	8001f6e <TIMER_enable_PWM+0x466>
		default:
			break;
 8001f6c:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8001f6e:	2360      	movs	r3, #96	; 0x60
 8001f70:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8001f7e:	2300      	movs	r3, #0
 8001f80:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
 8001f8c:	019b      	lsls	r3, r3, #6
 8001f8e:	4a1b      	ldr	r2, [pc, #108]	; (8001ffc <TIMER_enable_PWM+0x4f4>)
 8001f90:	4413      	add	r3, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f002 fce3 	bl	800495e <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	019b      	lsls	r3, r3, #6
 8001f9c:	4a17      	ldr	r2, [pc, #92]	; (8001ffc <TIMER_enable_PWM+0x4f4>)
 8001f9e:	4413      	add	r3, r2
 8001fa0:	89ba      	ldrh	r2, [r7, #12]
 8001fa2:	f107 0110 	add.w	r1, r7, #16
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f002 fd40 	bl	8004a2c <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8001fac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d009      	beq.n	8001fc6 <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8001fb2:	7bfb      	ldrb	r3, [r7, #15]
 8001fb4:	019b      	lsls	r3, r3, #6
 8001fb6:	4a11      	ldr	r2, [pc, #68]	; (8001ffc <TIMER_enable_PWM+0x4f4>)
 8001fb8:	4413      	add	r3, r2
 8001fba:	89ba      	ldrh	r2, [r7, #12]
 8001fbc:	4611      	mov	r1, r2
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f002 ffc8 	bl	8004f54 <HAL_TIMEx_PWMN_Start>
 8001fc4:	e008      	b.n	8001fd8 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8001fc6:	7bfb      	ldrb	r3, [r7, #15]
 8001fc8:	019b      	lsls	r3, r3, #6
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <TIMER_enable_PWM+0x4f4>)
 8001fcc:	4413      	add	r3, r2
 8001fce:	89ba      	ldrh	r2, [r7, #12]
 8001fd0:	4611      	mov	r1, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f002 fcf8 	bl	80049c8 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8001fd8:	897a      	ldrh	r2, [r7, #10]
 8001fda:	89b9      	ldrh	r1, [r7, #12]
 8001fdc:	7bfb      	ldrb	r3, [r7, #15]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f80e 	bl	8002000 <TIMER_set_duty>
}
 8001fe4:	bf00      	nop
 8001fe6:	3740      	adds	r7, #64	; 0x40
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40010000 	.word	0x40010000
 8001ff0:	40011000 	.word	0x40011000
 8001ff4:	40010800 	.word	0x40010800
 8001ff8:	40010c00 	.word	0x40010c00
 8001ffc:	20000b24 	.word	0x20000b24

08002000 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	71fb      	strb	r3, [r7, #7]
 800200a:	460b      	mov	r3, r1
 800200c:	80bb      	strh	r3, [r7, #4]
 800200e:	4613      	mov	r3, r2
 8002010:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8002012:	887b      	ldrh	r3, [r7, #2]
 8002014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002018:	bf28      	it	cs
 800201a:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 800201e:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002020:	887b      	ldrh	r3, [r7, #2]
 8002022:	79fa      	ldrb	r2, [r7, #7]
 8002024:	491c      	ldr	r1, [pc, #112]	; (8002098 <TIMER_set_duty+0x98>)
 8002026:	0192      	lsls	r2, r2, #6
 8002028:	440a      	add	r2, r1
 800202a:	320c      	adds	r2, #12
 800202c:	6812      	ldr	r2, [r2, #0]
 800202e:	3201      	adds	r2, #1
 8002030:	fb02 f303 	mul.w	r3, r2, r3
 8002034:	4a19      	ldr	r2, [pc, #100]	; (800209c <TIMER_set_duty+0x9c>)
 8002036:	fba2 2303 	umull	r2, r3, r2, r3
 800203a:	099b      	lsrs	r3, r3, #6
 800203c:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800203e:	88bb      	ldrh	r3, [r7, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d107      	bne.n	8002054 <TIMER_set_duty+0x54>
 8002044:	79fb      	ldrb	r3, [r7, #7]
 8002046:	4a14      	ldr	r2, [pc, #80]	; (8002098 <TIMER_set_duty+0x98>)
 8002048:	019b      	lsls	r3, r3, #6
 800204a:	4413      	add	r3, r2
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	887a      	ldrh	r2, [r7, #2]
 8002050:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002052:	e01c      	b.n	800208e <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002054:	88bb      	ldrh	r3, [r7, #4]
 8002056:	2b04      	cmp	r3, #4
 8002058:	d107      	bne.n	800206a <TIMER_set_duty+0x6a>
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	4a0e      	ldr	r2, [pc, #56]	; (8002098 <TIMER_set_duty+0x98>)
 800205e:	019b      	lsls	r3, r3, #6
 8002060:	4413      	add	r3, r2
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	887b      	ldrh	r3, [r7, #2]
 8002066:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002068:	e011      	b.n	800208e <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800206a:	88bb      	ldrh	r3, [r7, #4]
 800206c:	2b08      	cmp	r3, #8
 800206e:	d107      	bne.n	8002080 <TIMER_set_duty+0x80>
 8002070:	79fb      	ldrb	r3, [r7, #7]
 8002072:	4a09      	ldr	r2, [pc, #36]	; (8002098 <TIMER_set_duty+0x98>)
 8002074:	019b      	lsls	r3, r3, #6
 8002076:	4413      	add	r3, r2
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	887b      	ldrh	r3, [r7, #2]
 800207c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800207e:	e006      	b.n	800208e <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	4a05      	ldr	r2, [pc, #20]	; (8002098 <TIMER_set_duty+0x98>)
 8002084:	019b      	lsls	r3, r3, #6
 8002086:	4413      	add	r3, r2
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	887b      	ldrh	r3, [r7, #2]
 800208c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800208e:	bf00      	nop
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	20000b24 	.word	0x20000b24
 800209c:	10624dd3 	.word	0x10624dd3

080020a0 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	019b      	lsls	r3, r3, #6
 80020ae:	4a03      	ldr	r2, [pc, #12]	; (80020bc <TIMER_get_phandler+0x1c>)
 80020b0:	4413      	add	r3, r2
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr
 80020bc:	20000b24 	.word	0x20000b24

080020c0 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0

}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr

080020cc <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0

}
 80020d0:	bf00      	nop
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0

}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr

080020f0 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80020f4:	4b07      	ldr	r3, [pc, #28]	; (8002114 <TIM1_UP_IRQHandler+0x24>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	f003 0301 	and.w	r3, r3, #1
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d106      	bne.n	8002110 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002102:	4b04      	ldr	r3, [pc, #16]	; (8002114 <TIM1_UP_IRQHandler+0x24>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f06f 0201 	mvn.w	r2, #1
 800210a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800210c:	f7ff ffd8 	bl	80020c0 <TIMER1_user_handler_it>
	}
}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000b24 	.word	0x20000b24

08002118 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <TIM2_IRQHandler+0x24>)
 800211e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b01      	cmp	r3, #1
 8002128:	d106      	bne.n	8002138 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800212a:	4b04      	ldr	r3, [pc, #16]	; (800213c <TIM2_IRQHandler+0x24>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f06f 0201 	mvn.w	r2, #1
 8002132:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002134:	f7ff ffca 	bl	80020cc <TIMER2_user_handler_it>
	}
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000b24 	.word	0x20000b24

08002140 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002144:	4b08      	ldr	r3, [pc, #32]	; (8002168 <TIM3_IRQHandler+0x28>)
 8002146:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b01      	cmp	r3, #1
 8002152:	d107      	bne.n	8002164 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002154:	4b04      	ldr	r3, [pc, #16]	; (8002168 <TIM3_IRQHandler+0x28>)
 8002156:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800215a:	f06f 0201 	mvn.w	r2, #1
 800215e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002160:	f7ff ffba 	bl	80020d8 <TIMER3_user_handler_it>
	}
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000b24 	.word	0x20000b24

0800216c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002170:	4b08      	ldr	r3, [pc, #32]	; (8002194 <TIM4_IRQHandler+0x28>)
 8002172:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f003 0301 	and.w	r3, r3, #1
 800217c:	2b01      	cmp	r3, #1
 800217e:	d107      	bne.n	8002190 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002180:	4b04      	ldr	r3, [pc, #16]	; (8002194 <TIM4_IRQHandler+0x28>)
 8002182:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002186:	f06f 0201 	mvn.w	r2, #1
 800218a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800218c:	f7ff ffaa 	bl	80020e4 <TIMER4_user_handler_it>
	}
}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	20000b24 	.word	0x20000b24

08002198 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d825      	bhi.n	80021f4 <clear_it_status+0x5c>
 80021a8:	a201      	add	r2, pc, #4	; (adr r2, 80021b0 <clear_it_status+0x18>)
 80021aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ae:	bf00      	nop
 80021b0:	080021c1 	.word	0x080021c1
 80021b4:	080021cd 	.word	0x080021cd
 80021b8:	080021d9 	.word	0x080021d9
 80021bc:	080021e7 	.word	0x080021e7
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80021c0:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <clear_it_status+0x68>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f06f 0201 	mvn.w	r2, #1
 80021c8:	611a      	str	r2, [r3, #16]
			break;
 80021ca:	e014      	b.n	80021f6 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <clear_it_status+0x68>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f06f 0201 	mvn.w	r2, #1
 80021d4:	611a      	str	r2, [r3, #16]
			break;
 80021d6:	e00e      	b.n	80021f6 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80021d8:	4b09      	ldr	r3, [pc, #36]	; (8002200 <clear_it_status+0x68>)
 80021da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80021de:	f06f 0201 	mvn.w	r2, #1
 80021e2:	611a      	str	r2, [r3, #16]
			break;
 80021e4:	e007      	b.n	80021f6 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80021e6:	4b06      	ldr	r3, [pc, #24]	; (8002200 <clear_it_status+0x68>)
 80021e8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021ec:	f06f 0201 	mvn.w	r2, #1
 80021f0:	611a      	str	r2, [r3, #16]
			break;
 80021f2:	e000      	b.n	80021f6 <clear_it_status+0x5e>
		default:
			break;
 80021f4:	bf00      	nop

	}
}
 80021f6:	bf00      	nop
 80021f8:	370c      	adds	r7, #12
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr
 8002200:	20000b24 	.word	0x20000b24

08002204 <__NVIC_EnableIRQ>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800220e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002212:	2b00      	cmp	r3, #0
 8002214:	db0b      	blt.n	800222e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002216:	79fb      	ldrb	r3, [r7, #7]
 8002218:	f003 021f 	and.w	r2, r3, #31
 800221c:	4906      	ldr	r1, [pc, #24]	; (8002238 <__NVIC_EnableIRQ+0x34>)
 800221e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	2001      	movs	r0, #1
 8002226:	fa00 f202 	lsl.w	r2, r0, r2
 800222a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr
 8002238:	e000e100 	.word	0xe000e100

0800223c <__NVIC_DisableIRQ>:
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	2b00      	cmp	r3, #0
 800224c:	db12      	blt.n	8002274 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f003 021f 	and.w	r2, r3, #31
 8002254:	490a      	ldr	r1, [pc, #40]	; (8002280 <__NVIC_DisableIRQ+0x44>)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	2001      	movs	r0, #1
 800225e:	fa00 f202 	lsl.w	r2, r0, r2
 8002262:	3320      	adds	r3, #32
 8002264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002268:	f3bf 8f4f 	dsb	sy
}
 800226c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800226e:	f3bf 8f6f 	isb	sy
}
 8002272:	bf00      	nop
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	e000e100 	.word	0xe000e100

08002284 <__NVIC_SystemReset>:
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002288:	f3bf 8f4f 	dsb	sy
}
 800228c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800228e:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <__NVIC_SystemReset+0x24>)
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002296:	4904      	ldr	r1, [pc, #16]	; (80022a8 <__NVIC_SystemReset+0x24>)
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <__NVIC_SystemReset+0x28>)
 800229a:	4313      	orrs	r3, r2
 800229c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800229e:	f3bf 8f4f 	dsb	sy
}
 80022a2:	bf00      	nop
    __NOP();
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <__NVIC_SystemReset+0x20>
 80022a8:	e000ed00 	.word	0xe000ed00
 80022ac:	05fa0004 	.word	0x05fa0004

080022b0 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	6039      	str	r1, [r7, #0]
 80022ba:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022c2:	d806      	bhi.n	80022d2 <UART_init+0x22>
 80022c4:	4a56      	ldr	r2, [pc, #344]	; (8002420 <UART_init+0x170>)
 80022c6:	218a      	movs	r1, #138	; 0x8a
 80022c8:	4856      	ldr	r0, [pc, #344]	; (8002424 <UART_init+0x174>)
 80022ca:	f003 fdb1 	bl	8005e30 <printf>
 80022ce:	f7ff ffd9 	bl	8002284 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d906      	bls.n	80022e6 <UART_init+0x36>
 80022d8:	4a53      	ldr	r2, [pc, #332]	; (8002428 <UART_init+0x178>)
 80022da:	218b      	movs	r1, #139	; 0x8b
 80022dc:	4851      	ldr	r0, [pc, #324]	; (8002424 <UART_init+0x174>)
 80022de:	f003 fda7 	bl	8005e30 <printf>
 80022e2:	f7ff ffcf 	bl	8002284 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	4a50      	ldr	r2, [pc, #320]	; (800242c <UART_init+0x17c>)
 80022ea:	2100      	movs	r1, #0
 80022ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	4a4f      	ldr	r2, [pc, #316]	; (8002430 <UART_init+0x180>)
 80022f4:	2100      	movs	r1, #0
 80022f6:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	4a4e      	ldr	r2, [pc, #312]	; (8002434 <UART_init+0x184>)
 80022fc:	2100      	movs	r1, #0
 80022fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002302:	79fa      	ldrb	r2, [r7, #7]
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	494c      	ldr	r1, [pc, #304]	; (8002438 <UART_init+0x188>)
 8002308:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800230c:	494b      	ldr	r1, [pc, #300]	; (800243c <UART_init+0x18c>)
 800230e:	019b      	lsls	r3, r3, #6
 8002310:	440b      	add	r3, r1
 8002312:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	4a49      	ldr	r2, [pc, #292]	; (800243c <UART_init+0x18c>)
 8002318:	019b      	lsls	r3, r3, #6
 800231a:	4413      	add	r3, r2
 800231c:	3304      	adds	r3, #4
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	4a45      	ldr	r2, [pc, #276]	; (800243c <UART_init+0x18c>)
 8002326:	019b      	lsls	r3, r3, #6
 8002328:	4413      	add	r3, r2
 800232a:	3308      	adds	r3, #8
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	4a42      	ldr	r2, [pc, #264]	; (800243c <UART_init+0x18c>)
 8002334:	019b      	lsls	r3, r3, #6
 8002336:	4413      	add	r3, r2
 8002338:	330c      	adds	r3, #12
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	4a3e      	ldr	r2, [pc, #248]	; (800243c <UART_init+0x18c>)
 8002342:	019b      	lsls	r3, r3, #6
 8002344:	4413      	add	r3, r2
 8002346:	3310      	adds	r3, #16
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	4a3b      	ldr	r2, [pc, #236]	; (800243c <UART_init+0x18c>)
 8002350:	019b      	lsls	r3, r3, #6
 8002352:	4413      	add	r3, r2
 8002354:	3318      	adds	r3, #24
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	4a37      	ldr	r2, [pc, #220]	; (800243c <UART_init+0x18c>)
 800235e:	019b      	lsls	r3, r3, #6
 8002360:	4413      	add	r3, r2
 8002362:	3314      	adds	r3, #20
 8002364:	220c      	movs	r2, #12
 8002366:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	4a34      	ldr	r2, [pc, #208]	; (800243c <UART_init+0x18c>)
 800236c:	019b      	lsls	r3, r3, #6
 800236e:	4413      	add	r3, r2
 8002370:	331c      	adds	r3, #28
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	019b      	lsls	r3, r3, #6
 800237a:	4a30      	ldr	r2, [pc, #192]	; (800243c <UART_init+0x18c>)
 800237c:	4413      	add	r3, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f002 fe7a 	bl	8005078 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	4a2d      	ldr	r2, [pc, #180]	; (800243c <UART_init+0x18c>)
 8002388:	019b      	lsls	r3, r3, #6
 800238a:	4413      	add	r3, r2
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68da      	ldr	r2, [r3, #12]
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	492a      	ldr	r1, [pc, #168]	; (800243c <UART_init+0x18c>)
 8002394:	019b      	lsls	r3, r3, #6
 8002396:	440b      	add	r3, r1
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800239e:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	4a27      	ldr	r2, [pc, #156]	; (8002440 <UART_init+0x190>)
 80023a4:	56d3      	ldrsb	r3, [r2, r3]
 80023a6:	2201      	movs	r2, #1
 80023a8:	2101      	movs	r1, #1
 80023aa:	4618      	mov	r0, r3
 80023ac:	f001 fa23 	bl	80037f6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023b0:	79fb      	ldrb	r3, [r7, #7]
 80023b2:	4a23      	ldr	r2, [pc, #140]	; (8002440 <UART_init+0x190>)
 80023b4:	56d3      	ldrsb	r3, [r2, r3]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f001 fa39 	bl	800382e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	019b      	lsls	r3, r3, #6
 80023c0:	4a1e      	ldr	r2, [pc, #120]	; (800243c <UART_init+0x18c>)
 80023c2:	1898      	adds	r0, r3, r2
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	79fa      	ldrb	r2, [r7, #7]
 80023c8:	4919      	ldr	r1, [pc, #100]	; (8002430 <UART_init+0x180>)
 80023ca:	5c8a      	ldrb	r2, [r1, r2]
 80023cc:	01db      	lsls	r3, r3, #7
 80023ce:	4413      	add	r3, r2
 80023d0:	4a1c      	ldr	r2, [pc, #112]	; (8002444 <UART_init+0x194>)
 80023d2:	4413      	add	r3, r2
 80023d4:	2201      	movs	r2, #1
 80023d6:	4619      	mov	r1, r3
 80023d8:	f002 fedf 	bl	800519a <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80023dc:	4b1a      	ldr	r3, [pc, #104]	; (8002448 <UART_init+0x198>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6898      	ldr	r0, [r3, #8]
 80023e2:	2300      	movs	r3, #0
 80023e4:	2202      	movs	r2, #2
 80023e6:	2100      	movs	r1, #0
 80023e8:	f003 fd34 	bl	8005e54 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80023ec:	4b16      	ldr	r3, [pc, #88]	; (8002448 <UART_init+0x198>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68d8      	ldr	r0, [r3, #12]
 80023f2:	2300      	movs	r3, #0
 80023f4:	2202      	movs	r2, #2
 80023f6:	2100      	movs	r1, #0
 80023f8:	f003 fd2c 	bl	8005e54 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <UART_init+0x198>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6858      	ldr	r0, [r3, #4]
 8002402:	2300      	movs	r3, #0
 8002404:	2202      	movs	r2, #2
 8002406:	2100      	movs	r1, #0
 8002408:	f003 fd24 	bl	8005e54 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	4a0f      	ldr	r2, [pc, #60]	; (800244c <UART_init+0x19c>)
 8002410:	2101      	movs	r1, #1
 8002412:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	0800bd38 	.word	0x0800bd38
 8002424:	0800bd48 	.word	0x0800bd48
 8002428:	0800bd84 	.word	0x0800bd84
 800242c:	20000e68 	.word	0x20000e68
 8002430:	20000e64 	.word	0x20000e64
 8002434:	20000e74 	.word	0x20000e74
 8002438:	20000010 	.word	0x20000010
 800243c:	20000c24 	.word	0x20000c24
 8002440:	0800bfdc 	.word	0x0800bfdc
 8002444:	20000ce4 	.word	0x20000ce4
 8002448:	2000002c 	.word	0x2000002c
 800244c:	20000e80 	.word	0x20000e80

08002450 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	4603      	mov	r3, r0
 8002458:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	2b02      	cmp	r3, #2
 800245e:	d906      	bls.n	800246e <UART_data_ready+0x1e>
 8002460:	4a07      	ldr	r2, [pc, #28]	; (8002480 <UART_data_ready+0x30>)
 8002462:	21c8      	movs	r1, #200	; 0xc8
 8002464:	4807      	ldr	r0, [pc, #28]	; (8002484 <UART_data_ready+0x34>)
 8002466:	f003 fce3 	bl	8005e30 <printf>
 800246a:	f7ff ff0b 	bl	8002284 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	4a05      	ldr	r2, [pc, #20]	; (8002488 <UART_data_ready+0x38>)
 8002472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	0800bd84 	.word	0x0800bd84
 8002484:	0800bd48 	.word	0x0800bd48
 8002488:	20000e74 	.word	0x20000e74

0800248c <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	2b02      	cmp	r3, #2
 800249a:	d906      	bls.n	80024aa <UART_get_next_byte+0x1e>
 800249c:	4a22      	ldr	r2, [pc, #136]	; (8002528 <UART_get_next_byte+0x9c>)
 800249e:	21d4      	movs	r1, #212	; 0xd4
 80024a0:	4822      	ldr	r0, [pc, #136]	; (800252c <UART_get_next_byte+0xa0>)
 80024a2:	f003 fcc5 	bl	8005e30 <printf>
 80024a6:	f7ff feed 	bl	8002284 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	4a20      	ldr	r2, [pc, #128]	; (8002530 <UART_get_next_byte+0xa4>)
 80024ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <UART_get_next_byte+0x2e>
		return 0;
 80024b6:	2300      	movs	r3, #0
 80024b8:	e031      	b.n	800251e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80024ba:	79fa      	ldrb	r2, [r7, #7]
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	491d      	ldr	r1, [pc, #116]	; (8002534 <UART_get_next_byte+0xa8>)
 80024c0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024c4:	491c      	ldr	r1, [pc, #112]	; (8002538 <UART_get_next_byte+0xac>)
 80024c6:	01d2      	lsls	r2, r2, #7
 80024c8:	440a      	add	r2, r1
 80024ca:	4413      	add	r3, r2
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	4a18      	ldr	r2, [pc, #96]	; (8002534 <UART_get_next_byte+0xa8>)
 80024d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d8:	1c5a      	adds	r2, r3, #1
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024e0:	4914      	ldr	r1, [pc, #80]	; (8002534 <UART_get_next_byte+0xa8>)
 80024e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	4a14      	ldr	r2, [pc, #80]	; (800253c <UART_get_next_byte+0xb0>)
 80024ea:	56d3      	ldrsb	r3, [r2, r3]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fea5 	bl	800223c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	4a12      	ldr	r2, [pc, #72]	; (8002540 <UART_get_next_byte+0xb4>)
 80024f6:	5cd3      	ldrb	r3, [r2, r3]
 80024f8:	4619      	mov	r1, r3
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	4a0d      	ldr	r2, [pc, #52]	; (8002534 <UART_get_next_byte+0xa8>)
 80024fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002502:	4299      	cmp	r1, r3
 8002504:	d104      	bne.n	8002510 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002506:	79fb      	ldrb	r3, [r7, #7]
 8002508:	4a09      	ldr	r2, [pc, #36]	; (8002530 <UART_get_next_byte+0xa4>)
 800250a:	2100      	movs	r1, #0
 800250c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	4a0a      	ldr	r2, [pc, #40]	; (800253c <UART_get_next_byte+0xb0>)
 8002514:	56d3      	ldrsb	r3, [r2, r3]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fe74 	bl	8002204 <__NVIC_EnableIRQ>
	return ret;
 800251c:	7bfb      	ldrb	r3, [r7, #15]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3710      	adds	r7, #16
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	0800bd84 	.word	0x0800bd84
 800252c:	0800bd48 	.word	0x0800bd48
 8002530:	20000e74 	.word	0x20000e74
 8002534:	20000e68 	.word	0x20000e68
 8002538:	20000ce4 	.word	0x20000ce4
 800253c:	0800bfdc 	.word	0x0800bfdc
 8002540:	20000e64 	.word	0x20000e64

08002544 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	460a      	mov	r2, r1
 800254e:	71fb      	strb	r3, [r7, #7]
 8002550:	4613      	mov	r3, r2
 8002552:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	2b02      	cmp	r3, #2
 8002558:	d907      	bls.n	800256a <UART_putc+0x26>
 800255a:	4a16      	ldr	r2, [pc, #88]	; (80025b4 <UART_putc+0x70>)
 800255c:	f240 113d 	movw	r1, #317	; 0x13d
 8002560:	4815      	ldr	r0, [pc, #84]	; (80025b8 <UART_putc+0x74>)
 8002562:	f003 fc65 	bl	8005e30 <printf>
 8002566:	f7ff fe8d 	bl	8002284 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	4a13      	ldr	r2, [pc, #76]	; (80025bc <UART_putc+0x78>)
 800256e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d019      	beq.n	80025aa <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	4a11      	ldr	r2, [pc, #68]	; (80025c0 <UART_putc+0x7c>)
 800257a:	56d3      	ldrsb	r3, [r2, r3]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fe5d 	bl	800223c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	4a0f      	ldr	r2, [pc, #60]	; (80025c4 <UART_putc+0x80>)
 8002588:	4413      	add	r3, r2
 800258a:	1db9      	adds	r1, r7, #6
 800258c:	2201      	movs	r2, #1
 800258e:	4618      	mov	r0, r3
 8002590:	f002 fdbf 	bl	8005112 <HAL_UART_Transmit_IT>
 8002594:	4603      	mov	r3, r0
 8002596:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002598:	79fb      	ldrb	r3, [r7, #7]
 800259a:	4a09      	ldr	r2, [pc, #36]	; (80025c0 <UART_putc+0x7c>)
 800259c:	56d3      	ldrsb	r3, [r2, r3]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fe30 	bl	8002204 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d0e5      	beq.n	8002576 <UART_putc+0x32>
	}
}
 80025aa:	bf00      	nop
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	0800bd84 	.word	0x0800bd84
 80025b8:	0800bd48 	.word	0x0800bd48
 80025bc:	20000e80 	.word	0x20000e80
 80025c0:	0800bfdc 	.word	0x0800bfdc
 80025c4:	20000c24 	.word	0x20000c24

080025c8 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b087      	sub	sp, #28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	4a13      	ldr	r2, [pc, #76]	; (8002628 <UART_impolite_force_puts_on_uart+0x60>)
 80025da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d01d      	beq.n	800261e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	4a11      	ldr	r2, [pc, #68]	; (800262c <UART_impolite_force_puts_on_uart+0x64>)
 80025e6:	019b      	lsls	r3, r3, #6
 80025e8:	4413      	add	r3, r2
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	e010      	b.n	8002616 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80025f4:	bf00      	nop
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f9      	beq.n	80025f6 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002602:	68ba      	ldr	r2, [r7, #8]
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	4413      	add	r3, r2
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	461a      	mov	r2, r3
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	3301      	adds	r3, #1
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	429a      	cmp	r2, r3
 800261c:	d3ea      	bcc.n	80025f4 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800261e:	bf00      	nop
 8002620:	371c      	adds	r7, #28
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	20000e80 	.word	0x20000e80
 800262c:	20000c24 	.word	0x20000c24

08002630 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002634:	4802      	ldr	r0, [pc, #8]	; (8002640 <USART1_IRQHandler+0x10>)
 8002636:	f002 fe05 	bl	8005244 <HAL_UART_IRQHandler>
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000c24 	.word	0x20000c24

08002644 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002648:	4802      	ldr	r0, [pc, #8]	; (8002654 <USART2_IRQHandler+0x10>)
 800264a:	f002 fdfb 	bl	8005244 <HAL_UART_IRQHandler>
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	20000c64 	.word	0x20000c64

08002658 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800265c:	4802      	ldr	r0, [pc, #8]	; (8002668 <USART3_IRQHandler+0x10>)
 800265e:	f002 fdf1 	bl	8005244 <HAL_UART_IRQHandler>
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000ca4 	.word	0x20000ca4

0800266c <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a1e      	ldr	r2, [pc, #120]	; (80026f4 <HAL_UART_RxCpltCallback+0x88>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d102      	bne.n	8002684 <HAL_UART_RxCpltCallback+0x18>
 800267e:	2300      	movs	r3, #0
 8002680:	73fb      	strb	r3, [r7, #15]
 8002682:	e00e      	b.n	80026a2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a1b      	ldr	r2, [pc, #108]	; (80026f8 <HAL_UART_RxCpltCallback+0x8c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d102      	bne.n	8002694 <HAL_UART_RxCpltCallback+0x28>
 800268e:	2301      	movs	r3, #1
 8002690:	73fb      	strb	r3, [r7, #15]
 8002692:	e006      	b.n	80026a2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a18      	ldr	r2, [pc, #96]	; (80026fc <HAL_UART_RxCpltCallback+0x90>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d126      	bne.n	80026ec <HAL_UART_RxCpltCallback+0x80>
 800269e:	2302      	movs	r3, #2
 80026a0:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	4a16      	ldr	r2, [pc, #88]	; (8002700 <HAL_UART_RxCpltCallback+0x94>)
 80026a6:	2101      	movs	r1, #1
 80026a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
 80026ae:	4a15      	ldr	r2, [pc, #84]	; (8002704 <HAL_UART_RxCpltCallback+0x98>)
 80026b0:	5cd3      	ldrb	r3, [r2, r3]
 80026b2:	3301      	adds	r3, #1
 80026b4:	425a      	negs	r2, r3
 80026b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80026be:	bf58      	it	pl
 80026c0:	4253      	negpl	r3, r2
 80026c2:	7bfa      	ldrb	r2, [r7, #15]
 80026c4:	b2d9      	uxtb	r1, r3
 80026c6:	4b0f      	ldr	r3, [pc, #60]	; (8002704 <HAL_UART_RxCpltCallback+0x98>)
 80026c8:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	019b      	lsls	r3, r3, #6
 80026ce:	4a0e      	ldr	r2, [pc, #56]	; (8002708 <HAL_UART_RxCpltCallback+0x9c>)
 80026d0:	1898      	adds	r0, r3, r2
 80026d2:	7bfb      	ldrb	r3, [r7, #15]
 80026d4:	7bfa      	ldrb	r2, [r7, #15]
 80026d6:	490b      	ldr	r1, [pc, #44]	; (8002704 <HAL_UART_RxCpltCallback+0x98>)
 80026d8:	5c8a      	ldrb	r2, [r1, r2]
 80026da:	01db      	lsls	r3, r3, #7
 80026dc:	4413      	add	r3, r2
 80026de:	4a0b      	ldr	r2, [pc, #44]	; (800270c <HAL_UART_RxCpltCallback+0xa0>)
 80026e0:	4413      	add	r3, r2
 80026e2:	2201      	movs	r2, #1
 80026e4:	4619      	mov	r1, r3
 80026e6:	f002 fd58 	bl	800519a <HAL_UART_Receive_IT>
 80026ea:	e000      	b.n	80026ee <HAL_UART_RxCpltCallback+0x82>
	else return;
 80026ec:	bf00      	nop
}
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40013800 	.word	0x40013800
 80026f8:	40004400 	.word	0x40004400
 80026fc:	40004800 	.word	0x40004800
 8002700:	20000e74 	.word	0x20000e74
 8002704:	20000e64 	.word	0x20000e64
 8002708:	20000c24 	.word	0x20000c24
 800270c:	20000ce4 	.word	0x20000ce4

08002710 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b08c      	sub	sp, #48	; 0x30
 8002714:	af02      	add	r7, sp, #8
 8002716:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a53      	ldr	r2, [pc, #332]	; (800286c <HAL_UART_MspInit+0x15c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d142      	bne.n	80027a8 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002722:	4b53      	ldr	r3, [pc, #332]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	4a52      	ldr	r2, [pc, #328]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002728:	f043 0301 	orr.w	r3, r3, #1
 800272c:	6193      	str	r3, [r2, #24]
 800272e:	4b50      	ldr	r3, [pc, #320]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	623b      	str	r3, [r7, #32]
 8002738:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800273a:	4b4d      	ldr	r3, [pc, #308]	; (8002870 <HAL_UART_MspInit+0x160>)
 800273c:	699b      	ldr	r3, [r3, #24]
 800273e:	4a4c      	ldr	r2, [pc, #304]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002740:	f043 0308 	orr.w	r3, r3, #8
 8002744:	6193      	str	r3, [r2, #24]
 8002746:	4b4a      	ldr	r3, [pc, #296]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	61fb      	str	r3, [r7, #28]
 8002750:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002752:	2303      	movs	r3, #3
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	2301      	movs	r3, #1
 8002758:	2202      	movs	r2, #2
 800275a:	2140      	movs	r1, #64	; 0x40
 800275c:	4845      	ldr	r0, [pc, #276]	; (8002874 <HAL_UART_MspInit+0x164>)
 800275e:	f7fe fdbf 	bl	80012e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002762:	2303      	movs	r3, #3
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	2301      	movs	r3, #1
 8002768:	2200      	movs	r2, #0
 800276a:	2180      	movs	r1, #128	; 0x80
 800276c:	4841      	ldr	r0, [pc, #260]	; (8002874 <HAL_UART_MspInit+0x164>)
 800276e:	f7fe fdb7 	bl	80012e0 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002772:	4b41      	ldr	r3, [pc, #260]	; (8002878 <HAL_UART_MspInit+0x168>)
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
 8002778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800277e:	627b      	str	r3, [r7, #36]	; 0x24
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	f043 0304 	orr.w	r3, r3, #4
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
 8002788:	4a3b      	ldr	r2, [pc, #236]	; (8002878 <HAL_UART_MspInit+0x168>)
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800278e:	4b38      	ldr	r3, [pc, #224]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	4a37      	ldr	r2, [pc, #220]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002794:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002798:	6193      	str	r3, [r2, #24]
 800279a:	4b35      	ldr	r3, [pc, #212]	; (8002870 <HAL_UART_MspInit+0x160>)
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027a2:	61bb      	str	r3, [r7, #24]
 80027a4:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80027a6:	e05c      	b.n	8002862 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a33      	ldr	r2, [pc, #204]	; (800287c <HAL_UART_MspInit+0x16c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d128      	bne.n	8002804 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80027b2:	4b2f      	ldr	r3, [pc, #188]	; (8002870 <HAL_UART_MspInit+0x160>)
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	4a2e      	ldr	r2, [pc, #184]	; (8002870 <HAL_UART_MspInit+0x160>)
 80027b8:	f043 0304 	orr.w	r3, r3, #4
 80027bc:	6193      	str	r3, [r2, #24]
 80027be:	4b2c      	ldr	r3, [pc, #176]	; (8002870 <HAL_UART_MspInit+0x160>)
 80027c0:	699b      	ldr	r3, [r3, #24]
 80027c2:	f003 0304 	and.w	r3, r3, #4
 80027c6:	617b      	str	r3, [r7, #20]
 80027c8:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80027ca:	2303      	movs	r3, #3
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	2301      	movs	r3, #1
 80027d0:	2202      	movs	r2, #2
 80027d2:	2104      	movs	r1, #4
 80027d4:	482a      	ldr	r0, [pc, #168]	; (8002880 <HAL_UART_MspInit+0x170>)
 80027d6:	f7fe fd83 	bl	80012e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80027da:	2303      	movs	r3, #3
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	2301      	movs	r3, #1
 80027e0:	2200      	movs	r2, #0
 80027e2:	2108      	movs	r1, #8
 80027e4:	4826      	ldr	r0, [pc, #152]	; (8002880 <HAL_UART_MspInit+0x170>)
 80027e6:	f7fe fd7b 	bl	80012e0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80027ea:	4b21      	ldr	r3, [pc, #132]	; (8002870 <HAL_UART_MspInit+0x160>)
 80027ec:	69db      	ldr	r3, [r3, #28]
 80027ee:	4a20      	ldr	r2, [pc, #128]	; (8002870 <HAL_UART_MspInit+0x160>)
 80027f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027f4:	61d3      	str	r3, [r2, #28]
 80027f6:	4b1e      	ldr	r3, [pc, #120]	; (8002870 <HAL_UART_MspInit+0x160>)
 80027f8:	69db      	ldr	r3, [r3, #28]
 80027fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fe:	613b      	str	r3, [r7, #16]
 8002800:	693b      	ldr	r3, [r7, #16]
}
 8002802:	e02e      	b.n	8002862 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a1e      	ldr	r2, [pc, #120]	; (8002884 <HAL_UART_MspInit+0x174>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d129      	bne.n	8002862 <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800280e:	4b18      	ldr	r3, [pc, #96]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	4a17      	ldr	r2, [pc, #92]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002814:	f043 0308 	orr.w	r3, r3, #8
 8002818:	6193      	str	r3, [r2, #24]
 800281a:	4b15      	ldr	r3, [pc, #84]	; (8002870 <HAL_UART_MspInit+0x160>)
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002826:	2303      	movs	r3, #3
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	2301      	movs	r3, #1
 800282c:	2202      	movs	r2, #2
 800282e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002832:	4810      	ldr	r0, [pc, #64]	; (8002874 <HAL_UART_MspInit+0x164>)
 8002834:	f7fe fd54 	bl	80012e0 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002838:	2303      	movs	r3, #3
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	2301      	movs	r3, #1
 800283e:	2200      	movs	r2, #0
 8002840:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002844:	480b      	ldr	r0, [pc, #44]	; (8002874 <HAL_UART_MspInit+0x164>)
 8002846:	f7fe fd4b 	bl	80012e0 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <HAL_UART_MspInit+0x160>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	4a08      	ldr	r2, [pc, #32]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002850:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002854:	61d3      	str	r3, [r2, #28]
 8002856:	4b06      	ldr	r3, [pc, #24]	; (8002870 <HAL_UART_MspInit+0x160>)
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	68bb      	ldr	r3, [r7, #8]
}
 8002862:	bf00      	nop
 8002864:	3728      	adds	r7, #40	; 0x28
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40013800 	.word	0x40013800
 8002870:	40021000 	.word	0x40021000
 8002874:	40010c00 	.word	0x40010c00
 8002878:	40010000 	.word	0x40010000
 800287c:	40004400 	.word	0x40004400
 8002880:	40010800 	.word	0x40010800
 8002884:	40004800 	.word	0x40004800

08002888 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002894:	2b08      	cmp	r3, #8
 8002896:	d106      	bne.n	80028a6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2222      	movs	r2, #34	; 0x22
 80028a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <WWDG_IRQHandler+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4903      	ldr	r1, [pc, #12]	; (80028c8 <WWDG_IRQHandler+0x18>)
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fe feb0 	bl	8001620 <dump_printf>
	while(1);
 80028c0:	e7fe      	b.n	80028c0 <WWDG_IRQHandler+0x10>
 80028c2:	bf00      	nop
 80028c4:	2000001c 	.word	0x2000001c
 80028c8:	0800be14 	.word	0x0800be14

080028cc <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80028d0:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <PVD_IRQHandler+0x14>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4903      	ldr	r1, [pc, #12]	; (80028e4 <PVD_IRQHandler+0x18>)
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fe fea2 	bl	8001620 <dump_printf>
	while(1);
 80028dc:	e7fe      	b.n	80028dc <PVD_IRQHandler+0x10>
 80028de:	bf00      	nop
 80028e0:	2000001c 	.word	0x2000001c
 80028e4:	0800be1c 	.word	0x0800be1c

080028e8 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80028ec:	4b03      	ldr	r3, [pc, #12]	; (80028fc <TAMPER_IRQHandler+0x14>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4903      	ldr	r1, [pc, #12]	; (8002900 <TAMPER_IRQHandler+0x18>)
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe fe94 	bl	8001620 <dump_printf>
	while(1);
 80028f8:	e7fe      	b.n	80028f8 <TAMPER_IRQHandler+0x10>
 80028fa:	bf00      	nop
 80028fc:	2000001c 	.word	0x2000001c
 8002900:	0800be20 	.word	0x0800be20

08002904 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002908:	4b03      	ldr	r3, [pc, #12]	; (8002918 <RTC_IRQHandler+0x14>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4903      	ldr	r1, [pc, #12]	; (800291c <RTC_IRQHandler+0x18>)
 800290e:	4618      	mov	r0, r3
 8002910:	f7fe fe86 	bl	8001620 <dump_printf>
	while(1);
 8002914:	e7fe      	b.n	8002914 <RTC_IRQHandler+0x10>
 8002916:	bf00      	nop
 8002918:	2000001c 	.word	0x2000001c
 800291c:	0800be28 	.word	0x0800be28

08002920 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002924:	4b03      	ldr	r3, [pc, #12]	; (8002934 <FLASH_IRQHandler+0x14>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4903      	ldr	r1, [pc, #12]	; (8002938 <FLASH_IRQHandler+0x18>)
 800292a:	4618      	mov	r0, r3
 800292c:	f7fe fe78 	bl	8001620 <dump_printf>
	while(1);
 8002930:	e7fe      	b.n	8002930 <FLASH_IRQHandler+0x10>
 8002932:	bf00      	nop
 8002934:	2000001c 	.word	0x2000001c
 8002938:	0800be2c 	.word	0x0800be2c

0800293c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002940:	4b03      	ldr	r3, [pc, #12]	; (8002950 <RCC_IRQHandler+0x14>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4903      	ldr	r1, [pc, #12]	; (8002954 <RCC_IRQHandler+0x18>)
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe fe6a 	bl	8001620 <dump_printf>
	while(1);
 800294c:	e7fe      	b.n	800294c <RCC_IRQHandler+0x10>
 800294e:	bf00      	nop
 8002950:	2000001c 	.word	0x2000001c
 8002954:	0800be34 	.word	0x0800be34

08002958 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 800295c:	4b03      	ldr	r3, [pc, #12]	; (800296c <DMA1_Channel2_IRQHandler+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4903      	ldr	r1, [pc, #12]	; (8002970 <DMA1_Channel2_IRQHandler+0x18>)
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fe5c 	bl	8001620 <dump_printf>
	while(1);
 8002968:	e7fe      	b.n	8002968 <DMA1_Channel2_IRQHandler+0x10>
 800296a:	bf00      	nop
 800296c:	2000001c 	.word	0x2000001c
 8002970:	0800be70 	.word	0x0800be70

08002974 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002978:	4b03      	ldr	r3, [pc, #12]	; (8002988 <DMA1_Channel3_IRQHandler+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4903      	ldr	r1, [pc, #12]	; (800298c <DMA1_Channel3_IRQHandler+0x18>)
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fe4e 	bl	8001620 <dump_printf>
	while(1);
 8002984:	e7fe      	b.n	8002984 <DMA1_Channel3_IRQHandler+0x10>
 8002986:	bf00      	nop
 8002988:	2000001c 	.word	0x2000001c
 800298c:	0800be80 	.word	0x0800be80

08002990 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002994:	4b03      	ldr	r3, [pc, #12]	; (80029a4 <DMA1_Channel4_IRQHandler+0x14>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4903      	ldr	r1, [pc, #12]	; (80029a8 <DMA1_Channel4_IRQHandler+0x18>)
 800299a:	4618      	mov	r0, r3
 800299c:	f7fe fe40 	bl	8001620 <dump_printf>
	while(1);
 80029a0:	e7fe      	b.n	80029a0 <DMA1_Channel4_IRQHandler+0x10>
 80029a2:	bf00      	nop
 80029a4:	2000001c 	.word	0x2000001c
 80029a8:	0800be90 	.word	0x0800be90

080029ac <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80029b0:	4b03      	ldr	r3, [pc, #12]	; (80029c0 <DMA1_Channel5_IRQHandler+0x14>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4903      	ldr	r1, [pc, #12]	; (80029c4 <DMA1_Channel5_IRQHandler+0x18>)
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe fe32 	bl	8001620 <dump_printf>
	while(1);
 80029bc:	e7fe      	b.n	80029bc <DMA1_Channel5_IRQHandler+0x10>
 80029be:	bf00      	nop
 80029c0:	2000001c 	.word	0x2000001c
 80029c4:	0800bea0 	.word	0x0800bea0

080029c8 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80029cc:	4b03      	ldr	r3, [pc, #12]	; (80029dc <DMA1_Channel6_IRQHandler+0x14>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4903      	ldr	r1, [pc, #12]	; (80029e0 <DMA1_Channel6_IRQHandler+0x18>)
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe fe24 	bl	8001620 <dump_printf>
	while(1);
 80029d8:	e7fe      	b.n	80029d8 <DMA1_Channel6_IRQHandler+0x10>
 80029da:	bf00      	nop
 80029dc:	2000001c 	.word	0x2000001c
 80029e0:	0800beb0 	.word	0x0800beb0

080029e4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80029e8:	4b03      	ldr	r3, [pc, #12]	; (80029f8 <DMA1_Channel7_IRQHandler+0x14>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4903      	ldr	r1, [pc, #12]	; (80029fc <DMA1_Channel7_IRQHandler+0x18>)
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe fe16 	bl	8001620 <dump_printf>
	while(1);
 80029f4:	e7fe      	b.n	80029f4 <DMA1_Channel7_IRQHandler+0x10>
 80029f6:	bf00      	nop
 80029f8:	2000001c 	.word	0x2000001c
 80029fc:	0800bec0 	.word	0x0800bec0

08002a00 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002a04:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <ADC1_2_IRQHandler+0x14>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4903      	ldr	r1, [pc, #12]	; (8002a18 <ADC1_2_IRQHandler+0x18>)
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe fe08 	bl	8001620 <dump_printf>
	while(1);
 8002a10:	e7fe      	b.n	8002a10 <ADC1_2_IRQHandler+0x10>
 8002a12:	bf00      	nop
 8002a14:	2000001c 	.word	0x2000001c
 8002a18:	0800bed0 	.word	0x0800bed0

08002a1c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002a20:	4b03      	ldr	r3, [pc, #12]	; (8002a30 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4903      	ldr	r1, [pc, #12]	; (8002a34 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe fdfa 	bl	8001620 <dump_printf>
	while(1);
 8002a2c:	e7fe      	b.n	8002a2c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002a2e:	bf00      	nop
 8002a30:	2000001c 	.word	0x2000001c
 8002a34:	0800bed8 	.word	0x0800bed8

08002a38 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002a3c:	4b03      	ldr	r3, [pc, #12]	; (8002a4c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4903      	ldr	r1, [pc, #12]	; (8002a50 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe fdec 	bl	8001620 <dump_printf>
	while(1);
 8002a48:	e7fe      	b.n	8002a48 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002a4a:	bf00      	nop
 8002a4c:	2000001c 	.word	0x2000001c
 8002a50:	0800bee8 	.word	0x0800bee8

08002a54 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <CAN1_RX1_IRQHandler+0x14>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4903      	ldr	r1, [pc, #12]	; (8002a6c <CAN1_RX1_IRQHandler+0x18>)
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe fdde 	bl	8001620 <dump_printf>
	while(1);
 8002a64:	e7fe      	b.n	8002a64 <CAN1_RX1_IRQHandler+0x10>
 8002a66:	bf00      	nop
 8002a68:	2000001c 	.word	0x2000001c
 8002a6c:	0800bef8 	.word	0x0800bef8

08002a70 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002a74:	4b03      	ldr	r3, [pc, #12]	; (8002a84 <CAN1_SCE_IRQHandler+0x14>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4903      	ldr	r1, [pc, #12]	; (8002a88 <CAN1_SCE_IRQHandler+0x18>)
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fe fdd0 	bl	8001620 <dump_printf>
	while(1);
 8002a80:	e7fe      	b.n	8002a80 <CAN1_SCE_IRQHandler+0x10>
 8002a82:	bf00      	nop
 8002a84:	2000001c 	.word	0x2000001c
 8002a88:	0800bf04 	.word	0x0800bf04

08002a8c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002a90:	4b03      	ldr	r3, [pc, #12]	; (8002aa0 <TIM1_BRK_IRQHandler+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4903      	ldr	r1, [pc, #12]	; (8002aa4 <TIM1_BRK_IRQHandler+0x18>)
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe fdc2 	bl	8001620 <dump_printf>
	while(1);
 8002a9c:	e7fe      	b.n	8002a9c <TIM1_BRK_IRQHandler+0x10>
 8002a9e:	bf00      	nop
 8002aa0:	2000001c 	.word	0x2000001c
 8002aa4:	0800bf18 	.word	0x0800bf18

08002aa8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002aac:	4b03      	ldr	r3, [pc, #12]	; (8002abc <TIM1_TRG_COM_IRQHandler+0x14>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4903      	ldr	r1, [pc, #12]	; (8002ac0 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe fdb4 	bl	8001620 <dump_printf>
	while(1);
 8002ab8:	e7fe      	b.n	8002ab8 <TIM1_TRG_COM_IRQHandler+0x10>
 8002aba:	bf00      	nop
 8002abc:	2000001c 	.word	0x2000001c
 8002ac0:	0800bf2c 	.word	0x0800bf2c

08002ac4 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <TIM1_CC_IRQHandler+0x14>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4903      	ldr	r1, [pc, #12]	; (8002adc <TIM1_CC_IRQHandler+0x18>)
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fe fda6 	bl	8001620 <dump_printf>
	while(1);
 8002ad4:	e7fe      	b.n	8002ad4 <TIM1_CC_IRQHandler+0x10>
 8002ad6:	bf00      	nop
 8002ad8:	2000001c 	.word	0x2000001c
 8002adc:	0800bf3c 	.word	0x0800bf3c

08002ae0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002ae4:	4b03      	ldr	r3, [pc, #12]	; (8002af4 <I2C1_EV_IRQHandler+0x14>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4903      	ldr	r1, [pc, #12]	; (8002af8 <I2C1_EV_IRQHandler+0x18>)
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fd98 	bl	8001620 <dump_printf>
	while(1);
 8002af0:	e7fe      	b.n	8002af0 <I2C1_EV_IRQHandler+0x10>
 8002af2:	bf00      	nop
 8002af4:	2000001c 	.word	0x2000001c
 8002af8:	0800bf5c 	.word	0x0800bf5c

08002afc <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002b00:	4b03      	ldr	r3, [pc, #12]	; (8002b10 <I2C1_ER_IRQHandler+0x14>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4903      	ldr	r1, [pc, #12]	; (8002b14 <I2C1_ER_IRQHandler+0x18>)
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fe fd8a 	bl	8001620 <dump_printf>
	while(1);
 8002b0c:	e7fe      	b.n	8002b0c <I2C1_ER_IRQHandler+0x10>
 8002b0e:	bf00      	nop
 8002b10:	2000001c 	.word	0x2000001c
 8002b14:	0800bf64 	.word	0x0800bf64

08002b18 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002b1c:	4b03      	ldr	r3, [pc, #12]	; (8002b2c <I2C2_EV_IRQHandler+0x14>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4903      	ldr	r1, [pc, #12]	; (8002b30 <I2C2_EV_IRQHandler+0x18>)
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe fd7c 	bl	8001620 <dump_printf>
	while(1);
 8002b28:	e7fe      	b.n	8002b28 <I2C2_EV_IRQHandler+0x10>
 8002b2a:	bf00      	nop
 8002b2c:	2000001c 	.word	0x2000001c
 8002b30:	0800bf6c 	.word	0x0800bf6c

08002b34 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002b38:	4b03      	ldr	r3, [pc, #12]	; (8002b48 <I2C2_ER_IRQHandler+0x14>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4903      	ldr	r1, [pc, #12]	; (8002b4c <I2C2_ER_IRQHandler+0x18>)
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fd6e 	bl	8001620 <dump_printf>
	while(1);
 8002b44:	e7fe      	b.n	8002b44 <I2C2_ER_IRQHandler+0x10>
 8002b46:	bf00      	nop
 8002b48:	2000001c 	.word	0x2000001c
 8002b4c:	0800bf74 	.word	0x0800bf74

08002b50 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <SPI1_IRQHandler+0x14>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4903      	ldr	r1, [pc, #12]	; (8002b68 <SPI1_IRQHandler+0x18>)
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fd60 	bl	8001620 <dump_printf>
	while(1);
 8002b60:	e7fe      	b.n	8002b60 <SPI1_IRQHandler+0x10>
 8002b62:	bf00      	nop
 8002b64:	2000001c 	.word	0x2000001c
 8002b68:	0800bf7c 	.word	0x0800bf7c

08002b6c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002b70:	4b03      	ldr	r3, [pc, #12]	; (8002b80 <SPI2_IRQHandler+0x14>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4903      	ldr	r1, [pc, #12]	; (8002b84 <SPI2_IRQHandler+0x18>)
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe fd52 	bl	8001620 <dump_printf>
	while(1);
 8002b7c:	e7fe      	b.n	8002b7c <SPI2_IRQHandler+0x10>
 8002b7e:	bf00      	nop
 8002b80:	2000001c 	.word	0x2000001c
 8002b84:	0800bf84 	.word	0x0800bf84

08002b88 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002b8c:	4b03      	ldr	r3, [pc, #12]	; (8002b9c <RTC_Alarm_IRQHandler+0x14>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4903      	ldr	r1, [pc, #12]	; (8002ba0 <RTC_Alarm_IRQHandler+0x18>)
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe fd44 	bl	8001620 <dump_printf>
	while(1);
 8002b98:	e7fe      	b.n	8002b98 <RTC_Alarm_IRQHandler+0x10>
 8002b9a:	bf00      	nop
 8002b9c:	2000001c 	.word	0x2000001c
 8002ba0:	0800bfb0 	.word	0x0800bfb0

08002ba4 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002ba8:	4b03      	ldr	r3, [pc, #12]	; (8002bb8 <USBWakeUp_IRQHandler+0x14>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4903      	ldr	r1, [pc, #12]	; (8002bbc <USBWakeUp_IRQHandler+0x18>)
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe fd36 	bl	8001620 <dump_printf>
}
 8002bb4:	bf00      	nop
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	2000001c 	.word	0x2000001c
 8002bbc:	0800bfbc 	.word	0x0800bfbc

08002bc0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002bc4:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <SystemInit+0x5c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a14      	ldr	r2, [pc, #80]	; (8002c1c <SystemInit+0x5c>)
 8002bca:	f043 0301 	orr.w	r3, r3, #1
 8002bce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002bd0:	4b12      	ldr	r3, [pc, #72]	; (8002c1c <SystemInit+0x5c>)
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4911      	ldr	r1, [pc, #68]	; (8002c1c <SystemInit+0x5c>)
 8002bd6:	4b12      	ldr	r3, [pc, #72]	; (8002c20 <SystemInit+0x60>)
 8002bd8:	4013      	ands	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002bdc:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <SystemInit+0x5c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0e      	ldr	r2, [pc, #56]	; (8002c1c <SystemInit+0x5c>)
 8002be2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002bec:	4b0b      	ldr	r3, [pc, #44]	; (8002c1c <SystemInit+0x5c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a0a      	ldr	r2, [pc, #40]	; (8002c1c <SystemInit+0x5c>)
 8002bf2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bf6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002bf8:	4b08      	ldr	r3, [pc, #32]	; (8002c1c <SystemInit+0x5c>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	4a07      	ldr	r2, [pc, #28]	; (8002c1c <SystemInit+0x5c>)
 8002bfe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002c02:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <SystemInit+0x5c>)
 8002c06:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002c0a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002c0c:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <SystemInit+0x64>)
 8002c0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c12:	609a      	str	r2, [r3, #8]
#endif 
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	f8ff0000 	.word	0xf8ff0000
 8002c24:	e000ed00 	.word	0xe000ed00

08002c28 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60fb      	str	r3, [r7, #12]
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002c3a:	4b2f      	ldr	r3, [pc, #188]	; (8002cf8 <SystemCoreClockUpdate+0xd0>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d011      	beq.n	8002c6e <SystemCoreClockUpdate+0x46>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d83a      	bhi.n	8002cc6 <SystemCoreClockUpdate+0x9e>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <SystemCoreClockUpdate+0x36>
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2b04      	cmp	r3, #4
 8002c5a:	d004      	beq.n	8002c66 <SystemCoreClockUpdate+0x3e>
 8002c5c:	e033      	b.n	8002cc6 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002c5e:	4b27      	ldr	r3, [pc, #156]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002c60:	4a27      	ldr	r2, [pc, #156]	; (8002d00 <SystemCoreClockUpdate+0xd8>)
 8002c62:	601a      	str	r2, [r3, #0]
      break;
 8002c64:	e033      	b.n	8002cce <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002c66:	4b25      	ldr	r3, [pc, #148]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002c68:	4a25      	ldr	r2, [pc, #148]	; (8002d00 <SystemCoreClockUpdate+0xd8>)
 8002c6a:	601a      	str	r2, [r3, #0]
      break;
 8002c6c:	e02f      	b.n	8002cce <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002c6e:	4b22      	ldr	r3, [pc, #136]	; (8002cf8 <SystemCoreClockUpdate+0xd0>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002c76:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002c78:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <SystemCoreClockUpdate+0xd0>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c80:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	0c9b      	lsrs	r3, r3, #18
 8002c86:	3302      	adds	r3, #2
 8002c88:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d106      	bne.n	8002c9e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	4a1c      	ldr	r2, [pc, #112]	; (8002d04 <SystemCoreClockUpdate+0xdc>)
 8002c94:	fb02 f303 	mul.w	r3, r2, r3
 8002c98:	4a18      	ldr	r2, [pc, #96]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002c9a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002c9c:	e017      	b.n	8002cce <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002c9e:	4b16      	ldr	r3, [pc, #88]	; (8002cf8 <SystemCoreClockUpdate+0xd0>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d006      	beq.n	8002cb8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	4a15      	ldr	r2, [pc, #84]	; (8002d04 <SystemCoreClockUpdate+0xdc>)
 8002cae:	fb02 f303 	mul.w	r3, r2, r3
 8002cb2:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002cb4:	6013      	str	r3, [r2, #0]
      break;
 8002cb6:	e00a      	b.n	8002cce <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <SystemCoreClockUpdate+0xd8>)
 8002cbc:	fb02 f303 	mul.w	r3, r2, r3
 8002cc0:	4a0e      	ldr	r2, [pc, #56]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002cc2:	6013      	str	r3, [r2, #0]
      break;
 8002cc4:	e003      	b.n	8002cce <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002cc6:	4b0d      	ldr	r3, [pc, #52]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002cc8:	4a0d      	ldr	r2, [pc, #52]	; (8002d00 <SystemCoreClockUpdate+0xd8>)
 8002cca:	601a      	str	r2, [r3, #0]
      break;
 8002ccc:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002cce:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <SystemCoreClockUpdate+0xd0>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	091b      	lsrs	r3, r3, #4
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	4a0b      	ldr	r2, [pc, #44]	; (8002d08 <SystemCoreClockUpdate+0xe0>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce8:	4a04      	ldr	r2, [pc, #16]	; (8002cfc <SystemCoreClockUpdate+0xd4>)
 8002cea:	6013      	str	r3, [r2, #0]
}
 8002cec:	bf00      	nop
 8002cee:	3714      	adds	r7, #20
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	20000020 	.word	0x20000020
 8002d00:	007a1200 	.word	0x007a1200
 8002d04:	003d0900 	.word	0x003d0900
 8002d08:	0800bfe0 	.word	0x0800bfe0

08002d0c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d12:	2300      	movs	r3, #0
 8002d14:	71fb      	strb	r3, [r7, #7]
 8002d16:	e007      	b.n	8002d28 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	4a0b      	ldr	r2, [pc, #44]	; (8002d48 <Systick_init+0x3c>)
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	3301      	adds	r3, #1
 8002d26:	71fb      	strb	r3, [r7, #7]
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	2b0f      	cmp	r3, #15
 8002d2c:	d9f4      	bls.n	8002d18 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	f04f 30ff 	mov.w	r0, #4294967295
 8002d36:	f000 fd5e 	bl	80037f6 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002d3a:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <Systick_init+0x40>)
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20000e8c 	.word	0x20000e8c
 8002d4c:	20000ecc 	.word	0x20000ecc

08002d50 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002d56:	f000 f895 	bl	8002e84 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002d5a:	f000 fd82 	bl	8003862 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002d5e:	4b0f      	ldr	r3, [pc, #60]	; (8002d9c <SysTick_Handler+0x4c>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <SysTick_Handler+0x1a>
		Systick_init();
 8002d66:	f7ff ffd1 	bl	8002d0c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	71fb      	strb	r3, [r7, #7]
 8002d6e:	e00d      	b.n	8002d8c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	4a0b      	ldr	r2, [pc, #44]	; (8002da0 <SysTick_Handler+0x50>)
 8002d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d004      	beq.n	8002d86 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	4a08      	ldr	r2, [pc, #32]	; (8002da0 <SysTick_Handler+0x50>)
 8002d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d84:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	71fb      	strb	r3, [r7, #7]
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	2b0f      	cmp	r3, #15
 8002d90:	d9ee      	bls.n	8002d70 <SysTick_Handler+0x20>
	}
}
 8002d92:	bf00      	nop
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20000ecc 	.word	0x20000ecc
 8002da0:	20000e8c 	.word	0x20000e8c

08002da4 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b084      	sub	sp, #16
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002dac:	4b10      	ldr	r3, [pc, #64]	; (8002df0 <Systick_add_callback_function+0x4c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d101      	bne.n	8002db8 <Systick_add_callback_function+0x14>
		Systick_init();
 8002db4:	f7ff ffaa 	bl	8002d0c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002db8:	2300      	movs	r3, #0
 8002dba:	73fb      	strb	r3, [r7, #15]
 8002dbc:	e00f      	b.n	8002dde <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8002dbe:	7bfb      	ldrb	r3, [r7, #15]
 8002dc0:	4a0c      	ldr	r2, [pc, #48]	; (8002df4 <Systick_add_callback_function+0x50>)
 8002dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d106      	bne.n	8002dd8 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	4909      	ldr	r1, [pc, #36]	; (8002df4 <Systick_add_callback_function+0x50>)
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e006      	b.n	8002de6 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	73fb      	strb	r3, [r7, #15]
 8002dde:	7bfb      	ldrb	r3, [r7, #15]
 8002de0:	2b0f      	cmp	r3, #15
 8002de2:	d9ec      	bls.n	8002dbe <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002de4:	2300      	movs	r3, #0

}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	20000ecc 	.word	0x20000ecc
 8002df4:	20000e8c 	.word	0x20000e8c

08002df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dfc:	4b08      	ldr	r3, [pc, #32]	; (8002e20 <HAL_Init+0x28>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a07      	ldr	r2, [pc, #28]	; (8002e20 <HAL_Init+0x28>)
 8002e02:	f043 0310 	orr.w	r3, r3, #16
 8002e06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e08:	2003      	movs	r0, #3
 8002e0a:	f000 fce9 	bl	80037e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e0e:	200f      	movs	r0, #15
 8002e10:	f000 f808 	bl	8002e24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e14:	f7fe fa94 	bl	8001340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40022000 	.word	0x40022000

08002e24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e2c:	4b12      	ldr	r3, [pc, #72]	; (8002e78 <HAL_InitTick+0x54>)
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	4b12      	ldr	r3, [pc, #72]	; (8002e7c <HAL_InitTick+0x58>)
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	4619      	mov	r1, r3
 8002e36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 fd01 	bl	800384a <HAL_SYSTICK_Config>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e00e      	b.n	8002e70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b0f      	cmp	r3, #15
 8002e56:	d80a      	bhi.n	8002e6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e58:	2200      	movs	r2, #0
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e60:	f000 fcc9 	bl	80037f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e64:	4a06      	ldr	r2, [pc, #24]	; (8002e80 <HAL_InitTick+0x5c>)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	e000      	b.n	8002e70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	20000020 	.word	0x20000020
 8002e7c:	20000028 	.word	0x20000028
 8002e80:	20000024 	.word	0x20000024

08002e84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e88:	4b05      	ldr	r3, [pc, #20]	; (8002ea0 <HAL_IncTick+0x1c>)
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	4b05      	ldr	r3, [pc, #20]	; (8002ea4 <HAL_IncTick+0x20>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4413      	add	r3, r2
 8002e94:	4a03      	ldr	r2, [pc, #12]	; (8002ea4 <HAL_IncTick+0x20>)
 8002e96:	6013      	str	r3, [r2, #0]
}
 8002e98:	bf00      	nop
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr
 8002ea0:	20000028 	.word	0x20000028
 8002ea4:	20000fa4 	.word	0x20000fa4

08002ea8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8002eac:	4b02      	ldr	r3, [pc, #8]	; (8002eb8 <HAL_GetTick+0x10>)
 8002eae:	681b      	ldr	r3, [r3, #0]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	20000fa4 	.word	0x20000fa4

08002ebc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0be      	b.n	800305c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f8b6 	bl	800306c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fb01 	bl	8003508 <ADC_ConversionStop_Disable>
 8002f06:	4603      	mov	r3, r0
 8002f08:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f040 8099 	bne.w	800304a <HAL_ADC_Init+0x18e>
 8002f18:	7dfb      	ldrb	r3, [r7, #23]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f040 8095 	bne.w	800304a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f24:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f28:	f023 0302 	bic.w	r3, r3, #2
 8002f2c:	f043 0202 	orr.w	r2, r3, #2
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f3c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f44:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f54:	d003      	beq.n	8002f5e <HAL_ADC_Init+0xa2>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d102      	bne.n	8002f64 <HAL_ADC_Init+0xa8>
 8002f5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f62:	e000      	b.n	8002f66 <HAL_ADC_Init+0xaa>
 8002f64:	2300      	movs	r3, #0
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d119      	bne.n	8002fa8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d109      	bne.n	8002f90 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	699b      	ldr	r3, [r3, #24]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	035a      	lsls	r2, r3, #13
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f8c:	613b      	str	r3, [r7, #16]
 8002f8e:	e00b      	b.n	8002fa8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f94:	f043 0220 	orr.w	r2, r3, #32
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fa0:	f043 0201 	orr.w	r2, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	4b28      	ldr	r3, [pc, #160]	; (8003064 <HAL_ADC_Init+0x1a8>)
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	68b9      	ldr	r1, [r7, #8]
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fd8:	d003      	beq.n	8002fe2 <HAL_ADC_Init+0x126>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d104      	bne.n	8002fec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	051b      	lsls	r3, r3, #20
 8002fea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	4b18      	ldr	r3, [pc, #96]	; (8003068 <HAL_ADC_Init+0x1ac>)
 8003008:	4013      	ands	r3, r2
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	429a      	cmp	r2, r3
 800300e:	d10b      	bne.n	8003028 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301a:	f023 0303 	bic.w	r3, r3, #3
 800301e:	f043 0201 	orr.w	r2, r3, #1
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003026:	e018      	b.n	800305a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302c:	f023 0312 	bic.w	r3, r3, #18
 8003030:	f043 0210 	orr.w	r2, r3, #16
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303c:	f043 0201 	orr.w	r2, r3, #1
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003048:	e007      	b.n	800305a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304e:	f043 0210 	orr.w	r2, r3, #16
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800305a:	7dfb      	ldrb	r3, [r7, #23]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	ffe1f7fd 	.word	0xffe1f7fd
 8003068:	ff1f0efe 	.word	0xff1f0efe

0800306c <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr
	...

08003080 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a64      	ldr	r2, [pc, #400]	; (8003228 <HAL_ADC_Start_DMA+0x1a8>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d004      	beq.n	80030a4 <HAL_ADC_Start_DMA+0x24>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a63      	ldr	r2, [pc, #396]	; (800322c <HAL_ADC_Start_DMA+0x1ac>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d106      	bne.n	80030b2 <HAL_ADC_Start_DMA+0x32>
 80030a4:	4b60      	ldr	r3, [pc, #384]	; (8003228 <HAL_ADC_Start_DMA+0x1a8>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f040 80b3 	bne.w	8003218 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d101      	bne.n	80030c0 <HAL_ADC_Start_DMA+0x40>
 80030bc:	2302      	movs	r3, #2
 80030be:	e0ae      	b.n	800321e <HAL_ADC_Start_DMA+0x19e>
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80030c8:	68f8      	ldr	r0, [r7, #12]
 80030ca:	f000 f9cb 	bl	8003464 <ADC_Enable>
 80030ce:	4603      	mov	r3, r0
 80030d0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80030d2:	7dfb      	ldrb	r3, [r7, #23]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f040 809a 	bne.w	800320e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80030e2:	f023 0301 	bic.w	r3, r3, #1
 80030e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a4e      	ldr	r2, [pc, #312]	; (800322c <HAL_ADC_Start_DMA+0x1ac>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d105      	bne.n	8003104 <HAL_ADC_Start_DMA+0x84>
 80030f8:	4b4b      	ldr	r3, [pc, #300]	; (8003228 <HAL_ADC_Start_DMA+0x1a8>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d115      	bne.n	8003130 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003108:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800311a:	2b00      	cmp	r3, #0
 800311c:	d026      	beq.n	800316c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003122:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003126:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800312e:	e01d      	b.n	800316c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003134:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a39      	ldr	r2, [pc, #228]	; (8003228 <HAL_ADC_Start_DMA+0x1a8>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d004      	beq.n	8003150 <HAL_ADC_Start_DMA+0xd0>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a38      	ldr	r2, [pc, #224]	; (800322c <HAL_ADC_Start_DMA+0x1ac>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d10d      	bne.n	800316c <HAL_ADC_Start_DMA+0xec>
 8003150:	4b35      	ldr	r3, [pc, #212]	; (8003228 <HAL_ADC_Start_DMA+0x1a8>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003158:	2b00      	cmp	r3, #0
 800315a:	d007      	beq.n	800316c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003160:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003164:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003170:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d006      	beq.n	8003186 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317c:	f023 0206 	bic.w	r2, r3, #6
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	62da      	str	r2, [r3, #44]	; 0x2c
 8003184:	e002      	b.n	800318c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4a25      	ldr	r2, [pc, #148]	; (8003230 <HAL_ADC_Start_DMA+0x1b0>)
 800319a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	4a24      	ldr	r2, [pc, #144]	; (8003234 <HAL_ADC_Start_DMA+0x1b4>)
 80031a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	4a23      	ldr	r2, [pc, #140]	; (8003238 <HAL_ADC_Start_DMA+0x1b8>)
 80031aa:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f06f 0202 	mvn.w	r2, #2
 80031b4:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031c4:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a18      	ldr	r0, [r3, #32]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	334c      	adds	r3, #76	; 0x4c
 80031d0:	4619      	mov	r1, r3
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f000 fbab 	bl	8003930 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031e4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031e8:	d108      	bne.n	80031fc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80031f8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80031fa:	e00f      	b.n	800321c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689a      	ldr	r2, [r3, #8]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800320a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800320c:	e006      	b.n	800321c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003216:	e001      	b.n	800321c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800321c:	7dfb      	ldrb	r3, [r7, #23]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40012400 	.word	0x40012400
 800322c:	40012800 	.word	0x40012800
 8003230:	0800357d 	.word	0x0800357d
 8003234:	080035f9 	.word	0x080035f9
 8003238:	08003615 	.word	0x08003615

0800323c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003244:	bf00      	nop
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr

0800324e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003256:	bf00      	nop
 8003258:	370c      	adds	r7, #12
 800325a:	46bd      	mov	sp, r7
 800325c:	bc80      	pop	{r7}
 800325e:	4770      	bx	lr

08003260 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
	...

08003274 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003282:	2300      	movs	r3, #0
 8003284:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_ADC_ConfigChannel+0x20>
 8003290:	2302      	movs	r3, #2
 8003292:	e0dc      	b.n	800344e <HAL_ADC_ConfigChannel+0x1da>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b06      	cmp	r3, #6
 80032a2:	d81c      	bhi.n	80032de <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	3b05      	subs	r3, #5
 80032b6:	221f      	movs	r2, #31
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	4019      	ands	r1, r3
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	3b05      	subs	r3, #5
 80032d0:	fa00 f203 	lsl.w	r2, r0, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	635a      	str	r2, [r3, #52]	; 0x34
 80032dc:	e03c      	b.n	8003358 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	2b0c      	cmp	r3, #12
 80032e4:	d81c      	bhi.n	8003320 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	4613      	mov	r3, r2
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4413      	add	r3, r2
 80032f6:	3b23      	subs	r3, #35	; 0x23
 80032f8:	221f      	movs	r2, #31
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	4019      	ands	r1, r3
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	6818      	ldr	r0, [r3, #0]
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685a      	ldr	r2, [r3, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	4413      	add	r3, r2
 8003310:	3b23      	subs	r3, #35	; 0x23
 8003312:	fa00 f203 	lsl.w	r2, r0, r3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	631a      	str	r2, [r3, #48]	; 0x30
 800331e:	e01b      	b.n	8003358 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4413      	add	r3, r2
 8003330:	3b41      	subs	r3, #65	; 0x41
 8003332:	221f      	movs	r2, #31
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	4019      	ands	r1, r3
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	4613      	mov	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	3b41      	subs	r3, #65	; 0x41
 800334c:	fa00 f203 	lsl.w	r2, r0, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2b09      	cmp	r3, #9
 800335e:	d91c      	bls.n	800339a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68d9      	ldr	r1, [r3, #12]
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	4613      	mov	r3, r2
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	4413      	add	r3, r2
 8003370:	3b1e      	subs	r3, #30
 8003372:	2207      	movs	r2, #7
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	4019      	ands	r1, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	6898      	ldr	r0, [r3, #8]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	4613      	mov	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4413      	add	r3, r2
 800338a:	3b1e      	subs	r3, #30
 800338c:	fa00 f203 	lsl.w	r2, r0, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	60da      	str	r2, [r3, #12]
 8003398:	e019      	b.n	80033ce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	6919      	ldr	r1, [r3, #16]
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	4413      	add	r3, r2
 80033aa:	2207      	movs	r2, #7
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4019      	ands	r1, r3
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	6898      	ldr	r0, [r3, #8]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	fa00 f203 	lsl.w	r2, r0, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d003      	beq.n	80033de <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80033da:	2b11      	cmp	r3, #17
 80033dc:	d132      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a1d      	ldr	r2, [pc, #116]	; (8003458 <HAL_ADC_ConfigChannel+0x1e4>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d125      	bne.n	8003434 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d126      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003404:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2b10      	cmp	r3, #16
 800340c:	d11a      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800340e:	4b13      	ldr	r3, [pc, #76]	; (800345c <HAL_ADC_ConfigChannel+0x1e8>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a13      	ldr	r2, [pc, #76]	; (8003460 <HAL_ADC_ConfigChannel+0x1ec>)
 8003414:	fba2 2303 	umull	r2, r3, r2, r3
 8003418:	0c9a      	lsrs	r2, r3, #18
 800341a:	4613      	mov	r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4413      	add	r3, r2
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003424:	e002      	b.n	800342c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	3b01      	subs	r3, #1
 800342a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f9      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x1b2>
 8003432:	e007      	b.n	8003444 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	f043 0220 	orr.w	r2, r3, #32
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800344c:	7bfb      	ldrb	r3, [r7, #15]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr
 8003458:	40012400 	.word	0x40012400
 800345c:	20000020 	.word	0x20000020
 8003460:	431bde83 	.word	0x431bde83

08003464 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b01      	cmp	r3, #1
 8003480:	d039      	beq.n	80034f6 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689a      	ldr	r2, [r3, #8]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f042 0201 	orr.w	r2, r2, #1
 8003490:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003492:	4b1b      	ldr	r3, [pc, #108]	; (8003500 <ADC_Enable+0x9c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a1b      	ldr	r2, [pc, #108]	; (8003504 <ADC_Enable+0xa0>)
 8003498:	fba2 2303 	umull	r2, r3, r2, r3
 800349c:	0c9b      	lsrs	r3, r3, #18
 800349e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034a0:	e002      	b.n	80034a8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	3b01      	subs	r3, #1
 80034a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f9      	bne.n	80034a2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034ae:	f7ff fcfb 	bl	8002ea8 <HAL_GetTick>
 80034b2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034b4:	e018      	b.n	80034e8 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034b6:	f7ff fcf7 	bl	8002ea8 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d911      	bls.n	80034e8 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c8:	f043 0210 	orr.w	r2, r3, #16
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	f043 0201 	orr.w	r2, r3, #1
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e007      	b.n	80034f8 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d1df      	bne.n	80034b6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	20000020 	.word	0x20000020
 8003504:	431bde83 	.word	0x431bde83

08003508 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	2b01      	cmp	r3, #1
 8003520:	d127      	bne.n	8003572 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 0201 	bic.w	r2, r2, #1
 8003530:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003532:	f7ff fcb9 	bl	8002ea8 <HAL_GetTick>
 8003536:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003538:	e014      	b.n	8003564 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800353a:	f7ff fcb5 	bl	8002ea8 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b02      	cmp	r3, #2
 8003546:	d90d      	bls.n	8003564 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354c:	f043 0210 	orr.w	r2, r3, #16
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003558:	f043 0201 	orr.w	r2, r3, #1
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e007      	b.n	8003574 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b01      	cmp	r3, #1
 8003570:	d0e3      	beq.n	800353a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003588:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003592:	2b00      	cmp	r3, #0
 8003594:	d127      	bne.n	80035e6 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035ac:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035b0:	d115      	bne.n	80035de <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d111      	bne.n	80035de <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d105      	bne.n	80035de <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d6:	f043 0201 	orr.w	r2, r3, #1
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f7ff fe2c 	bl	800323c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80035e4:	e004      	b.n	80035f0 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
}
 80035f0:	bf00      	nop
 80035f2:	3710      	adds	r7, #16
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003604:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f7ff fe21 	bl	800324e <HAL_ADC_ConvHalfCpltCallback>
}
 800360c:	bf00      	nop
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003626:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003632:	f043 0204 	orr.w	r2, r3, #4
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800363a:	68f8      	ldr	r0, [r7, #12]
 800363c:	f7ff fe10 	bl	8003260 <HAL_ADC_ErrorCallback>
}
 8003640:	bf00      	nop
 8003642:	3710      	adds	r7, #16
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003658:	4b0c      	ldr	r3, [pc, #48]	; (800368c <__NVIC_SetPriorityGrouping+0x44>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003664:	4013      	ands	r3, r2
 8003666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800367a:	4a04      	ldr	r2, [pc, #16]	; (800368c <__NVIC_SetPriorityGrouping+0x44>)
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	60d3      	str	r3, [r2, #12]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	bc80      	pop	{r7}
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	e000ed00 	.word	0xe000ed00

08003690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003694:	4b04      	ldr	r3, [pc, #16]	; (80036a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	0a1b      	lsrs	r3, r3, #8
 800369a:	f003 0307 	and.w	r3, r3, #7
}
 800369e:	4618      	mov	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bc80      	pop	{r7}
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000ed00 	.word	0xe000ed00

080036ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	db0b      	blt.n	80036d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036be:	79fb      	ldrb	r3, [r7, #7]
 80036c0:	f003 021f 	and.w	r2, r3, #31
 80036c4:	4906      	ldr	r1, [pc, #24]	; (80036e0 <__NVIC_EnableIRQ+0x34>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	095b      	lsrs	r3, r3, #5
 80036cc:	2001      	movs	r0, #1
 80036ce:	fa00 f202 	lsl.w	r2, r0, r2
 80036d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr
 80036e0:	e000e100 	.word	0xe000e100

080036e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	6039      	str	r1, [r7, #0]
 80036ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	db0a      	blt.n	800370e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	490c      	ldr	r1, [pc, #48]	; (8003730 <__NVIC_SetPriority+0x4c>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	0112      	lsls	r2, r2, #4
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	440b      	add	r3, r1
 8003708:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800370c:	e00a      	b.n	8003724 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	b2da      	uxtb	r2, r3
 8003712:	4908      	ldr	r1, [pc, #32]	; (8003734 <__NVIC_SetPriority+0x50>)
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	3b04      	subs	r3, #4
 800371c:	0112      	lsls	r2, r2, #4
 800371e:	b2d2      	uxtb	r2, r2
 8003720:	440b      	add	r3, r1
 8003722:	761a      	strb	r2, [r3, #24]
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	e000e100 	.word	0xe000e100
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	; 0x24
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f003 0307 	and.w	r3, r3, #7
 800374a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f1c3 0307 	rsb	r3, r3, #7
 8003752:	2b04      	cmp	r3, #4
 8003754:	bf28      	it	cs
 8003756:	2304      	movcs	r3, #4
 8003758:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	3304      	adds	r3, #4
 800375e:	2b06      	cmp	r3, #6
 8003760:	d902      	bls.n	8003768 <NVIC_EncodePriority+0x30>
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	3b03      	subs	r3, #3
 8003766:	e000      	b.n	800376a <NVIC_EncodePriority+0x32>
 8003768:	2300      	movs	r3, #0
 800376a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800376c:	f04f 32ff 	mov.w	r2, #4294967295
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	fa02 f303 	lsl.w	r3, r2, r3
 8003776:	43da      	mvns	r2, r3
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	401a      	ands	r2, r3
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003780:	f04f 31ff 	mov.w	r1, #4294967295
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	fa01 f303 	lsl.w	r3, r1, r3
 800378a:	43d9      	mvns	r1, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003790:	4313      	orrs	r3, r2
         );
}
 8003792:	4618      	mov	r0, r3
 8003794:	3724      	adds	r7, #36	; 0x24
 8003796:	46bd      	mov	sp, r7
 8003798:	bc80      	pop	{r7}
 800379a:	4770      	bx	lr

0800379c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037ac:	d301      	bcc.n	80037b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ae:	2301      	movs	r3, #1
 80037b0:	e00f      	b.n	80037d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037b2:	4a0a      	ldr	r2, [pc, #40]	; (80037dc <SysTick_Config+0x40>)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3b01      	subs	r3, #1
 80037b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037ba:	210f      	movs	r1, #15
 80037bc:	f04f 30ff 	mov.w	r0, #4294967295
 80037c0:	f7ff ff90 	bl	80036e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037c4:	4b05      	ldr	r3, [pc, #20]	; (80037dc <SysTick_Config+0x40>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037ca:	4b04      	ldr	r3, [pc, #16]	; (80037dc <SysTick_Config+0x40>)
 80037cc:	2207      	movs	r2, #7
 80037ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	e000e010 	.word	0xe000e010

080037e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f7ff ff2d 	bl	8003648 <__NVIC_SetPriorityGrouping>
}
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b086      	sub	sp, #24
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	4603      	mov	r3, r0
 80037fe:	60b9      	str	r1, [r7, #8]
 8003800:	607a      	str	r2, [r7, #4]
 8003802:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003808:	f7ff ff42 	bl	8003690 <__NVIC_GetPriorityGrouping>
 800380c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68b9      	ldr	r1, [r7, #8]
 8003812:	6978      	ldr	r0, [r7, #20]
 8003814:	f7ff ff90 	bl	8003738 <NVIC_EncodePriority>
 8003818:	4602      	mov	r2, r0
 800381a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800381e:	4611      	mov	r1, r2
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff ff5f 	bl	80036e4 <__NVIC_SetPriority>
}
 8003826:	bf00      	nop
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b082      	sub	sp, #8
 8003832:	af00      	add	r7, sp, #0
 8003834:	4603      	mov	r3, r0
 8003836:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff ff35 	bl	80036ac <__NVIC_EnableIRQ>
}
 8003842:	bf00      	nop
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b082      	sub	sp, #8
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7ff ffa2 	bl	800379c <SysTick_Config>
 8003858:	4603      	mov	r3, r0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3708      	adds	r7, #8
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003862:	b580      	push	{r7, lr}
 8003864:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003866:	f000 f802 	bl	800386e <HAL_SYSTICK_Callback>
}
 800386a:	bf00      	nop
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800386e:	b480      	push	{r7}
 8003870:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003872:	bf00      	nop
 8003874:	46bd      	mov	sp, r7
 8003876:	bc80      	pop	{r7}
 8003878:	4770      	bx	lr
	...

0800387c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800387c:	b480      	push	{r7}
 800387e:	b085      	sub	sp, #20
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e043      	b.n	800391a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	461a      	mov	r2, r3
 8003898:	4b22      	ldr	r3, [pc, #136]	; (8003924 <HAL_DMA_Init+0xa8>)
 800389a:	4413      	add	r3, r2
 800389c:	4a22      	ldr	r2, [pc, #136]	; (8003928 <HAL_DMA_Init+0xac>)
 800389e:	fba2 2303 	umull	r2, r3, r2, r3
 80038a2:	091b      	lsrs	r3, r3, #4
 80038a4:	009a      	lsls	r2, r3, #2
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a1f      	ldr	r2, [pc, #124]	; (800392c <HAL_DMA_Init+0xb0>)
 80038ae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2202      	movs	r2, #2
 80038b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80038c6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80038ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80038d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	69db      	ldr	r3, [r3, #28]
 80038f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3714      	adds	r7, #20
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr
 8003924:	bffdfff8 	.word	0xbffdfff8
 8003928:	cccccccd 	.word	0xcccccccd
 800392c:	40020000 	.word	0x40020000

08003930 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b086      	sub	sp, #24
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
 800393c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800393e:	2300      	movs	r3, #0
 8003940:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d101      	bne.n	8003950 <HAL_DMA_Start_IT+0x20>
 800394c:	2302      	movs	r3, #2
 800394e:	e04a      	b.n	80039e6 <HAL_DMA_Start_IT+0xb6>
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800395e:	2b01      	cmp	r3, #1
 8003960:	d13a      	bne.n	80039d8 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2202      	movs	r2, #2
 8003966:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2200      	movs	r2, #0
 800396e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0201 	bic.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	68b9      	ldr	r1, [r7, #8]
 8003986:	68f8      	ldr	r0, [r7, #12]
 8003988:	f000 f9ae 	bl	8003ce8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003990:	2b00      	cmp	r3, #0
 8003992:	d008      	beq.n	80039a6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f042 020e 	orr.w	r2, r2, #14
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	e00f      	b.n	80039c6 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 0204 	bic.w	r2, r2, #4
 80039b4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f042 020a 	orr.w	r2, r2, #10
 80039c4:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f042 0201 	orr.w	r2, r2, #1
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	e005      	b.n	80039e4 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80039e0:	2302      	movs	r3, #2
 80039e2:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80039e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
	...

080039f0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d005      	beq.n	8003a12 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2204      	movs	r2, #4
 8003a0a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
 8003a10:	e051      	b.n	8003ab6 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 020e 	bic.w	r2, r2, #14
 8003a20:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0201 	bic.w	r2, r2, #1
 8003a30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a22      	ldr	r2, [pc, #136]	; (8003ac0 <HAL_DMA_Abort_IT+0xd0>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d029      	beq.n	8003a90 <HAL_DMA_Abort_IT+0xa0>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a20      	ldr	r2, [pc, #128]	; (8003ac4 <HAL_DMA_Abort_IT+0xd4>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d022      	beq.n	8003a8c <HAL_DMA_Abort_IT+0x9c>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a1f      	ldr	r2, [pc, #124]	; (8003ac8 <HAL_DMA_Abort_IT+0xd8>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d01a      	beq.n	8003a86 <HAL_DMA_Abort_IT+0x96>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a1d      	ldr	r2, [pc, #116]	; (8003acc <HAL_DMA_Abort_IT+0xdc>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d012      	beq.n	8003a80 <HAL_DMA_Abort_IT+0x90>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a1c      	ldr	r2, [pc, #112]	; (8003ad0 <HAL_DMA_Abort_IT+0xe0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d00a      	beq.n	8003a7a <HAL_DMA_Abort_IT+0x8a>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a1a      	ldr	r2, [pc, #104]	; (8003ad4 <HAL_DMA_Abort_IT+0xe4>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d102      	bne.n	8003a74 <HAL_DMA_Abort_IT+0x84>
 8003a6e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003a72:	e00e      	b.n	8003a92 <HAL_DMA_Abort_IT+0xa2>
 8003a74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a78:	e00b      	b.n	8003a92 <HAL_DMA_Abort_IT+0xa2>
 8003a7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a7e:	e008      	b.n	8003a92 <HAL_DMA_Abort_IT+0xa2>
 8003a80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a84:	e005      	b.n	8003a92 <HAL_DMA_Abort_IT+0xa2>
 8003a86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a8a:	e002      	b.n	8003a92 <HAL_DMA_Abort_IT+0xa2>
 8003a8c:	2310      	movs	r3, #16
 8003a8e:	e000      	b.n	8003a92 <HAL_DMA_Abort_IT+0xa2>
 8003a90:	2301      	movs	r3, #1
 8003a92:	4a11      	ldr	r2, [pc, #68]	; (8003ad8 <HAL_DMA_Abort_IT+0xe8>)
 8003a94:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	4798      	blx	r3
    } 
  }
  return status;
 8003ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3710      	adds	r7, #16
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40020008 	.word	0x40020008
 8003ac4:	4002001c 	.word	0x4002001c
 8003ac8:	40020030 	.word	0x40020030
 8003acc:	40020044 	.word	0x40020044
 8003ad0:	40020058 	.word	0x40020058
 8003ad4:	4002006c 	.word	0x4002006c
 8003ad8:	40020000 	.word	0x40020000

08003adc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af8:	2204      	movs	r2, #4
 8003afa:	409a      	lsls	r2, r3
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4013      	ands	r3, r2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d04f      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0xc8>
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d04a      	beq.n	8003ba4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0320 	and.w	r3, r3, #32
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d107      	bne.n	8003b2c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 0204 	bic.w	r2, r2, #4
 8003b2a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a66      	ldr	r2, [pc, #408]	; (8003ccc <HAL_DMA_IRQHandler+0x1f0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d029      	beq.n	8003b8a <HAL_DMA_IRQHandler+0xae>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a65      	ldr	r2, [pc, #404]	; (8003cd0 <HAL_DMA_IRQHandler+0x1f4>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d022      	beq.n	8003b86 <HAL_DMA_IRQHandler+0xaa>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a63      	ldr	r2, [pc, #396]	; (8003cd4 <HAL_DMA_IRQHandler+0x1f8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d01a      	beq.n	8003b80 <HAL_DMA_IRQHandler+0xa4>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a62      	ldr	r2, [pc, #392]	; (8003cd8 <HAL_DMA_IRQHandler+0x1fc>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d012      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x9e>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a60      	ldr	r2, [pc, #384]	; (8003cdc <HAL_DMA_IRQHandler+0x200>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d00a      	beq.n	8003b74 <HAL_DMA_IRQHandler+0x98>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a5f      	ldr	r2, [pc, #380]	; (8003ce0 <HAL_DMA_IRQHandler+0x204>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d102      	bne.n	8003b6e <HAL_DMA_IRQHandler+0x92>
 8003b68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003b6c:	e00e      	b.n	8003b8c <HAL_DMA_IRQHandler+0xb0>
 8003b6e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003b72:	e00b      	b.n	8003b8c <HAL_DMA_IRQHandler+0xb0>
 8003b74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003b78:	e008      	b.n	8003b8c <HAL_DMA_IRQHandler+0xb0>
 8003b7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b7e:	e005      	b.n	8003b8c <HAL_DMA_IRQHandler+0xb0>
 8003b80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b84:	e002      	b.n	8003b8c <HAL_DMA_IRQHandler+0xb0>
 8003b86:	2340      	movs	r3, #64	; 0x40
 8003b88:	e000      	b.n	8003b8c <HAL_DMA_IRQHandler+0xb0>
 8003b8a:	2304      	movs	r3, #4
 8003b8c:	4a55      	ldr	r2, [pc, #340]	; (8003ce4 <HAL_DMA_IRQHandler+0x208>)
 8003b8e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 8094 	beq.w	8003cc2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003ba2:	e08e      	b.n	8003cc2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba8:	2202      	movs	r2, #2
 8003baa:	409a      	lsls	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d056      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x186>
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d051      	beq.n	8003c62 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0320 	and.w	r3, r3, #32
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d10b      	bne.n	8003be4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 020a 	bic.w	r2, r2, #10
 8003bda:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a38      	ldr	r2, [pc, #224]	; (8003ccc <HAL_DMA_IRQHandler+0x1f0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d029      	beq.n	8003c42 <HAL_DMA_IRQHandler+0x166>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a37      	ldr	r2, [pc, #220]	; (8003cd0 <HAL_DMA_IRQHandler+0x1f4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d022      	beq.n	8003c3e <HAL_DMA_IRQHandler+0x162>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a35      	ldr	r2, [pc, #212]	; (8003cd4 <HAL_DMA_IRQHandler+0x1f8>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d01a      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x15c>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a34      	ldr	r2, [pc, #208]	; (8003cd8 <HAL_DMA_IRQHandler+0x1fc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d012      	beq.n	8003c32 <HAL_DMA_IRQHandler+0x156>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a32      	ldr	r2, [pc, #200]	; (8003cdc <HAL_DMA_IRQHandler+0x200>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d00a      	beq.n	8003c2c <HAL_DMA_IRQHandler+0x150>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a31      	ldr	r2, [pc, #196]	; (8003ce0 <HAL_DMA_IRQHandler+0x204>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d102      	bne.n	8003c26 <HAL_DMA_IRQHandler+0x14a>
 8003c20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c24:	e00e      	b.n	8003c44 <HAL_DMA_IRQHandler+0x168>
 8003c26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c2a:	e00b      	b.n	8003c44 <HAL_DMA_IRQHandler+0x168>
 8003c2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c30:	e008      	b.n	8003c44 <HAL_DMA_IRQHandler+0x168>
 8003c32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c36:	e005      	b.n	8003c44 <HAL_DMA_IRQHandler+0x168>
 8003c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c3c:	e002      	b.n	8003c44 <HAL_DMA_IRQHandler+0x168>
 8003c3e:	2320      	movs	r3, #32
 8003c40:	e000      	b.n	8003c44 <HAL_DMA_IRQHandler+0x168>
 8003c42:	2302      	movs	r3, #2
 8003c44:	4a27      	ldr	r2, [pc, #156]	; (8003ce4 <HAL_DMA_IRQHandler+0x208>)
 8003c46:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d034      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c60:	e02f      	b.n	8003cc2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	2208      	movs	r2, #8
 8003c68:	409a      	lsls	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d028      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x1e8>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	f003 0308 	and.w	r3, r3, #8
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d023      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f022 020e 	bic.w	r2, r2, #14
 8003c8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c94:	2101      	movs	r1, #1
 8003c96:	fa01 f202 	lsl.w	r2, r1, r2
 8003c9a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d004      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	4798      	blx	r3
    }
  }
  return;
 8003cc2:	bf00      	nop
 8003cc4:	bf00      	nop
}
 8003cc6:	3710      	adds	r7, #16
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40020008 	.word	0x40020008
 8003cd0:	4002001c 	.word	0x4002001c
 8003cd4:	40020030 	.word	0x40020030
 8003cd8:	40020044 	.word	0x40020044
 8003cdc:	40020058 	.word	0x40020058
 8003ce0:	4002006c 	.word	0x4002006c
 8003ce4:	40020000 	.word	0x40020000

08003ce8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfe:	2101      	movs	r1, #1
 8003d00:	fa01 f202 	lsl.w	r2, r1, r2
 8003d04:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	2b10      	cmp	r3, #16
 8003d14:	d108      	bne.n	8003d28 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d26:	e007      	b.n	8003d38 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	60da      	str	r2, [r3, #12]
}
 8003d38:	bf00      	nop
 8003d3a:	3714      	adds	r7, #20
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bc80      	pop	{r7}
 8003d40:	4770      	bx	lr
	...

08003d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b08b      	sub	sp, #44	; 0x2c
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003d52:	2300      	movs	r3, #0
 8003d54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d56:	e169      	b.n	800402c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d58:	2201      	movs	r2, #1
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69fa      	ldr	r2, [r7, #28]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	429a      	cmp	r2, r3
 8003d72:	f040 8158 	bne.w	8004026 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	4a9a      	ldr	r2, [pc, #616]	; (8003fe4 <HAL_GPIO_Init+0x2a0>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d05e      	beq.n	8003e3e <HAL_GPIO_Init+0xfa>
 8003d80:	4a98      	ldr	r2, [pc, #608]	; (8003fe4 <HAL_GPIO_Init+0x2a0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d875      	bhi.n	8003e72 <HAL_GPIO_Init+0x12e>
 8003d86:	4a98      	ldr	r2, [pc, #608]	; (8003fe8 <HAL_GPIO_Init+0x2a4>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d058      	beq.n	8003e3e <HAL_GPIO_Init+0xfa>
 8003d8c:	4a96      	ldr	r2, [pc, #600]	; (8003fe8 <HAL_GPIO_Init+0x2a4>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d86f      	bhi.n	8003e72 <HAL_GPIO_Init+0x12e>
 8003d92:	4a96      	ldr	r2, [pc, #600]	; (8003fec <HAL_GPIO_Init+0x2a8>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d052      	beq.n	8003e3e <HAL_GPIO_Init+0xfa>
 8003d98:	4a94      	ldr	r2, [pc, #592]	; (8003fec <HAL_GPIO_Init+0x2a8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d869      	bhi.n	8003e72 <HAL_GPIO_Init+0x12e>
 8003d9e:	4a94      	ldr	r2, [pc, #592]	; (8003ff0 <HAL_GPIO_Init+0x2ac>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d04c      	beq.n	8003e3e <HAL_GPIO_Init+0xfa>
 8003da4:	4a92      	ldr	r2, [pc, #584]	; (8003ff0 <HAL_GPIO_Init+0x2ac>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d863      	bhi.n	8003e72 <HAL_GPIO_Init+0x12e>
 8003daa:	4a92      	ldr	r2, [pc, #584]	; (8003ff4 <HAL_GPIO_Init+0x2b0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d046      	beq.n	8003e3e <HAL_GPIO_Init+0xfa>
 8003db0:	4a90      	ldr	r2, [pc, #576]	; (8003ff4 <HAL_GPIO_Init+0x2b0>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d85d      	bhi.n	8003e72 <HAL_GPIO_Init+0x12e>
 8003db6:	2b12      	cmp	r3, #18
 8003db8:	d82a      	bhi.n	8003e10 <HAL_GPIO_Init+0xcc>
 8003dba:	2b12      	cmp	r3, #18
 8003dbc:	d859      	bhi.n	8003e72 <HAL_GPIO_Init+0x12e>
 8003dbe:	a201      	add	r2, pc, #4	; (adr r2, 8003dc4 <HAL_GPIO_Init+0x80>)
 8003dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc4:	08003e3f 	.word	0x08003e3f
 8003dc8:	08003e19 	.word	0x08003e19
 8003dcc:	08003e2b 	.word	0x08003e2b
 8003dd0:	08003e6d 	.word	0x08003e6d
 8003dd4:	08003e73 	.word	0x08003e73
 8003dd8:	08003e73 	.word	0x08003e73
 8003ddc:	08003e73 	.word	0x08003e73
 8003de0:	08003e73 	.word	0x08003e73
 8003de4:	08003e73 	.word	0x08003e73
 8003de8:	08003e73 	.word	0x08003e73
 8003dec:	08003e73 	.word	0x08003e73
 8003df0:	08003e73 	.word	0x08003e73
 8003df4:	08003e73 	.word	0x08003e73
 8003df8:	08003e73 	.word	0x08003e73
 8003dfc:	08003e73 	.word	0x08003e73
 8003e00:	08003e73 	.word	0x08003e73
 8003e04:	08003e73 	.word	0x08003e73
 8003e08:	08003e21 	.word	0x08003e21
 8003e0c:	08003e35 	.word	0x08003e35
 8003e10:	4a79      	ldr	r2, [pc, #484]	; (8003ff8 <HAL_GPIO_Init+0x2b4>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d013      	beq.n	8003e3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003e16:	e02c      	b.n	8003e72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	623b      	str	r3, [r7, #32]
          break;
 8003e1e:	e029      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	3304      	adds	r3, #4
 8003e26:	623b      	str	r3, [r7, #32]
          break;
 8003e28:	e024      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	3308      	adds	r3, #8
 8003e30:	623b      	str	r3, [r7, #32]
          break;
 8003e32:	e01f      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	330c      	adds	r3, #12
 8003e3a:	623b      	str	r3, [r7, #32]
          break;
 8003e3c:	e01a      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d102      	bne.n	8003e4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e46:	2304      	movs	r3, #4
 8003e48:	623b      	str	r3, [r7, #32]
          break;
 8003e4a:	e013      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d105      	bne.n	8003e60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e54:	2308      	movs	r3, #8
 8003e56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69fa      	ldr	r2, [r7, #28]
 8003e5c:	611a      	str	r2, [r3, #16]
          break;
 8003e5e:	e009      	b.n	8003e74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e60:	2308      	movs	r3, #8
 8003e62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	69fa      	ldr	r2, [r7, #28]
 8003e68:	615a      	str	r2, [r3, #20]
          break;
 8003e6a:	e003      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	623b      	str	r3, [r7, #32]
          break;
 8003e70:	e000      	b.n	8003e74 <HAL_GPIO_Init+0x130>
          break;
 8003e72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	2bff      	cmp	r3, #255	; 0xff
 8003e78:	d801      	bhi.n	8003e7e <HAL_GPIO_Init+0x13a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	e001      	b.n	8003e82 <HAL_GPIO_Init+0x13e>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	3304      	adds	r3, #4
 8003e82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	2bff      	cmp	r3, #255	; 0xff
 8003e88:	d802      	bhi.n	8003e90 <HAL_GPIO_Init+0x14c>
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	e002      	b.n	8003e96 <HAL_GPIO_Init+0x152>
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	3b08      	subs	r3, #8
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	210f      	movs	r1, #15
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	401a      	ands	r2, r3
 8003ea8:	6a39      	ldr	r1, [r7, #32]
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb0:	431a      	orrs	r2, r3
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f000 80b1 	beq.w	8004026 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ec4:	4b4d      	ldr	r3, [pc, #308]	; (8003ffc <HAL_GPIO_Init+0x2b8>)
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	4a4c      	ldr	r2, [pc, #304]	; (8003ffc <HAL_GPIO_Init+0x2b8>)
 8003eca:	f043 0301 	orr.w	r3, r3, #1
 8003ece:	6193      	str	r3, [r2, #24]
 8003ed0:	4b4a      	ldr	r3, [pc, #296]	; (8003ffc <HAL_GPIO_Init+0x2b8>)
 8003ed2:	699b      	ldr	r3, [r3, #24]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	60bb      	str	r3, [r7, #8]
 8003eda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003edc:	4a48      	ldr	r2, [pc, #288]	; (8004000 <HAL_GPIO_Init+0x2bc>)
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	089b      	lsrs	r3, r3, #2
 8003ee2:	3302      	adds	r3, #2
 8003ee4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ee8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	220f      	movs	r2, #15
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	4013      	ands	r3, r2
 8003efe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a40      	ldr	r2, [pc, #256]	; (8004004 <HAL_GPIO_Init+0x2c0>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d013      	beq.n	8003f30 <HAL_GPIO_Init+0x1ec>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a3f      	ldr	r2, [pc, #252]	; (8004008 <HAL_GPIO_Init+0x2c4>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d00d      	beq.n	8003f2c <HAL_GPIO_Init+0x1e8>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a3e      	ldr	r2, [pc, #248]	; (800400c <HAL_GPIO_Init+0x2c8>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d007      	beq.n	8003f28 <HAL_GPIO_Init+0x1e4>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a3d      	ldr	r2, [pc, #244]	; (8004010 <HAL_GPIO_Init+0x2cc>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d101      	bne.n	8003f24 <HAL_GPIO_Init+0x1e0>
 8003f20:	2303      	movs	r3, #3
 8003f22:	e006      	b.n	8003f32 <HAL_GPIO_Init+0x1ee>
 8003f24:	2304      	movs	r3, #4
 8003f26:	e004      	b.n	8003f32 <HAL_GPIO_Init+0x1ee>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	e002      	b.n	8003f32 <HAL_GPIO_Init+0x1ee>
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e000      	b.n	8003f32 <HAL_GPIO_Init+0x1ee>
 8003f30:	2300      	movs	r3, #0
 8003f32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f34:	f002 0203 	and.w	r2, r2, #3
 8003f38:	0092      	lsls	r2, r2, #2
 8003f3a:	4093      	lsls	r3, r2
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f42:	492f      	ldr	r1, [pc, #188]	; (8004000 <HAL_GPIO_Init+0x2bc>)
 8003f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f46:	089b      	lsrs	r3, r3, #2
 8003f48:	3302      	adds	r3, #2
 8003f4a:	68fa      	ldr	r2, [r7, #12]
 8003f4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d006      	beq.n	8003f6a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f5c:	4b2d      	ldr	r3, [pc, #180]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	492c      	ldr	r1, [pc, #176]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	600b      	str	r3, [r1, #0]
 8003f68:	e006      	b.n	8003f78 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f6a:	4b2a      	ldr	r3, [pc, #168]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	43db      	mvns	r3, r3
 8003f72:	4928      	ldr	r1, [pc, #160]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f74:	4013      	ands	r3, r2
 8003f76:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d006      	beq.n	8003f92 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f84:	4b23      	ldr	r3, [pc, #140]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f86:	685a      	ldr	r2, [r3, #4]
 8003f88:	4922      	ldr	r1, [pc, #136]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	604b      	str	r3, [r1, #4]
 8003f90:	e006      	b.n	8003fa0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f92:	4b20      	ldr	r3, [pc, #128]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	491e      	ldr	r1, [pc, #120]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d006      	beq.n	8003fba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fac:	4b19      	ldr	r3, [pc, #100]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	4918      	ldr	r1, [pc, #96]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	608b      	str	r3, [r1, #8]
 8003fb8:	e006      	b.n	8003fc8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003fba:	4b16      	ldr	r3, [pc, #88]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	4914      	ldr	r1, [pc, #80]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d021      	beq.n	8004018 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003fd4:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003fd6:	68da      	ldr	r2, [r3, #12]
 8003fd8:	490e      	ldr	r1, [pc, #56]	; (8004014 <HAL_GPIO_Init+0x2d0>)
 8003fda:	69bb      	ldr	r3, [r7, #24]
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60cb      	str	r3, [r1, #12]
 8003fe0:	e021      	b.n	8004026 <HAL_GPIO_Init+0x2e2>
 8003fe2:	bf00      	nop
 8003fe4:	10320000 	.word	0x10320000
 8003fe8:	10310000 	.word	0x10310000
 8003fec:	10220000 	.word	0x10220000
 8003ff0:	10210000 	.word	0x10210000
 8003ff4:	10120000 	.word	0x10120000
 8003ff8:	10110000 	.word	0x10110000
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40010000 	.word	0x40010000
 8004004:	40010800 	.word	0x40010800
 8004008:	40010c00 	.word	0x40010c00
 800400c:	40011000 	.word	0x40011000
 8004010:	40011400 	.word	0x40011400
 8004014:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004018:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <HAL_GPIO_Init+0x304>)
 800401a:	68da      	ldr	r2, [r3, #12]
 800401c:	69bb      	ldr	r3, [r7, #24]
 800401e:	43db      	mvns	r3, r3
 8004020:	4909      	ldr	r1, [pc, #36]	; (8004048 <HAL_GPIO_Init+0x304>)
 8004022:	4013      	ands	r3, r2
 8004024:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004028:	3301      	adds	r3, #1
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004032:	fa22 f303 	lsr.w	r3, r2, r3
 8004036:	2b00      	cmp	r3, #0
 8004038:	f47f ae8e 	bne.w	8003d58 <HAL_GPIO_Init+0x14>
  }
}
 800403c:	bf00      	nop
 800403e:	bf00      	nop
 8004040:	372c      	adds	r7, #44	; 0x2c
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr
 8004048:	40010400 	.word	0x40010400

0800404c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	807b      	strh	r3, [r7, #2]
 8004058:	4613      	mov	r3, r2
 800405a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800405c:	787b      	ldrb	r3, [r7, #1]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004062:	887a      	ldrh	r2, [r7, #2]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004068:	e003      	b.n	8004072 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800406a:	887b      	ldrh	r3, [r7, #2]
 800406c:	041a      	lsls	r2, r3, #16
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	611a      	str	r2, [r3, #16]
}
 8004072:	bf00      	nop
 8004074:	370c      	adds	r7, #12
 8004076:	46bd      	mov	sp, r7
 8004078:	bc80      	pop	{r7}
 800407a:	4770      	bx	lr

0800407c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e26c      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 8087 	beq.w	80041aa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800409c:	4b92      	ldr	r3, [pc, #584]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f003 030c 	and.w	r3, r3, #12
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d00c      	beq.n	80040c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040a8:	4b8f      	ldr	r3, [pc, #572]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 030c 	and.w	r3, r3, #12
 80040b0:	2b08      	cmp	r3, #8
 80040b2:	d112      	bne.n	80040da <HAL_RCC_OscConfig+0x5e>
 80040b4:	4b8c      	ldr	r3, [pc, #560]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c0:	d10b      	bne.n	80040da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040c2:	4b89      	ldr	r3, [pc, #548]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d06c      	beq.n	80041a8 <HAL_RCC_OscConfig+0x12c>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d168      	bne.n	80041a8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e246      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040e2:	d106      	bne.n	80040f2 <HAL_RCC_OscConfig+0x76>
 80040e4:	4b80      	ldr	r3, [pc, #512]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a7f      	ldr	r2, [pc, #508]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80040ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	e02e      	b.n	8004150 <HAL_RCC_OscConfig+0xd4>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10c      	bne.n	8004114 <HAL_RCC_OscConfig+0x98>
 80040fa:	4b7b      	ldr	r3, [pc, #492]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a7a      	ldr	r2, [pc, #488]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004104:	6013      	str	r3, [r2, #0]
 8004106:	4b78      	ldr	r3, [pc, #480]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a77      	ldr	r2, [pc, #476]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800410c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	e01d      	b.n	8004150 <HAL_RCC_OscConfig+0xd4>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800411c:	d10c      	bne.n	8004138 <HAL_RCC_OscConfig+0xbc>
 800411e:	4b72      	ldr	r3, [pc, #456]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a71      	ldr	r2, [pc, #452]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004124:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004128:	6013      	str	r3, [r2, #0]
 800412a:	4b6f      	ldr	r3, [pc, #444]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a6e      	ldr	r2, [pc, #440]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	e00b      	b.n	8004150 <HAL_RCC_OscConfig+0xd4>
 8004138:	4b6b      	ldr	r3, [pc, #428]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a6a      	ldr	r2, [pc, #424]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800413e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004142:	6013      	str	r3, [r2, #0]
 8004144:	4b68      	ldr	r3, [pc, #416]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a67      	ldr	r2, [pc, #412]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800414a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800414e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d013      	beq.n	8004180 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004158:	f7fe fea6 	bl	8002ea8 <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004160:	f7fe fea2 	bl	8002ea8 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b64      	cmp	r3, #100	; 0x64
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e1fa      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004172:	4b5d      	ldr	r3, [pc, #372]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0f0      	beq.n	8004160 <HAL_RCC_OscConfig+0xe4>
 800417e:	e014      	b.n	80041aa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004180:	f7fe fe92 	bl	8002ea8 <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004188:	f7fe fe8e 	bl	8002ea8 <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b64      	cmp	r3, #100	; 0x64
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e1e6      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800419a:	4b53      	ldr	r3, [pc, #332]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1f0      	bne.n	8004188 <HAL_RCC_OscConfig+0x10c>
 80041a6:	e000      	b.n	80041aa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0302 	and.w	r3, r3, #2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d063      	beq.n	800427e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80041b6:	4b4c      	ldr	r3, [pc, #304]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f003 030c 	and.w	r3, r3, #12
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00b      	beq.n	80041da <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041c2:	4b49      	ldr	r3, [pc, #292]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d11c      	bne.n	8004208 <HAL_RCC_OscConfig+0x18c>
 80041ce:	4b46      	ldr	r3, [pc, #280]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d116      	bne.n	8004208 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041da:	4b43      	ldr	r3, [pc, #268]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0302 	and.w	r3, r3, #2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d005      	beq.n	80041f2 <HAL_RCC_OscConfig+0x176>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d001      	beq.n	80041f2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e1ba      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041f2:	4b3d      	ldr	r3, [pc, #244]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4939      	ldr	r1, [pc, #228]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004202:	4313      	orrs	r3, r2
 8004204:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004206:	e03a      	b.n	800427e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d020      	beq.n	8004252 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004210:	4b36      	ldr	r3, [pc, #216]	; (80042ec <HAL_RCC_OscConfig+0x270>)
 8004212:	2201      	movs	r2, #1
 8004214:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004216:	f7fe fe47 	bl	8002ea8 <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800421c:	e008      	b.n	8004230 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800421e:	f7fe fe43 	bl	8002ea8 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d901      	bls.n	8004230 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e19b      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004230:	4b2d      	ldr	r3, [pc, #180]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0f0      	beq.n	800421e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800423c:	4b2a      	ldr	r3, [pc, #168]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	00db      	lsls	r3, r3, #3
 800424a:	4927      	ldr	r1, [pc, #156]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 800424c:	4313      	orrs	r3, r2
 800424e:	600b      	str	r3, [r1, #0]
 8004250:	e015      	b.n	800427e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004252:	4b26      	ldr	r3, [pc, #152]	; (80042ec <HAL_RCC_OscConfig+0x270>)
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fe fe26 	bl	8002ea8 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004260:	f7fe fe22 	bl	8002ea8 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e17a      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004272:	4b1d      	ldr	r3, [pc, #116]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0308 	and.w	r3, r3, #8
 8004286:	2b00      	cmp	r3, #0
 8004288:	d03a      	beq.n	8004300 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d019      	beq.n	80042c6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004292:	4b17      	ldr	r3, [pc, #92]	; (80042f0 <HAL_RCC_OscConfig+0x274>)
 8004294:	2201      	movs	r2, #1
 8004296:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004298:	f7fe fe06 	bl	8002ea8 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042a0:	f7fe fe02 	bl	8002ea8 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e15a      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042b2:	4b0d      	ldr	r3, [pc, #52]	; (80042e8 <HAL_RCC_OscConfig+0x26c>)
 80042b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b6:	f003 0302 	and.w	r3, r3, #2
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0f0      	beq.n	80042a0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80042be:	2001      	movs	r0, #1
 80042c0:	f000 fad8 	bl	8004874 <RCC_Delay>
 80042c4:	e01c      	b.n	8004300 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042c6:	4b0a      	ldr	r3, [pc, #40]	; (80042f0 <HAL_RCC_OscConfig+0x274>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042cc:	f7fe fdec 	bl	8002ea8 <HAL_GetTick>
 80042d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d2:	e00f      	b.n	80042f4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042d4:	f7fe fde8 	bl	8002ea8 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d908      	bls.n	80042f4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e140      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
 80042e6:	bf00      	nop
 80042e8:	40021000 	.word	0x40021000
 80042ec:	42420000 	.word	0x42420000
 80042f0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f4:	4b9e      	ldr	r3, [pc, #632]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80042f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1e9      	bne.n	80042d4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80a6 	beq.w	800445a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800430e:	2300      	movs	r3, #0
 8004310:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004312:	4b97      	ldr	r3, [pc, #604]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004314:	69db      	ldr	r3, [r3, #28]
 8004316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10d      	bne.n	800433a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800431e:	4b94      	ldr	r3, [pc, #592]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004320:	69db      	ldr	r3, [r3, #28]
 8004322:	4a93      	ldr	r2, [pc, #588]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004328:	61d3      	str	r3, [r2, #28]
 800432a:	4b91      	ldr	r3, [pc, #580]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004332:	60bb      	str	r3, [r7, #8]
 8004334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004336:	2301      	movs	r3, #1
 8004338:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800433a:	4b8e      	ldr	r3, [pc, #568]	; (8004574 <HAL_RCC_OscConfig+0x4f8>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004342:	2b00      	cmp	r3, #0
 8004344:	d118      	bne.n	8004378 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004346:	4b8b      	ldr	r3, [pc, #556]	; (8004574 <HAL_RCC_OscConfig+0x4f8>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a8a      	ldr	r2, [pc, #552]	; (8004574 <HAL_RCC_OscConfig+0x4f8>)
 800434c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004350:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004352:	f7fe fda9 	bl	8002ea8 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004358:	e008      	b.n	800436c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800435a:	f7fe fda5 	bl	8002ea8 <HAL_GetTick>
 800435e:	4602      	mov	r2, r0
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	1ad3      	subs	r3, r2, r3
 8004364:	2b64      	cmp	r3, #100	; 0x64
 8004366:	d901      	bls.n	800436c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e0fd      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800436c:	4b81      	ldr	r3, [pc, #516]	; (8004574 <HAL_RCC_OscConfig+0x4f8>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0f0      	beq.n	800435a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d106      	bne.n	800438e <HAL_RCC_OscConfig+0x312>
 8004380:	4b7b      	ldr	r3, [pc, #492]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004382:	6a1b      	ldr	r3, [r3, #32]
 8004384:	4a7a      	ldr	r2, [pc, #488]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004386:	f043 0301 	orr.w	r3, r3, #1
 800438a:	6213      	str	r3, [r2, #32]
 800438c:	e02d      	b.n	80043ea <HAL_RCC_OscConfig+0x36e>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10c      	bne.n	80043b0 <HAL_RCC_OscConfig+0x334>
 8004396:	4b76      	ldr	r3, [pc, #472]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	4a75      	ldr	r2, [pc, #468]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 800439c:	f023 0301 	bic.w	r3, r3, #1
 80043a0:	6213      	str	r3, [r2, #32]
 80043a2:	4b73      	ldr	r3, [pc, #460]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	4a72      	ldr	r2, [pc, #456]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043a8:	f023 0304 	bic.w	r3, r3, #4
 80043ac:	6213      	str	r3, [r2, #32]
 80043ae:	e01c      	b.n	80043ea <HAL_RCC_OscConfig+0x36e>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	2b05      	cmp	r3, #5
 80043b6:	d10c      	bne.n	80043d2 <HAL_RCC_OscConfig+0x356>
 80043b8:	4b6d      	ldr	r3, [pc, #436]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	4a6c      	ldr	r2, [pc, #432]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043be:	f043 0304 	orr.w	r3, r3, #4
 80043c2:	6213      	str	r3, [r2, #32]
 80043c4:	4b6a      	ldr	r3, [pc, #424]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	4a69      	ldr	r2, [pc, #420]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043ca:	f043 0301 	orr.w	r3, r3, #1
 80043ce:	6213      	str	r3, [r2, #32]
 80043d0:	e00b      	b.n	80043ea <HAL_RCC_OscConfig+0x36e>
 80043d2:	4b67      	ldr	r3, [pc, #412]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	4a66      	ldr	r2, [pc, #408]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043d8:	f023 0301 	bic.w	r3, r3, #1
 80043dc:	6213      	str	r3, [r2, #32]
 80043de:	4b64      	ldr	r3, [pc, #400]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	4a63      	ldr	r2, [pc, #396]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80043e4:	f023 0304 	bic.w	r3, r3, #4
 80043e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d015      	beq.n	800441e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043f2:	f7fe fd59 	bl	8002ea8 <HAL_GetTick>
 80043f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f8:	e00a      	b.n	8004410 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043fa:	f7fe fd55 	bl	8002ea8 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	f241 3288 	movw	r2, #5000	; 0x1388
 8004408:	4293      	cmp	r3, r2
 800440a:	d901      	bls.n	8004410 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e0ab      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004410:	4b57      	ldr	r3, [pc, #348]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0ee      	beq.n	80043fa <HAL_RCC_OscConfig+0x37e>
 800441c:	e014      	b.n	8004448 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800441e:	f7fe fd43 	bl	8002ea8 <HAL_GetTick>
 8004422:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004424:	e00a      	b.n	800443c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004426:	f7fe fd3f 	bl	8002ea8 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	f241 3288 	movw	r2, #5000	; 0x1388
 8004434:	4293      	cmp	r3, r2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e095      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800443c:	4b4c      	ldr	r3, [pc, #304]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d1ee      	bne.n	8004426 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004448:	7dfb      	ldrb	r3, [r7, #23]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d105      	bne.n	800445a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444e:	4b48      	ldr	r3, [pc, #288]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	4a47      	ldr	r2, [pc, #284]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004454:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004458:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	69db      	ldr	r3, [r3, #28]
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 8081 	beq.w	8004566 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004464:	4b42      	ldr	r3, [pc, #264]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f003 030c 	and.w	r3, r3, #12
 800446c:	2b08      	cmp	r3, #8
 800446e:	d061      	beq.n	8004534 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	69db      	ldr	r3, [r3, #28]
 8004474:	2b02      	cmp	r3, #2
 8004476:	d146      	bne.n	8004506 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004478:	4b3f      	ldr	r3, [pc, #252]	; (8004578 <HAL_RCC_OscConfig+0x4fc>)
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447e:	f7fe fd13 	bl	8002ea8 <HAL_GetTick>
 8004482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004484:	e008      	b.n	8004498 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004486:	f7fe fd0f 	bl	8002ea8 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d901      	bls.n	8004498 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e067      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004498:	4b35      	ldr	r3, [pc, #212]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1f0      	bne.n	8004486 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044ac:	d108      	bne.n	80044c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80044ae:	4b30      	ldr	r3, [pc, #192]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	492d      	ldr	r1, [pc, #180]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044c0:	4b2b      	ldr	r3, [pc, #172]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a19      	ldr	r1, [r3, #32]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	430b      	orrs	r3, r1
 80044d2:	4927      	ldr	r1, [pc, #156]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044d8:	4b27      	ldr	r3, [pc, #156]	; (8004578 <HAL_RCC_OscConfig+0x4fc>)
 80044da:	2201      	movs	r2, #1
 80044dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044de:	f7fe fce3 	bl	8002ea8 <HAL_GetTick>
 80044e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044e4:	e008      	b.n	80044f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e6:	f7fe fcdf 	bl	8002ea8 <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	2b02      	cmp	r3, #2
 80044f2:	d901      	bls.n	80044f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e037      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044f8:	4b1d      	ldr	r3, [pc, #116]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0f0      	beq.n	80044e6 <HAL_RCC_OscConfig+0x46a>
 8004504:	e02f      	b.n	8004566 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004506:	4b1c      	ldr	r3, [pc, #112]	; (8004578 <HAL_RCC_OscConfig+0x4fc>)
 8004508:	2200      	movs	r2, #0
 800450a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450c:	f7fe fccc 	bl	8002ea8 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004514:	f7fe fcc8 	bl	8002ea8 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e020      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004526:	4b12      	ldr	r3, [pc, #72]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1f0      	bne.n	8004514 <HAL_RCC_OscConfig+0x498>
 8004532:	e018      	b.n	8004566 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e013      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004540:	4b0b      	ldr	r3, [pc, #44]	; (8004570 <HAL_RCC_OscConfig+0x4f4>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	429a      	cmp	r2, r3
 8004552:	d106      	bne.n	8004562 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800455e:	429a      	cmp	r2, r3
 8004560:	d001      	beq.n	8004566 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3718      	adds	r7, #24
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40021000 	.word	0x40021000
 8004574:	40007000 	.word	0x40007000
 8004578:	42420060 	.word	0x42420060

0800457c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e0d0      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004590:	4b6a      	ldr	r3, [pc, #424]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d910      	bls.n	80045c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459e:	4b67      	ldr	r3, [pc, #412]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f023 0207 	bic.w	r2, r3, #7
 80045a6:	4965      	ldr	r1, [pc, #404]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045ae:	4b63      	ldr	r3, [pc, #396]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d001      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	e0b8      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0302 	and.w	r3, r3, #2
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d020      	beq.n	800460e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d005      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045d8:	4b59      	ldr	r3, [pc, #356]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	4a58      	ldr	r2, [pc, #352]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80045de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80045e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0308 	and.w	r3, r3, #8
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045f0:	4b53      	ldr	r3, [pc, #332]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	4a52      	ldr	r2, [pc, #328]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80045f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80045fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045fc:	4b50      	ldr	r3, [pc, #320]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	494d      	ldr	r1, [pc, #308]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 800460a:	4313      	orrs	r3, r2
 800460c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	2b00      	cmp	r3, #0
 8004618:	d040      	beq.n	800469c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d107      	bne.n	8004632 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004622:	4b47      	ldr	r3, [pc, #284]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d115      	bne.n	800465a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e07f      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b02      	cmp	r3, #2
 8004638:	d107      	bne.n	800464a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800463a:	4b41      	ldr	r3, [pc, #260]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d109      	bne.n	800465a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e073      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464a:	4b3d      	ldr	r3, [pc, #244]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e06b      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800465a:	4b39      	ldr	r3, [pc, #228]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f023 0203 	bic.w	r2, r3, #3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	4936      	ldr	r1, [pc, #216]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 8004668:	4313      	orrs	r3, r2
 800466a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800466c:	f7fe fc1c 	bl	8002ea8 <HAL_GetTick>
 8004670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004672:	e00a      	b.n	800468a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004674:	f7fe fc18 	bl	8002ea8 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e053      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468a:	4b2d      	ldr	r3, [pc, #180]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f003 020c 	and.w	r2, r3, #12
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	429a      	cmp	r2, r3
 800469a:	d1eb      	bne.n	8004674 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800469c:	4b27      	ldr	r3, [pc, #156]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d210      	bcs.n	80046cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046aa:	4b24      	ldr	r3, [pc, #144]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f023 0207 	bic.w	r2, r3, #7
 80046b2:	4922      	ldr	r1, [pc, #136]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ba:	4b20      	ldr	r3, [pc, #128]	; (800473c <HAL_RCC_ClockConfig+0x1c0>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0307 	and.w	r3, r3, #7
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	d001      	beq.n	80046cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e032      	b.n	8004732 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046d8:	4b19      	ldr	r3, [pc, #100]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	4916      	ldr	r1, [pc, #88]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d009      	beq.n	800470a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80046f6:	4b12      	ldr	r3, [pc, #72]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	490e      	ldr	r1, [pc, #56]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 8004706:	4313      	orrs	r3, r2
 8004708:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800470a:	f000 f821 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 800470e:	4602      	mov	r2, r0
 8004710:	4b0b      	ldr	r3, [pc, #44]	; (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	091b      	lsrs	r3, r3, #4
 8004716:	f003 030f 	and.w	r3, r3, #15
 800471a:	490a      	ldr	r1, [pc, #40]	; (8004744 <HAL_RCC_ClockConfig+0x1c8>)
 800471c:	5ccb      	ldrb	r3, [r1, r3]
 800471e:	fa22 f303 	lsr.w	r3, r2, r3
 8004722:	4a09      	ldr	r2, [pc, #36]	; (8004748 <HAL_RCC_ClockConfig+0x1cc>)
 8004724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004726:	4b09      	ldr	r3, [pc, #36]	; (800474c <HAL_RCC_ClockConfig+0x1d0>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4618      	mov	r0, r3
 800472c:	f7fe fb7a 	bl	8002e24 <HAL_InitTick>

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40022000 	.word	0x40022000
 8004740:	40021000 	.word	0x40021000
 8004744:	0800bfe0 	.word	0x0800bfe0
 8004748:	20000020 	.word	0x20000020
 800474c:	20000024 	.word	0x20000024

08004750 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004750:	b490      	push	{r4, r7}
 8004752:	b08a      	sub	sp, #40	; 0x28
 8004754:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004756:	4b2a      	ldr	r3, [pc, #168]	; (8004800 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004758:	1d3c      	adds	r4, r7, #4
 800475a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800475c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004760:	f240 2301 	movw	r3, #513	; 0x201
 8004764:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
 800476e:	2300      	movs	r3, #0
 8004770:	627b      	str	r3, [r7, #36]	; 0x24
 8004772:	2300      	movs	r3, #0
 8004774:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800477a:	4b22      	ldr	r3, [pc, #136]	; (8004804 <HAL_RCC_GetSysClockFreq+0xb4>)
 800477c:	685b      	ldr	r3, [r3, #4]
 800477e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	f003 030c 	and.w	r3, r3, #12
 8004786:	2b04      	cmp	r3, #4
 8004788:	d002      	beq.n	8004790 <HAL_RCC_GetSysClockFreq+0x40>
 800478a:	2b08      	cmp	r3, #8
 800478c:	d003      	beq.n	8004796 <HAL_RCC_GetSysClockFreq+0x46>
 800478e:	e02d      	b.n	80047ec <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004790:	4b1d      	ldr	r3, [pc, #116]	; (8004808 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004792:	623b      	str	r3, [r7, #32]
      break;
 8004794:	e02d      	b.n	80047f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	0c9b      	lsrs	r3, r3, #18
 800479a:	f003 030f 	and.w	r3, r3, #15
 800479e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80047a2:	4413      	add	r3, r2
 80047a4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80047a8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d013      	beq.n	80047dc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047b4:	4b13      	ldr	r3, [pc, #76]	; (8004804 <HAL_RCC_GetSysClockFreq+0xb4>)
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	0c5b      	lsrs	r3, r3, #17
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80047c2:	4413      	add	r3, r2
 80047c4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80047c8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	4a0e      	ldr	r2, [pc, #56]	; (8004808 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047ce:	fb02 f203 	mul.w	r2, r2, r3
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
 80047da:	e004      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	4a0b      	ldr	r2, [pc, #44]	; (800480c <HAL_RCC_GetSysClockFreq+0xbc>)
 80047e0:	fb02 f303 	mul.w	r3, r2, r3
 80047e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80047e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e8:	623b      	str	r3, [r7, #32]
      break;
 80047ea:	e002      	b.n	80047f2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80047ec:	4b06      	ldr	r3, [pc, #24]	; (8004808 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047ee:	623b      	str	r3, [r7, #32]
      break;
 80047f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047f2:	6a3b      	ldr	r3, [r7, #32]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3728      	adds	r7, #40	; 0x28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bc90      	pop	{r4, r7}
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	0800bfc8 	.word	0x0800bfc8
 8004804:	40021000 	.word	0x40021000
 8004808:	007a1200 	.word	0x007a1200
 800480c:	003d0900 	.word	0x003d0900

08004810 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004814:	4b02      	ldr	r3, [pc, #8]	; (8004820 <HAL_RCC_GetHCLKFreq+0x10>)
 8004816:	681b      	ldr	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	46bd      	mov	sp, r7
 800481c:	bc80      	pop	{r7}
 800481e:	4770      	bx	lr
 8004820:	20000020 	.word	0x20000020

08004824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004828:	f7ff fff2 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 800482c:	4602      	mov	r2, r0
 800482e:	4b05      	ldr	r3, [pc, #20]	; (8004844 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	0a1b      	lsrs	r3, r3, #8
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	4903      	ldr	r1, [pc, #12]	; (8004848 <HAL_RCC_GetPCLK1Freq+0x24>)
 800483a:	5ccb      	ldrb	r3, [r1, r3]
 800483c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004840:	4618      	mov	r0, r3
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40021000 	.word	0x40021000
 8004848:	0800bff0 	.word	0x0800bff0

0800484c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004850:	f7ff ffde 	bl	8004810 <HAL_RCC_GetHCLKFreq>
 8004854:	4602      	mov	r2, r0
 8004856:	4b05      	ldr	r3, [pc, #20]	; (800486c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	0adb      	lsrs	r3, r3, #11
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	4903      	ldr	r1, [pc, #12]	; (8004870 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004862:	5ccb      	ldrb	r3, [r1, r3]
 8004864:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}
 800486c:	40021000 	.word	0x40021000
 8004870:	0800bff0 	.word	0x0800bff0

08004874 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800487c:	4b0a      	ldr	r3, [pc, #40]	; (80048a8 <RCC_Delay+0x34>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a0a      	ldr	r2, [pc, #40]	; (80048ac <RCC_Delay+0x38>)
 8004882:	fba2 2303 	umull	r2, r3, r2, r3
 8004886:	0a5b      	lsrs	r3, r3, #9
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004890:	bf00      	nop
  }
  while (Delay --);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1e5a      	subs	r2, r3, #1
 8004896:	60fa      	str	r2, [r7, #12]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1f9      	bne.n	8004890 <RCC_Delay+0x1c>
}
 800489c:	bf00      	nop
 800489e:	bf00      	nop
 80048a0:	3714      	adds	r7, #20
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bc80      	pop	{r7}
 80048a6:	4770      	bx	lr
 80048a8:	20000020 	.word	0x20000020
 80048ac:	10624dd3 	.word	0x10624dd3

080048b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d101      	bne.n	80048c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e01d      	b.n	80048fe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d106      	bne.n	80048dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 f815 	bl	8004906 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	3304      	adds	r3, #4
 80048ec:	4619      	mov	r1, r3
 80048ee:	4610      	mov	r0, r2
 80048f0:	f000 f922 	bl	8004b38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3708      	adds	r7, #8
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}

08004906 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr

08004918 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f042 0201 	orr.w	r2, r2, #1
 800492e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	f003 0307 	and.w	r3, r3, #7
 800493a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b06      	cmp	r3, #6
 8004940:	d007      	beq.n	8004952 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	bc80      	pop	{r7}
 800495c:	4770      	bx	lr

0800495e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b082      	sub	sp, #8
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e01d      	b.n	80049ac <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	d106      	bne.n	800498a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004984:	6878      	ldr	r0, [r7, #4]
 8004986:	f000 f815 	bl	80049b4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2202      	movs	r2, #2
 800498e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3304      	adds	r3, #4
 800499a:	4619      	mov	r1, r3
 800499c:	4610      	mov	r0, r2
 800499e:	f000 f8cb 	bl	8004b38 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049aa:	2300      	movs	r3, #0
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3708      	adds	r7, #8
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr
	...

080049c8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2201      	movs	r2, #1
 80049d8:	6839      	ldr	r1, [r7, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f000 fa96 	bl	8004f0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a10      	ldr	r2, [pc, #64]	; (8004a28 <HAL_TIM_PWM_Start+0x60>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d107      	bne.n	80049fa <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049f8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f003 0307 	and.w	r3, r3, #7
 8004a04:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2b06      	cmp	r3, #6
 8004a0a:	d007      	beq.n	8004a1c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f042 0201 	orr.w	r2, r2, #1
 8004a1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	40012c00 	.word	0x40012c00

08004a2c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004a42:	2302      	movs	r3, #2
 8004a44:	e04e      	b.n	8004ae4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2202      	movs	r2, #2
 8004a52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2b0c      	cmp	r3, #12
 8004a5a:	d839      	bhi.n	8004ad0 <HAL_TIM_OC_ConfigChannel+0xa4>
 8004a5c:	a201      	add	r2, pc, #4	; (adr r2, 8004a64 <HAL_TIM_OC_ConfigChannel+0x38>)
 8004a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a62:	bf00      	nop
 8004a64:	08004a99 	.word	0x08004a99
 8004a68:	08004ad1 	.word	0x08004ad1
 8004a6c:	08004ad1 	.word	0x08004ad1
 8004a70:	08004ad1 	.word	0x08004ad1
 8004a74:	08004aa7 	.word	0x08004aa7
 8004a78:	08004ad1 	.word	0x08004ad1
 8004a7c:	08004ad1 	.word	0x08004ad1
 8004a80:	08004ad1 	.word	0x08004ad1
 8004a84:	08004ab5 	.word	0x08004ab5
 8004a88:	08004ad1 	.word	0x08004ad1
 8004a8c:	08004ad1 	.word	0x08004ad1
 8004a90:	08004ad1 	.word	0x08004ad1
 8004a94:	08004ac3 	.word	0x08004ac3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68b9      	ldr	r1, [r7, #8]
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f000 f8ac 	bl	8004bfc <TIM_OC1_SetConfig>
      break;
 8004aa4:	e015      	b.n	8004ad2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68b9      	ldr	r1, [r7, #8]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f90b 	bl	8004cc8 <TIM_OC2_SetConfig>
      break;
 8004ab2:	e00e      	b.n	8004ad2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68b9      	ldr	r1, [r7, #8]
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 f96e 	bl	8004d9c <TIM_OC3_SetConfig>
      break;
 8004ac0:	e007      	b.n	8004ad2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	68b9      	ldr	r1, [r7, #8]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f000 f9d1 	bl	8004e70 <TIM_OC4_SetConfig>
      break;
 8004ace:	e000      	b.n	8004ad2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8004ad0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3710      	adds	r7, #16
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d101      	bne.n	8004b04 <HAL_TIM_GenerateEvent+0x18>
 8004b00:	2302      	movs	r3, #2
 8004b02:	e014      	b.n	8004b2e <HAL_TIM_GenerateEvent+0x42>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2202      	movs	r2, #2
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8004b2c:	2300      	movs	r3, #0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bc80      	pop	{r7}
 8004b36:	4770      	bx	lr

08004b38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b085      	sub	sp, #20
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a29      	ldr	r2, [pc, #164]	; (8004bf0 <TIM_Base_SetConfig+0xb8>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00b      	beq.n	8004b68 <TIM_Base_SetConfig+0x30>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b56:	d007      	beq.n	8004b68 <TIM_Base_SetConfig+0x30>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a26      	ldr	r2, [pc, #152]	; (8004bf4 <TIM_Base_SetConfig+0xbc>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d003      	beq.n	8004b68 <TIM_Base_SetConfig+0x30>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a25      	ldr	r2, [pc, #148]	; (8004bf8 <TIM_Base_SetConfig+0xc0>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d108      	bne.n	8004b7a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a1c      	ldr	r2, [pc, #112]	; (8004bf0 <TIM_Base_SetConfig+0xb8>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d00b      	beq.n	8004b9a <TIM_Base_SetConfig+0x62>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b88:	d007      	beq.n	8004b9a <TIM_Base_SetConfig+0x62>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a19      	ldr	r2, [pc, #100]	; (8004bf4 <TIM_Base_SetConfig+0xbc>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d003      	beq.n	8004b9a <TIM_Base_SetConfig+0x62>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a18      	ldr	r2, [pc, #96]	; (8004bf8 <TIM_Base_SetConfig+0xc0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d108      	bne.n	8004bac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	68fa      	ldr	r2, [r7, #12]
 8004bbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a07      	ldr	r2, [pc, #28]	; (8004bf0 <TIM_Base_SetConfig+0xb8>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d103      	bne.n	8004be0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	691a      	ldr	r2, [r3, #16]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	615a      	str	r2, [r3, #20]
}
 8004be6:	bf00      	nop
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr
 8004bf0:	40012c00 	.word	0x40012c00
 8004bf4:	40000400 	.word	0x40000400
 8004bf8:	40000800 	.word	0x40000800

08004bfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b087      	sub	sp, #28
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	f023 0201 	bic.w	r2, r3, #1
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	699b      	ldr	r3, [r3, #24]
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0303 	bic.w	r3, r3, #3
 8004c32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f023 0302 	bic.w	r3, r3, #2
 8004c44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a1c      	ldr	r2, [pc, #112]	; (8004cc4 <TIM_OC1_SetConfig+0xc8>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d10c      	bne.n	8004c72 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f023 0308 	bic.w	r3, r3, #8
 8004c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f023 0304 	bic.w	r3, r3, #4
 8004c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a13      	ldr	r2, [pc, #76]	; (8004cc4 <TIM_OC1_SetConfig+0xc8>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d111      	bne.n	8004c9e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	697a      	ldr	r2, [r7, #20]
 8004cb6:	621a      	str	r2, [r3, #32]
}
 8004cb8:	bf00      	nop
 8004cba:	371c      	adds	r7, #28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	40012c00 	.word	0x40012c00

08004cc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	f023 0210 	bic.w	r2, r3, #16
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	021b      	lsls	r3, r3, #8
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	f023 0320 	bic.w	r3, r3, #32
 8004d12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	4a1d      	ldr	r2, [pc, #116]	; (8004d98 <TIM_OC2_SetConfig+0xd0>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d10d      	bne.n	8004d44 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	697a      	ldr	r2, [r7, #20]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d42:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a14      	ldr	r2, [pc, #80]	; (8004d98 <TIM_OC2_SetConfig+0xd0>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d113      	bne.n	8004d74 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d52:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	695b      	ldr	r3, [r3, #20]
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	621a      	str	r2, [r3, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr
 8004d98:	40012c00 	.word	0x40012c00

08004d9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b087      	sub	sp, #28
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69db      	ldr	r3, [r3, #28]
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0303 	bic.w	r3, r3, #3
 8004dd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004de4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	021b      	lsls	r3, r3, #8
 8004dec:	697a      	ldr	r2, [r7, #20]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a1d      	ldr	r2, [pc, #116]	; (8004e6c <TIM_OC3_SetConfig+0xd0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d10d      	bne.n	8004e16 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	021b      	lsls	r3, r3, #8
 8004e08:	697a      	ldr	r2, [r7, #20]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a14      	ldr	r2, [pc, #80]	; (8004e6c <TIM_OC3_SetConfig+0xd0>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d113      	bne.n	8004e46 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	011b      	lsls	r3, r3, #4
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	011b      	lsls	r3, r3, #4
 8004e40:	693a      	ldr	r2, [r7, #16]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	621a      	str	r2, [r3, #32]
}
 8004e60:	bf00      	nop
 8004e62:	371c      	adds	r7, #28
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	40012c00 	.word	0x40012c00

08004e70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b087      	sub	sp, #28
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	69db      	ldr	r3, [r3, #28]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	021b      	lsls	r3, r3, #8
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004eba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	031b      	lsls	r3, r3, #12
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a0f      	ldr	r2, [pc, #60]	; (8004f08 <TIM_OC4_SetConfig+0x98>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d109      	bne.n	8004ee4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ed6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	695b      	ldr	r3, [r3, #20]
 8004edc:	019b      	lsls	r3, r3, #6
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68fa      	ldr	r2, [r7, #12]
 8004eee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	685a      	ldr	r2, [r3, #4]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	621a      	str	r2, [r3, #32]
}
 8004efe:	bf00      	nop
 8004f00:	371c      	adds	r7, #28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bc80      	pop	{r7}
 8004f06:	4770      	bx	lr
 8004f08:	40012c00 	.word	0x40012c00

08004f0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f003 031f 	and.w	r3, r3, #31
 8004f1e:	2201      	movs	r2, #1
 8004f20:	fa02 f303 	lsl.w	r3, r2, r3
 8004f24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a1a      	ldr	r2, [r3, #32]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	401a      	ands	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6a1a      	ldr	r2, [r3, #32]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	f003 031f 	and.w	r3, r3, #31
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	fa01 f303 	lsl.w	r3, r1, r3
 8004f44:	431a      	orrs	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	621a      	str	r2, [r3, #32]
}
 8004f4a:	bf00      	nop
 8004f4c:	371c      	adds	r7, #28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2204      	movs	r2, #4
 8004f64:	6839      	ldr	r1, [r7, #0]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 f862 	bl	8005030 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f7a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2b06      	cmp	r3, #6
 8004f8c:	d007      	beq.n	8004f9e <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f042 0201 	orr.w	r2, r2, #1
 8004f9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3710      	adds	r7, #16
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b085      	sub	sp, #20
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e032      	b.n	8005026 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2202      	movs	r2, #2
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ff8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	4313      	orrs	r3, r2
 8005002:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	bc80      	pop	{r7}
 800502e:	4770      	bx	lr

08005030 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005030:	b480      	push	{r7}
 8005032:	b087      	sub	sp, #28
 8005034:	af00      	add	r7, sp, #0
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 031f 	and.w	r3, r3, #31
 8005042:	2204      	movs	r2, #4
 8005044:	fa02 f303 	lsl.w	r3, r2, r3
 8005048:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6a1a      	ldr	r2, [r3, #32]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	43db      	mvns	r3, r3
 8005052:	401a      	ands	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	6a1a      	ldr	r2, [r3, #32]
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f003 031f 	and.w	r3, r3, #31
 8005062:	6879      	ldr	r1, [r7, #4]
 8005064:	fa01 f303 	lsl.w	r3, r1, r3
 8005068:	431a      	orrs	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	621a      	str	r2, [r3, #32]
}
 800506e:	bf00      	nop
 8005070:	371c      	adds	r7, #28
 8005072:	46bd      	mov	sp, r7
 8005074:	bc80      	pop	{r7}
 8005076:	4770      	bx	lr

08005078 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e03f      	b.n	800510a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005090:	b2db      	uxtb	r3, r3
 8005092:	2b00      	cmp	r3, #0
 8005094:	d106      	bne.n	80050a4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f7fd fb36 	bl	8002710 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2224      	movs	r2, #36	; 0x24
 80050a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68da      	ldr	r2, [r3, #12]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050ba:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 fae3 	bl	8005688 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	691a      	ldr	r2, [r3, #16]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	695a      	ldr	r2, [r3, #20]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050e0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68da      	ldr	r2, [r3, #12]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050f0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2220      	movs	r2, #32
 8005104:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005112:	b480      	push	{r7}
 8005114:	b085      	sub	sp, #20
 8005116:	af00      	add	r7, sp, #0
 8005118:	60f8      	str	r0, [r7, #12]
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	4613      	mov	r3, r2
 800511e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005126:	b2db      	uxtb	r3, r3
 8005128:	2b20      	cmp	r3, #32
 800512a:	d130      	bne.n	800518e <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <HAL_UART_Transmit_IT+0x26>
 8005132:	88fb      	ldrh	r3, [r7, #6]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d101      	bne.n	800513c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e029      	b.n	8005190 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005142:	2b01      	cmp	r3, #1
 8005144:	d101      	bne.n	800514a <HAL_UART_Transmit_IT+0x38>
 8005146:	2302      	movs	r3, #2
 8005148:	e022      	b.n	8005190 <HAL_UART_Transmit_IT+0x7e>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	88fa      	ldrh	r2, [r7, #6]
 800515c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	88fa      	ldrh	r2, [r7, #6]
 8005162:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2221      	movs	r2, #33	; 0x21
 800516e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	68da      	ldr	r2, [r3, #12]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005188:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800518a:	2300      	movs	r3, #0
 800518c:	e000      	b.n	8005190 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800518e:	2302      	movs	r3, #2
  }
}
 8005190:	4618      	mov	r0, r3
 8005192:	3714      	adds	r7, #20
 8005194:	46bd      	mov	sp, r7
 8005196:	bc80      	pop	{r7}
 8005198:	4770      	bx	lr

0800519a <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800519a:	b480      	push	{r7}
 800519c:	b085      	sub	sp, #20
 800519e:	af00      	add	r7, sp, #0
 80051a0:	60f8      	str	r0, [r7, #12]
 80051a2:	60b9      	str	r1, [r7, #8]
 80051a4:	4613      	mov	r3, r2
 80051a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b20      	cmp	r3, #32
 80051b2:	d140      	bne.n	8005236 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <HAL_UART_Receive_IT+0x26>
 80051ba:	88fb      	ldrh	r3, [r7, #6]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e039      	b.n	8005238 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d101      	bne.n	80051d2 <HAL_UART_Receive_IT+0x38>
 80051ce:	2302      	movs	r3, #2
 80051d0:	e032      	b.n	8005238 <HAL_UART_Receive_IT+0x9e>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2201      	movs	r2, #1
 80051d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	88fa      	ldrh	r2, [r7, #6]
 80051e4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	88fa      	ldrh	r2, [r7, #6]
 80051ea:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2222      	movs	r2, #34	; 0x22
 80051f6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68da      	ldr	r2, [r3, #12]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005210:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	695a      	ldr	r2, [r3, #20]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f042 0201 	orr.w	r2, r2, #1
 8005220:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	68da      	ldr	r2, [r3, #12]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f042 0220 	orr.w	r2, r2, #32
 8005230:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005232:	2300      	movs	r3, #0
 8005234:	e000      	b.n	8005238 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005236:	2302      	movs	r3, #2
  }
}
 8005238:	4618      	mov	r0, r3
 800523a:	3714      	adds	r7, #20
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr
	...

08005244 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b088      	sub	sp, #32
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005264:	2300      	movs	r3, #0
 8005266:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005268:	2300      	movs	r3, #0
 800526a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	f003 030f 	and.w	r3, r3, #15
 8005272:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10d      	bne.n	8005296 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	f003 0320 	and.w	r3, r3, #32
 8005280:	2b00      	cmp	r3, #0
 8005282:	d008      	beq.n	8005296 <HAL_UART_IRQHandler+0x52>
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	f003 0320 	and.w	r3, r3, #32
 800528a:	2b00      	cmp	r3, #0
 800528c:	d003      	beq.n	8005296 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f979 	bl	8005586 <UART_Receive_IT>
      return;
 8005294:	e0cb      	b.n	800542e <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 80ab 	beq.w	80053f4 <HAL_UART_IRQHandler+0x1b0>
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f003 0301 	and.w	r3, r3, #1
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d105      	bne.n	80052b4 <HAL_UART_IRQHandler+0x70>
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 80a0 	beq.w	80053f4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <HAL_UART_IRQHandler+0x90>
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d005      	beq.n	80052d4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052cc:	f043 0201 	orr.w	r2, r3, #1
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f003 0304 	and.w	r3, r3, #4
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00a      	beq.n	80052f4 <HAL_UART_IRQHandler+0xb0>
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d005      	beq.n	80052f4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	f043 0202 	orr.w	r2, r3, #2
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00a      	beq.n	8005314 <HAL_UART_IRQHandler+0xd0>
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d005      	beq.n	8005314 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800530c:	f043 0204 	orr.w	r2, r3, #4
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005314:	69fb      	ldr	r3, [r7, #28]
 8005316:	f003 0308 	and.w	r3, r3, #8
 800531a:	2b00      	cmp	r3, #0
 800531c:	d00a      	beq.n	8005334 <HAL_UART_IRQHandler+0xf0>
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532c:	f043 0208 	orr.w	r2, r3, #8
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005338:	2b00      	cmp	r3, #0
 800533a:	d077      	beq.n	800542c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f003 0320 	and.w	r3, r3, #32
 8005342:	2b00      	cmp	r3, #0
 8005344:	d007      	beq.n	8005356 <HAL_UART_IRQHandler+0x112>
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	f003 0320 	and.w	r3, r3, #32
 800534c:	2b00      	cmp	r3, #0
 800534e:	d002      	beq.n	8005356 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f918 	bl	8005586 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005360:	2b00      	cmp	r3, #0
 8005362:	bf14      	ite	ne
 8005364:	2301      	movne	r3, #1
 8005366:	2300      	moveq	r3, #0
 8005368:	b2db      	uxtb	r3, r3
 800536a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005370:	f003 0308 	and.w	r3, r3, #8
 8005374:	2b00      	cmp	r3, #0
 8005376:	d102      	bne.n	800537e <HAL_UART_IRQHandler+0x13a>
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d031      	beq.n	80053e2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f863 	bl	800544a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800538e:	2b00      	cmp	r3, #0
 8005390:	d023      	beq.n	80053da <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	695a      	ldr	r2, [r3, #20]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d013      	beq.n	80053d2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ae:	4a21      	ldr	r2, [pc, #132]	; (8005434 <HAL_UART_IRQHandler+0x1f0>)
 80053b0:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fe fb1a 	bl	80039f0 <HAL_DMA_Abort_IT>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d016      	beq.n	80053f0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053cc:	4610      	mov	r0, r2
 80053ce:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d0:	e00e      	b.n	80053f0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fd fa58 	bl	8002888 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d8:	e00a      	b.n	80053f0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7fd fa54 	bl	8002888 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e0:	e006      	b.n	80053f0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7fd fa50 	bl	8002888 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80053ee:	e01d      	b.n	800542c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f0:	bf00      	nop
    return;
 80053f2:	e01b      	b.n	800542c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053f4:	69fb      	ldr	r3, [r7, #28]
 80053f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d008      	beq.n	8005410 <HAL_UART_IRQHandler+0x1cc>
 80053fe:	69bb      	ldr	r3, [r7, #24]
 8005400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005404:	2b00      	cmp	r3, #0
 8005406:	d003      	beq.n	8005410 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 f84f 	bl	80054ac <UART_Transmit_IT>
    return;
 800540e:	e00e      	b.n	800542e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005416:	2b00      	cmp	r3, #0
 8005418:	d009      	beq.n	800542e <HAL_UART_IRQHandler+0x1ea>
 800541a:	69bb      	ldr	r3, [r7, #24]
 800541c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005420:	2b00      	cmp	r3, #0
 8005422:	d004      	beq.n	800542e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f896 	bl	8005556 <UART_EndTransmit_IT>
    return;
 800542a:	e000      	b.n	800542e <HAL_UART_IRQHandler+0x1ea>
    return;
 800542c:	bf00      	nop
  }
}
 800542e:	3720      	adds	r7, #32
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	08005485 	.word	0x08005485

08005438 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	bc80      	pop	{r7}
 8005448:	4770      	bx	lr

0800544a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68da      	ldr	r2, [r3, #12]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005460:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695a      	ldr	r2, [r3, #20]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f022 0201 	bic.w	r2, r2, #1
 8005470:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2220      	movs	r2, #32
 8005476:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	bc80      	pop	{r7}
 8005482:	4770      	bx	lr

08005484 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005490:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7fd f9f2 	bl	8002888 <HAL_UART_ErrorCallback>
}
 80054a4:	bf00      	nop
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}

080054ac <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b21      	cmp	r3, #33	; 0x21
 80054be:	d144      	bne.n	800554a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054c8:	d11a      	bne.n	8005500 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	881b      	ldrh	r3, [r3, #0]
 80054d4:	461a      	mov	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054de:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a1b      	ldr	r3, [r3, #32]
 80054ec:	1c9a      	adds	r2, r3, #2
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	621a      	str	r2, [r3, #32]
 80054f2:	e00e      	b.n	8005512 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	621a      	str	r2, [r3, #32]
 80054fe:	e008      	b.n	8005512 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	1c59      	adds	r1, r3, #1
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	6211      	str	r1, [r2, #32]
 800550a:	781a      	ldrb	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005516:	b29b      	uxth	r3, r3
 8005518:	3b01      	subs	r3, #1
 800551a:	b29b      	uxth	r3, r3
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	4619      	mov	r1, r3
 8005520:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10f      	bne.n	8005546 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005534:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68da      	ldr	r2, [r3, #12]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005544:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005546:	2300      	movs	r3, #0
 8005548:	e000      	b.n	800554c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800554a:	2302      	movs	r3, #2
  }
}
 800554c:	4618      	mov	r0, r3
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr

08005556 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b082      	sub	sp, #8
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800556c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7ff ff5e 	bl	8005438 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3708      	adds	r7, #8
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b22      	cmp	r3, #34	; 0x22
 8005598:	d171      	bne.n	800567e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055a2:	d123      	bne.n	80055ec <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a8:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10e      	bne.n	80055d0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055be:	b29a      	uxth	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c8:	1c9a      	adds	r2, r3, #2
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	629a      	str	r2, [r3, #40]	; 0x28
 80055ce:	e029      	b.n	8005624 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	b29a      	uxth	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	629a      	str	r2, [r3, #40]	; 0x28
 80055ea:	e01b      	b.n	8005624 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	691b      	ldr	r3, [r3, #16]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10a      	bne.n	800560a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6858      	ldr	r0, [r3, #4]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fe:	1c59      	adds	r1, r3, #1
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	6291      	str	r1, [r2, #40]	; 0x28
 8005604:	b2c2      	uxtb	r2, r0
 8005606:	701a      	strb	r2, [r3, #0]
 8005608:	e00c      	b.n	8005624 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	b2da      	uxtb	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	1c58      	adds	r0, r3, #1
 8005618:	6879      	ldr	r1, [r7, #4]
 800561a:	6288      	str	r0, [r1, #40]	; 0x28
 800561c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005620:	b2d2      	uxtb	r2, r2
 8005622:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29b      	uxth	r3, r3
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	4619      	mov	r1, r3
 8005632:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005634:	2b00      	cmp	r3, #0
 8005636:	d120      	bne.n	800567a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f022 0220 	bic.w	r2, r2, #32
 8005646:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68da      	ldr	r2, [r3, #12]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005656:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	695a      	ldr	r2, [r3, #20]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0201 	bic.w	r2, r2, #1
 8005666:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2220      	movs	r2, #32
 800566c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7fc fffb 	bl	800266c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005676:	2300      	movs	r3, #0
 8005678:	e002      	b.n	8005680 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	e000      	b.n	8005680 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800567e:	2302      	movs	r3, #2
  }
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005688:	b5b0      	push	{r4, r5, r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005690:	2300      	movs	r3, #0
 8005692:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	689a      	ldr	r2, [r3, #8]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	691b      	ldr	r3, [r3, #16]
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	695b      	ldr	r3, [r3, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	4313      	orrs	r3, r2
 80056be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80056ca:	f023 030c 	bic.w	r3, r3, #12
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	6812      	ldr	r2, [r2, #0]
 80056d2:	68f9      	ldr	r1, [r7, #12]
 80056d4:	430b      	orrs	r3, r1
 80056d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699a      	ldr	r2, [r3, #24]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a6f      	ldr	r2, [pc, #444]	; (80058b0 <UART_SetConfig+0x228>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d16b      	bne.n	80057d0 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80056f8:	f7ff f8a8 	bl	800484c <HAL_RCC_GetPCLK2Freq>
 80056fc:	4602      	mov	r2, r0
 80056fe:	4613      	mov	r3, r2
 8005700:	009b      	lsls	r3, r3, #2
 8005702:	4413      	add	r3, r2
 8005704:	009a      	lsls	r2, r3, #2
 8005706:	441a      	add	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005712:	4a68      	ldr	r2, [pc, #416]	; (80058b4 <UART_SetConfig+0x22c>)
 8005714:	fba2 2303 	umull	r2, r3, r2, r3
 8005718:	095b      	lsrs	r3, r3, #5
 800571a:	011c      	lsls	r4, r3, #4
 800571c:	f7ff f896 	bl	800484c <HAL_RCC_GetPCLK2Freq>
 8005720:	4602      	mov	r2, r0
 8005722:	4613      	mov	r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	4413      	add	r3, r2
 8005728:	009a      	lsls	r2, r3, #2
 800572a:	441a      	add	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	fbb2 f5f3 	udiv	r5, r2, r3
 8005736:	f7ff f889 	bl	800484c <HAL_RCC_GetPCLK2Freq>
 800573a:	4602      	mov	r2, r0
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	009a      	lsls	r2, r3, #2
 8005744:	441a      	add	r2, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005750:	4a58      	ldr	r2, [pc, #352]	; (80058b4 <UART_SetConfig+0x22c>)
 8005752:	fba2 2303 	umull	r2, r3, r2, r3
 8005756:	095b      	lsrs	r3, r3, #5
 8005758:	2264      	movs	r2, #100	; 0x64
 800575a:	fb02 f303 	mul.w	r3, r2, r3
 800575e:	1aeb      	subs	r3, r5, r3
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	3332      	adds	r3, #50	; 0x32
 8005764:	4a53      	ldr	r2, [pc, #332]	; (80058b4 <UART_SetConfig+0x22c>)
 8005766:	fba2 2303 	umull	r2, r3, r2, r3
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005770:	441c      	add	r4, r3
 8005772:	f7ff f86b 	bl	800484c <HAL_RCC_GetPCLK2Freq>
 8005776:	4602      	mov	r2, r0
 8005778:	4613      	mov	r3, r2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	4413      	add	r3, r2
 800577e:	009a      	lsls	r2, r3, #2
 8005780:	441a      	add	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	fbb2 f5f3 	udiv	r5, r2, r3
 800578c:	f7ff f85e 	bl	800484c <HAL_RCC_GetPCLK2Freq>
 8005790:	4602      	mov	r2, r0
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	009a      	lsls	r2, r3, #2
 800579a:	441a      	add	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057a6:	4a43      	ldr	r2, [pc, #268]	; (80058b4 <UART_SetConfig+0x22c>)
 80057a8:	fba2 2303 	umull	r2, r3, r2, r3
 80057ac:	095b      	lsrs	r3, r3, #5
 80057ae:	2264      	movs	r2, #100	; 0x64
 80057b0:	fb02 f303 	mul.w	r3, r2, r3
 80057b4:	1aeb      	subs	r3, r5, r3
 80057b6:	011b      	lsls	r3, r3, #4
 80057b8:	3332      	adds	r3, #50	; 0x32
 80057ba:	4a3e      	ldr	r2, [pc, #248]	; (80058b4 <UART_SetConfig+0x22c>)
 80057bc:	fba2 2303 	umull	r2, r3, r2, r3
 80057c0:	095b      	lsrs	r3, r3, #5
 80057c2:	f003 020f 	and.w	r2, r3, #15
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4422      	add	r2, r4
 80057cc:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80057ce:	e06a      	b.n	80058a6 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80057d0:	f7ff f828 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 80057d4:	4602      	mov	r2, r0
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	009a      	lsls	r2, r3, #2
 80057de:	441a      	add	r2, r3
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ea:	4a32      	ldr	r2, [pc, #200]	; (80058b4 <UART_SetConfig+0x22c>)
 80057ec:	fba2 2303 	umull	r2, r3, r2, r3
 80057f0:	095b      	lsrs	r3, r3, #5
 80057f2:	011c      	lsls	r4, r3, #4
 80057f4:	f7ff f816 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 80057f8:	4602      	mov	r2, r0
 80057fa:	4613      	mov	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	009a      	lsls	r2, r3, #2
 8005802:	441a      	add	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	fbb2 f5f3 	udiv	r5, r2, r3
 800580e:	f7ff f809 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 8005812:	4602      	mov	r2, r0
 8005814:	4613      	mov	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4413      	add	r3, r2
 800581a:	009a      	lsls	r2, r3, #2
 800581c:	441a      	add	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	fbb2 f3f3 	udiv	r3, r2, r3
 8005828:	4a22      	ldr	r2, [pc, #136]	; (80058b4 <UART_SetConfig+0x22c>)
 800582a:	fba2 2303 	umull	r2, r3, r2, r3
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	2264      	movs	r2, #100	; 0x64
 8005832:	fb02 f303 	mul.w	r3, r2, r3
 8005836:	1aeb      	subs	r3, r5, r3
 8005838:	011b      	lsls	r3, r3, #4
 800583a:	3332      	adds	r3, #50	; 0x32
 800583c:	4a1d      	ldr	r2, [pc, #116]	; (80058b4 <UART_SetConfig+0x22c>)
 800583e:	fba2 2303 	umull	r2, r3, r2, r3
 8005842:	095b      	lsrs	r3, r3, #5
 8005844:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005848:	441c      	add	r4, r3
 800584a:	f7fe ffeb 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 800584e:	4602      	mov	r2, r0
 8005850:	4613      	mov	r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	4413      	add	r3, r2
 8005856:	009a      	lsls	r2, r3, #2
 8005858:	441a      	add	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	fbb2 f5f3 	udiv	r5, r2, r3
 8005864:	f7fe ffde 	bl	8004824 <HAL_RCC_GetPCLK1Freq>
 8005868:	4602      	mov	r2, r0
 800586a:	4613      	mov	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	009a      	lsls	r2, r3, #2
 8005872:	441a      	add	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	fbb2 f3f3 	udiv	r3, r2, r3
 800587e:	4a0d      	ldr	r2, [pc, #52]	; (80058b4 <UART_SetConfig+0x22c>)
 8005880:	fba2 2303 	umull	r2, r3, r2, r3
 8005884:	095b      	lsrs	r3, r3, #5
 8005886:	2264      	movs	r2, #100	; 0x64
 8005888:	fb02 f303 	mul.w	r3, r2, r3
 800588c:	1aeb      	subs	r3, r5, r3
 800588e:	011b      	lsls	r3, r3, #4
 8005890:	3332      	adds	r3, #50	; 0x32
 8005892:	4a08      	ldr	r2, [pc, #32]	; (80058b4 <UART_SetConfig+0x22c>)
 8005894:	fba2 2303 	umull	r2, r3, r2, r3
 8005898:	095b      	lsrs	r3, r3, #5
 800589a:	f003 020f 	and.w	r2, r3, #15
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4422      	add	r2, r4
 80058a4:	609a      	str	r2, [r3, #8]
}
 80058a6:	bf00      	nop
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bdb0      	pop	{r4, r5, r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40013800 	.word	0x40013800
 80058b4:	51eb851f 	.word	0x51eb851f

080058b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80058b8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80058ba:	e003      	b.n	80058c4 <LoopCopyDataInit>

080058bc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80058bc:	4b12      	ldr	r3, [pc, #72]	; (8005908 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80058be:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80058c0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80058c2:	3104      	adds	r1, #4

080058c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80058c4:	4811      	ldr	r0, [pc, #68]	; (800590c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80058c6:	4b12      	ldr	r3, [pc, #72]	; (8005910 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80058c8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80058ca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80058cc:	d3f6      	bcc.n	80058bc <CopyDataInit>
  ldr r2, =_sbss
 80058ce:	4a11      	ldr	r2, [pc, #68]	; (8005914 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80058d0:	e002      	b.n	80058d8 <LoopFillZerobss>

080058d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80058d2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80058d4:	f842 3b04 	str.w	r3, [r2], #4

080058d8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80058d8:	4b0f      	ldr	r3, [pc, #60]	; (8005918 <LoopPaintStack+0x30>)
  cmp r2, r3
 80058da:	429a      	cmp	r2, r3
  bcc FillZerobss
 80058dc:	d3f9      	bcc.n	80058d2 <FillZerobss>

  ldr r3, =0x55555555
 80058de:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80058e2:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80058e6:	4a0c      	ldr	r2, [pc, #48]	; (8005918 <LoopPaintStack+0x30>)

080058e8 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80058e8:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80058ec:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80058ee:	d1fb      	bne.n	80058e8 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80058f0:	f7fd f966 	bl	8002bc0 <SystemInit>
    bl  SystemCoreClockUpdate
 80058f4:	f7fd f998 	bl	8002c28 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80058f8:	f7fb fd2a 	bl	8001350 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80058fc:	f000 f816 	bl	800592c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005900:	f7fb fab2 	bl	8000e68 <main>
  b Infinite_Loop
 8005904:	f000 b80a 	b.w	800591c <Default_Handler>
  ldr r3, =_sidata
 8005908:	0800c3c8 	.word	0x0800c3c8
  ldr r0, =_sdata
 800590c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005910:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8005914:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8005918:	20000fb8 	.word	0x20000fb8

0800591c <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800591c:	e7fe      	b.n	800591c <Default_Handler>
	...

08005920 <__errno>:
 8005920:	4b01      	ldr	r3, [pc, #4]	; (8005928 <__errno+0x8>)
 8005922:	6818      	ldr	r0, [r3, #0]
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	2000002c 	.word	0x2000002c

0800592c <__libc_init_array>:
 800592c:	b570      	push	{r4, r5, r6, lr}
 800592e:	2600      	movs	r6, #0
 8005930:	4d0c      	ldr	r5, [pc, #48]	; (8005964 <__libc_init_array+0x38>)
 8005932:	4c0d      	ldr	r4, [pc, #52]	; (8005968 <__libc_init_array+0x3c>)
 8005934:	1b64      	subs	r4, r4, r5
 8005936:	10a4      	asrs	r4, r4, #2
 8005938:	42a6      	cmp	r6, r4
 800593a:	d109      	bne.n	8005950 <__libc_init_array+0x24>
 800593c:	f006 f8fc 	bl	800bb38 <_init>
 8005940:	2600      	movs	r6, #0
 8005942:	4d0a      	ldr	r5, [pc, #40]	; (800596c <__libc_init_array+0x40>)
 8005944:	4c0a      	ldr	r4, [pc, #40]	; (8005970 <__libc_init_array+0x44>)
 8005946:	1b64      	subs	r4, r4, r5
 8005948:	10a4      	asrs	r4, r4, #2
 800594a:	42a6      	cmp	r6, r4
 800594c:	d105      	bne.n	800595a <__libc_init_array+0x2e>
 800594e:	bd70      	pop	{r4, r5, r6, pc}
 8005950:	f855 3b04 	ldr.w	r3, [r5], #4
 8005954:	4798      	blx	r3
 8005956:	3601      	adds	r6, #1
 8005958:	e7ee      	b.n	8005938 <__libc_init_array+0xc>
 800595a:	f855 3b04 	ldr.w	r3, [r5], #4
 800595e:	4798      	blx	r3
 8005960:	3601      	adds	r6, #1
 8005962:	e7f2      	b.n	800594a <__libc_init_array+0x1e>
 8005964:	0800c3bc 	.word	0x0800c3bc
 8005968:	0800c3bc 	.word	0x0800c3bc
 800596c:	0800c3bc 	.word	0x0800c3bc
 8005970:	0800c3c4 	.word	0x0800c3c4

08005974 <malloc>:
 8005974:	4b02      	ldr	r3, [pc, #8]	; (8005980 <malloc+0xc>)
 8005976:	4601      	mov	r1, r0
 8005978:	6818      	ldr	r0, [r3, #0]
 800597a:	f000 b803 	b.w	8005984 <_malloc_r>
 800597e:	bf00      	nop
 8005980:	2000002c 	.word	0x2000002c

08005984 <_malloc_r>:
 8005984:	f101 030b 	add.w	r3, r1, #11
 8005988:	2b16      	cmp	r3, #22
 800598a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598e:	4605      	mov	r5, r0
 8005990:	d906      	bls.n	80059a0 <_malloc_r+0x1c>
 8005992:	f033 0707 	bics.w	r7, r3, #7
 8005996:	d504      	bpl.n	80059a2 <_malloc_r+0x1e>
 8005998:	230c      	movs	r3, #12
 800599a:	602b      	str	r3, [r5, #0]
 800599c:	2400      	movs	r4, #0
 800599e:	e1ae      	b.n	8005cfe <_malloc_r+0x37a>
 80059a0:	2710      	movs	r7, #16
 80059a2:	42b9      	cmp	r1, r7
 80059a4:	d8f8      	bhi.n	8005998 <_malloc_r+0x14>
 80059a6:	4628      	mov	r0, r5
 80059a8:	f000 fa36 	bl	8005e18 <__malloc_lock>
 80059ac:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80059b0:	4ec3      	ldr	r6, [pc, #780]	; (8005cc0 <_malloc_r+0x33c>)
 80059b2:	d238      	bcs.n	8005a26 <_malloc_r+0xa2>
 80059b4:	f107 0208 	add.w	r2, r7, #8
 80059b8:	4432      	add	r2, r6
 80059ba:	6854      	ldr	r4, [r2, #4]
 80059bc:	f1a2 0108 	sub.w	r1, r2, #8
 80059c0:	428c      	cmp	r4, r1
 80059c2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80059c6:	d102      	bne.n	80059ce <_malloc_r+0x4a>
 80059c8:	68d4      	ldr	r4, [r2, #12]
 80059ca:	42a2      	cmp	r2, r4
 80059cc:	d010      	beq.n	80059f0 <_malloc_r+0x6c>
 80059ce:	6863      	ldr	r3, [r4, #4]
 80059d0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80059d4:	f023 0303 	bic.w	r3, r3, #3
 80059d8:	60ca      	str	r2, [r1, #12]
 80059da:	4423      	add	r3, r4
 80059dc:	6091      	str	r1, [r2, #8]
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	f042 0201 	orr.w	r2, r2, #1
 80059e4:	605a      	str	r2, [r3, #4]
 80059e6:	4628      	mov	r0, r5
 80059e8:	f000 fa1c 	bl	8005e24 <__malloc_unlock>
 80059ec:	3408      	adds	r4, #8
 80059ee:	e186      	b.n	8005cfe <_malloc_r+0x37a>
 80059f0:	3302      	adds	r3, #2
 80059f2:	4ab4      	ldr	r2, [pc, #720]	; (8005cc4 <_malloc_r+0x340>)
 80059f4:	6934      	ldr	r4, [r6, #16]
 80059f6:	4611      	mov	r1, r2
 80059f8:	4294      	cmp	r4, r2
 80059fa:	d077      	beq.n	8005aec <_malloc_r+0x168>
 80059fc:	6860      	ldr	r0, [r4, #4]
 80059fe:	f020 0c03 	bic.w	ip, r0, #3
 8005a02:	ebac 0007 	sub.w	r0, ip, r7
 8005a06:	280f      	cmp	r0, #15
 8005a08:	dd48      	ble.n	8005a9c <_malloc_r+0x118>
 8005a0a:	19e1      	adds	r1, r4, r7
 8005a0c:	f040 0301 	orr.w	r3, r0, #1
 8005a10:	f047 0701 	orr.w	r7, r7, #1
 8005a14:	6067      	str	r7, [r4, #4]
 8005a16:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005a1a:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8005a1e:	604b      	str	r3, [r1, #4]
 8005a20:	f844 000c 	str.w	r0, [r4, ip]
 8005a24:	e7df      	b.n	80059e6 <_malloc_r+0x62>
 8005a26:	0a7b      	lsrs	r3, r7, #9
 8005a28:	d02a      	beq.n	8005a80 <_malloc_r+0xfc>
 8005a2a:	2b04      	cmp	r3, #4
 8005a2c:	d812      	bhi.n	8005a54 <_malloc_r+0xd0>
 8005a2e:	09bb      	lsrs	r3, r7, #6
 8005a30:	3338      	adds	r3, #56	; 0x38
 8005a32:	1c5a      	adds	r2, r3, #1
 8005a34:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005a38:	6854      	ldr	r4, [r2, #4]
 8005a3a:	f1a2 0c08 	sub.w	ip, r2, #8
 8005a3e:	4564      	cmp	r4, ip
 8005a40:	d006      	beq.n	8005a50 <_malloc_r+0xcc>
 8005a42:	6862      	ldr	r2, [r4, #4]
 8005a44:	f022 0203 	bic.w	r2, r2, #3
 8005a48:	1bd0      	subs	r0, r2, r7
 8005a4a:	280f      	cmp	r0, #15
 8005a4c:	dd1c      	ble.n	8005a88 <_malloc_r+0x104>
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	3301      	adds	r3, #1
 8005a52:	e7ce      	b.n	80059f2 <_malloc_r+0x6e>
 8005a54:	2b14      	cmp	r3, #20
 8005a56:	d801      	bhi.n	8005a5c <_malloc_r+0xd8>
 8005a58:	335b      	adds	r3, #91	; 0x5b
 8005a5a:	e7ea      	b.n	8005a32 <_malloc_r+0xae>
 8005a5c:	2b54      	cmp	r3, #84	; 0x54
 8005a5e:	d802      	bhi.n	8005a66 <_malloc_r+0xe2>
 8005a60:	0b3b      	lsrs	r3, r7, #12
 8005a62:	336e      	adds	r3, #110	; 0x6e
 8005a64:	e7e5      	b.n	8005a32 <_malloc_r+0xae>
 8005a66:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005a6a:	d802      	bhi.n	8005a72 <_malloc_r+0xee>
 8005a6c:	0bfb      	lsrs	r3, r7, #15
 8005a6e:	3377      	adds	r3, #119	; 0x77
 8005a70:	e7df      	b.n	8005a32 <_malloc_r+0xae>
 8005a72:	f240 5254 	movw	r2, #1364	; 0x554
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d804      	bhi.n	8005a84 <_malloc_r+0x100>
 8005a7a:	0cbb      	lsrs	r3, r7, #18
 8005a7c:	337c      	adds	r3, #124	; 0x7c
 8005a7e:	e7d8      	b.n	8005a32 <_malloc_r+0xae>
 8005a80:	233f      	movs	r3, #63	; 0x3f
 8005a82:	e7d6      	b.n	8005a32 <_malloc_r+0xae>
 8005a84:	237e      	movs	r3, #126	; 0x7e
 8005a86:	e7d4      	b.n	8005a32 <_malloc_r+0xae>
 8005a88:	2800      	cmp	r0, #0
 8005a8a:	68e1      	ldr	r1, [r4, #12]
 8005a8c:	db04      	blt.n	8005a98 <_malloc_r+0x114>
 8005a8e:	68a3      	ldr	r3, [r4, #8]
 8005a90:	60d9      	str	r1, [r3, #12]
 8005a92:	608b      	str	r3, [r1, #8]
 8005a94:	18a3      	adds	r3, r4, r2
 8005a96:	e7a2      	b.n	80059de <_malloc_r+0x5a>
 8005a98:	460c      	mov	r4, r1
 8005a9a:	e7d0      	b.n	8005a3e <_malloc_r+0xba>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005aa2:	db07      	blt.n	8005ab4 <_malloc_r+0x130>
 8005aa4:	44a4      	add	ip, r4
 8005aa6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005aaa:	f043 0301 	orr.w	r3, r3, #1
 8005aae:	f8cc 3004 	str.w	r3, [ip, #4]
 8005ab2:	e798      	b.n	80059e6 <_malloc_r+0x62>
 8005ab4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005ab8:	6870      	ldr	r0, [r6, #4]
 8005aba:	f080 809e 	bcs.w	8005bfa <_malloc_r+0x276>
 8005abe:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005ac2:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005ac6:	f04f 0c01 	mov.w	ip, #1
 8005aca:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005ace:	ea4c 0000 	orr.w	r0, ip, r0
 8005ad2:	3201      	adds	r2, #1
 8005ad4:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005ad8:	6070      	str	r0, [r6, #4]
 8005ada:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005ade:	3808      	subs	r0, #8
 8005ae0:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005ae4:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005ae8:	f8cc 400c 	str.w	r4, [ip, #12]
 8005aec:	2001      	movs	r0, #1
 8005aee:	109a      	asrs	r2, r3, #2
 8005af0:	fa00 f202 	lsl.w	r2, r0, r2
 8005af4:	6870      	ldr	r0, [r6, #4]
 8005af6:	4290      	cmp	r0, r2
 8005af8:	d326      	bcc.n	8005b48 <_malloc_r+0x1c4>
 8005afa:	4210      	tst	r0, r2
 8005afc:	d106      	bne.n	8005b0c <_malloc_r+0x188>
 8005afe:	f023 0303 	bic.w	r3, r3, #3
 8005b02:	0052      	lsls	r2, r2, #1
 8005b04:	4210      	tst	r0, r2
 8005b06:	f103 0304 	add.w	r3, r3, #4
 8005b0a:	d0fa      	beq.n	8005b02 <_malloc_r+0x17e>
 8005b0c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8005b10:	46c1      	mov	r9, r8
 8005b12:	469e      	mov	lr, r3
 8005b14:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005b18:	454c      	cmp	r4, r9
 8005b1a:	f040 80b3 	bne.w	8005c84 <_malloc_r+0x300>
 8005b1e:	f10e 0e01 	add.w	lr, lr, #1
 8005b22:	f01e 0f03 	tst.w	lr, #3
 8005b26:	f109 0908 	add.w	r9, r9, #8
 8005b2a:	d1f3      	bne.n	8005b14 <_malloc_r+0x190>
 8005b2c:	0798      	lsls	r0, r3, #30
 8005b2e:	f040 80ec 	bne.w	8005d0a <_malloc_r+0x386>
 8005b32:	6873      	ldr	r3, [r6, #4]
 8005b34:	ea23 0302 	bic.w	r3, r3, r2
 8005b38:	6073      	str	r3, [r6, #4]
 8005b3a:	6870      	ldr	r0, [r6, #4]
 8005b3c:	0052      	lsls	r2, r2, #1
 8005b3e:	4290      	cmp	r0, r2
 8005b40:	d302      	bcc.n	8005b48 <_malloc_r+0x1c4>
 8005b42:	2a00      	cmp	r2, #0
 8005b44:	f040 80ed 	bne.w	8005d22 <_malloc_r+0x39e>
 8005b48:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8005b4c:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005b50:	f021 0903 	bic.w	r9, r1, #3
 8005b54:	45b9      	cmp	r9, r7
 8005b56:	d304      	bcc.n	8005b62 <_malloc_r+0x1de>
 8005b58:	eba9 0207 	sub.w	r2, r9, r7
 8005b5c:	2a0f      	cmp	r2, #15
 8005b5e:	f300 8148 	bgt.w	8005df2 <_malloc_r+0x46e>
 8005b62:	4a59      	ldr	r2, [pc, #356]	; (8005cc8 <_malloc_r+0x344>)
 8005b64:	eb0b 0309 	add.w	r3, fp, r9
 8005b68:	6811      	ldr	r1, [r2, #0]
 8005b6a:	2008      	movs	r0, #8
 8005b6c:	3110      	adds	r1, #16
 8005b6e:	4439      	add	r1, r7
 8005b70:	9301      	str	r3, [sp, #4]
 8005b72:	9100      	str	r1, [sp, #0]
 8005b74:	f001 fbfc 	bl	8007370 <sysconf>
 8005b78:	e9dd 1300 	ldrd	r1, r3, [sp]
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	4a53      	ldr	r2, [pc, #332]	; (8005ccc <_malloc_r+0x348>)
 8005b80:	6810      	ldr	r0, [r2, #0]
 8005b82:	3001      	adds	r0, #1
 8005b84:	bf1f      	itttt	ne
 8005b86:	f101 31ff 	addne.w	r1, r1, #4294967295
 8005b8a:	4441      	addne	r1, r8
 8005b8c:	f1c8 0000 	rsbne	r0, r8, #0
 8005b90:	4001      	andne	r1, r0
 8005b92:	4628      	mov	r0, r5
 8005b94:	e9cd 1300 	strd	r1, r3, [sp]
 8005b98:	f7fb fc76 	bl	8001488 <_sbrk_r>
 8005b9c:	1c42      	adds	r2, r0, #1
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	f000 80fb 	beq.w	8005d9a <_malloc_r+0x416>
 8005ba4:	9b01      	ldr	r3, [sp, #4]
 8005ba6:	9900      	ldr	r1, [sp, #0]
 8005ba8:	4283      	cmp	r3, r0
 8005baa:	4a48      	ldr	r2, [pc, #288]	; (8005ccc <_malloc_r+0x348>)
 8005bac:	d902      	bls.n	8005bb4 <_malloc_r+0x230>
 8005bae:	45b3      	cmp	fp, r6
 8005bb0:	f040 80f3 	bne.w	8005d9a <_malloc_r+0x416>
 8005bb4:	f8df a120 	ldr.w	sl, [pc, #288]	; 8005cd8 <_malloc_r+0x354>
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	f8da 0000 	ldr.w	r0, [sl]
 8005bbe:	f108 3cff 	add.w	ip, r8, #4294967295
 8005bc2:	eb00 0e01 	add.w	lr, r0, r1
 8005bc6:	f8ca e000 	str.w	lr, [sl]
 8005bca:	f040 80ac 	bne.w	8005d26 <_malloc_r+0x3a2>
 8005bce:	ea13 0f0c 	tst.w	r3, ip
 8005bd2:	f040 80a8 	bne.w	8005d26 <_malloc_r+0x3a2>
 8005bd6:	68b3      	ldr	r3, [r6, #8]
 8005bd8:	4449      	add	r1, r9
 8005bda:	f041 0101 	orr.w	r1, r1, #1
 8005bde:	6059      	str	r1, [r3, #4]
 8005be0:	4a3b      	ldr	r2, [pc, #236]	; (8005cd0 <_malloc_r+0x34c>)
 8005be2:	f8da 3000 	ldr.w	r3, [sl]
 8005be6:	6811      	ldr	r1, [r2, #0]
 8005be8:	428b      	cmp	r3, r1
 8005bea:	bf88      	it	hi
 8005bec:	6013      	strhi	r3, [r2, #0]
 8005bee:	4a39      	ldr	r2, [pc, #228]	; (8005cd4 <_malloc_r+0x350>)
 8005bf0:	6811      	ldr	r1, [r2, #0]
 8005bf2:	428b      	cmp	r3, r1
 8005bf4:	bf88      	it	hi
 8005bf6:	6013      	strhi	r3, [r2, #0]
 8005bf8:	e0cf      	b.n	8005d9a <_malloc_r+0x416>
 8005bfa:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8005bfe:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8005c02:	d218      	bcs.n	8005c36 <_malloc_r+0x2b2>
 8005c04:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005c08:	3238      	adds	r2, #56	; 0x38
 8005c0a:	f102 0e01 	add.w	lr, r2, #1
 8005c0e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8005c12:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005c16:	45f0      	cmp	r8, lr
 8005c18:	d12b      	bne.n	8005c72 <_malloc_r+0x2ee>
 8005c1a:	f04f 0c01 	mov.w	ip, #1
 8005c1e:	1092      	asrs	r2, r2, #2
 8005c20:	fa0c f202 	lsl.w	r2, ip, r2
 8005c24:	4310      	orrs	r0, r2
 8005c26:	6070      	str	r0, [r6, #4]
 8005c28:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005c2c:	f8c8 4008 	str.w	r4, [r8, #8]
 8005c30:	f8ce 400c 	str.w	r4, [lr, #12]
 8005c34:	e75a      	b.n	8005aec <_malloc_r+0x168>
 8005c36:	2a14      	cmp	r2, #20
 8005c38:	d801      	bhi.n	8005c3e <_malloc_r+0x2ba>
 8005c3a:	325b      	adds	r2, #91	; 0x5b
 8005c3c:	e7e5      	b.n	8005c0a <_malloc_r+0x286>
 8005c3e:	2a54      	cmp	r2, #84	; 0x54
 8005c40:	d803      	bhi.n	8005c4a <_malloc_r+0x2c6>
 8005c42:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005c46:	326e      	adds	r2, #110	; 0x6e
 8005c48:	e7df      	b.n	8005c0a <_malloc_r+0x286>
 8005c4a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005c4e:	d803      	bhi.n	8005c58 <_malloc_r+0x2d4>
 8005c50:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8005c54:	3277      	adds	r2, #119	; 0x77
 8005c56:	e7d8      	b.n	8005c0a <_malloc_r+0x286>
 8005c58:	f240 5e54 	movw	lr, #1364	; 0x554
 8005c5c:	4572      	cmp	r2, lr
 8005c5e:	bf96      	itet	ls
 8005c60:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005c64:	227e      	movhi	r2, #126	; 0x7e
 8005c66:	327c      	addls	r2, #124	; 0x7c
 8005c68:	e7cf      	b.n	8005c0a <_malloc_r+0x286>
 8005c6a:	f8de e008 	ldr.w	lr, [lr, #8]
 8005c6e:	45f0      	cmp	r8, lr
 8005c70:	d005      	beq.n	8005c7e <_malloc_r+0x2fa>
 8005c72:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005c76:	f022 0203 	bic.w	r2, r2, #3
 8005c7a:	4562      	cmp	r2, ip
 8005c7c:	d8f5      	bhi.n	8005c6a <_malloc_r+0x2e6>
 8005c7e:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005c82:	e7d1      	b.n	8005c28 <_malloc_r+0x2a4>
 8005c84:	6860      	ldr	r0, [r4, #4]
 8005c86:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005c8a:	f020 0003 	bic.w	r0, r0, #3
 8005c8e:	eba0 0a07 	sub.w	sl, r0, r7
 8005c92:	f1ba 0f0f 	cmp.w	sl, #15
 8005c96:	dd21      	ble.n	8005cdc <_malloc_r+0x358>
 8005c98:	68a3      	ldr	r3, [r4, #8]
 8005c9a:	19e2      	adds	r2, r4, r7
 8005c9c:	f047 0701 	orr.w	r7, r7, #1
 8005ca0:	6067      	str	r7, [r4, #4]
 8005ca2:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005ca6:	f8cc 3008 	str.w	r3, [ip, #8]
 8005caa:	f04a 0301 	orr.w	r3, sl, #1
 8005cae:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005cb2:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005cb6:	6053      	str	r3, [r2, #4]
 8005cb8:	f844 a000 	str.w	sl, [r4, r0]
 8005cbc:	e693      	b.n	80059e6 <_malloc_r+0x62>
 8005cbe:	bf00      	nop
 8005cc0:	20000458 	.word	0x20000458
 8005cc4:	20000460 	.word	0x20000460
 8005cc8:	20000f00 	.word	0x20000f00
 8005ccc:	20000860 	.word	0x20000860
 8005cd0:	20000ef8 	.word	0x20000ef8
 8005cd4:	20000efc 	.word	0x20000efc
 8005cd8:	20000ed0 	.word	0x20000ed0
 8005cdc:	f1ba 0f00 	cmp.w	sl, #0
 8005ce0:	db11      	blt.n	8005d06 <_malloc_r+0x382>
 8005ce2:	4420      	add	r0, r4
 8005ce4:	6843      	ldr	r3, [r0, #4]
 8005ce6:	f043 0301 	orr.w	r3, r3, #1
 8005cea:	6043      	str	r3, [r0, #4]
 8005cec:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005cf0:	4628      	mov	r0, r5
 8005cf2:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005cf6:	f8cc 3008 	str.w	r3, [ip, #8]
 8005cfa:	f000 f893 	bl	8005e24 <__malloc_unlock>
 8005cfe:	4620      	mov	r0, r4
 8005d00:	b003      	add	sp, #12
 8005d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d06:	4664      	mov	r4, ip
 8005d08:	e706      	b.n	8005b18 <_malloc_r+0x194>
 8005d0a:	f858 0908 	ldr.w	r0, [r8], #-8
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	4540      	cmp	r0, r8
 8005d12:	f43f af0b 	beq.w	8005b2c <_malloc_r+0x1a8>
 8005d16:	e710      	b.n	8005b3a <_malloc_r+0x1b6>
 8005d18:	3304      	adds	r3, #4
 8005d1a:	0052      	lsls	r2, r2, #1
 8005d1c:	4210      	tst	r0, r2
 8005d1e:	d0fb      	beq.n	8005d18 <_malloc_r+0x394>
 8005d20:	e6f4      	b.n	8005b0c <_malloc_r+0x188>
 8005d22:	4673      	mov	r3, lr
 8005d24:	e7fa      	b.n	8005d1c <_malloc_r+0x398>
 8005d26:	6810      	ldr	r0, [r2, #0]
 8005d28:	3001      	adds	r0, #1
 8005d2a:	bf1b      	ittet	ne
 8005d2c:	1ae3      	subne	r3, r4, r3
 8005d2e:	4473      	addne	r3, lr
 8005d30:	6014      	streq	r4, [r2, #0]
 8005d32:	f8ca 3000 	strne.w	r3, [sl]
 8005d36:	f014 0307 	ands.w	r3, r4, #7
 8005d3a:	bf0e      	itee	eq
 8005d3c:	4618      	moveq	r0, r3
 8005d3e:	f1c3 0008 	rsbne	r0, r3, #8
 8005d42:	1824      	addne	r4, r4, r0
 8005d44:	1862      	adds	r2, r4, r1
 8005d46:	ea02 010c 	and.w	r1, r2, ip
 8005d4a:	4480      	add	r8, r0
 8005d4c:	eba8 0801 	sub.w	r8, r8, r1
 8005d50:	ea08 080c 	and.w	r8, r8, ip
 8005d54:	4641      	mov	r1, r8
 8005d56:	4628      	mov	r0, r5
 8005d58:	9301      	str	r3, [sp, #4]
 8005d5a:	9200      	str	r2, [sp, #0]
 8005d5c:	f7fb fb94 	bl	8001488 <_sbrk_r>
 8005d60:	1c43      	adds	r3, r0, #1
 8005d62:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d66:	d105      	bne.n	8005d74 <_malloc_r+0x3f0>
 8005d68:	b32b      	cbz	r3, 8005db6 <_malloc_r+0x432>
 8005d6a:	f04f 0800 	mov.w	r8, #0
 8005d6e:	f1a3 0008 	sub.w	r0, r3, #8
 8005d72:	4410      	add	r0, r2
 8005d74:	f8da 2000 	ldr.w	r2, [sl]
 8005d78:	1b00      	subs	r0, r0, r4
 8005d7a:	4440      	add	r0, r8
 8005d7c:	4442      	add	r2, r8
 8005d7e:	f040 0001 	orr.w	r0, r0, #1
 8005d82:	45b3      	cmp	fp, r6
 8005d84:	60b4      	str	r4, [r6, #8]
 8005d86:	f8ca 2000 	str.w	r2, [sl]
 8005d8a:	6060      	str	r0, [r4, #4]
 8005d8c:	f43f af28 	beq.w	8005be0 <_malloc_r+0x25c>
 8005d90:	f1b9 0f0f 	cmp.w	r9, #15
 8005d94:	d812      	bhi.n	8005dbc <_malloc_r+0x438>
 8005d96:	2301      	movs	r3, #1
 8005d98:	6063      	str	r3, [r4, #4]
 8005d9a:	68b3      	ldr	r3, [r6, #8]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f023 0303 	bic.w	r3, r3, #3
 8005da2:	42bb      	cmp	r3, r7
 8005da4:	eba3 0207 	sub.w	r2, r3, r7
 8005da8:	d301      	bcc.n	8005dae <_malloc_r+0x42a>
 8005daa:	2a0f      	cmp	r2, #15
 8005dac:	dc21      	bgt.n	8005df2 <_malloc_r+0x46e>
 8005dae:	4628      	mov	r0, r5
 8005db0:	f000 f838 	bl	8005e24 <__malloc_unlock>
 8005db4:	e5f2      	b.n	800599c <_malloc_r+0x18>
 8005db6:	4610      	mov	r0, r2
 8005db8:	4698      	mov	r8, r3
 8005dba:	e7db      	b.n	8005d74 <_malloc_r+0x3f0>
 8005dbc:	2205      	movs	r2, #5
 8005dbe:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005dc2:	f1a9 090c 	sub.w	r9, r9, #12
 8005dc6:	f029 0907 	bic.w	r9, r9, #7
 8005dca:	f003 0301 	and.w	r3, r3, #1
 8005dce:	ea43 0309 	orr.w	r3, r3, r9
 8005dd2:	f8cb 3004 	str.w	r3, [fp, #4]
 8005dd6:	f1b9 0f0f 	cmp.w	r9, #15
 8005dda:	eb0b 0309 	add.w	r3, fp, r9
 8005dde:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005de2:	f67f aefd 	bls.w	8005be0 <_malloc_r+0x25c>
 8005de6:	4628      	mov	r0, r5
 8005de8:	f10b 0108 	add.w	r1, fp, #8
 8005dec:	f003 fda8 	bl	8009940 <_free_r>
 8005df0:	e6f6      	b.n	8005be0 <_malloc_r+0x25c>
 8005df2:	68b4      	ldr	r4, [r6, #8]
 8005df4:	f047 0301 	orr.w	r3, r7, #1
 8005df8:	f042 0201 	orr.w	r2, r2, #1
 8005dfc:	4427      	add	r7, r4
 8005dfe:	6063      	str	r3, [r4, #4]
 8005e00:	60b7      	str	r7, [r6, #8]
 8005e02:	607a      	str	r2, [r7, #4]
 8005e04:	e5ef      	b.n	80059e6 <_malloc_r+0x62>
 8005e06:	bf00      	nop

08005e08 <memset>:
 8005e08:	4603      	mov	r3, r0
 8005e0a:	4402      	add	r2, r0
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d100      	bne.n	8005e12 <memset+0xa>
 8005e10:	4770      	bx	lr
 8005e12:	f803 1b01 	strb.w	r1, [r3], #1
 8005e16:	e7f9      	b.n	8005e0c <memset+0x4>

08005e18 <__malloc_lock>:
 8005e18:	4801      	ldr	r0, [pc, #4]	; (8005e20 <__malloc_lock+0x8>)
 8005e1a:	f003 bfc1 	b.w	8009da0 <__retarget_lock_acquire_recursive>
 8005e1e:	bf00      	nop
 8005e20:	20000fac 	.word	0x20000fac

08005e24 <__malloc_unlock>:
 8005e24:	4801      	ldr	r0, [pc, #4]	; (8005e2c <__malloc_unlock+0x8>)
 8005e26:	f003 bfbc 	b.w	8009da2 <__retarget_lock_release_recursive>
 8005e2a:	bf00      	nop
 8005e2c:	20000fac 	.word	0x20000fac

08005e30 <printf>:
 8005e30:	b40f      	push	{r0, r1, r2, r3}
 8005e32:	b507      	push	{r0, r1, r2, lr}
 8005e34:	4906      	ldr	r1, [pc, #24]	; (8005e50 <printf+0x20>)
 8005e36:	ab04      	add	r3, sp, #16
 8005e38:	6808      	ldr	r0, [r1, #0]
 8005e3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e3e:	6881      	ldr	r1, [r0, #8]
 8005e40:	9301      	str	r3, [sp, #4]
 8005e42:	f001 faa3 	bl	800738c <_vfprintf_r>
 8005e46:	b003      	add	sp, #12
 8005e48:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e4c:	b004      	add	sp, #16
 8005e4e:	4770      	bx	lr
 8005e50:	2000002c 	.word	0x2000002c

08005e54 <setvbuf>:
 8005e54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e58:	461d      	mov	r5, r3
 8005e5a:	4b59      	ldr	r3, [pc, #356]	; (8005fc0 <setvbuf+0x16c>)
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	681f      	ldr	r7, [r3, #0]
 8005e60:	460e      	mov	r6, r1
 8005e62:	4690      	mov	r8, r2
 8005e64:	b127      	cbz	r7, 8005e70 <setvbuf+0x1c>
 8005e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e68:	b913      	cbnz	r3, 8005e70 <setvbuf+0x1c>
 8005e6a:	4638      	mov	r0, r7
 8005e6c:	f003 fcd8 	bl	8009820 <__sinit>
 8005e70:	f1b8 0f02 	cmp.w	r8, #2
 8005e74:	d006      	beq.n	8005e84 <setvbuf+0x30>
 8005e76:	f1b8 0f01 	cmp.w	r8, #1
 8005e7a:	f200 809b 	bhi.w	8005fb4 <setvbuf+0x160>
 8005e7e:	2d00      	cmp	r5, #0
 8005e80:	f2c0 8098 	blt.w	8005fb4 <setvbuf+0x160>
 8005e84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e86:	07db      	lsls	r3, r3, #31
 8005e88:	d405      	bmi.n	8005e96 <setvbuf+0x42>
 8005e8a:	89a3      	ldrh	r3, [r4, #12]
 8005e8c:	0598      	lsls	r0, r3, #22
 8005e8e:	d402      	bmi.n	8005e96 <setvbuf+0x42>
 8005e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e92:	f003 ff85 	bl	8009da0 <__retarget_lock_acquire_recursive>
 8005e96:	4621      	mov	r1, r4
 8005e98:	4638      	mov	r0, r7
 8005e9a:	f003 fc55 	bl	8009748 <_fflush_r>
 8005e9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005ea0:	b141      	cbz	r1, 8005eb4 <setvbuf+0x60>
 8005ea2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005ea6:	4299      	cmp	r1, r3
 8005ea8:	d002      	beq.n	8005eb0 <setvbuf+0x5c>
 8005eaa:	4638      	mov	r0, r7
 8005eac:	f003 fd48 	bl	8009940 <_free_r>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	6323      	str	r3, [r4, #48]	; 0x30
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	61a3      	str	r3, [r4, #24]
 8005eb8:	6063      	str	r3, [r4, #4]
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	0619      	lsls	r1, r3, #24
 8005ebe:	d503      	bpl.n	8005ec8 <setvbuf+0x74>
 8005ec0:	4638      	mov	r0, r7
 8005ec2:	6921      	ldr	r1, [r4, #16]
 8005ec4:	f003 fd3c 	bl	8009940 <_free_r>
 8005ec8:	89a3      	ldrh	r3, [r4, #12]
 8005eca:	f1b8 0f02 	cmp.w	r8, #2
 8005ece:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005ed2:	f023 0303 	bic.w	r3, r3, #3
 8005ed6:	81a3      	strh	r3, [r4, #12]
 8005ed8:	d068      	beq.n	8005fac <setvbuf+0x158>
 8005eda:	ab01      	add	r3, sp, #4
 8005edc:	466a      	mov	r2, sp
 8005ede:	4621      	mov	r1, r4
 8005ee0:	4638      	mov	r0, r7
 8005ee2:	f003 ff5f 	bl	8009da4 <__swhatbuf_r>
 8005ee6:	89a3      	ldrh	r3, [r4, #12]
 8005ee8:	4318      	orrs	r0, r3
 8005eea:	81a0      	strh	r0, [r4, #12]
 8005eec:	bb35      	cbnz	r5, 8005f3c <setvbuf+0xe8>
 8005eee:	9d00      	ldr	r5, [sp, #0]
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f7ff fd3f 	bl	8005974 <malloc>
 8005ef6:	4606      	mov	r6, r0
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d152      	bne.n	8005fa2 <setvbuf+0x14e>
 8005efc:	f8dd 9000 	ldr.w	r9, [sp]
 8005f00:	45a9      	cmp	r9, r5
 8005f02:	d147      	bne.n	8005f94 <setvbuf+0x140>
 8005f04:	f04f 35ff 	mov.w	r5, #4294967295
 8005f08:	2200      	movs	r2, #0
 8005f0a:	60a2      	str	r2, [r4, #8]
 8005f0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f10:	6022      	str	r2, [r4, #0]
 8005f12:	6122      	str	r2, [r4, #16]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f1a:	6162      	str	r2, [r4, #20]
 8005f1c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f1e:	f043 0302 	orr.w	r3, r3, #2
 8005f22:	07d2      	lsls	r2, r2, #31
 8005f24:	81a3      	strh	r3, [r4, #12]
 8005f26:	d405      	bmi.n	8005f34 <setvbuf+0xe0>
 8005f28:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005f2c:	d102      	bne.n	8005f34 <setvbuf+0xe0>
 8005f2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f30:	f003 ff37 	bl	8009da2 <__retarget_lock_release_recursive>
 8005f34:	4628      	mov	r0, r5
 8005f36:	b003      	add	sp, #12
 8005f38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f3c:	2e00      	cmp	r6, #0
 8005f3e:	d0d7      	beq.n	8005ef0 <setvbuf+0x9c>
 8005f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f42:	b913      	cbnz	r3, 8005f4a <setvbuf+0xf6>
 8005f44:	4638      	mov	r0, r7
 8005f46:	f003 fc6b 	bl	8009820 <__sinit>
 8005f4a:	9b00      	ldr	r3, [sp, #0]
 8005f4c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005f50:	42ab      	cmp	r3, r5
 8005f52:	bf18      	it	ne
 8005f54:	89a3      	ldrhne	r3, [r4, #12]
 8005f56:	6026      	str	r6, [r4, #0]
 8005f58:	bf1c      	itt	ne
 8005f5a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005f5e:	81a3      	strhne	r3, [r4, #12]
 8005f60:	f1b8 0f01 	cmp.w	r8, #1
 8005f64:	bf02      	ittt	eq
 8005f66:	89a3      	ldrheq	r3, [r4, #12]
 8005f68:	f043 0301 	orreq.w	r3, r3, #1
 8005f6c:	81a3      	strheq	r3, [r4, #12]
 8005f6e:	89a2      	ldrh	r2, [r4, #12]
 8005f70:	f012 0308 	ands.w	r3, r2, #8
 8005f74:	d01c      	beq.n	8005fb0 <setvbuf+0x15c>
 8005f76:	07d3      	lsls	r3, r2, #31
 8005f78:	bf41      	itttt	mi
 8005f7a:	2300      	movmi	r3, #0
 8005f7c:	426d      	negmi	r5, r5
 8005f7e:	60a3      	strmi	r3, [r4, #8]
 8005f80:	61a5      	strmi	r5, [r4, #24]
 8005f82:	bf58      	it	pl
 8005f84:	60a5      	strpl	r5, [r4, #8]
 8005f86:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005f88:	f015 0501 	ands.w	r5, r5, #1
 8005f8c:	d115      	bne.n	8005fba <setvbuf+0x166>
 8005f8e:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005f92:	e7cb      	b.n	8005f2c <setvbuf+0xd8>
 8005f94:	4648      	mov	r0, r9
 8005f96:	f7ff fced 	bl	8005974 <malloc>
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d0b1      	beq.n	8005f04 <setvbuf+0xb0>
 8005fa0:	464d      	mov	r5, r9
 8005fa2:	89a3      	ldrh	r3, [r4, #12]
 8005fa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fa8:	81a3      	strh	r3, [r4, #12]
 8005faa:	e7c9      	b.n	8005f40 <setvbuf+0xec>
 8005fac:	2500      	movs	r5, #0
 8005fae:	e7ab      	b.n	8005f08 <setvbuf+0xb4>
 8005fb0:	60a3      	str	r3, [r4, #8]
 8005fb2:	e7e8      	b.n	8005f86 <setvbuf+0x132>
 8005fb4:	f04f 35ff 	mov.w	r5, #4294967295
 8005fb8:	e7bc      	b.n	8005f34 <setvbuf+0xe0>
 8005fba:	2500      	movs	r5, #0
 8005fbc:	e7ba      	b.n	8005f34 <setvbuf+0xe0>
 8005fbe:	bf00      	nop
 8005fc0:	2000002c 	.word	0x2000002c

08005fc4 <_svfprintf_r>:
 8005fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc8:	b0d3      	sub	sp, #332	; 0x14c
 8005fca:	468b      	mov	fp, r1
 8005fcc:	9207      	str	r2, [sp, #28]
 8005fce:	461e      	mov	r6, r3
 8005fd0:	4681      	mov	r9, r0
 8005fd2:	f003 fedf 	bl	8009d94 <_localeconv_r>
 8005fd6:	6803      	ldr	r3, [r0, #0]
 8005fd8:	4618      	mov	r0, r3
 8005fda:	9318      	str	r3, [sp, #96]	; 0x60
 8005fdc:	f7fa f8b8 	bl	8000150 <strlen>
 8005fe0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005fe4:	9012      	str	r0, [sp, #72]	; 0x48
 8005fe6:	061a      	lsls	r2, r3, #24
 8005fe8:	d518      	bpl.n	800601c <_svfprintf_r+0x58>
 8005fea:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005fee:	b9ab      	cbnz	r3, 800601c <_svfprintf_r+0x58>
 8005ff0:	2140      	movs	r1, #64	; 0x40
 8005ff2:	4648      	mov	r0, r9
 8005ff4:	f7ff fcc6 	bl	8005984 <_malloc_r>
 8005ff8:	f8cb 0000 	str.w	r0, [fp]
 8005ffc:	f8cb 0010 	str.w	r0, [fp, #16]
 8006000:	b948      	cbnz	r0, 8006016 <_svfprintf_r+0x52>
 8006002:	230c      	movs	r3, #12
 8006004:	f8c9 3000 	str.w	r3, [r9]
 8006008:	f04f 33ff 	mov.w	r3, #4294967295
 800600c:	9313      	str	r3, [sp, #76]	; 0x4c
 800600e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006010:	b053      	add	sp, #332	; 0x14c
 8006012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006016:	2340      	movs	r3, #64	; 0x40
 8006018:	f8cb 3014 	str.w	r3, [fp, #20]
 800601c:	2500      	movs	r5, #0
 800601e:	2200      	movs	r2, #0
 8006020:	2300      	movs	r3, #0
 8006022:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006026:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800602a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800602e:	ac29      	add	r4, sp, #164	; 0xa4
 8006030:	9426      	str	r4, [sp, #152]	; 0x98
 8006032:	9508      	str	r5, [sp, #32]
 8006034:	950e      	str	r5, [sp, #56]	; 0x38
 8006036:	9516      	str	r5, [sp, #88]	; 0x58
 8006038:	9519      	str	r5, [sp, #100]	; 0x64
 800603a:	9513      	str	r5, [sp, #76]	; 0x4c
 800603c:	9b07      	ldr	r3, [sp, #28]
 800603e:	461d      	mov	r5, r3
 8006040:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006044:	b10a      	cbz	r2, 800604a <_svfprintf_r+0x86>
 8006046:	2a25      	cmp	r2, #37	; 0x25
 8006048:	d1f9      	bne.n	800603e <_svfprintf_r+0x7a>
 800604a:	9b07      	ldr	r3, [sp, #28]
 800604c:	1aef      	subs	r7, r5, r3
 800604e:	d00d      	beq.n	800606c <_svfprintf_r+0xa8>
 8006050:	e9c4 3700 	strd	r3, r7, [r4]
 8006054:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006056:	443b      	add	r3, r7
 8006058:	9328      	str	r3, [sp, #160]	; 0xa0
 800605a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800605c:	3301      	adds	r3, #1
 800605e:	2b07      	cmp	r3, #7
 8006060:	9327      	str	r3, [sp, #156]	; 0x9c
 8006062:	dc78      	bgt.n	8006156 <_svfprintf_r+0x192>
 8006064:	3408      	adds	r4, #8
 8006066:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006068:	443b      	add	r3, r7
 800606a:	9313      	str	r3, [sp, #76]	; 0x4c
 800606c:	782b      	ldrb	r3, [r5, #0]
 800606e:	2b00      	cmp	r3, #0
 8006070:	f001 8142 	beq.w	80072f8 <_svfprintf_r+0x1334>
 8006074:	2300      	movs	r3, #0
 8006076:	f04f 38ff 	mov.w	r8, #4294967295
 800607a:	469a      	mov	sl, r3
 800607c:	270a      	movs	r7, #10
 800607e:	212b      	movs	r1, #43	; 0x2b
 8006080:	3501      	adds	r5, #1
 8006082:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006086:	9314      	str	r3, [sp, #80]	; 0x50
 8006088:	462a      	mov	r2, r5
 800608a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800608e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006090:	920f      	str	r2, [sp, #60]	; 0x3c
 8006092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006094:	3b20      	subs	r3, #32
 8006096:	2b5a      	cmp	r3, #90	; 0x5a
 8006098:	f200 85a0 	bhi.w	8006bdc <_svfprintf_r+0xc18>
 800609c:	e8df f013 	tbh	[pc, r3, lsl #1]
 80060a0:	059e007e 	.word	0x059e007e
 80060a4:	0086059e 	.word	0x0086059e
 80060a8:	059e059e 	.word	0x059e059e
 80060ac:	0065059e 	.word	0x0065059e
 80060b0:	059e059e 	.word	0x059e059e
 80060b4:	00930089 	.word	0x00930089
 80060b8:	0090059e 	.word	0x0090059e
 80060bc:	059e0096 	.word	0x059e0096
 80060c0:	00b300b0 	.word	0x00b300b0
 80060c4:	00b300b3 	.word	0x00b300b3
 80060c8:	00b300b3 	.word	0x00b300b3
 80060cc:	00b300b3 	.word	0x00b300b3
 80060d0:	00b300b3 	.word	0x00b300b3
 80060d4:	059e059e 	.word	0x059e059e
 80060d8:	059e059e 	.word	0x059e059e
 80060dc:	059e059e 	.word	0x059e059e
 80060e0:	011d059e 	.word	0x011d059e
 80060e4:	00e0059e 	.word	0x00e0059e
 80060e8:	011d00f3 	.word	0x011d00f3
 80060ec:	011d011d 	.word	0x011d011d
 80060f0:	059e059e 	.word	0x059e059e
 80060f4:	059e059e 	.word	0x059e059e
 80060f8:	059e00c3 	.word	0x059e00c3
 80060fc:	0471059e 	.word	0x0471059e
 8006100:	059e059e 	.word	0x059e059e
 8006104:	04b8059e 	.word	0x04b8059e
 8006108:	04da059e 	.word	0x04da059e
 800610c:	059e059e 	.word	0x059e059e
 8006110:	059e04f9 	.word	0x059e04f9
 8006114:	059e059e 	.word	0x059e059e
 8006118:	059e059e 	.word	0x059e059e
 800611c:	059e059e 	.word	0x059e059e
 8006120:	011d059e 	.word	0x011d059e
 8006124:	00e0059e 	.word	0x00e0059e
 8006128:	011d00f5 	.word	0x011d00f5
 800612c:	011d011d 	.word	0x011d011d
 8006130:	00f500c6 	.word	0x00f500c6
 8006134:	059e00da 	.word	0x059e00da
 8006138:	059e00d3 	.word	0x059e00d3
 800613c:	0473044e 	.word	0x0473044e
 8006140:	00da04a7 	.word	0x00da04a7
 8006144:	04b8059e 	.word	0x04b8059e
 8006148:	04dc007c 	.word	0x04dc007c
 800614c:	059e059e 	.word	0x059e059e
 8006150:	059e0516 	.word	0x059e0516
 8006154:	007c      	.short	0x007c
 8006156:	4659      	mov	r1, fp
 8006158:	4648      	mov	r0, r9
 800615a:	aa26      	add	r2, sp, #152	; 0x98
 800615c:	f004 fc2c 	bl	800a9b8 <__ssprint_r>
 8006160:	2800      	cmp	r0, #0
 8006162:	f040 8128 	bne.w	80063b6 <_svfprintf_r+0x3f2>
 8006166:	ac29      	add	r4, sp, #164	; 0xa4
 8006168:	e77d      	b.n	8006066 <_svfprintf_r+0xa2>
 800616a:	4648      	mov	r0, r9
 800616c:	f003 fe12 	bl	8009d94 <_localeconv_r>
 8006170:	6843      	ldr	r3, [r0, #4]
 8006172:	4618      	mov	r0, r3
 8006174:	9319      	str	r3, [sp, #100]	; 0x64
 8006176:	f7f9 ffeb 	bl	8000150 <strlen>
 800617a:	9016      	str	r0, [sp, #88]	; 0x58
 800617c:	4648      	mov	r0, r9
 800617e:	f003 fe09 	bl	8009d94 <_localeconv_r>
 8006182:	6883      	ldr	r3, [r0, #8]
 8006184:	212b      	movs	r1, #43	; 0x2b
 8006186:	930e      	str	r3, [sp, #56]	; 0x38
 8006188:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800618a:	b12b      	cbz	r3, 8006198 <_svfprintf_r+0x1d4>
 800618c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800618e:	b11b      	cbz	r3, 8006198 <_svfprintf_r+0x1d4>
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	b10b      	cbz	r3, 8006198 <_svfprintf_r+0x1d4>
 8006194:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006198:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800619a:	e775      	b.n	8006088 <_svfprintf_r+0xc4>
 800619c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1f9      	bne.n	8006198 <_svfprintf_r+0x1d4>
 80061a4:	2320      	movs	r3, #32
 80061a6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80061aa:	e7f5      	b.n	8006198 <_svfprintf_r+0x1d4>
 80061ac:	f04a 0a01 	orr.w	sl, sl, #1
 80061b0:	e7f2      	b.n	8006198 <_svfprintf_r+0x1d4>
 80061b2:	f856 3b04 	ldr.w	r3, [r6], #4
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	9314      	str	r3, [sp, #80]	; 0x50
 80061ba:	daed      	bge.n	8006198 <_svfprintf_r+0x1d4>
 80061bc:	425b      	negs	r3, r3
 80061be:	9314      	str	r3, [sp, #80]	; 0x50
 80061c0:	f04a 0a04 	orr.w	sl, sl, #4
 80061c4:	e7e8      	b.n	8006198 <_svfprintf_r+0x1d4>
 80061c6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80061ca:	e7e5      	b.n	8006198 <_svfprintf_r+0x1d4>
 80061cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061ce:	f812 3b01 	ldrb.w	r3, [r2], #1
 80061d2:	2b2a      	cmp	r3, #42	; 0x2a
 80061d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80061d6:	d110      	bne.n	80061fa <_svfprintf_r+0x236>
 80061d8:	f856 0b04 	ldr.w	r0, [r6], #4
 80061dc:	920f      	str	r2, [sp, #60]	; 0x3c
 80061de:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80061e2:	e7d9      	b.n	8006198 <_svfprintf_r+0x1d4>
 80061e4:	fb07 3808 	mla	r8, r7, r8, r3
 80061e8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80061ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80061ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061f0:	3b30      	subs	r3, #48	; 0x30
 80061f2:	2b09      	cmp	r3, #9
 80061f4:	d9f6      	bls.n	80061e4 <_svfprintf_r+0x220>
 80061f6:	920f      	str	r2, [sp, #60]	; 0x3c
 80061f8:	e74b      	b.n	8006092 <_svfprintf_r+0xce>
 80061fa:	f04f 0800 	mov.w	r8, #0
 80061fe:	e7f6      	b.n	80061ee <_svfprintf_r+0x22a>
 8006200:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006204:	e7c8      	b.n	8006198 <_svfprintf_r+0x1d4>
 8006206:	2300      	movs	r3, #0
 8006208:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800620a:	9314      	str	r3, [sp, #80]	; 0x50
 800620c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800620e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006210:	3b30      	subs	r3, #48	; 0x30
 8006212:	fb07 3300 	mla	r3, r7, r0, r3
 8006216:	9314      	str	r3, [sp, #80]	; 0x50
 8006218:	f812 3b01 	ldrb.w	r3, [r2], #1
 800621c:	930b      	str	r3, [sp, #44]	; 0x2c
 800621e:	3b30      	subs	r3, #48	; 0x30
 8006220:	2b09      	cmp	r3, #9
 8006222:	d9f3      	bls.n	800620c <_svfprintf_r+0x248>
 8006224:	e7e7      	b.n	80061f6 <_svfprintf_r+0x232>
 8006226:	f04a 0a08 	orr.w	sl, sl, #8
 800622a:	e7b5      	b.n	8006198 <_svfprintf_r+0x1d4>
 800622c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	2b68      	cmp	r3, #104	; 0x68
 8006232:	bf01      	itttt	eq
 8006234:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8006236:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800623a:	3301      	addeq	r3, #1
 800623c:	930f      	streq	r3, [sp, #60]	; 0x3c
 800623e:	bf18      	it	ne
 8006240:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8006244:	e7a8      	b.n	8006198 <_svfprintf_r+0x1d4>
 8006246:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	2b6c      	cmp	r3, #108	; 0x6c
 800624c:	d105      	bne.n	800625a <_svfprintf_r+0x296>
 800624e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006250:	3301      	adds	r3, #1
 8006252:	930f      	str	r3, [sp, #60]	; 0x3c
 8006254:	f04a 0a20 	orr.w	sl, sl, #32
 8006258:	e79e      	b.n	8006198 <_svfprintf_r+0x1d4>
 800625a:	f04a 0a10 	orr.w	sl, sl, #16
 800625e:	e79b      	b.n	8006198 <_svfprintf_r+0x1d4>
 8006260:	4632      	mov	r2, r6
 8006262:	2000      	movs	r0, #0
 8006264:	f852 3b04 	ldr.w	r3, [r2], #4
 8006268:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800626c:	920a      	str	r2, [sp, #40]	; 0x28
 800626e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006272:	ab39      	add	r3, sp, #228	; 0xe4
 8006274:	4607      	mov	r7, r0
 8006276:	f04f 0801 	mov.w	r8, #1
 800627a:	4606      	mov	r6, r0
 800627c:	4605      	mov	r5, r0
 800627e:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006282:	9307      	str	r3, [sp, #28]
 8006284:	e1a9      	b.n	80065da <_svfprintf_r+0x616>
 8006286:	f04a 0a10 	orr.w	sl, sl, #16
 800628a:	f01a 0f20 	tst.w	sl, #32
 800628e:	d011      	beq.n	80062b4 <_svfprintf_r+0x2f0>
 8006290:	3607      	adds	r6, #7
 8006292:	f026 0307 	bic.w	r3, r6, #7
 8006296:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800629a:	930a      	str	r3, [sp, #40]	; 0x28
 800629c:	2e00      	cmp	r6, #0
 800629e:	f177 0300 	sbcs.w	r3, r7, #0
 80062a2:	da05      	bge.n	80062b0 <_svfprintf_r+0x2ec>
 80062a4:	232d      	movs	r3, #45	; 0x2d
 80062a6:	4276      	negs	r6, r6
 80062a8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80062ac:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80062b0:	2301      	movs	r3, #1
 80062b2:	e377      	b.n	80069a4 <_svfprintf_r+0x9e0>
 80062b4:	1d33      	adds	r3, r6, #4
 80062b6:	f01a 0f10 	tst.w	sl, #16
 80062ba:	930a      	str	r3, [sp, #40]	; 0x28
 80062bc:	d002      	beq.n	80062c4 <_svfprintf_r+0x300>
 80062be:	6836      	ldr	r6, [r6, #0]
 80062c0:	17f7      	asrs	r7, r6, #31
 80062c2:	e7eb      	b.n	800629c <_svfprintf_r+0x2d8>
 80062c4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80062c8:	6836      	ldr	r6, [r6, #0]
 80062ca:	d001      	beq.n	80062d0 <_svfprintf_r+0x30c>
 80062cc:	b236      	sxth	r6, r6
 80062ce:	e7f7      	b.n	80062c0 <_svfprintf_r+0x2fc>
 80062d0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80062d4:	bf18      	it	ne
 80062d6:	b276      	sxtbne	r6, r6
 80062d8:	e7f2      	b.n	80062c0 <_svfprintf_r+0x2fc>
 80062da:	3607      	adds	r6, #7
 80062dc:	f026 0307 	bic.w	r3, r6, #7
 80062e0:	4619      	mov	r1, r3
 80062e2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80062e6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80062ea:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80062ee:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80062f2:	910a      	str	r1, [sp, #40]	; 0x28
 80062f4:	f04f 32ff 	mov.w	r2, #4294967295
 80062f8:	4630      	mov	r0, r6
 80062fa:	4629      	mov	r1, r5
 80062fc:	4b32      	ldr	r3, [pc, #200]	; (80063c8 <_svfprintf_r+0x404>)
 80062fe:	f7fa fb85 	bl	8000a0c <__aeabi_dcmpun>
 8006302:	bb08      	cbnz	r0, 8006348 <_svfprintf_r+0x384>
 8006304:	f04f 32ff 	mov.w	r2, #4294967295
 8006308:	4630      	mov	r0, r6
 800630a:	4629      	mov	r1, r5
 800630c:	4b2e      	ldr	r3, [pc, #184]	; (80063c8 <_svfprintf_r+0x404>)
 800630e:	f7fa fb5f 	bl	80009d0 <__aeabi_dcmple>
 8006312:	b9c8      	cbnz	r0, 8006348 <_svfprintf_r+0x384>
 8006314:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006318:	2200      	movs	r2, #0
 800631a:	2300      	movs	r3, #0
 800631c:	f7fa fb4e 	bl	80009bc <__aeabi_dcmplt>
 8006320:	b110      	cbz	r0, 8006328 <_svfprintf_r+0x364>
 8006322:	232d      	movs	r3, #45	; 0x2d
 8006324:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006328:	4a28      	ldr	r2, [pc, #160]	; (80063cc <_svfprintf_r+0x408>)
 800632a:	4829      	ldr	r0, [pc, #164]	; (80063d0 <_svfprintf_r+0x40c>)
 800632c:	4613      	mov	r3, r2
 800632e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006330:	2700      	movs	r7, #0
 8006332:	2947      	cmp	r1, #71	; 0x47
 8006334:	bfc8      	it	gt
 8006336:	4603      	movgt	r3, r0
 8006338:	f04f 0803 	mov.w	r8, #3
 800633c:	9307      	str	r3, [sp, #28]
 800633e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8006342:	463e      	mov	r6, r7
 8006344:	f000 bc24 	b.w	8006b90 <_svfprintf_r+0xbcc>
 8006348:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800634c:	4610      	mov	r0, r2
 800634e:	4619      	mov	r1, r3
 8006350:	f7fa fb5c 	bl	8000a0c <__aeabi_dcmpun>
 8006354:	4607      	mov	r7, r0
 8006356:	b148      	cbz	r0, 800636c <_svfprintf_r+0x3a8>
 8006358:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800635a:	4a1e      	ldr	r2, [pc, #120]	; (80063d4 <_svfprintf_r+0x410>)
 800635c:	2b00      	cmp	r3, #0
 800635e:	bfb8      	it	lt
 8006360:	232d      	movlt	r3, #45	; 0x2d
 8006362:	481d      	ldr	r0, [pc, #116]	; (80063d8 <_svfprintf_r+0x414>)
 8006364:	bfb8      	it	lt
 8006366:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800636a:	e7df      	b.n	800632c <_svfprintf_r+0x368>
 800636c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800636e:	f023 0320 	bic.w	r3, r3, #32
 8006372:	2b41      	cmp	r3, #65	; 0x41
 8006374:	930c      	str	r3, [sp, #48]	; 0x30
 8006376:	d131      	bne.n	80063dc <_svfprintf_r+0x418>
 8006378:	2330      	movs	r3, #48	; 0x30
 800637a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800637e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006380:	f04a 0a02 	orr.w	sl, sl, #2
 8006384:	2b61      	cmp	r3, #97	; 0x61
 8006386:	bf0c      	ite	eq
 8006388:	2378      	moveq	r3, #120	; 0x78
 800638a:	2358      	movne	r3, #88	; 0x58
 800638c:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8006390:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006394:	f340 81fa 	ble.w	800678c <_svfprintf_r+0x7c8>
 8006398:	4648      	mov	r0, r9
 800639a:	f108 0101 	add.w	r1, r8, #1
 800639e:	f7ff faf1 	bl	8005984 <_malloc_r>
 80063a2:	9007      	str	r0, [sp, #28]
 80063a4:	2800      	cmp	r0, #0
 80063a6:	f040 81f4 	bne.w	8006792 <_svfprintf_r+0x7ce>
 80063aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80063ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063b2:	f8ab 300c 	strh.w	r3, [fp, #12]
 80063b6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80063ba:	f013 0f40 	tst.w	r3, #64	; 0x40
 80063be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80063c0:	bf18      	it	ne
 80063c2:	f04f 33ff 	movne.w	r3, #4294967295
 80063c6:	e621      	b.n	800600c <_svfprintf_r+0x48>
 80063c8:	7fefffff 	.word	0x7fefffff
 80063cc:	0800bffc 	.word	0x0800bffc
 80063d0:	0800c000 	.word	0x0800c000
 80063d4:	0800c004 	.word	0x0800c004
 80063d8:	0800c008 	.word	0x0800c008
 80063dc:	f1b8 3fff 	cmp.w	r8, #4294967295
 80063e0:	f000 81d9 	beq.w	8006796 <_svfprintf_r+0x7d2>
 80063e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063e6:	2b47      	cmp	r3, #71	; 0x47
 80063e8:	d105      	bne.n	80063f6 <_svfprintf_r+0x432>
 80063ea:	f1b8 0f00 	cmp.w	r8, #0
 80063ee:	d102      	bne.n	80063f6 <_svfprintf_r+0x432>
 80063f0:	4647      	mov	r7, r8
 80063f2:	f04f 0801 	mov.w	r8, #1
 80063f6:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80063fa:	9315      	str	r3, [sp, #84]	; 0x54
 80063fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063fe:	1e1d      	subs	r5, r3, #0
 8006400:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006402:	9308      	str	r3, [sp, #32]
 8006404:	bfb7      	itett	lt
 8006406:	462b      	movlt	r3, r5
 8006408:	2300      	movge	r3, #0
 800640a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800640e:	232d      	movlt	r3, #45	; 0x2d
 8006410:	931c      	str	r3, [sp, #112]	; 0x70
 8006412:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006414:	2b41      	cmp	r3, #65	; 0x41
 8006416:	f040 81d7 	bne.w	80067c8 <_svfprintf_r+0x804>
 800641a:	aa20      	add	r2, sp, #128	; 0x80
 800641c:	4629      	mov	r1, r5
 800641e:	9808      	ldr	r0, [sp, #32]
 8006420:	f004 fa40 	bl	800a8a4 <frexp>
 8006424:	2200      	movs	r2, #0
 8006426:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800642a:	f7fa f855 	bl	80004d8 <__aeabi_dmul>
 800642e:	4602      	mov	r2, r0
 8006430:	460b      	mov	r3, r1
 8006432:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006436:	2200      	movs	r2, #0
 8006438:	2300      	movs	r3, #0
 800643a:	f7fa fab5 	bl	80009a8 <__aeabi_dcmpeq>
 800643e:	b108      	cbz	r0, 8006444 <_svfprintf_r+0x480>
 8006440:	2301      	movs	r3, #1
 8006442:	9320      	str	r3, [sp, #128]	; 0x80
 8006444:	4eb4      	ldr	r6, [pc, #720]	; (8006718 <_svfprintf_r+0x754>)
 8006446:	4bb5      	ldr	r3, [pc, #724]	; (800671c <_svfprintf_r+0x758>)
 8006448:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800644a:	9d07      	ldr	r5, [sp, #28]
 800644c:	2a61      	cmp	r2, #97	; 0x61
 800644e:	bf18      	it	ne
 8006450:	461e      	movne	r6, r3
 8006452:	9617      	str	r6, [sp, #92]	; 0x5c
 8006454:	f108 36ff 	add.w	r6, r8, #4294967295
 8006458:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800645c:	2200      	movs	r2, #0
 800645e:	4bb0      	ldr	r3, [pc, #704]	; (8006720 <_svfprintf_r+0x75c>)
 8006460:	f7fa f83a 	bl	80004d8 <__aeabi_dmul>
 8006464:	4602      	mov	r2, r0
 8006466:	460b      	mov	r3, r1
 8006468:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800646c:	f7fa fae4 	bl	8000a38 <__aeabi_d2iz>
 8006470:	901d      	str	r0, [sp, #116]	; 0x74
 8006472:	f7f9 ffc7 	bl	8000404 <__aeabi_i2d>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800647e:	f7f9 fe73 	bl	8000168 <__aeabi_dsub>
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
 8006486:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800648a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800648c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800648e:	960d      	str	r6, [sp, #52]	; 0x34
 8006490:	5c9b      	ldrb	r3, [r3, r2]
 8006492:	f805 3b01 	strb.w	r3, [r5], #1
 8006496:	1c73      	adds	r3, r6, #1
 8006498:	d006      	beq.n	80064a8 <_svfprintf_r+0x4e4>
 800649a:	2200      	movs	r2, #0
 800649c:	2300      	movs	r3, #0
 800649e:	3e01      	subs	r6, #1
 80064a0:	f7fa fa82 	bl	80009a8 <__aeabi_dcmpeq>
 80064a4:	2800      	cmp	r0, #0
 80064a6:	d0d7      	beq.n	8006458 <_svfprintf_r+0x494>
 80064a8:	2200      	movs	r2, #0
 80064aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064ae:	4b9d      	ldr	r3, [pc, #628]	; (8006724 <_svfprintf_r+0x760>)
 80064b0:	f7fa faa2 	bl	80009f8 <__aeabi_dcmpgt>
 80064b4:	b960      	cbnz	r0, 80064d0 <_svfprintf_r+0x50c>
 80064b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064ba:	2200      	movs	r2, #0
 80064bc:	4b99      	ldr	r3, [pc, #612]	; (8006724 <_svfprintf_r+0x760>)
 80064be:	f7fa fa73 	bl	80009a8 <__aeabi_dcmpeq>
 80064c2:	2800      	cmp	r0, #0
 80064c4:	f000 817b 	beq.w	80067be <_svfprintf_r+0x7fa>
 80064c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064ca:	07d8      	lsls	r0, r3, #31
 80064cc:	f140 8177 	bpl.w	80067be <_svfprintf_r+0x7fa>
 80064d0:	2030      	movs	r0, #48	; 0x30
 80064d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064d4:	9524      	str	r5, [sp, #144]	; 0x90
 80064d6:	7bd9      	ldrb	r1, [r3, #15]
 80064d8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064da:	1e53      	subs	r3, r2, #1
 80064dc:	9324      	str	r3, [sp, #144]	; 0x90
 80064de:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80064e2:	428b      	cmp	r3, r1
 80064e4:	f000 815a 	beq.w	800679c <_svfprintf_r+0x7d8>
 80064e8:	2b39      	cmp	r3, #57	; 0x39
 80064ea:	bf0b      	itete	eq
 80064ec:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80064ee:	3301      	addne	r3, #1
 80064f0:	7a9b      	ldrbeq	r3, [r3, #10]
 80064f2:	b2db      	uxtbne	r3, r3
 80064f4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80064f8:	9b07      	ldr	r3, [sp, #28]
 80064fa:	1aeb      	subs	r3, r5, r3
 80064fc:	9308      	str	r3, [sp, #32]
 80064fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006500:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006502:	2b47      	cmp	r3, #71	; 0x47
 8006504:	f040 81ad 	bne.w	8006862 <_svfprintf_r+0x89e>
 8006508:	1ce9      	adds	r1, r5, #3
 800650a:	db02      	blt.n	8006512 <_svfprintf_r+0x54e>
 800650c:	45a8      	cmp	r8, r5
 800650e:	f280 81cf 	bge.w	80068b0 <_svfprintf_r+0x8ec>
 8006512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006514:	3b02      	subs	r3, #2
 8006516:	930b      	str	r3, [sp, #44]	; 0x2c
 8006518:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800651a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800651e:	f021 0120 	bic.w	r1, r1, #32
 8006522:	2941      	cmp	r1, #65	; 0x41
 8006524:	bf08      	it	eq
 8006526:	320f      	addeq	r2, #15
 8006528:	f105 33ff 	add.w	r3, r5, #4294967295
 800652c:	bf06      	itte	eq
 800652e:	b2d2      	uxtbeq	r2, r2
 8006530:	2101      	moveq	r1, #1
 8006532:	2100      	movne	r1, #0
 8006534:	2b00      	cmp	r3, #0
 8006536:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800653a:	bfb4      	ite	lt
 800653c:	222d      	movlt	r2, #45	; 0x2d
 800653e:	222b      	movge	r2, #43	; 0x2b
 8006540:	9320      	str	r3, [sp, #128]	; 0x80
 8006542:	bfb8      	it	lt
 8006544:	f1c5 0301 	rsblt	r3, r5, #1
 8006548:	2b09      	cmp	r3, #9
 800654a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800654e:	f340 819e 	ble.w	800688e <_svfprintf_r+0x8ca>
 8006552:	260a      	movs	r6, #10
 8006554:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006558:	fb93 f5f6 	sdiv	r5, r3, r6
 800655c:	4611      	mov	r1, r2
 800655e:	fb06 3015 	mls	r0, r6, r5, r3
 8006562:	3030      	adds	r0, #48	; 0x30
 8006564:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006568:	4618      	mov	r0, r3
 800656a:	2863      	cmp	r0, #99	; 0x63
 800656c:	462b      	mov	r3, r5
 800656e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006572:	dcf1      	bgt.n	8006558 <_svfprintf_r+0x594>
 8006574:	3330      	adds	r3, #48	; 0x30
 8006576:	1e88      	subs	r0, r1, #2
 8006578:	f802 3c01 	strb.w	r3, [r2, #-1]
 800657c:	4603      	mov	r3, r0
 800657e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006582:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8006586:	42ab      	cmp	r3, r5
 8006588:	f0c0 817c 	bcc.w	8006884 <_svfprintf_r+0x8c0>
 800658c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006590:	1a52      	subs	r2, r2, r1
 8006592:	42a8      	cmp	r0, r5
 8006594:	bf88      	it	hi
 8006596:	2200      	movhi	r2, #0
 8006598:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800659c:	441a      	add	r2, r3
 800659e:	ab22      	add	r3, sp, #136	; 0x88
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	9a08      	ldr	r2, [sp, #32]
 80065a4:	931a      	str	r3, [sp, #104]	; 0x68
 80065a6:	2a01      	cmp	r2, #1
 80065a8:	eb03 0802 	add.w	r8, r3, r2
 80065ac:	dc02      	bgt.n	80065b4 <_svfprintf_r+0x5f0>
 80065ae:	f01a 0f01 	tst.w	sl, #1
 80065b2:	d001      	beq.n	80065b8 <_svfprintf_r+0x5f4>
 80065b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065b6:	4498      	add	r8, r3
 80065b8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80065bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065c0:	9315      	str	r3, [sp, #84]	; 0x54
 80065c2:	2300      	movs	r3, #0
 80065c4:	461d      	mov	r5, r3
 80065c6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80065ca:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80065cc:	b113      	cbz	r3, 80065d4 <_svfprintf_r+0x610>
 80065ce:	232d      	movs	r3, #45	; 0x2d
 80065d0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80065d4:	2600      	movs	r6, #0
 80065d6:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80065da:	4546      	cmp	r6, r8
 80065dc:	4633      	mov	r3, r6
 80065de:	bfb8      	it	lt
 80065e0:	4643      	movlt	r3, r8
 80065e2:	9315      	str	r3, [sp, #84]	; 0x54
 80065e4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80065e8:	b113      	cbz	r3, 80065f0 <_svfprintf_r+0x62c>
 80065ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065ec:	3301      	adds	r3, #1
 80065ee:	9315      	str	r3, [sp, #84]	; 0x54
 80065f0:	f01a 0302 	ands.w	r3, sl, #2
 80065f4:	931c      	str	r3, [sp, #112]	; 0x70
 80065f6:	bf1e      	ittt	ne
 80065f8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80065fa:	3302      	addne	r3, #2
 80065fc:	9315      	strne	r3, [sp, #84]	; 0x54
 80065fe:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8006602:	931d      	str	r3, [sp, #116]	; 0x74
 8006604:	d121      	bne.n	800664a <_svfprintf_r+0x686>
 8006606:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800660a:	1a9b      	subs	r3, r3, r2
 800660c:	2b00      	cmp	r3, #0
 800660e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006610:	dd1b      	ble.n	800664a <_svfprintf_r+0x686>
 8006612:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006616:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006618:	3301      	adds	r3, #1
 800661a:	2810      	cmp	r0, #16
 800661c:	4842      	ldr	r0, [pc, #264]	; (8006728 <_svfprintf_r+0x764>)
 800661e:	f104 0108 	add.w	r1, r4, #8
 8006622:	6020      	str	r0, [r4, #0]
 8006624:	f300 82e6 	bgt.w	8006bf4 <_svfprintf_r+0xc30>
 8006628:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800662a:	2b07      	cmp	r3, #7
 800662c:	4402      	add	r2, r0
 800662e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006632:	6060      	str	r0, [r4, #4]
 8006634:	f340 82f3 	ble.w	8006c1e <_svfprintf_r+0xc5a>
 8006638:	4659      	mov	r1, fp
 800663a:	4648      	mov	r0, r9
 800663c:	aa26      	add	r2, sp, #152	; 0x98
 800663e:	f004 f9bb 	bl	800a9b8 <__ssprint_r>
 8006642:	2800      	cmp	r0, #0
 8006644:	f040 8636 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006648:	ac29      	add	r4, sp, #164	; 0xa4
 800664a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800664e:	b173      	cbz	r3, 800666e <_svfprintf_r+0x6aa>
 8006650:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8006654:	6023      	str	r3, [r4, #0]
 8006656:	2301      	movs	r3, #1
 8006658:	6063      	str	r3, [r4, #4]
 800665a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800665c:	3301      	adds	r3, #1
 800665e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006660:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006662:	3301      	adds	r3, #1
 8006664:	2b07      	cmp	r3, #7
 8006666:	9327      	str	r3, [sp, #156]	; 0x9c
 8006668:	f300 82db 	bgt.w	8006c22 <_svfprintf_r+0xc5e>
 800666c:	3408      	adds	r4, #8
 800666e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006670:	b16b      	cbz	r3, 800668e <_svfprintf_r+0x6ca>
 8006672:	ab1f      	add	r3, sp, #124	; 0x7c
 8006674:	6023      	str	r3, [r4, #0]
 8006676:	2302      	movs	r3, #2
 8006678:	6063      	str	r3, [r4, #4]
 800667a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800667c:	3302      	adds	r3, #2
 800667e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006680:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006682:	3301      	adds	r3, #1
 8006684:	2b07      	cmp	r3, #7
 8006686:	9327      	str	r3, [sp, #156]	; 0x9c
 8006688:	f300 82d5 	bgt.w	8006c36 <_svfprintf_r+0xc72>
 800668c:	3408      	adds	r4, #8
 800668e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006690:	2b80      	cmp	r3, #128	; 0x80
 8006692:	d121      	bne.n	80066d8 <_svfprintf_r+0x714>
 8006694:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006698:	1a9b      	subs	r3, r3, r2
 800669a:	2b00      	cmp	r3, #0
 800669c:	9317      	str	r3, [sp, #92]	; 0x5c
 800669e:	dd1b      	ble.n	80066d8 <_svfprintf_r+0x714>
 80066a0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80066a4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80066a6:	3301      	adds	r3, #1
 80066a8:	2810      	cmp	r0, #16
 80066aa:	4820      	ldr	r0, [pc, #128]	; (800672c <_svfprintf_r+0x768>)
 80066ac:	f104 0108 	add.w	r1, r4, #8
 80066b0:	6020      	str	r0, [r4, #0]
 80066b2:	f300 82ca 	bgt.w	8006c4a <_svfprintf_r+0xc86>
 80066b6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80066b8:	2b07      	cmp	r3, #7
 80066ba:	4402      	add	r2, r0
 80066bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80066c0:	6060      	str	r0, [r4, #4]
 80066c2:	f340 82d7 	ble.w	8006c74 <_svfprintf_r+0xcb0>
 80066c6:	4659      	mov	r1, fp
 80066c8:	4648      	mov	r0, r9
 80066ca:	aa26      	add	r2, sp, #152	; 0x98
 80066cc:	f004 f974 	bl	800a9b8 <__ssprint_r>
 80066d0:	2800      	cmp	r0, #0
 80066d2:	f040 85ef 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 80066d6:	ac29      	add	r4, sp, #164	; 0xa4
 80066d8:	eba6 0608 	sub.w	r6, r6, r8
 80066dc:	2e00      	cmp	r6, #0
 80066de:	dd27      	ble.n	8006730 <_svfprintf_r+0x76c>
 80066e0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80066e4:	4811      	ldr	r0, [pc, #68]	; (800672c <_svfprintf_r+0x768>)
 80066e6:	2e10      	cmp	r6, #16
 80066e8:	f103 0301 	add.w	r3, r3, #1
 80066ec:	f104 0108 	add.w	r1, r4, #8
 80066f0:	6020      	str	r0, [r4, #0]
 80066f2:	f300 82c1 	bgt.w	8006c78 <_svfprintf_r+0xcb4>
 80066f6:	6066      	str	r6, [r4, #4]
 80066f8:	2b07      	cmp	r3, #7
 80066fa:	4416      	add	r6, r2
 80066fc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006700:	f340 82cd 	ble.w	8006c9e <_svfprintf_r+0xcda>
 8006704:	4659      	mov	r1, fp
 8006706:	4648      	mov	r0, r9
 8006708:	aa26      	add	r2, sp, #152	; 0x98
 800670a:	f004 f955 	bl	800a9b8 <__ssprint_r>
 800670e:	2800      	cmp	r0, #0
 8006710:	f040 85d0 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006714:	ac29      	add	r4, sp, #164	; 0xa4
 8006716:	e00b      	b.n	8006730 <_svfprintf_r+0x76c>
 8006718:	0800c00c 	.word	0x0800c00c
 800671c:	0800c01d 	.word	0x0800c01d
 8006720:	40300000 	.word	0x40300000
 8006724:	3fe00000 	.word	0x3fe00000
 8006728:	0800c030 	.word	0x0800c030
 800672c:	0800c040 	.word	0x0800c040
 8006730:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006734:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006736:	f040 82b9 	bne.w	8006cac <_svfprintf_r+0xce8>
 800673a:	9b07      	ldr	r3, [sp, #28]
 800673c:	4446      	add	r6, r8
 800673e:	e9c4 3800 	strd	r3, r8, [r4]
 8006742:	9628      	str	r6, [sp, #160]	; 0xa0
 8006744:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006746:	3301      	adds	r3, #1
 8006748:	2b07      	cmp	r3, #7
 800674a:	9327      	str	r3, [sp, #156]	; 0x9c
 800674c:	f300 82f4 	bgt.w	8006d38 <_svfprintf_r+0xd74>
 8006750:	3408      	adds	r4, #8
 8006752:	f01a 0f04 	tst.w	sl, #4
 8006756:	f040 858e 	bne.w	8007276 <_svfprintf_r+0x12b2>
 800675a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800675e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006760:	428a      	cmp	r2, r1
 8006762:	bfac      	ite	ge
 8006764:	189b      	addge	r3, r3, r2
 8006766:	185b      	addlt	r3, r3, r1
 8006768:	9313      	str	r3, [sp, #76]	; 0x4c
 800676a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800676c:	b13b      	cbz	r3, 800677e <_svfprintf_r+0x7ba>
 800676e:	4659      	mov	r1, fp
 8006770:	4648      	mov	r0, r9
 8006772:	aa26      	add	r2, sp, #152	; 0x98
 8006774:	f004 f920 	bl	800a9b8 <__ssprint_r>
 8006778:	2800      	cmp	r0, #0
 800677a:	f040 859b 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 800677e:	2300      	movs	r3, #0
 8006780:	9327      	str	r3, [sp, #156]	; 0x9c
 8006782:	2f00      	cmp	r7, #0
 8006784:	f040 85b2 	bne.w	80072ec <_svfprintf_r+0x1328>
 8006788:	ac29      	add	r4, sp, #164	; 0xa4
 800678a:	e0e3      	b.n	8006954 <_svfprintf_r+0x990>
 800678c:	ab39      	add	r3, sp, #228	; 0xe4
 800678e:	9307      	str	r3, [sp, #28]
 8006790:	e631      	b.n	80063f6 <_svfprintf_r+0x432>
 8006792:	9f07      	ldr	r7, [sp, #28]
 8006794:	e62f      	b.n	80063f6 <_svfprintf_r+0x432>
 8006796:	f04f 0806 	mov.w	r8, #6
 800679a:	e62c      	b.n	80063f6 <_svfprintf_r+0x432>
 800679c:	f802 0c01 	strb.w	r0, [r2, #-1]
 80067a0:	e69a      	b.n	80064d8 <_svfprintf_r+0x514>
 80067a2:	f803 0b01 	strb.w	r0, [r3], #1
 80067a6:	1aca      	subs	r2, r1, r3
 80067a8:	2a00      	cmp	r2, #0
 80067aa:	dafa      	bge.n	80067a2 <_svfprintf_r+0x7de>
 80067ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067b0:	3201      	adds	r2, #1
 80067b2:	f103 0301 	add.w	r3, r3, #1
 80067b6:	bfb8      	it	lt
 80067b8:	2300      	movlt	r3, #0
 80067ba:	441d      	add	r5, r3
 80067bc:	e69c      	b.n	80064f8 <_svfprintf_r+0x534>
 80067be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067c0:	462b      	mov	r3, r5
 80067c2:	2030      	movs	r0, #48	; 0x30
 80067c4:	18a9      	adds	r1, r5, r2
 80067c6:	e7ee      	b.n	80067a6 <_svfprintf_r+0x7e2>
 80067c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067ca:	2b46      	cmp	r3, #70	; 0x46
 80067cc:	d005      	beq.n	80067da <_svfprintf_r+0x816>
 80067ce:	2b45      	cmp	r3, #69	; 0x45
 80067d0:	d11b      	bne.n	800680a <_svfprintf_r+0x846>
 80067d2:	f108 0601 	add.w	r6, r8, #1
 80067d6:	2302      	movs	r3, #2
 80067d8:	e001      	b.n	80067de <_svfprintf_r+0x81a>
 80067da:	4646      	mov	r6, r8
 80067dc:	2303      	movs	r3, #3
 80067de:	aa24      	add	r2, sp, #144	; 0x90
 80067e0:	9204      	str	r2, [sp, #16]
 80067e2:	aa21      	add	r2, sp, #132	; 0x84
 80067e4:	9203      	str	r2, [sp, #12]
 80067e6:	aa20      	add	r2, sp, #128	; 0x80
 80067e8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	4648      	mov	r0, r9
 80067f0:	462b      	mov	r3, r5
 80067f2:	9a08      	ldr	r2, [sp, #32]
 80067f4:	f002 f95c 	bl	8008ab0 <_dtoa_r>
 80067f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067fa:	9007      	str	r0, [sp, #28]
 80067fc:	2b47      	cmp	r3, #71	; 0x47
 80067fe:	d106      	bne.n	800680e <_svfprintf_r+0x84a>
 8006800:	f01a 0f01 	tst.w	sl, #1
 8006804:	d103      	bne.n	800680e <_svfprintf_r+0x84a>
 8006806:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006808:	e676      	b.n	80064f8 <_svfprintf_r+0x534>
 800680a:	4646      	mov	r6, r8
 800680c:	e7e3      	b.n	80067d6 <_svfprintf_r+0x812>
 800680e:	9b07      	ldr	r3, [sp, #28]
 8006810:	4433      	add	r3, r6
 8006812:	930d      	str	r3, [sp, #52]	; 0x34
 8006814:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006816:	2b46      	cmp	r3, #70	; 0x46
 8006818:	d111      	bne.n	800683e <_svfprintf_r+0x87a>
 800681a:	9b07      	ldr	r3, [sp, #28]
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	2b30      	cmp	r3, #48	; 0x30
 8006820:	d109      	bne.n	8006836 <_svfprintf_r+0x872>
 8006822:	2200      	movs	r2, #0
 8006824:	2300      	movs	r3, #0
 8006826:	4629      	mov	r1, r5
 8006828:	9808      	ldr	r0, [sp, #32]
 800682a:	f7fa f8bd 	bl	80009a8 <__aeabi_dcmpeq>
 800682e:	b910      	cbnz	r0, 8006836 <_svfprintf_r+0x872>
 8006830:	f1c6 0601 	rsb	r6, r6, #1
 8006834:	9620      	str	r6, [sp, #128]	; 0x80
 8006836:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006838:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800683a:	441a      	add	r2, r3
 800683c:	920d      	str	r2, [sp, #52]	; 0x34
 800683e:	2200      	movs	r2, #0
 8006840:	2300      	movs	r3, #0
 8006842:	4629      	mov	r1, r5
 8006844:	9808      	ldr	r0, [sp, #32]
 8006846:	f7fa f8af 	bl	80009a8 <__aeabi_dcmpeq>
 800684a:	b108      	cbz	r0, 8006850 <_svfprintf_r+0x88c>
 800684c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800684e:	9324      	str	r3, [sp, #144]	; 0x90
 8006850:	2230      	movs	r2, #48	; 0x30
 8006852:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006854:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006856:	4299      	cmp	r1, r3
 8006858:	d9d5      	bls.n	8006806 <_svfprintf_r+0x842>
 800685a:	1c59      	adds	r1, r3, #1
 800685c:	9124      	str	r1, [sp, #144]	; 0x90
 800685e:	701a      	strb	r2, [r3, #0]
 8006860:	e7f7      	b.n	8006852 <_svfprintf_r+0x88e>
 8006862:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006864:	2b46      	cmp	r3, #70	; 0x46
 8006866:	f47f ae57 	bne.w	8006518 <_svfprintf_r+0x554>
 800686a:	f00a 0301 	and.w	r3, sl, #1
 800686e:	2d00      	cmp	r5, #0
 8006870:	ea43 0308 	orr.w	r3, r3, r8
 8006874:	dd18      	ble.n	80068a8 <_svfprintf_r+0x8e4>
 8006876:	b383      	cbz	r3, 80068da <_svfprintf_r+0x916>
 8006878:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800687a:	18eb      	adds	r3, r5, r3
 800687c:	4498      	add	r8, r3
 800687e:	2366      	movs	r3, #102	; 0x66
 8006880:	930b      	str	r3, [sp, #44]	; 0x2c
 8006882:	e030      	b.n	80068e6 <_svfprintf_r+0x922>
 8006884:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006888:	f802 6b01 	strb.w	r6, [r2], #1
 800688c:	e67b      	b.n	8006586 <_svfprintf_r+0x5c2>
 800688e:	b941      	cbnz	r1, 80068a2 <_svfprintf_r+0x8de>
 8006890:	2230      	movs	r2, #48	; 0x30
 8006892:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8006896:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800689a:	3330      	adds	r3, #48	; 0x30
 800689c:	f802 3b01 	strb.w	r3, [r2], #1
 80068a0:	e67d      	b.n	800659e <_svfprintf_r+0x5da>
 80068a2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80068a6:	e7f8      	b.n	800689a <_svfprintf_r+0x8d6>
 80068a8:	b1cb      	cbz	r3, 80068de <_svfprintf_r+0x91a>
 80068aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068ac:	3301      	adds	r3, #1
 80068ae:	e7e5      	b.n	800687c <_svfprintf_r+0x8b8>
 80068b0:	9b08      	ldr	r3, [sp, #32]
 80068b2:	429d      	cmp	r5, r3
 80068b4:	db07      	blt.n	80068c6 <_svfprintf_r+0x902>
 80068b6:	f01a 0f01 	tst.w	sl, #1
 80068ba:	d029      	beq.n	8006910 <_svfprintf_r+0x94c>
 80068bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068be:	eb05 0803 	add.w	r8, r5, r3
 80068c2:	2367      	movs	r3, #103	; 0x67
 80068c4:	e7dc      	b.n	8006880 <_svfprintf_r+0x8bc>
 80068c6:	9b08      	ldr	r3, [sp, #32]
 80068c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068ca:	2d00      	cmp	r5, #0
 80068cc:	eb03 0802 	add.w	r8, r3, r2
 80068d0:	dcf7      	bgt.n	80068c2 <_svfprintf_r+0x8fe>
 80068d2:	f1c5 0301 	rsb	r3, r5, #1
 80068d6:	4498      	add	r8, r3
 80068d8:	e7f3      	b.n	80068c2 <_svfprintf_r+0x8fe>
 80068da:	46a8      	mov	r8, r5
 80068dc:	e7cf      	b.n	800687e <_svfprintf_r+0x8ba>
 80068de:	2366      	movs	r3, #102	; 0x66
 80068e0:	f04f 0801 	mov.w	r8, #1
 80068e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80068e6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80068ea:	930d      	str	r3, [sp, #52]	; 0x34
 80068ec:	d023      	beq.n	8006936 <_svfprintf_r+0x972>
 80068ee:	2300      	movs	r3, #0
 80068f0:	2d00      	cmp	r5, #0
 80068f2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80068f6:	f77f ae68 	ble.w	80065ca <_svfprintf_r+0x606>
 80068fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	2bff      	cmp	r3, #255	; 0xff
 8006900:	d108      	bne.n	8006914 <_svfprintf_r+0x950>
 8006902:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006906:	4413      	add	r3, r2
 8006908:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800690a:	fb02 8803 	mla	r8, r2, r3, r8
 800690e:	e65c      	b.n	80065ca <_svfprintf_r+0x606>
 8006910:	46a8      	mov	r8, r5
 8006912:	e7d6      	b.n	80068c2 <_svfprintf_r+0x8fe>
 8006914:	42ab      	cmp	r3, r5
 8006916:	daf4      	bge.n	8006902 <_svfprintf_r+0x93e>
 8006918:	1aed      	subs	r5, r5, r3
 800691a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800691c:	785b      	ldrb	r3, [r3, #1]
 800691e:	b133      	cbz	r3, 800692e <_svfprintf_r+0x96a>
 8006920:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006922:	3301      	adds	r3, #1
 8006924:	930d      	str	r3, [sp, #52]	; 0x34
 8006926:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006928:	3301      	adds	r3, #1
 800692a:	930e      	str	r3, [sp, #56]	; 0x38
 800692c:	e7e5      	b.n	80068fa <_svfprintf_r+0x936>
 800692e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006930:	3301      	adds	r3, #1
 8006932:	930c      	str	r3, [sp, #48]	; 0x30
 8006934:	e7e1      	b.n	80068fa <_svfprintf_r+0x936>
 8006936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006938:	930c      	str	r3, [sp, #48]	; 0x30
 800693a:	e646      	b.n	80065ca <_svfprintf_r+0x606>
 800693c:	4632      	mov	r2, r6
 800693e:	f852 3b04 	ldr.w	r3, [r2], #4
 8006942:	f01a 0f20 	tst.w	sl, #32
 8006946:	920a      	str	r2, [sp, #40]	; 0x28
 8006948:	d009      	beq.n	800695e <_svfprintf_r+0x99a>
 800694a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800694c:	4610      	mov	r0, r2
 800694e:	17d1      	asrs	r1, r2, #31
 8006950:	e9c3 0100 	strd	r0, r1, [r3]
 8006954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006956:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006958:	9307      	str	r3, [sp, #28]
 800695a:	f7ff bb6f 	b.w	800603c <_svfprintf_r+0x78>
 800695e:	f01a 0f10 	tst.w	sl, #16
 8006962:	d002      	beq.n	800696a <_svfprintf_r+0x9a6>
 8006964:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006966:	601a      	str	r2, [r3, #0]
 8006968:	e7f4      	b.n	8006954 <_svfprintf_r+0x990>
 800696a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800696e:	d002      	beq.n	8006976 <_svfprintf_r+0x9b2>
 8006970:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006972:	801a      	strh	r2, [r3, #0]
 8006974:	e7ee      	b.n	8006954 <_svfprintf_r+0x990>
 8006976:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800697a:	d0f3      	beq.n	8006964 <_svfprintf_r+0x9a0>
 800697c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800697e:	701a      	strb	r2, [r3, #0]
 8006980:	e7e8      	b.n	8006954 <_svfprintf_r+0x990>
 8006982:	f04a 0a10 	orr.w	sl, sl, #16
 8006986:	f01a 0f20 	tst.w	sl, #32
 800698a:	d01e      	beq.n	80069ca <_svfprintf_r+0xa06>
 800698c:	3607      	adds	r6, #7
 800698e:	f026 0307 	bic.w	r3, r6, #7
 8006992:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006996:	930a      	str	r3, [sp, #40]	; 0x28
 8006998:	2300      	movs	r3, #0
 800699a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800699e:	2200      	movs	r2, #0
 80069a0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80069a4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80069a8:	f000 84b1 	beq.w	800730e <_svfprintf_r+0x134a>
 80069ac:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80069b0:	920c      	str	r2, [sp, #48]	; 0x30
 80069b2:	ea56 0207 	orrs.w	r2, r6, r7
 80069b6:	f040 84b0 	bne.w	800731a <_svfprintf_r+0x1356>
 80069ba:	f1b8 0f00 	cmp.w	r8, #0
 80069be:	f000 8103 	beq.w	8006bc8 <_svfprintf_r+0xc04>
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	f040 84ac 	bne.w	8007320 <_svfprintf_r+0x135c>
 80069c8:	e098      	b.n	8006afc <_svfprintf_r+0xb38>
 80069ca:	1d33      	adds	r3, r6, #4
 80069cc:	f01a 0f10 	tst.w	sl, #16
 80069d0:	930a      	str	r3, [sp, #40]	; 0x28
 80069d2:	d001      	beq.n	80069d8 <_svfprintf_r+0xa14>
 80069d4:	6836      	ldr	r6, [r6, #0]
 80069d6:	e003      	b.n	80069e0 <_svfprintf_r+0xa1c>
 80069d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80069dc:	d002      	beq.n	80069e4 <_svfprintf_r+0xa20>
 80069de:	8836      	ldrh	r6, [r6, #0]
 80069e0:	2700      	movs	r7, #0
 80069e2:	e7d9      	b.n	8006998 <_svfprintf_r+0x9d4>
 80069e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80069e8:	d0f4      	beq.n	80069d4 <_svfprintf_r+0xa10>
 80069ea:	7836      	ldrb	r6, [r6, #0]
 80069ec:	e7f8      	b.n	80069e0 <_svfprintf_r+0xa1c>
 80069ee:	4633      	mov	r3, r6
 80069f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80069f4:	2278      	movs	r2, #120	; 0x78
 80069f6:	930a      	str	r3, [sp, #40]	; 0x28
 80069f8:	f647 0330 	movw	r3, #30768	; 0x7830
 80069fc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8006a00:	4ba8      	ldr	r3, [pc, #672]	; (8006ca4 <_svfprintf_r+0xce0>)
 8006a02:	2700      	movs	r7, #0
 8006a04:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a06:	f04a 0a02 	orr.w	sl, sl, #2
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a0e:	e7c6      	b.n	800699e <_svfprintf_r+0x9da>
 8006a10:	4632      	mov	r2, r6
 8006a12:	2500      	movs	r5, #0
 8006a14:	f852 3b04 	ldr.w	r3, [r2], #4
 8006a18:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006a1c:	9307      	str	r3, [sp, #28]
 8006a1e:	920a      	str	r2, [sp, #40]	; 0x28
 8006a20:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8006a24:	d010      	beq.n	8006a48 <_svfprintf_r+0xa84>
 8006a26:	4642      	mov	r2, r8
 8006a28:	4629      	mov	r1, r5
 8006a2a:	9807      	ldr	r0, [sp, #28]
 8006a2c:	f003 fa26 	bl	8009e7c <memchr>
 8006a30:	4607      	mov	r7, r0
 8006a32:	2800      	cmp	r0, #0
 8006a34:	f43f ac85 	beq.w	8006342 <_svfprintf_r+0x37e>
 8006a38:	9b07      	ldr	r3, [sp, #28]
 8006a3a:	462f      	mov	r7, r5
 8006a3c:	462e      	mov	r6, r5
 8006a3e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8006a42:	eba0 0803 	sub.w	r8, r0, r3
 8006a46:	e5c8      	b.n	80065da <_svfprintf_r+0x616>
 8006a48:	9807      	ldr	r0, [sp, #28]
 8006a4a:	f7f9 fb81 	bl	8000150 <strlen>
 8006a4e:	462f      	mov	r7, r5
 8006a50:	4680      	mov	r8, r0
 8006a52:	e476      	b.n	8006342 <_svfprintf_r+0x37e>
 8006a54:	f04a 0a10 	orr.w	sl, sl, #16
 8006a58:	f01a 0f20 	tst.w	sl, #32
 8006a5c:	d007      	beq.n	8006a6e <_svfprintf_r+0xaaa>
 8006a5e:	3607      	adds	r6, #7
 8006a60:	f026 0307 	bic.w	r3, r6, #7
 8006a64:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006a68:	930a      	str	r3, [sp, #40]	; 0x28
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e797      	b.n	800699e <_svfprintf_r+0x9da>
 8006a6e:	1d33      	adds	r3, r6, #4
 8006a70:	f01a 0f10 	tst.w	sl, #16
 8006a74:	930a      	str	r3, [sp, #40]	; 0x28
 8006a76:	d001      	beq.n	8006a7c <_svfprintf_r+0xab8>
 8006a78:	6836      	ldr	r6, [r6, #0]
 8006a7a:	e003      	b.n	8006a84 <_svfprintf_r+0xac0>
 8006a7c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006a80:	d002      	beq.n	8006a88 <_svfprintf_r+0xac4>
 8006a82:	8836      	ldrh	r6, [r6, #0]
 8006a84:	2700      	movs	r7, #0
 8006a86:	e7f0      	b.n	8006a6a <_svfprintf_r+0xaa6>
 8006a88:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006a8c:	d0f4      	beq.n	8006a78 <_svfprintf_r+0xab4>
 8006a8e:	7836      	ldrb	r6, [r6, #0]
 8006a90:	e7f8      	b.n	8006a84 <_svfprintf_r+0xac0>
 8006a92:	4b85      	ldr	r3, [pc, #532]	; (8006ca8 <_svfprintf_r+0xce4>)
 8006a94:	f01a 0f20 	tst.w	sl, #32
 8006a98:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a9a:	d019      	beq.n	8006ad0 <_svfprintf_r+0xb0c>
 8006a9c:	3607      	adds	r6, #7
 8006a9e:	f026 0307 	bic.w	r3, r6, #7
 8006aa2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006aa6:	930a      	str	r3, [sp, #40]	; 0x28
 8006aa8:	f01a 0f01 	tst.w	sl, #1
 8006aac:	d00a      	beq.n	8006ac4 <_svfprintf_r+0xb00>
 8006aae:	ea56 0307 	orrs.w	r3, r6, r7
 8006ab2:	d007      	beq.n	8006ac4 <_svfprintf_r+0xb00>
 8006ab4:	2330      	movs	r3, #48	; 0x30
 8006ab6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006abc:	f04a 0a02 	orr.w	sl, sl, #2
 8006ac0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006aca:	e768      	b.n	800699e <_svfprintf_r+0x9da>
 8006acc:	4b75      	ldr	r3, [pc, #468]	; (8006ca4 <_svfprintf_r+0xce0>)
 8006ace:	e7e1      	b.n	8006a94 <_svfprintf_r+0xad0>
 8006ad0:	1d33      	adds	r3, r6, #4
 8006ad2:	f01a 0f10 	tst.w	sl, #16
 8006ad6:	930a      	str	r3, [sp, #40]	; 0x28
 8006ad8:	d001      	beq.n	8006ade <_svfprintf_r+0xb1a>
 8006ada:	6836      	ldr	r6, [r6, #0]
 8006adc:	e003      	b.n	8006ae6 <_svfprintf_r+0xb22>
 8006ade:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006ae2:	d002      	beq.n	8006aea <_svfprintf_r+0xb26>
 8006ae4:	8836      	ldrh	r6, [r6, #0]
 8006ae6:	2700      	movs	r7, #0
 8006ae8:	e7de      	b.n	8006aa8 <_svfprintf_r+0xae4>
 8006aea:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006aee:	d0f4      	beq.n	8006ada <_svfprintf_r+0xb16>
 8006af0:	7836      	ldrb	r6, [r6, #0]
 8006af2:	e7f8      	b.n	8006ae6 <_svfprintf_r+0xb22>
 8006af4:	2f00      	cmp	r7, #0
 8006af6:	bf08      	it	eq
 8006af8:	2e0a      	cmpeq	r6, #10
 8006afa:	d206      	bcs.n	8006b0a <_svfprintf_r+0xb46>
 8006afc:	3630      	adds	r6, #48	; 0x30
 8006afe:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8006b02:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8006b06:	f000 bc2d 	b.w	8007364 <_svfprintf_r+0x13a0>
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	9308      	str	r3, [sp, #32]
 8006b0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b10:	ad52      	add	r5, sp, #328	; 0x148
 8006b12:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8006b16:	1e6b      	subs	r3, r5, #1
 8006b18:	9307      	str	r3, [sp, #28]
 8006b1a:	220a      	movs	r2, #10
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4630      	mov	r0, r6
 8006b20:	4639      	mov	r1, r7
 8006b22:	f7fa f801 	bl	8000b28 <__aeabi_uldivmod>
 8006b26:	9b08      	ldr	r3, [sp, #32]
 8006b28:	3230      	adds	r2, #48	; 0x30
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006b30:	9308      	str	r3, [sp, #32]
 8006b32:	f1ba 0f00 	cmp.w	sl, #0
 8006b36:	d019      	beq.n	8006b6c <_svfprintf_r+0xba8>
 8006b38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b3a:	9a08      	ldr	r2, [sp, #32]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d114      	bne.n	8006b6c <_svfprintf_r+0xba8>
 8006b42:	2aff      	cmp	r2, #255	; 0xff
 8006b44:	d012      	beq.n	8006b6c <_svfprintf_r+0xba8>
 8006b46:	2f00      	cmp	r7, #0
 8006b48:	bf08      	it	eq
 8006b4a:	2e0a      	cmpeq	r6, #10
 8006b4c:	d30e      	bcc.n	8006b6c <_svfprintf_r+0xba8>
 8006b4e:	9b07      	ldr	r3, [sp, #28]
 8006b50:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006b52:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006b54:	1a9b      	subs	r3, r3, r2
 8006b56:	4618      	mov	r0, r3
 8006b58:	9307      	str	r3, [sp, #28]
 8006b5a:	f003 ff1a 	bl	800a992 <strncpy>
 8006b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b60:	785d      	ldrb	r5, [r3, #1]
 8006b62:	b1ed      	cbz	r5, 8006ba0 <_svfprintf_r+0xbdc>
 8006b64:	3301      	adds	r3, #1
 8006b66:	930e      	str	r3, [sp, #56]	; 0x38
 8006b68:	2300      	movs	r3, #0
 8006b6a:	9308      	str	r3, [sp, #32]
 8006b6c:	220a      	movs	r2, #10
 8006b6e:	2300      	movs	r3, #0
 8006b70:	4630      	mov	r0, r6
 8006b72:	4639      	mov	r1, r7
 8006b74:	f7f9 ffd8 	bl	8000b28 <__aeabi_uldivmod>
 8006b78:	2f00      	cmp	r7, #0
 8006b7a:	bf08      	it	eq
 8006b7c:	2e0a      	cmpeq	r6, #10
 8006b7e:	d20b      	bcs.n	8006b98 <_svfprintf_r+0xbd4>
 8006b80:	2700      	movs	r7, #0
 8006b82:	9b07      	ldr	r3, [sp, #28]
 8006b84:	aa52      	add	r2, sp, #328	; 0x148
 8006b86:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b8a:	4646      	mov	r6, r8
 8006b8c:	eba2 0803 	sub.w	r8, r2, r3
 8006b90:	463d      	mov	r5, r7
 8006b92:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8006b96:	e520      	b.n	80065da <_svfprintf_r+0x616>
 8006b98:	4606      	mov	r6, r0
 8006b9a:	460f      	mov	r7, r1
 8006b9c:	9d07      	ldr	r5, [sp, #28]
 8006b9e:	e7ba      	b.n	8006b16 <_svfprintf_r+0xb52>
 8006ba0:	9508      	str	r5, [sp, #32]
 8006ba2:	e7e3      	b.n	8006b6c <_svfprintf_r+0xba8>
 8006ba4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006ba6:	f006 030f 	and.w	r3, r6, #15
 8006baa:	5cd3      	ldrb	r3, [r2, r3]
 8006bac:	9a07      	ldr	r2, [sp, #28]
 8006bae:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006bb2:	0933      	lsrs	r3, r6, #4
 8006bb4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006bb8:	9207      	str	r2, [sp, #28]
 8006bba:	093a      	lsrs	r2, r7, #4
 8006bbc:	461e      	mov	r6, r3
 8006bbe:	4617      	mov	r7, r2
 8006bc0:	ea56 0307 	orrs.w	r3, r6, r7
 8006bc4:	d1ee      	bne.n	8006ba4 <_svfprintf_r+0xbe0>
 8006bc6:	e7db      	b.n	8006b80 <_svfprintf_r+0xbbc>
 8006bc8:	b933      	cbnz	r3, 8006bd8 <_svfprintf_r+0xc14>
 8006bca:	f01a 0f01 	tst.w	sl, #1
 8006bce:	d003      	beq.n	8006bd8 <_svfprintf_r+0xc14>
 8006bd0:	2330      	movs	r3, #48	; 0x30
 8006bd2:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006bd6:	e794      	b.n	8006b02 <_svfprintf_r+0xb3e>
 8006bd8:	ab52      	add	r3, sp, #328	; 0x148
 8006bda:	e3c3      	b.n	8007364 <_svfprintf_r+0x13a0>
 8006bdc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 838a 	beq.w	80072f8 <_svfprintf_r+0x1334>
 8006be4:	2000      	movs	r0, #0
 8006be6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006bea:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006bee:	960a      	str	r6, [sp, #40]	; 0x28
 8006bf0:	f7ff bb3f 	b.w	8006272 <_svfprintf_r+0x2ae>
 8006bf4:	2010      	movs	r0, #16
 8006bf6:	2b07      	cmp	r3, #7
 8006bf8:	4402      	add	r2, r0
 8006bfa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006bfe:	6060      	str	r0, [r4, #4]
 8006c00:	dd08      	ble.n	8006c14 <_svfprintf_r+0xc50>
 8006c02:	4659      	mov	r1, fp
 8006c04:	4648      	mov	r0, r9
 8006c06:	aa26      	add	r2, sp, #152	; 0x98
 8006c08:	f003 fed6 	bl	800a9b8 <__ssprint_r>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f040 8351 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006c12:	a929      	add	r1, sp, #164	; 0xa4
 8006c14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c16:	460c      	mov	r4, r1
 8006c18:	3b10      	subs	r3, #16
 8006c1a:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c1c:	e4f9      	b.n	8006612 <_svfprintf_r+0x64e>
 8006c1e:	460c      	mov	r4, r1
 8006c20:	e513      	b.n	800664a <_svfprintf_r+0x686>
 8006c22:	4659      	mov	r1, fp
 8006c24:	4648      	mov	r0, r9
 8006c26:	aa26      	add	r2, sp, #152	; 0x98
 8006c28:	f003 fec6 	bl	800a9b8 <__ssprint_r>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	f040 8341 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006c32:	ac29      	add	r4, sp, #164	; 0xa4
 8006c34:	e51b      	b.n	800666e <_svfprintf_r+0x6aa>
 8006c36:	4659      	mov	r1, fp
 8006c38:	4648      	mov	r0, r9
 8006c3a:	aa26      	add	r2, sp, #152	; 0x98
 8006c3c:	f003 febc 	bl	800a9b8 <__ssprint_r>
 8006c40:	2800      	cmp	r0, #0
 8006c42:	f040 8337 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006c46:	ac29      	add	r4, sp, #164	; 0xa4
 8006c48:	e521      	b.n	800668e <_svfprintf_r+0x6ca>
 8006c4a:	2010      	movs	r0, #16
 8006c4c:	2b07      	cmp	r3, #7
 8006c4e:	4402      	add	r2, r0
 8006c50:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c54:	6060      	str	r0, [r4, #4]
 8006c56:	dd08      	ble.n	8006c6a <_svfprintf_r+0xca6>
 8006c58:	4659      	mov	r1, fp
 8006c5a:	4648      	mov	r0, r9
 8006c5c:	aa26      	add	r2, sp, #152	; 0x98
 8006c5e:	f003 feab 	bl	800a9b8 <__ssprint_r>
 8006c62:	2800      	cmp	r0, #0
 8006c64:	f040 8326 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006c68:	a929      	add	r1, sp, #164	; 0xa4
 8006c6a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c6c:	460c      	mov	r4, r1
 8006c6e:	3b10      	subs	r3, #16
 8006c70:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c72:	e515      	b.n	80066a0 <_svfprintf_r+0x6dc>
 8006c74:	460c      	mov	r4, r1
 8006c76:	e52f      	b.n	80066d8 <_svfprintf_r+0x714>
 8006c78:	2010      	movs	r0, #16
 8006c7a:	2b07      	cmp	r3, #7
 8006c7c:	4402      	add	r2, r0
 8006c7e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c82:	6060      	str	r0, [r4, #4]
 8006c84:	dd08      	ble.n	8006c98 <_svfprintf_r+0xcd4>
 8006c86:	4659      	mov	r1, fp
 8006c88:	4648      	mov	r0, r9
 8006c8a:	aa26      	add	r2, sp, #152	; 0x98
 8006c8c:	f003 fe94 	bl	800a9b8 <__ssprint_r>
 8006c90:	2800      	cmp	r0, #0
 8006c92:	f040 830f 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006c96:	a929      	add	r1, sp, #164	; 0xa4
 8006c98:	460c      	mov	r4, r1
 8006c9a:	3e10      	subs	r6, #16
 8006c9c:	e520      	b.n	80066e0 <_svfprintf_r+0x71c>
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	e546      	b.n	8006730 <_svfprintf_r+0x76c>
 8006ca2:	bf00      	nop
 8006ca4:	0800c00c 	.word	0x0800c00c
 8006ca8:	0800c01d 	.word	0x0800c01d
 8006cac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cae:	2b65      	cmp	r3, #101	; 0x65
 8006cb0:	f340 824a 	ble.w	8007148 <_svfprintf_r+0x1184>
 8006cb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006cb8:	2200      	movs	r2, #0
 8006cba:	2300      	movs	r3, #0
 8006cbc:	f7f9 fe74 	bl	80009a8 <__aeabi_dcmpeq>
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	d06a      	beq.n	8006d9a <_svfprintf_r+0xdd6>
 8006cc4:	4b6f      	ldr	r3, [pc, #444]	; (8006e84 <_svfprintf_r+0xec0>)
 8006cc6:	6023      	str	r3, [r4, #0]
 8006cc8:	2301      	movs	r3, #1
 8006cca:	441e      	add	r6, r3
 8006ccc:	6063      	str	r3, [r4, #4]
 8006cce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006cd0:	9628      	str	r6, [sp, #160]	; 0xa0
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	2b07      	cmp	r3, #7
 8006cd6:	9327      	str	r3, [sp, #156]	; 0x9c
 8006cd8:	dc38      	bgt.n	8006d4c <_svfprintf_r+0xd88>
 8006cda:	3408      	adds	r4, #8
 8006cdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006cde:	9a08      	ldr	r2, [sp, #32]
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	db03      	blt.n	8006cec <_svfprintf_r+0xd28>
 8006ce4:	f01a 0f01 	tst.w	sl, #1
 8006ce8:	f43f ad33 	beq.w	8006752 <_svfprintf_r+0x78e>
 8006cec:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006cee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cf4:	6063      	str	r3, [r4, #4]
 8006cf6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006cf8:	4413      	add	r3, r2
 8006cfa:	9328      	str	r3, [sp, #160]	; 0xa0
 8006cfc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006cfe:	3301      	adds	r3, #1
 8006d00:	2b07      	cmp	r3, #7
 8006d02:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d04:	dc2c      	bgt.n	8006d60 <_svfprintf_r+0xd9c>
 8006d06:	3408      	adds	r4, #8
 8006d08:	9b08      	ldr	r3, [sp, #32]
 8006d0a:	1e5d      	subs	r5, r3, #1
 8006d0c:	2d00      	cmp	r5, #0
 8006d0e:	f77f ad20 	ble.w	8006752 <_svfprintf_r+0x78e>
 8006d12:	f04f 0810 	mov.w	r8, #16
 8006d16:	4e5c      	ldr	r6, [pc, #368]	; (8006e88 <_svfprintf_r+0xec4>)
 8006d18:	2d10      	cmp	r5, #16
 8006d1a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006d1e:	f104 0108 	add.w	r1, r4, #8
 8006d22:	f103 0301 	add.w	r3, r3, #1
 8006d26:	6026      	str	r6, [r4, #0]
 8006d28:	dc24      	bgt.n	8006d74 <_svfprintf_r+0xdb0>
 8006d2a:	6065      	str	r5, [r4, #4]
 8006d2c:	2b07      	cmp	r3, #7
 8006d2e:	4415      	add	r5, r2
 8006d30:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006d34:	f340 829c 	ble.w	8007270 <_svfprintf_r+0x12ac>
 8006d38:	4659      	mov	r1, fp
 8006d3a:	4648      	mov	r0, r9
 8006d3c:	aa26      	add	r2, sp, #152	; 0x98
 8006d3e:	f003 fe3b 	bl	800a9b8 <__ssprint_r>
 8006d42:	2800      	cmp	r0, #0
 8006d44:	f040 82b6 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006d48:	ac29      	add	r4, sp, #164	; 0xa4
 8006d4a:	e502      	b.n	8006752 <_svfprintf_r+0x78e>
 8006d4c:	4659      	mov	r1, fp
 8006d4e:	4648      	mov	r0, r9
 8006d50:	aa26      	add	r2, sp, #152	; 0x98
 8006d52:	f003 fe31 	bl	800a9b8 <__ssprint_r>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	f040 82ac 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006d5c:	ac29      	add	r4, sp, #164	; 0xa4
 8006d5e:	e7bd      	b.n	8006cdc <_svfprintf_r+0xd18>
 8006d60:	4659      	mov	r1, fp
 8006d62:	4648      	mov	r0, r9
 8006d64:	aa26      	add	r2, sp, #152	; 0x98
 8006d66:	f003 fe27 	bl	800a9b8 <__ssprint_r>
 8006d6a:	2800      	cmp	r0, #0
 8006d6c:	f040 82a2 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006d70:	ac29      	add	r4, sp, #164	; 0xa4
 8006d72:	e7c9      	b.n	8006d08 <_svfprintf_r+0xd44>
 8006d74:	3210      	adds	r2, #16
 8006d76:	2b07      	cmp	r3, #7
 8006d78:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006d7c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006d80:	dd08      	ble.n	8006d94 <_svfprintf_r+0xdd0>
 8006d82:	4659      	mov	r1, fp
 8006d84:	4648      	mov	r0, r9
 8006d86:	aa26      	add	r2, sp, #152	; 0x98
 8006d88:	f003 fe16 	bl	800a9b8 <__ssprint_r>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	f040 8291 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006d92:	a929      	add	r1, sp, #164	; 0xa4
 8006d94:	460c      	mov	r4, r1
 8006d96:	3d10      	subs	r5, #16
 8006d98:	e7be      	b.n	8006d18 <_svfprintf_r+0xd54>
 8006d9a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	dc75      	bgt.n	8006e8c <_svfprintf_r+0xec8>
 8006da0:	4b38      	ldr	r3, [pc, #224]	; (8006e84 <_svfprintf_r+0xec0>)
 8006da2:	6023      	str	r3, [r4, #0]
 8006da4:	2301      	movs	r3, #1
 8006da6:	441e      	add	r6, r3
 8006da8:	6063      	str	r3, [r4, #4]
 8006daa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dac:	9628      	str	r6, [sp, #160]	; 0xa0
 8006dae:	3301      	adds	r3, #1
 8006db0:	2b07      	cmp	r3, #7
 8006db2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006db4:	dc3e      	bgt.n	8006e34 <_svfprintf_r+0xe70>
 8006db6:	3408      	adds	r4, #8
 8006db8:	9908      	ldr	r1, [sp, #32]
 8006dba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006dbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dbe:	430a      	orrs	r2, r1
 8006dc0:	f00a 0101 	and.w	r1, sl, #1
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	f43f acc4 	beq.w	8006752 <_svfprintf_r+0x78e>
 8006dca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006dcc:	6022      	str	r2, [r4, #0]
 8006dce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dd0:	4413      	add	r3, r2
 8006dd2:	9328      	str	r3, [sp, #160]	; 0xa0
 8006dd4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dd6:	6062      	str	r2, [r4, #4]
 8006dd8:	3301      	adds	r3, #1
 8006dda:	2b07      	cmp	r3, #7
 8006ddc:	9327      	str	r3, [sp, #156]	; 0x9c
 8006dde:	dc33      	bgt.n	8006e48 <_svfprintf_r+0xe84>
 8006de0:	3408      	adds	r4, #8
 8006de2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006de4:	2d00      	cmp	r5, #0
 8006de6:	da1c      	bge.n	8006e22 <_svfprintf_r+0xe5e>
 8006de8:	4623      	mov	r3, r4
 8006dea:	f04f 0810 	mov.w	r8, #16
 8006dee:	4e26      	ldr	r6, [pc, #152]	; (8006e88 <_svfprintf_r+0xec4>)
 8006df0:	426d      	negs	r5, r5
 8006df2:	2d10      	cmp	r5, #16
 8006df4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006df8:	f104 0408 	add.w	r4, r4, #8
 8006dfc:	f102 0201 	add.w	r2, r2, #1
 8006e00:	601e      	str	r6, [r3, #0]
 8006e02:	dc2b      	bgt.n	8006e5c <_svfprintf_r+0xe98>
 8006e04:	605d      	str	r5, [r3, #4]
 8006e06:	2a07      	cmp	r2, #7
 8006e08:	440d      	add	r5, r1
 8006e0a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006e0e:	dd08      	ble.n	8006e22 <_svfprintf_r+0xe5e>
 8006e10:	4659      	mov	r1, fp
 8006e12:	4648      	mov	r0, r9
 8006e14:	aa26      	add	r2, sp, #152	; 0x98
 8006e16:	f003 fdcf 	bl	800a9b8 <__ssprint_r>
 8006e1a:	2800      	cmp	r0, #0
 8006e1c:	f040 824a 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006e20:	ac29      	add	r4, sp, #164	; 0xa4
 8006e22:	9b07      	ldr	r3, [sp, #28]
 8006e24:	9a08      	ldr	r2, [sp, #32]
 8006e26:	6023      	str	r3, [r4, #0]
 8006e28:	9b08      	ldr	r3, [sp, #32]
 8006e2a:	6063      	str	r3, [r4, #4]
 8006e2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e2e:	4413      	add	r3, r2
 8006e30:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e32:	e487      	b.n	8006744 <_svfprintf_r+0x780>
 8006e34:	4659      	mov	r1, fp
 8006e36:	4648      	mov	r0, r9
 8006e38:	aa26      	add	r2, sp, #152	; 0x98
 8006e3a:	f003 fdbd 	bl	800a9b8 <__ssprint_r>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	f040 8238 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006e44:	ac29      	add	r4, sp, #164	; 0xa4
 8006e46:	e7b7      	b.n	8006db8 <_svfprintf_r+0xdf4>
 8006e48:	4659      	mov	r1, fp
 8006e4a:	4648      	mov	r0, r9
 8006e4c:	aa26      	add	r2, sp, #152	; 0x98
 8006e4e:	f003 fdb3 	bl	800a9b8 <__ssprint_r>
 8006e52:	2800      	cmp	r0, #0
 8006e54:	f040 822e 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006e58:	ac29      	add	r4, sp, #164	; 0xa4
 8006e5a:	e7c2      	b.n	8006de2 <_svfprintf_r+0xe1e>
 8006e5c:	3110      	adds	r1, #16
 8006e5e:	2a07      	cmp	r2, #7
 8006e60:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006e64:	f8c3 8004 	str.w	r8, [r3, #4]
 8006e68:	dd08      	ble.n	8006e7c <_svfprintf_r+0xeb8>
 8006e6a:	4659      	mov	r1, fp
 8006e6c:	4648      	mov	r0, r9
 8006e6e:	aa26      	add	r2, sp, #152	; 0x98
 8006e70:	f003 fda2 	bl	800a9b8 <__ssprint_r>
 8006e74:	2800      	cmp	r0, #0
 8006e76:	f040 821d 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006e7a:	ac29      	add	r4, sp, #164	; 0xa4
 8006e7c:	4623      	mov	r3, r4
 8006e7e:	3d10      	subs	r5, #16
 8006e80:	e7b7      	b.n	8006df2 <_svfprintf_r+0xe2e>
 8006e82:	bf00      	nop
 8006e84:	0800c02e 	.word	0x0800c02e
 8006e88:	0800c040 	.word	0x0800c040
 8006e8c:	9b08      	ldr	r3, [sp, #32]
 8006e8e:	42ab      	cmp	r3, r5
 8006e90:	bfa8      	it	ge
 8006e92:	462b      	movge	r3, r5
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	4698      	mov	r8, r3
 8006e98:	dd0b      	ble.n	8006eb2 <_svfprintf_r+0xeee>
 8006e9a:	9b07      	ldr	r3, [sp, #28]
 8006e9c:	4446      	add	r6, r8
 8006e9e:	e9c4 3800 	strd	r3, r8, [r4]
 8006ea2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ea4:	9628      	str	r6, [sp, #160]	; 0xa0
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	2b07      	cmp	r3, #7
 8006eaa:	9327      	str	r3, [sp, #156]	; 0x9c
 8006eac:	f300 808f 	bgt.w	8006fce <_svfprintf_r+0x100a>
 8006eb0:	3408      	adds	r4, #8
 8006eb2:	f1b8 0f00 	cmp.w	r8, #0
 8006eb6:	bfb4      	ite	lt
 8006eb8:	462e      	movlt	r6, r5
 8006eba:	eba5 0608 	subge.w	r6, r5, r8
 8006ebe:	2e00      	cmp	r6, #0
 8006ec0:	dd1c      	ble.n	8006efc <_svfprintf_r+0xf38>
 8006ec2:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8007144 <_svfprintf_r+0x1180>
 8006ec6:	2e10      	cmp	r6, #16
 8006ec8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006ecc:	f104 0108 	add.w	r1, r4, #8
 8006ed0:	f103 0301 	add.w	r3, r3, #1
 8006ed4:	f8c4 8000 	str.w	r8, [r4]
 8006ed8:	f300 8083 	bgt.w	8006fe2 <_svfprintf_r+0x101e>
 8006edc:	6066      	str	r6, [r4, #4]
 8006ede:	2b07      	cmp	r3, #7
 8006ee0:	4416      	add	r6, r2
 8006ee2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006ee6:	f340 808f 	ble.w	8007008 <_svfprintf_r+0x1044>
 8006eea:	4659      	mov	r1, fp
 8006eec:	4648      	mov	r0, r9
 8006eee:	aa26      	add	r2, sp, #152	; 0x98
 8006ef0:	f003 fd62 	bl	800a9b8 <__ssprint_r>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f040 81dd 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006efa:	ac29      	add	r4, sp, #164	; 0xa4
 8006efc:	9b07      	ldr	r3, [sp, #28]
 8006efe:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8006f02:	441d      	add	r5, r3
 8006f04:	d00c      	beq.n	8006f20 <_svfprintf_r+0xf5c>
 8006f06:	4e8f      	ldr	r6, [pc, #572]	; (8007144 <_svfprintf_r+0x1180>)
 8006f08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d17e      	bne.n	800700c <_svfprintf_r+0x1048>
 8006f0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d17e      	bne.n	8007012 <_svfprintf_r+0x104e>
 8006f14:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006f18:	4413      	add	r3, r2
 8006f1a:	429d      	cmp	r5, r3
 8006f1c:	bf28      	it	cs
 8006f1e:	461d      	movcs	r5, r3
 8006f20:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f22:	9a08      	ldr	r2, [sp, #32]
 8006f24:	4293      	cmp	r3, r2
 8006f26:	db02      	blt.n	8006f2e <_svfprintf_r+0xf6a>
 8006f28:	f01a 0f01 	tst.w	sl, #1
 8006f2c:	d00e      	beq.n	8006f4c <_svfprintf_r+0xf88>
 8006f2e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006f30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f32:	6023      	str	r3, [r4, #0]
 8006f34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f36:	6063      	str	r3, [r4, #4]
 8006f38:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f3a:	4413      	add	r3, r2
 8006f3c:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f3e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f40:	3301      	adds	r3, #1
 8006f42:	2b07      	cmp	r3, #7
 8006f44:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f46:	f300 80e8 	bgt.w	800711a <_svfprintf_r+0x1156>
 8006f4a:	3408      	adds	r4, #8
 8006f4c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006f4e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006f52:	440b      	add	r3, r1
 8006f54:	1b8e      	subs	r6, r1, r6
 8006f56:	1b5a      	subs	r2, r3, r5
 8006f58:	4296      	cmp	r6, r2
 8006f5a:	bfa8      	it	ge
 8006f5c:	4616      	movge	r6, r2
 8006f5e:	2e00      	cmp	r6, #0
 8006f60:	dd0b      	ble.n	8006f7a <_svfprintf_r+0xfb6>
 8006f62:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f64:	e9c4 5600 	strd	r5, r6, [r4]
 8006f68:	4433      	add	r3, r6
 8006f6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f6e:	3301      	adds	r3, #1
 8006f70:	2b07      	cmp	r3, #7
 8006f72:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f74:	f300 80db 	bgt.w	800712e <_svfprintf_r+0x116a>
 8006f78:	3408      	adds	r4, #8
 8006f7a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006f7c:	9b08      	ldr	r3, [sp, #32]
 8006f7e:	2e00      	cmp	r6, #0
 8006f80:	eba3 0505 	sub.w	r5, r3, r5
 8006f84:	bfa8      	it	ge
 8006f86:	1bad      	subge	r5, r5, r6
 8006f88:	2d00      	cmp	r5, #0
 8006f8a:	f77f abe2 	ble.w	8006752 <_svfprintf_r+0x78e>
 8006f8e:	f04f 0810 	mov.w	r8, #16
 8006f92:	4e6c      	ldr	r6, [pc, #432]	; (8007144 <_svfprintf_r+0x1180>)
 8006f94:	2d10      	cmp	r5, #16
 8006f96:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006f9a:	f104 0108 	add.w	r1, r4, #8
 8006f9e:	f103 0301 	add.w	r3, r3, #1
 8006fa2:	6026      	str	r6, [r4, #0]
 8006fa4:	f77f aec1 	ble.w	8006d2a <_svfprintf_r+0xd66>
 8006fa8:	3210      	adds	r2, #16
 8006faa:	2b07      	cmp	r3, #7
 8006fac:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006fb0:	f8c4 8004 	str.w	r8, [r4, #4]
 8006fb4:	dd08      	ble.n	8006fc8 <_svfprintf_r+0x1004>
 8006fb6:	4659      	mov	r1, fp
 8006fb8:	4648      	mov	r0, r9
 8006fba:	aa26      	add	r2, sp, #152	; 0x98
 8006fbc:	f003 fcfc 	bl	800a9b8 <__ssprint_r>
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	f040 8177 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006fc6:	a929      	add	r1, sp, #164	; 0xa4
 8006fc8:	460c      	mov	r4, r1
 8006fca:	3d10      	subs	r5, #16
 8006fcc:	e7e2      	b.n	8006f94 <_svfprintf_r+0xfd0>
 8006fce:	4659      	mov	r1, fp
 8006fd0:	4648      	mov	r0, r9
 8006fd2:	aa26      	add	r2, sp, #152	; 0x98
 8006fd4:	f003 fcf0 	bl	800a9b8 <__ssprint_r>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	f040 816b 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8006fde:	ac29      	add	r4, sp, #164	; 0xa4
 8006fe0:	e767      	b.n	8006eb2 <_svfprintf_r+0xeee>
 8006fe2:	2010      	movs	r0, #16
 8006fe4:	2b07      	cmp	r3, #7
 8006fe6:	4402      	add	r2, r0
 8006fe8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006fec:	6060      	str	r0, [r4, #4]
 8006fee:	dd08      	ble.n	8007002 <_svfprintf_r+0x103e>
 8006ff0:	4659      	mov	r1, fp
 8006ff2:	4648      	mov	r0, r9
 8006ff4:	aa26      	add	r2, sp, #152	; 0x98
 8006ff6:	f003 fcdf 	bl	800a9b8 <__ssprint_r>
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	f040 815a 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8007000:	a929      	add	r1, sp, #164	; 0xa4
 8007002:	460c      	mov	r4, r1
 8007004:	3e10      	subs	r6, #16
 8007006:	e75e      	b.n	8006ec6 <_svfprintf_r+0xf02>
 8007008:	460c      	mov	r4, r1
 800700a:	e777      	b.n	8006efc <_svfprintf_r+0xf38>
 800700c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800700e:	2b00      	cmp	r3, #0
 8007010:	d052      	beq.n	80070b8 <_svfprintf_r+0x10f4>
 8007012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007014:	3b01      	subs	r3, #1
 8007016:	930c      	str	r3, [sp, #48]	; 0x30
 8007018:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800701a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800701c:	6023      	str	r3, [r4, #0]
 800701e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007020:	6063      	str	r3, [r4, #4]
 8007022:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007024:	4413      	add	r3, r2
 8007026:	9328      	str	r3, [sp, #160]	; 0xa0
 8007028:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800702a:	3301      	adds	r3, #1
 800702c:	2b07      	cmp	r3, #7
 800702e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007030:	dc49      	bgt.n	80070c6 <_svfprintf_r+0x1102>
 8007032:	3408      	adds	r4, #8
 8007034:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007038:	eb03 0802 	add.w	r8, r3, r2
 800703c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800703e:	eba8 0805 	sub.w	r8, r8, r5
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	4598      	cmp	r8, r3
 8007046:	bfa8      	it	ge
 8007048:	4698      	movge	r8, r3
 800704a:	f1b8 0f00 	cmp.w	r8, #0
 800704e:	dd0a      	ble.n	8007066 <_svfprintf_r+0x10a2>
 8007050:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007052:	e9c4 5800 	strd	r5, r8, [r4]
 8007056:	4443      	add	r3, r8
 8007058:	9328      	str	r3, [sp, #160]	; 0xa0
 800705a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800705c:	3301      	adds	r3, #1
 800705e:	2b07      	cmp	r3, #7
 8007060:	9327      	str	r3, [sp, #156]	; 0x9c
 8007062:	dc3a      	bgt.n	80070da <_svfprintf_r+0x1116>
 8007064:	3408      	adds	r4, #8
 8007066:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007068:	f1b8 0f00 	cmp.w	r8, #0
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	bfb4      	ite	lt
 8007070:	4698      	movlt	r8, r3
 8007072:	eba3 0808 	subge.w	r8, r3, r8
 8007076:	f1b8 0f00 	cmp.w	r8, #0
 800707a:	dd19      	ble.n	80070b0 <_svfprintf_r+0x10ec>
 800707c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007080:	f1b8 0f10 	cmp.w	r8, #16
 8007084:	f102 0201 	add.w	r2, r2, #1
 8007088:	f104 0108 	add.w	r1, r4, #8
 800708c:	6026      	str	r6, [r4, #0]
 800708e:	dc2e      	bgt.n	80070ee <_svfprintf_r+0x112a>
 8007090:	4443      	add	r3, r8
 8007092:	2a07      	cmp	r2, #7
 8007094:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007098:	f8c4 8004 	str.w	r8, [r4, #4]
 800709c:	dd3b      	ble.n	8007116 <_svfprintf_r+0x1152>
 800709e:	4659      	mov	r1, fp
 80070a0:	4648      	mov	r0, r9
 80070a2:	aa26      	add	r2, sp, #152	; 0x98
 80070a4:	f003 fc88 	bl	800a9b8 <__ssprint_r>
 80070a8:	2800      	cmp	r0, #0
 80070aa:	f040 8103 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 80070ae:	ac29      	add	r4, sp, #164	; 0xa4
 80070b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	441d      	add	r5, r3
 80070b6:	e727      	b.n	8006f08 <_svfprintf_r+0xf44>
 80070b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070ba:	3b01      	subs	r3, #1
 80070bc:	930e      	str	r3, [sp, #56]	; 0x38
 80070be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070c0:	3b01      	subs	r3, #1
 80070c2:	930d      	str	r3, [sp, #52]	; 0x34
 80070c4:	e7a8      	b.n	8007018 <_svfprintf_r+0x1054>
 80070c6:	4659      	mov	r1, fp
 80070c8:	4648      	mov	r0, r9
 80070ca:	aa26      	add	r2, sp, #152	; 0x98
 80070cc:	f003 fc74 	bl	800a9b8 <__ssprint_r>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f040 80ef 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 80070d6:	ac29      	add	r4, sp, #164	; 0xa4
 80070d8:	e7ac      	b.n	8007034 <_svfprintf_r+0x1070>
 80070da:	4659      	mov	r1, fp
 80070dc:	4648      	mov	r0, r9
 80070de:	aa26      	add	r2, sp, #152	; 0x98
 80070e0:	f003 fc6a 	bl	800a9b8 <__ssprint_r>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	f040 80e5 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 80070ea:	ac29      	add	r4, sp, #164	; 0xa4
 80070ec:	e7bb      	b.n	8007066 <_svfprintf_r+0x10a2>
 80070ee:	2010      	movs	r0, #16
 80070f0:	2a07      	cmp	r2, #7
 80070f2:	4403      	add	r3, r0
 80070f4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80070f8:	6060      	str	r0, [r4, #4]
 80070fa:	dd08      	ble.n	800710e <_svfprintf_r+0x114a>
 80070fc:	4659      	mov	r1, fp
 80070fe:	4648      	mov	r0, r9
 8007100:	aa26      	add	r2, sp, #152	; 0x98
 8007102:	f003 fc59 	bl	800a9b8 <__ssprint_r>
 8007106:	2800      	cmp	r0, #0
 8007108:	f040 80d4 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 800710c:	a929      	add	r1, sp, #164	; 0xa4
 800710e:	460c      	mov	r4, r1
 8007110:	f1a8 0810 	sub.w	r8, r8, #16
 8007114:	e7b2      	b.n	800707c <_svfprintf_r+0x10b8>
 8007116:	460c      	mov	r4, r1
 8007118:	e7ca      	b.n	80070b0 <_svfprintf_r+0x10ec>
 800711a:	4659      	mov	r1, fp
 800711c:	4648      	mov	r0, r9
 800711e:	aa26      	add	r2, sp, #152	; 0x98
 8007120:	f003 fc4a 	bl	800a9b8 <__ssprint_r>
 8007124:	2800      	cmp	r0, #0
 8007126:	f040 80c5 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 800712a:	ac29      	add	r4, sp, #164	; 0xa4
 800712c:	e70e      	b.n	8006f4c <_svfprintf_r+0xf88>
 800712e:	4659      	mov	r1, fp
 8007130:	4648      	mov	r0, r9
 8007132:	aa26      	add	r2, sp, #152	; 0x98
 8007134:	f003 fc40 	bl	800a9b8 <__ssprint_r>
 8007138:	2800      	cmp	r0, #0
 800713a:	f040 80bb 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 800713e:	ac29      	add	r4, sp, #164	; 0xa4
 8007140:	e71b      	b.n	8006f7a <_svfprintf_r+0xfb6>
 8007142:	bf00      	nop
 8007144:	0800c040 	.word	0x0800c040
 8007148:	9a08      	ldr	r2, [sp, #32]
 800714a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800714c:	2a01      	cmp	r2, #1
 800714e:	9a07      	ldr	r2, [sp, #28]
 8007150:	f106 0601 	add.w	r6, r6, #1
 8007154:	6022      	str	r2, [r4, #0]
 8007156:	f04f 0201 	mov.w	r2, #1
 800715a:	f103 0301 	add.w	r3, r3, #1
 800715e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007162:	f104 0508 	add.w	r5, r4, #8
 8007166:	6062      	str	r2, [r4, #4]
 8007168:	dc02      	bgt.n	8007170 <_svfprintf_r+0x11ac>
 800716a:	f01a 0f01 	tst.w	sl, #1
 800716e:	d07a      	beq.n	8007266 <_svfprintf_r+0x12a2>
 8007170:	2b07      	cmp	r3, #7
 8007172:	dd08      	ble.n	8007186 <_svfprintf_r+0x11c2>
 8007174:	4659      	mov	r1, fp
 8007176:	4648      	mov	r0, r9
 8007178:	aa26      	add	r2, sp, #152	; 0x98
 800717a:	f003 fc1d 	bl	800a9b8 <__ssprint_r>
 800717e:	2800      	cmp	r0, #0
 8007180:	f040 8098 	bne.w	80072b4 <_svfprintf_r+0x12f0>
 8007184:	ad29      	add	r5, sp, #164	; 0xa4
 8007186:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007188:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800718a:	602b      	str	r3, [r5, #0]
 800718c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800718e:	606b      	str	r3, [r5, #4]
 8007190:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007192:	4413      	add	r3, r2
 8007194:	9328      	str	r3, [sp, #160]	; 0xa0
 8007196:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007198:	3301      	adds	r3, #1
 800719a:	2b07      	cmp	r3, #7
 800719c:	9327      	str	r3, [sp, #156]	; 0x9c
 800719e:	dc32      	bgt.n	8007206 <_svfprintf_r+0x1242>
 80071a0:	3508      	adds	r5, #8
 80071a2:	9b08      	ldr	r3, [sp, #32]
 80071a4:	2200      	movs	r2, #0
 80071a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071aa:	1e5c      	subs	r4, r3, #1
 80071ac:	2300      	movs	r3, #0
 80071ae:	f7f9 fbfb 	bl	80009a8 <__aeabi_dcmpeq>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	d130      	bne.n	8007218 <_svfprintf_r+0x1254>
 80071b6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80071b8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071ba:	9807      	ldr	r0, [sp, #28]
 80071bc:	9a08      	ldr	r2, [sp, #32]
 80071be:	3101      	adds	r1, #1
 80071c0:	3b01      	subs	r3, #1
 80071c2:	3001      	adds	r0, #1
 80071c4:	4413      	add	r3, r2
 80071c6:	2907      	cmp	r1, #7
 80071c8:	e9c5 0400 	strd	r0, r4, [r5]
 80071cc:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80071d0:	dd4c      	ble.n	800726c <_svfprintf_r+0x12a8>
 80071d2:	4659      	mov	r1, fp
 80071d4:	4648      	mov	r0, r9
 80071d6:	aa26      	add	r2, sp, #152	; 0x98
 80071d8:	f003 fbee 	bl	800a9b8 <__ssprint_r>
 80071dc:	2800      	cmp	r0, #0
 80071de:	d169      	bne.n	80072b4 <_svfprintf_r+0x12f0>
 80071e0:	ad29      	add	r5, sp, #164	; 0xa4
 80071e2:	ab22      	add	r3, sp, #136	; 0x88
 80071e4:	602b      	str	r3, [r5, #0]
 80071e6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80071e8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80071ea:	606b      	str	r3, [r5, #4]
 80071ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071ee:	4413      	add	r3, r2
 80071f0:	9328      	str	r3, [sp, #160]	; 0xa0
 80071f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071f4:	3301      	adds	r3, #1
 80071f6:	2b07      	cmp	r3, #7
 80071f8:	9327      	str	r3, [sp, #156]	; 0x9c
 80071fa:	f73f ad9d 	bgt.w	8006d38 <_svfprintf_r+0xd74>
 80071fe:	f105 0408 	add.w	r4, r5, #8
 8007202:	f7ff baa6 	b.w	8006752 <_svfprintf_r+0x78e>
 8007206:	4659      	mov	r1, fp
 8007208:	4648      	mov	r0, r9
 800720a:	aa26      	add	r2, sp, #152	; 0x98
 800720c:	f003 fbd4 	bl	800a9b8 <__ssprint_r>
 8007210:	2800      	cmp	r0, #0
 8007212:	d14f      	bne.n	80072b4 <_svfprintf_r+0x12f0>
 8007214:	ad29      	add	r5, sp, #164	; 0xa4
 8007216:	e7c4      	b.n	80071a2 <_svfprintf_r+0x11de>
 8007218:	2c00      	cmp	r4, #0
 800721a:	dde2      	ble.n	80071e2 <_svfprintf_r+0x121e>
 800721c:	f04f 0810 	mov.w	r8, #16
 8007220:	4e51      	ldr	r6, [pc, #324]	; (8007368 <_svfprintf_r+0x13a4>)
 8007222:	2c10      	cmp	r4, #16
 8007224:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007228:	f105 0108 	add.w	r1, r5, #8
 800722c:	f103 0301 	add.w	r3, r3, #1
 8007230:	602e      	str	r6, [r5, #0]
 8007232:	dc07      	bgt.n	8007244 <_svfprintf_r+0x1280>
 8007234:	606c      	str	r4, [r5, #4]
 8007236:	2b07      	cmp	r3, #7
 8007238:	4414      	add	r4, r2
 800723a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800723e:	dcc8      	bgt.n	80071d2 <_svfprintf_r+0x120e>
 8007240:	460d      	mov	r5, r1
 8007242:	e7ce      	b.n	80071e2 <_svfprintf_r+0x121e>
 8007244:	3210      	adds	r2, #16
 8007246:	2b07      	cmp	r3, #7
 8007248:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800724c:	f8c5 8004 	str.w	r8, [r5, #4]
 8007250:	dd06      	ble.n	8007260 <_svfprintf_r+0x129c>
 8007252:	4659      	mov	r1, fp
 8007254:	4648      	mov	r0, r9
 8007256:	aa26      	add	r2, sp, #152	; 0x98
 8007258:	f003 fbae 	bl	800a9b8 <__ssprint_r>
 800725c:	bb50      	cbnz	r0, 80072b4 <_svfprintf_r+0x12f0>
 800725e:	a929      	add	r1, sp, #164	; 0xa4
 8007260:	460d      	mov	r5, r1
 8007262:	3c10      	subs	r4, #16
 8007264:	e7dd      	b.n	8007222 <_svfprintf_r+0x125e>
 8007266:	2b07      	cmp	r3, #7
 8007268:	ddbb      	ble.n	80071e2 <_svfprintf_r+0x121e>
 800726a:	e7b2      	b.n	80071d2 <_svfprintf_r+0x120e>
 800726c:	3508      	adds	r5, #8
 800726e:	e7b8      	b.n	80071e2 <_svfprintf_r+0x121e>
 8007270:	460c      	mov	r4, r1
 8007272:	f7ff ba6e 	b.w	8006752 <_svfprintf_r+0x78e>
 8007276:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800727a:	1a9d      	subs	r5, r3, r2
 800727c:	2d00      	cmp	r5, #0
 800727e:	f77f aa6c 	ble.w	800675a <_svfprintf_r+0x796>
 8007282:	f04f 0810 	mov.w	r8, #16
 8007286:	4e39      	ldr	r6, [pc, #228]	; (800736c <_svfprintf_r+0x13a8>)
 8007288:	2d10      	cmp	r5, #16
 800728a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800728e:	6026      	str	r6, [r4, #0]
 8007290:	f103 0301 	add.w	r3, r3, #1
 8007294:	dc17      	bgt.n	80072c6 <_svfprintf_r+0x1302>
 8007296:	6065      	str	r5, [r4, #4]
 8007298:	2b07      	cmp	r3, #7
 800729a:	4415      	add	r5, r2
 800729c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80072a0:	f77f aa5b 	ble.w	800675a <_svfprintf_r+0x796>
 80072a4:	4659      	mov	r1, fp
 80072a6:	4648      	mov	r0, r9
 80072a8:	aa26      	add	r2, sp, #152	; 0x98
 80072aa:	f003 fb85 	bl	800a9b8 <__ssprint_r>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	f43f aa53 	beq.w	800675a <_svfprintf_r+0x796>
 80072b4:	2f00      	cmp	r7, #0
 80072b6:	f43f a87e 	beq.w	80063b6 <_svfprintf_r+0x3f2>
 80072ba:	4639      	mov	r1, r7
 80072bc:	4648      	mov	r0, r9
 80072be:	f002 fb3f 	bl	8009940 <_free_r>
 80072c2:	f7ff b878 	b.w	80063b6 <_svfprintf_r+0x3f2>
 80072c6:	3210      	adds	r2, #16
 80072c8:	2b07      	cmp	r3, #7
 80072ca:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80072ce:	f8c4 8004 	str.w	r8, [r4, #4]
 80072d2:	dc02      	bgt.n	80072da <_svfprintf_r+0x1316>
 80072d4:	3408      	adds	r4, #8
 80072d6:	3d10      	subs	r5, #16
 80072d8:	e7d6      	b.n	8007288 <_svfprintf_r+0x12c4>
 80072da:	4659      	mov	r1, fp
 80072dc:	4648      	mov	r0, r9
 80072de:	aa26      	add	r2, sp, #152	; 0x98
 80072e0:	f003 fb6a 	bl	800a9b8 <__ssprint_r>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	d1e5      	bne.n	80072b4 <_svfprintf_r+0x12f0>
 80072e8:	ac29      	add	r4, sp, #164	; 0xa4
 80072ea:	e7f4      	b.n	80072d6 <_svfprintf_r+0x1312>
 80072ec:	4639      	mov	r1, r7
 80072ee:	4648      	mov	r0, r9
 80072f0:	f002 fb26 	bl	8009940 <_free_r>
 80072f4:	f7ff ba48 	b.w	8006788 <_svfprintf_r+0x7c4>
 80072f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	f43f a85b 	beq.w	80063b6 <_svfprintf_r+0x3f2>
 8007300:	4659      	mov	r1, fp
 8007302:	4648      	mov	r0, r9
 8007304:	aa26      	add	r2, sp, #152	; 0x98
 8007306:	f003 fb57 	bl	800a9b8 <__ssprint_r>
 800730a:	f7ff b854 	b.w	80063b6 <_svfprintf_r+0x3f2>
 800730e:	ea56 0207 	orrs.w	r2, r6, r7
 8007312:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007316:	f43f ab54 	beq.w	80069c2 <_svfprintf_r+0x9fe>
 800731a:	2b01      	cmp	r3, #1
 800731c:	f43f abea 	beq.w	8006af4 <_svfprintf_r+0xb30>
 8007320:	2b02      	cmp	r3, #2
 8007322:	ab52      	add	r3, sp, #328	; 0x148
 8007324:	9307      	str	r3, [sp, #28]
 8007326:	f43f ac3d 	beq.w	8006ba4 <_svfprintf_r+0xbe0>
 800732a:	9907      	ldr	r1, [sp, #28]
 800732c:	f006 0307 	and.w	r3, r6, #7
 8007330:	460a      	mov	r2, r1
 8007332:	3330      	adds	r3, #48	; 0x30
 8007334:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007338:	9207      	str	r2, [sp, #28]
 800733a:	08f2      	lsrs	r2, r6, #3
 800733c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007340:	08f8      	lsrs	r0, r7, #3
 8007342:	4616      	mov	r6, r2
 8007344:	4607      	mov	r7, r0
 8007346:	ea56 0207 	orrs.w	r2, r6, r7
 800734a:	d1ee      	bne.n	800732a <_svfprintf_r+0x1366>
 800734c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800734e:	07d2      	lsls	r2, r2, #31
 8007350:	f57f ac16 	bpl.w	8006b80 <_svfprintf_r+0xbbc>
 8007354:	2b30      	cmp	r3, #48	; 0x30
 8007356:	f43f ac13 	beq.w	8006b80 <_svfprintf_r+0xbbc>
 800735a:	2330      	movs	r3, #48	; 0x30
 800735c:	9a07      	ldr	r2, [sp, #28]
 800735e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007362:	1e8b      	subs	r3, r1, #2
 8007364:	9307      	str	r3, [sp, #28]
 8007366:	e40b      	b.n	8006b80 <_svfprintf_r+0xbbc>
 8007368:	0800c040 	.word	0x0800c040
 800736c:	0800c030 	.word	0x0800c030

08007370 <sysconf>:
 8007370:	2808      	cmp	r0, #8
 8007372:	b508      	push	{r3, lr}
 8007374:	d006      	beq.n	8007384 <sysconf+0x14>
 8007376:	f7fe fad3 	bl	8005920 <__errno>
 800737a:	2316      	movs	r3, #22
 800737c:	6003      	str	r3, [r0, #0]
 800737e:	f04f 30ff 	mov.w	r0, #4294967295
 8007382:	bd08      	pop	{r3, pc}
 8007384:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007388:	e7fb      	b.n	8007382 <sysconf+0x12>
	...

0800738c <_vfprintf_r>:
 800738c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007390:	b0d3      	sub	sp, #332	; 0x14c
 8007392:	468a      	mov	sl, r1
 8007394:	4691      	mov	r9, r2
 8007396:	461c      	mov	r4, r3
 8007398:	461e      	mov	r6, r3
 800739a:	4683      	mov	fp, r0
 800739c:	f002 fcfa 	bl	8009d94 <_localeconv_r>
 80073a0:	6803      	ldr	r3, [r0, #0]
 80073a2:	4618      	mov	r0, r3
 80073a4:	9318      	str	r3, [sp, #96]	; 0x60
 80073a6:	f7f8 fed3 	bl	8000150 <strlen>
 80073aa:	9012      	str	r0, [sp, #72]	; 0x48
 80073ac:	f1bb 0f00 	cmp.w	fp, #0
 80073b0:	d005      	beq.n	80073be <_vfprintf_r+0x32>
 80073b2:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80073b6:	b913      	cbnz	r3, 80073be <_vfprintf_r+0x32>
 80073b8:	4658      	mov	r0, fp
 80073ba:	f002 fa31 	bl	8009820 <__sinit>
 80073be:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80073c2:	07da      	lsls	r2, r3, #31
 80073c4:	d407      	bmi.n	80073d6 <_vfprintf_r+0x4a>
 80073c6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80073ca:	059b      	lsls	r3, r3, #22
 80073cc:	d403      	bmi.n	80073d6 <_vfprintf_r+0x4a>
 80073ce:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80073d2:	f002 fce5 	bl	8009da0 <__retarget_lock_acquire_recursive>
 80073d6:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80073da:	049f      	lsls	r7, r3, #18
 80073dc:	d409      	bmi.n	80073f2 <_vfprintf_r+0x66>
 80073de:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80073e2:	f8aa 300c 	strh.w	r3, [sl, #12]
 80073e6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80073ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073ee:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80073f2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80073f6:	071d      	lsls	r5, r3, #28
 80073f8:	d502      	bpl.n	8007400 <_vfprintf_r+0x74>
 80073fa:	f8da 3010 	ldr.w	r3, [sl, #16]
 80073fe:	b9c3      	cbnz	r3, 8007432 <_vfprintf_r+0xa6>
 8007400:	4651      	mov	r1, sl
 8007402:	4658      	mov	r0, fp
 8007404:	f001 fa5c 	bl	80088c0 <__swsetup_r>
 8007408:	b198      	cbz	r0, 8007432 <_vfprintf_r+0xa6>
 800740a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800740e:	07dc      	lsls	r4, r3, #31
 8007410:	d506      	bpl.n	8007420 <_vfprintf_r+0x94>
 8007412:	f04f 33ff 	mov.w	r3, #4294967295
 8007416:	9313      	str	r3, [sp, #76]	; 0x4c
 8007418:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800741a:	b053      	add	sp, #332	; 0x14c
 800741c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007420:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007424:	0598      	lsls	r0, r3, #22
 8007426:	d4f4      	bmi.n	8007412 <_vfprintf_r+0x86>
 8007428:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800742c:	f002 fcb9 	bl	8009da2 <__retarget_lock_release_recursive>
 8007430:	e7ef      	b.n	8007412 <_vfprintf_r+0x86>
 8007432:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007436:	f003 021a 	and.w	r2, r3, #26
 800743a:	2a0a      	cmp	r2, #10
 800743c:	d115      	bne.n	800746a <_vfprintf_r+0xde>
 800743e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8007442:	2a00      	cmp	r2, #0
 8007444:	db11      	blt.n	800746a <_vfprintf_r+0xde>
 8007446:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800744a:	07d1      	lsls	r1, r2, #31
 800744c:	d405      	bmi.n	800745a <_vfprintf_r+0xce>
 800744e:	059a      	lsls	r2, r3, #22
 8007450:	d403      	bmi.n	800745a <_vfprintf_r+0xce>
 8007452:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007456:	f002 fca4 	bl	8009da2 <__retarget_lock_release_recursive>
 800745a:	4623      	mov	r3, r4
 800745c:	464a      	mov	r2, r9
 800745e:	4651      	mov	r1, sl
 8007460:	4658      	mov	r0, fp
 8007462:	f001 f9b3 	bl	80087cc <__sbprintf>
 8007466:	9013      	str	r0, [sp, #76]	; 0x4c
 8007468:	e7d6      	b.n	8007418 <_vfprintf_r+0x8c>
 800746a:	2500      	movs	r5, #0
 800746c:	2200      	movs	r2, #0
 800746e:	2300      	movs	r3, #0
 8007470:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007474:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007478:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800747c:	ac29      	add	r4, sp, #164	; 0xa4
 800747e:	9426      	str	r4, [sp, #152]	; 0x98
 8007480:	9508      	str	r5, [sp, #32]
 8007482:	950e      	str	r5, [sp, #56]	; 0x38
 8007484:	9516      	str	r5, [sp, #88]	; 0x58
 8007486:	9519      	str	r5, [sp, #100]	; 0x64
 8007488:	9513      	str	r5, [sp, #76]	; 0x4c
 800748a:	464b      	mov	r3, r9
 800748c:	461d      	mov	r5, r3
 800748e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007492:	b10a      	cbz	r2, 8007498 <_vfprintf_r+0x10c>
 8007494:	2a25      	cmp	r2, #37	; 0x25
 8007496:	d1f9      	bne.n	800748c <_vfprintf_r+0x100>
 8007498:	ebb5 0709 	subs.w	r7, r5, r9
 800749c:	d00d      	beq.n	80074ba <_vfprintf_r+0x12e>
 800749e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80074a0:	e9c4 9700 	strd	r9, r7, [r4]
 80074a4:	443b      	add	r3, r7
 80074a6:	9328      	str	r3, [sp, #160]	; 0xa0
 80074a8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80074aa:	3301      	adds	r3, #1
 80074ac:	2b07      	cmp	r3, #7
 80074ae:	9327      	str	r3, [sp, #156]	; 0x9c
 80074b0:	dc7a      	bgt.n	80075a8 <_vfprintf_r+0x21c>
 80074b2:	3408      	adds	r4, #8
 80074b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074b6:	443b      	add	r3, r7
 80074b8:	9313      	str	r3, [sp, #76]	; 0x4c
 80074ba:	782b      	ldrb	r3, [r5, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f001 813d 	beq.w	800873c <_vfprintf_r+0x13b0>
 80074c2:	2300      	movs	r3, #0
 80074c4:	f04f 32ff 	mov.w	r2, #4294967295
 80074c8:	4698      	mov	r8, r3
 80074ca:	270a      	movs	r7, #10
 80074cc:	212b      	movs	r1, #43	; 0x2b
 80074ce:	3501      	adds	r5, #1
 80074d0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80074d4:	9207      	str	r2, [sp, #28]
 80074d6:	9314      	str	r3, [sp, #80]	; 0x50
 80074d8:	462a      	mov	r2, r5
 80074da:	f812 3b01 	ldrb.w	r3, [r2], #1
 80074de:	930b      	str	r3, [sp, #44]	; 0x2c
 80074e0:	4613      	mov	r3, r2
 80074e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80074e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074e6:	3b20      	subs	r3, #32
 80074e8:	2b5a      	cmp	r3, #90	; 0x5a
 80074ea:	f200 85a6 	bhi.w	800803a <_vfprintf_r+0xcae>
 80074ee:	e8df f013 	tbh	[pc, r3, lsl #1]
 80074f2:	007e      	.short	0x007e
 80074f4:	05a405a4 	.word	0x05a405a4
 80074f8:	05a40086 	.word	0x05a40086
 80074fc:	05a405a4 	.word	0x05a405a4
 8007500:	05a40065 	.word	0x05a40065
 8007504:	008905a4 	.word	0x008905a4
 8007508:	05a40093 	.word	0x05a40093
 800750c:	00960090 	.word	0x00960090
 8007510:	00b205a4 	.word	0x00b205a4
 8007514:	00b500b5 	.word	0x00b500b5
 8007518:	00b500b5 	.word	0x00b500b5
 800751c:	00b500b5 	.word	0x00b500b5
 8007520:	00b500b5 	.word	0x00b500b5
 8007524:	05a400b5 	.word	0x05a400b5
 8007528:	05a405a4 	.word	0x05a405a4
 800752c:	05a405a4 	.word	0x05a405a4
 8007530:	05a405a4 	.word	0x05a405a4
 8007534:	05a4011f 	.word	0x05a4011f
 8007538:	00f500e2 	.word	0x00f500e2
 800753c:	011f011f 	.word	0x011f011f
 8007540:	05a4011f 	.word	0x05a4011f
 8007544:	05a405a4 	.word	0x05a405a4
 8007548:	00c505a4 	.word	0x00c505a4
 800754c:	05a405a4 	.word	0x05a405a4
 8007550:	05a40484 	.word	0x05a40484
 8007554:	05a405a4 	.word	0x05a405a4
 8007558:	05a404cb 	.word	0x05a404cb
 800755c:	05a404ec 	.word	0x05a404ec
 8007560:	050b05a4 	.word	0x050b05a4
 8007564:	05a405a4 	.word	0x05a405a4
 8007568:	05a405a4 	.word	0x05a405a4
 800756c:	05a405a4 	.word	0x05a405a4
 8007570:	05a405a4 	.word	0x05a405a4
 8007574:	05a4011f 	.word	0x05a4011f
 8007578:	00f700e2 	.word	0x00f700e2
 800757c:	011f011f 	.word	0x011f011f
 8007580:	00c8011f 	.word	0x00c8011f
 8007584:	00dc00f7 	.word	0x00dc00f7
 8007588:	00d505a4 	.word	0x00d505a4
 800758c:	046105a4 	.word	0x046105a4
 8007590:	04ba0486 	.word	0x04ba0486
 8007594:	05a400dc 	.word	0x05a400dc
 8007598:	007c04cb 	.word	0x007c04cb
 800759c:	05a404ee 	.word	0x05a404ee
 80075a0:	052805a4 	.word	0x052805a4
 80075a4:	007c05a4 	.word	0x007c05a4
 80075a8:	4651      	mov	r1, sl
 80075aa:	4658      	mov	r0, fp
 80075ac:	aa26      	add	r2, sp, #152	; 0x98
 80075ae:	f003 fa7e 	bl	800aaae <__sprint_r>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	f040 8127 	bne.w	8007806 <_vfprintf_r+0x47a>
 80075b8:	ac29      	add	r4, sp, #164	; 0xa4
 80075ba:	e77b      	b.n	80074b4 <_vfprintf_r+0x128>
 80075bc:	4658      	mov	r0, fp
 80075be:	f002 fbe9 	bl	8009d94 <_localeconv_r>
 80075c2:	6843      	ldr	r3, [r0, #4]
 80075c4:	4618      	mov	r0, r3
 80075c6:	9319      	str	r3, [sp, #100]	; 0x64
 80075c8:	f7f8 fdc2 	bl	8000150 <strlen>
 80075cc:	9016      	str	r0, [sp, #88]	; 0x58
 80075ce:	4658      	mov	r0, fp
 80075d0:	f002 fbe0 	bl	8009d94 <_localeconv_r>
 80075d4:	6883      	ldr	r3, [r0, #8]
 80075d6:	212b      	movs	r1, #43	; 0x2b
 80075d8:	930e      	str	r3, [sp, #56]	; 0x38
 80075da:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80075dc:	b12b      	cbz	r3, 80075ea <_vfprintf_r+0x25e>
 80075de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075e0:	b11b      	cbz	r3, 80075ea <_vfprintf_r+0x25e>
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	b10b      	cbz	r3, 80075ea <_vfprintf_r+0x25e>
 80075e6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80075ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075ec:	e774      	b.n	80074d8 <_vfprintf_r+0x14c>
 80075ee:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1f9      	bne.n	80075ea <_vfprintf_r+0x25e>
 80075f6:	2320      	movs	r3, #32
 80075f8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80075fc:	e7f5      	b.n	80075ea <_vfprintf_r+0x25e>
 80075fe:	f048 0801 	orr.w	r8, r8, #1
 8007602:	e7f2      	b.n	80075ea <_vfprintf_r+0x25e>
 8007604:	f856 3b04 	ldr.w	r3, [r6], #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	9314      	str	r3, [sp, #80]	; 0x50
 800760c:	daed      	bge.n	80075ea <_vfprintf_r+0x25e>
 800760e:	425b      	negs	r3, r3
 8007610:	9314      	str	r3, [sp, #80]	; 0x50
 8007612:	f048 0804 	orr.w	r8, r8, #4
 8007616:	e7e8      	b.n	80075ea <_vfprintf_r+0x25e>
 8007618:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800761c:	e7e5      	b.n	80075ea <_vfprintf_r+0x25e>
 800761e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007620:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007624:	2a2a      	cmp	r2, #42	; 0x2a
 8007626:	920b      	str	r2, [sp, #44]	; 0x2c
 8007628:	d112      	bne.n	8007650 <_vfprintf_r+0x2c4>
 800762a:	f856 0b04 	ldr.w	r0, [r6], #4
 800762e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007630:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8007634:	9207      	str	r2, [sp, #28]
 8007636:	e7d8      	b.n	80075ea <_vfprintf_r+0x25e>
 8007638:	9807      	ldr	r0, [sp, #28]
 800763a:	fb07 2200 	mla	r2, r7, r0, r2
 800763e:	9207      	str	r2, [sp, #28]
 8007640:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007644:	920b      	str	r2, [sp, #44]	; 0x2c
 8007646:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007648:	3a30      	subs	r2, #48	; 0x30
 800764a:	2a09      	cmp	r2, #9
 800764c:	d9f4      	bls.n	8007638 <_vfprintf_r+0x2ac>
 800764e:	e748      	b.n	80074e2 <_vfprintf_r+0x156>
 8007650:	2200      	movs	r2, #0
 8007652:	9207      	str	r2, [sp, #28]
 8007654:	e7f7      	b.n	8007646 <_vfprintf_r+0x2ba>
 8007656:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800765a:	e7c6      	b.n	80075ea <_vfprintf_r+0x25e>
 800765c:	2200      	movs	r2, #0
 800765e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007660:	9214      	str	r2, [sp, #80]	; 0x50
 8007662:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007664:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007666:	3a30      	subs	r2, #48	; 0x30
 8007668:	fb07 2200 	mla	r2, r7, r0, r2
 800766c:	9214      	str	r2, [sp, #80]	; 0x50
 800766e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007672:	920b      	str	r2, [sp, #44]	; 0x2c
 8007674:	3a30      	subs	r2, #48	; 0x30
 8007676:	2a09      	cmp	r2, #9
 8007678:	d9f3      	bls.n	8007662 <_vfprintf_r+0x2d6>
 800767a:	e732      	b.n	80074e2 <_vfprintf_r+0x156>
 800767c:	f048 0808 	orr.w	r8, r8, #8
 8007680:	e7b3      	b.n	80075ea <_vfprintf_r+0x25e>
 8007682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	2b68      	cmp	r3, #104	; 0x68
 8007688:	bf01      	itttt	eq
 800768a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800768c:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8007690:	3301      	addeq	r3, #1
 8007692:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007694:	bf18      	it	ne
 8007696:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800769a:	e7a6      	b.n	80075ea <_vfprintf_r+0x25e>
 800769c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	2b6c      	cmp	r3, #108	; 0x6c
 80076a2:	d105      	bne.n	80076b0 <_vfprintf_r+0x324>
 80076a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076a6:	3301      	adds	r3, #1
 80076a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80076aa:	f048 0820 	orr.w	r8, r8, #32
 80076ae:	e79c      	b.n	80075ea <_vfprintf_r+0x25e>
 80076b0:	f048 0810 	orr.w	r8, r8, #16
 80076b4:	e799      	b.n	80075ea <_vfprintf_r+0x25e>
 80076b6:	4632      	mov	r2, r6
 80076b8:	2000      	movs	r0, #0
 80076ba:	f852 3b04 	ldr.w	r3, [r2], #4
 80076be:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80076c2:	920a      	str	r2, [sp, #40]	; 0x28
 80076c4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80076c8:	2301      	movs	r3, #1
 80076ca:	4607      	mov	r7, r0
 80076cc:	4606      	mov	r6, r0
 80076ce:	4605      	mov	r5, r0
 80076d0:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80076d4:	9307      	str	r3, [sp, #28]
 80076d6:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80076da:	e1b4      	b.n	8007a46 <_vfprintf_r+0x6ba>
 80076dc:	f048 0810 	orr.w	r8, r8, #16
 80076e0:	f018 0f20 	tst.w	r8, #32
 80076e4:	d011      	beq.n	800770a <_vfprintf_r+0x37e>
 80076e6:	3607      	adds	r6, #7
 80076e8:	f026 0307 	bic.w	r3, r6, #7
 80076ec:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80076f0:	930a      	str	r3, [sp, #40]	; 0x28
 80076f2:	2e00      	cmp	r6, #0
 80076f4:	f177 0300 	sbcs.w	r3, r7, #0
 80076f8:	da05      	bge.n	8007706 <_vfprintf_r+0x37a>
 80076fa:	232d      	movs	r3, #45	; 0x2d
 80076fc:	4276      	negs	r6, r6
 80076fe:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007702:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007706:	2301      	movs	r3, #1
 8007708:	e388      	b.n	8007e1c <_vfprintf_r+0xa90>
 800770a:	1d33      	adds	r3, r6, #4
 800770c:	f018 0f10 	tst.w	r8, #16
 8007710:	930a      	str	r3, [sp, #40]	; 0x28
 8007712:	d002      	beq.n	800771a <_vfprintf_r+0x38e>
 8007714:	6836      	ldr	r6, [r6, #0]
 8007716:	17f7      	asrs	r7, r6, #31
 8007718:	e7eb      	b.n	80076f2 <_vfprintf_r+0x366>
 800771a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800771e:	6836      	ldr	r6, [r6, #0]
 8007720:	d001      	beq.n	8007726 <_vfprintf_r+0x39a>
 8007722:	b236      	sxth	r6, r6
 8007724:	e7f7      	b.n	8007716 <_vfprintf_r+0x38a>
 8007726:	f418 7f00 	tst.w	r8, #512	; 0x200
 800772a:	bf18      	it	ne
 800772c:	b276      	sxtbne	r6, r6
 800772e:	e7f2      	b.n	8007716 <_vfprintf_r+0x38a>
 8007730:	3607      	adds	r6, #7
 8007732:	f026 0307 	bic.w	r3, r6, #7
 8007736:	4619      	mov	r1, r3
 8007738:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800773c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007740:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007744:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007748:	910a      	str	r1, [sp, #40]	; 0x28
 800774a:	f04f 32ff 	mov.w	r2, #4294967295
 800774e:	4630      	mov	r0, r6
 8007750:	4629      	mov	r1, r5
 8007752:	4b3c      	ldr	r3, [pc, #240]	; (8007844 <_vfprintf_r+0x4b8>)
 8007754:	f7f9 f95a 	bl	8000a0c <__aeabi_dcmpun>
 8007758:	bb00      	cbnz	r0, 800779c <_vfprintf_r+0x410>
 800775a:	f04f 32ff 	mov.w	r2, #4294967295
 800775e:	4630      	mov	r0, r6
 8007760:	4629      	mov	r1, r5
 8007762:	4b38      	ldr	r3, [pc, #224]	; (8007844 <_vfprintf_r+0x4b8>)
 8007764:	f7f9 f934 	bl	80009d0 <__aeabi_dcmple>
 8007768:	b9c0      	cbnz	r0, 800779c <_vfprintf_r+0x410>
 800776a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800776e:	2200      	movs	r2, #0
 8007770:	2300      	movs	r3, #0
 8007772:	f7f9 f923 	bl	80009bc <__aeabi_dcmplt>
 8007776:	b110      	cbz	r0, 800777e <_vfprintf_r+0x3f2>
 8007778:	232d      	movs	r3, #45	; 0x2d
 800777a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800777e:	4a32      	ldr	r2, [pc, #200]	; (8007848 <_vfprintf_r+0x4bc>)
 8007780:	4832      	ldr	r0, [pc, #200]	; (800784c <_vfprintf_r+0x4c0>)
 8007782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007784:	2700      	movs	r7, #0
 8007786:	2b47      	cmp	r3, #71	; 0x47
 8007788:	bfd4      	ite	le
 800778a:	4691      	movle	r9, r2
 800778c:	4681      	movgt	r9, r0
 800778e:	2303      	movs	r3, #3
 8007790:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007794:	9307      	str	r3, [sp, #28]
 8007796:	463e      	mov	r6, r7
 8007798:	f001 b80e 	b.w	80087b8 <_vfprintf_r+0x142c>
 800779c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077a0:	4610      	mov	r0, r2
 80077a2:	4619      	mov	r1, r3
 80077a4:	f7f9 f932 	bl	8000a0c <__aeabi_dcmpun>
 80077a8:	4607      	mov	r7, r0
 80077aa:	b148      	cbz	r0, 80077c0 <_vfprintf_r+0x434>
 80077ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077ae:	4a28      	ldr	r2, [pc, #160]	; (8007850 <_vfprintf_r+0x4c4>)
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	bfb8      	it	lt
 80077b4:	232d      	movlt	r3, #45	; 0x2d
 80077b6:	4827      	ldr	r0, [pc, #156]	; (8007854 <_vfprintf_r+0x4c8>)
 80077b8:	bfb8      	it	lt
 80077ba:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80077be:	e7e0      	b.n	8007782 <_vfprintf_r+0x3f6>
 80077c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077c2:	f023 0320 	bic.w	r3, r3, #32
 80077c6:	2b41      	cmp	r3, #65	; 0x41
 80077c8:	930c      	str	r3, [sp, #48]	; 0x30
 80077ca:	d12e      	bne.n	800782a <_vfprintf_r+0x49e>
 80077cc:	2330      	movs	r3, #48	; 0x30
 80077ce:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80077d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077d4:	f048 0802 	orr.w	r8, r8, #2
 80077d8:	2b61      	cmp	r3, #97	; 0x61
 80077da:	bf0c      	ite	eq
 80077dc:	2378      	moveq	r3, #120	; 0x78
 80077de:	2358      	movne	r3, #88	; 0x58
 80077e0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80077e4:	9b07      	ldr	r3, [sp, #28]
 80077e6:	2b63      	cmp	r3, #99	; 0x63
 80077e8:	dd36      	ble.n	8007858 <_vfprintf_r+0x4cc>
 80077ea:	4658      	mov	r0, fp
 80077ec:	1c59      	adds	r1, r3, #1
 80077ee:	f7fe f8c9 	bl	8005984 <_malloc_r>
 80077f2:	4681      	mov	r9, r0
 80077f4:	2800      	cmp	r0, #0
 80077f6:	f040 8201 	bne.w	8007bfc <_vfprintf_r+0x870>
 80077fa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80077fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007802:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007806:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800780a:	07d9      	lsls	r1, r3, #31
 800780c:	d407      	bmi.n	800781e <_vfprintf_r+0x492>
 800780e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007812:	059a      	lsls	r2, r3, #22
 8007814:	d403      	bmi.n	800781e <_vfprintf_r+0x492>
 8007816:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800781a:	f002 fac2 	bl	8009da2 <__retarget_lock_release_recursive>
 800781e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007822:	065b      	lsls	r3, r3, #25
 8007824:	f57f adf8 	bpl.w	8007418 <_vfprintf_r+0x8c>
 8007828:	e5f3      	b.n	8007412 <_vfprintf_r+0x86>
 800782a:	9b07      	ldr	r3, [sp, #28]
 800782c:	3301      	adds	r3, #1
 800782e:	f000 81e7 	beq.w	8007c00 <_vfprintf_r+0x874>
 8007832:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007834:	2b47      	cmp	r3, #71	; 0x47
 8007836:	d111      	bne.n	800785c <_vfprintf_r+0x4d0>
 8007838:	9b07      	ldr	r3, [sp, #28]
 800783a:	b97b      	cbnz	r3, 800785c <_vfprintf_r+0x4d0>
 800783c:	461f      	mov	r7, r3
 800783e:	2301      	movs	r3, #1
 8007840:	9307      	str	r3, [sp, #28]
 8007842:	e00b      	b.n	800785c <_vfprintf_r+0x4d0>
 8007844:	7fefffff 	.word	0x7fefffff
 8007848:	0800bffc 	.word	0x0800bffc
 800784c:	0800c000 	.word	0x0800c000
 8007850:	0800c004 	.word	0x0800c004
 8007854:	0800c008 	.word	0x0800c008
 8007858:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800785c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8007860:	9315      	str	r3, [sp, #84]	; 0x54
 8007862:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007864:	1e1d      	subs	r5, r3, #0
 8007866:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007868:	9308      	str	r3, [sp, #32]
 800786a:	bfb7      	itett	lt
 800786c:	462b      	movlt	r3, r5
 800786e:	2300      	movge	r3, #0
 8007870:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007874:	232d      	movlt	r3, #45	; 0x2d
 8007876:	931c      	str	r3, [sp, #112]	; 0x70
 8007878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800787a:	2b41      	cmp	r3, #65	; 0x41
 800787c:	f040 81d8 	bne.w	8007c30 <_vfprintf_r+0x8a4>
 8007880:	aa20      	add	r2, sp, #128	; 0x80
 8007882:	4629      	mov	r1, r5
 8007884:	9808      	ldr	r0, [sp, #32]
 8007886:	f003 f80d 	bl	800a8a4 <frexp>
 800788a:	2200      	movs	r2, #0
 800788c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007890:	f7f8 fe22 	bl	80004d8 <__aeabi_dmul>
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800789c:	2200      	movs	r2, #0
 800789e:	2300      	movs	r3, #0
 80078a0:	f7f9 f882 	bl	80009a8 <__aeabi_dcmpeq>
 80078a4:	b108      	cbz	r0, 80078aa <_vfprintf_r+0x51e>
 80078a6:	2301      	movs	r3, #1
 80078a8:	9320      	str	r3, [sp, #128]	; 0x80
 80078aa:	4bb2      	ldr	r3, [pc, #712]	; (8007b74 <_vfprintf_r+0x7e8>)
 80078ac:	4eb2      	ldr	r6, [pc, #712]	; (8007b78 <_vfprintf_r+0x7ec>)
 80078ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078b0:	464d      	mov	r5, r9
 80078b2:	2a61      	cmp	r2, #97	; 0x61
 80078b4:	bf18      	it	ne
 80078b6:	461e      	movne	r6, r3
 80078b8:	9b07      	ldr	r3, [sp, #28]
 80078ba:	9617      	str	r6, [sp, #92]	; 0x5c
 80078bc:	1e5e      	subs	r6, r3, #1
 80078be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078c2:	2200      	movs	r2, #0
 80078c4:	4bad      	ldr	r3, [pc, #692]	; (8007b7c <_vfprintf_r+0x7f0>)
 80078c6:	f7f8 fe07 	bl	80004d8 <__aeabi_dmul>
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078d2:	f7f9 f8b1 	bl	8000a38 <__aeabi_d2iz>
 80078d6:	901d      	str	r0, [sp, #116]	; 0x74
 80078d8:	f7f8 fd94 	bl	8000404 <__aeabi_i2d>
 80078dc:	4602      	mov	r2, r0
 80078de:	460b      	mov	r3, r1
 80078e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078e4:	f7f8 fc40 	bl	8000168 <__aeabi_dsub>
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078f2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80078f4:	960d      	str	r6, [sp, #52]	; 0x34
 80078f6:	5c9b      	ldrb	r3, [r3, r2]
 80078f8:	f805 3b01 	strb.w	r3, [r5], #1
 80078fc:	1c73      	adds	r3, r6, #1
 80078fe:	d006      	beq.n	800790e <_vfprintf_r+0x582>
 8007900:	2200      	movs	r2, #0
 8007902:	2300      	movs	r3, #0
 8007904:	3e01      	subs	r6, #1
 8007906:	f7f9 f84f 	bl	80009a8 <__aeabi_dcmpeq>
 800790a:	2800      	cmp	r0, #0
 800790c:	d0d7      	beq.n	80078be <_vfprintf_r+0x532>
 800790e:	2200      	movs	r2, #0
 8007910:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007914:	4b9a      	ldr	r3, [pc, #616]	; (8007b80 <_vfprintf_r+0x7f4>)
 8007916:	f7f9 f86f 	bl	80009f8 <__aeabi_dcmpgt>
 800791a:	b960      	cbnz	r0, 8007936 <_vfprintf_r+0x5aa>
 800791c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007920:	2200      	movs	r2, #0
 8007922:	4b97      	ldr	r3, [pc, #604]	; (8007b80 <_vfprintf_r+0x7f4>)
 8007924:	f7f9 f840 	bl	80009a8 <__aeabi_dcmpeq>
 8007928:	2800      	cmp	r0, #0
 800792a:	f000 817c 	beq.w	8007c26 <_vfprintf_r+0x89a>
 800792e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007930:	07da      	lsls	r2, r3, #31
 8007932:	f140 8178 	bpl.w	8007c26 <_vfprintf_r+0x89a>
 8007936:	2030      	movs	r0, #48	; 0x30
 8007938:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800793a:	9524      	str	r5, [sp, #144]	; 0x90
 800793c:	7bd9      	ldrb	r1, [r3, #15]
 800793e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007940:	1e53      	subs	r3, r2, #1
 8007942:	9324      	str	r3, [sp, #144]	; 0x90
 8007944:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007948:	428b      	cmp	r3, r1
 800794a:	f000 815b 	beq.w	8007c04 <_vfprintf_r+0x878>
 800794e:	2b39      	cmp	r3, #57	; 0x39
 8007950:	bf0b      	itete	eq
 8007952:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007954:	3301      	addne	r3, #1
 8007956:	7a9b      	ldrbeq	r3, [r3, #10]
 8007958:	b2db      	uxtbne	r3, r3
 800795a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800795e:	eba5 0309 	sub.w	r3, r5, r9
 8007962:	9308      	str	r3, [sp, #32]
 8007964:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007966:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007968:	2b47      	cmp	r3, #71	; 0x47
 800796a:	f040 81ae 	bne.w	8007cca <_vfprintf_r+0x93e>
 800796e:	1ceb      	adds	r3, r5, #3
 8007970:	db03      	blt.n	800797a <_vfprintf_r+0x5ee>
 8007972:	9b07      	ldr	r3, [sp, #28]
 8007974:	429d      	cmp	r5, r3
 8007976:	f340 81d3 	ble.w	8007d20 <_vfprintf_r+0x994>
 800797a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800797c:	3b02      	subs	r3, #2
 800797e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007980:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007982:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007986:	f021 0120 	bic.w	r1, r1, #32
 800798a:	2941      	cmp	r1, #65	; 0x41
 800798c:	bf08      	it	eq
 800798e:	320f      	addeq	r2, #15
 8007990:	f105 33ff 	add.w	r3, r5, #4294967295
 8007994:	bf06      	itte	eq
 8007996:	b2d2      	uxtbeq	r2, r2
 8007998:	2101      	moveq	r1, #1
 800799a:	2100      	movne	r1, #0
 800799c:	2b00      	cmp	r3, #0
 800799e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80079a2:	bfb4      	ite	lt
 80079a4:	222d      	movlt	r2, #45	; 0x2d
 80079a6:	222b      	movge	r2, #43	; 0x2b
 80079a8:	9320      	str	r3, [sp, #128]	; 0x80
 80079aa:	bfb8      	it	lt
 80079ac:	f1c5 0301 	rsblt	r3, r5, #1
 80079b0:	2b09      	cmp	r3, #9
 80079b2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80079b6:	f340 81a1 	ble.w	8007cfc <_vfprintf_r+0x970>
 80079ba:	260a      	movs	r6, #10
 80079bc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80079c0:	fb93 f5f6 	sdiv	r5, r3, r6
 80079c4:	4611      	mov	r1, r2
 80079c6:	fb06 3015 	mls	r0, r6, r5, r3
 80079ca:	3030      	adds	r0, #48	; 0x30
 80079cc:	f801 0c01 	strb.w	r0, [r1, #-1]
 80079d0:	4618      	mov	r0, r3
 80079d2:	2863      	cmp	r0, #99	; 0x63
 80079d4:	462b      	mov	r3, r5
 80079d6:	f102 32ff 	add.w	r2, r2, #4294967295
 80079da:	dcf1      	bgt.n	80079c0 <_vfprintf_r+0x634>
 80079dc:	3330      	adds	r3, #48	; 0x30
 80079de:	1e88      	subs	r0, r1, #2
 80079e0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079e4:	4603      	mov	r3, r0
 80079e6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80079ea:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80079ee:	42ab      	cmp	r3, r5
 80079f0:	f0c0 817f 	bcc.w	8007cf2 <_vfprintf_r+0x966>
 80079f4:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80079f8:	1a52      	subs	r2, r2, r1
 80079fa:	42a8      	cmp	r0, r5
 80079fc:	bf88      	it	hi
 80079fe:	2200      	movhi	r2, #0
 8007a00:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007a04:	441a      	add	r2, r3
 8007a06:	ab22      	add	r3, sp, #136	; 0x88
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	9a08      	ldr	r2, [sp, #32]
 8007a0c:	931a      	str	r3, [sp, #104]	; 0x68
 8007a0e:	2a01      	cmp	r2, #1
 8007a10:	4413      	add	r3, r2
 8007a12:	9307      	str	r3, [sp, #28]
 8007a14:	dc02      	bgt.n	8007a1c <_vfprintf_r+0x690>
 8007a16:	f018 0f01 	tst.w	r8, #1
 8007a1a:	d003      	beq.n	8007a24 <_vfprintf_r+0x698>
 8007a1c:	9b07      	ldr	r3, [sp, #28]
 8007a1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a20:	4413      	add	r3, r2
 8007a22:	9307      	str	r3, [sp, #28]
 8007a24:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a2c:	9315      	str	r3, [sp, #84]	; 0x54
 8007a2e:	2300      	movs	r3, #0
 8007a30:	461d      	mov	r5, r3
 8007a32:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007a36:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007a38:	b113      	cbz	r3, 8007a40 <_vfprintf_r+0x6b4>
 8007a3a:	232d      	movs	r3, #45	; 0x2d
 8007a3c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007a40:	2600      	movs	r6, #0
 8007a42:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007a46:	9b07      	ldr	r3, [sp, #28]
 8007a48:	42b3      	cmp	r3, r6
 8007a4a:	bfb8      	it	lt
 8007a4c:	4633      	movlt	r3, r6
 8007a4e:	9315      	str	r3, [sp, #84]	; 0x54
 8007a50:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007a54:	b113      	cbz	r3, 8007a5c <_vfprintf_r+0x6d0>
 8007a56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a58:	3301      	adds	r3, #1
 8007a5a:	9315      	str	r3, [sp, #84]	; 0x54
 8007a5c:	f018 0302 	ands.w	r3, r8, #2
 8007a60:	931c      	str	r3, [sp, #112]	; 0x70
 8007a62:	bf1e      	ittt	ne
 8007a64:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007a66:	3302      	addne	r3, #2
 8007a68:	9315      	strne	r3, [sp, #84]	; 0x54
 8007a6a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8007a6e:	931d      	str	r3, [sp, #116]	; 0x74
 8007a70:	d121      	bne.n	8007ab6 <_vfprintf_r+0x72a>
 8007a72:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007a76:	1a9b      	subs	r3, r3, r2
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a7c:	dd1b      	ble.n	8007ab6 <_vfprintf_r+0x72a>
 8007a7e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a82:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007a84:	3301      	adds	r3, #1
 8007a86:	2810      	cmp	r0, #16
 8007a88:	483e      	ldr	r0, [pc, #248]	; (8007b84 <_vfprintf_r+0x7f8>)
 8007a8a:	f104 0108 	add.w	r1, r4, #8
 8007a8e:	6020      	str	r0, [r4, #0]
 8007a90:	f300 82df 	bgt.w	8008052 <_vfprintf_r+0xcc6>
 8007a94:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007a96:	2b07      	cmp	r3, #7
 8007a98:	4402      	add	r2, r0
 8007a9a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a9e:	6060      	str	r0, [r4, #4]
 8007aa0:	f340 82ec 	ble.w	800807c <_vfprintf_r+0xcf0>
 8007aa4:	4651      	mov	r1, sl
 8007aa6:	4658      	mov	r0, fp
 8007aa8:	aa26      	add	r2, sp, #152	; 0x98
 8007aaa:	f003 f800 	bl	800aaae <__sprint_r>
 8007aae:	2800      	cmp	r0, #0
 8007ab0:	f040 8622 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8007ab4:	ac29      	add	r4, sp, #164	; 0xa4
 8007ab6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007aba:	b173      	cbz	r3, 8007ada <_vfprintf_r+0x74e>
 8007abc:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007ac0:	6023      	str	r3, [r4, #0]
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	6063      	str	r3, [r4, #4]
 8007ac6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ac8:	3301      	adds	r3, #1
 8007aca:	9328      	str	r3, [sp, #160]	; 0xa0
 8007acc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ace:	3301      	adds	r3, #1
 8007ad0:	2b07      	cmp	r3, #7
 8007ad2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ad4:	f300 82d4 	bgt.w	8008080 <_vfprintf_r+0xcf4>
 8007ad8:	3408      	adds	r4, #8
 8007ada:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007adc:	b16b      	cbz	r3, 8007afa <_vfprintf_r+0x76e>
 8007ade:	ab1f      	add	r3, sp, #124	; 0x7c
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	2302      	movs	r3, #2
 8007ae4:	6063      	str	r3, [r4, #4]
 8007ae6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ae8:	3302      	adds	r3, #2
 8007aea:	9328      	str	r3, [sp, #160]	; 0xa0
 8007aec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007aee:	3301      	adds	r3, #1
 8007af0:	2b07      	cmp	r3, #7
 8007af2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007af4:	f300 82ce 	bgt.w	8008094 <_vfprintf_r+0xd08>
 8007af8:	3408      	adds	r4, #8
 8007afa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007afc:	2b80      	cmp	r3, #128	; 0x80
 8007afe:	d121      	bne.n	8007b44 <_vfprintf_r+0x7b8>
 8007b00:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007b04:	1a9b      	subs	r3, r3, r2
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b0a:	dd1b      	ble.n	8007b44 <_vfprintf_r+0x7b8>
 8007b0c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b10:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b12:	3301      	adds	r3, #1
 8007b14:	2810      	cmp	r0, #16
 8007b16:	481c      	ldr	r0, [pc, #112]	; (8007b88 <_vfprintf_r+0x7fc>)
 8007b18:	f104 0108 	add.w	r1, r4, #8
 8007b1c:	6020      	str	r0, [r4, #0]
 8007b1e:	f300 82c3 	bgt.w	80080a8 <_vfprintf_r+0xd1c>
 8007b22:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b24:	2b07      	cmp	r3, #7
 8007b26:	4402      	add	r2, r0
 8007b28:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b2c:	6060      	str	r0, [r4, #4]
 8007b2e:	f340 82d0 	ble.w	80080d2 <_vfprintf_r+0xd46>
 8007b32:	4651      	mov	r1, sl
 8007b34:	4658      	mov	r0, fp
 8007b36:	aa26      	add	r2, sp, #152	; 0x98
 8007b38:	f002 ffb9 	bl	800aaae <__sprint_r>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	f040 85db 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8007b42:	ac29      	add	r4, sp, #164	; 0xa4
 8007b44:	9b07      	ldr	r3, [sp, #28]
 8007b46:	1af6      	subs	r6, r6, r3
 8007b48:	2e00      	cmp	r6, #0
 8007b4a:	dd28      	ble.n	8007b9e <_vfprintf_r+0x812>
 8007b4c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b50:	480d      	ldr	r0, [pc, #52]	; (8007b88 <_vfprintf_r+0x7fc>)
 8007b52:	2e10      	cmp	r6, #16
 8007b54:	f103 0301 	add.w	r3, r3, #1
 8007b58:	f104 0108 	add.w	r1, r4, #8
 8007b5c:	6020      	str	r0, [r4, #0]
 8007b5e:	f300 82ba 	bgt.w	80080d6 <_vfprintf_r+0xd4a>
 8007b62:	6066      	str	r6, [r4, #4]
 8007b64:	2b07      	cmp	r3, #7
 8007b66:	4416      	add	r6, r2
 8007b68:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007b6c:	f340 82c6 	ble.w	80080fc <_vfprintf_r+0xd70>
 8007b70:	e00c      	b.n	8007b8c <_vfprintf_r+0x800>
 8007b72:	bf00      	nop
 8007b74:	0800c01d 	.word	0x0800c01d
 8007b78:	0800c00c 	.word	0x0800c00c
 8007b7c:	40300000 	.word	0x40300000
 8007b80:	3fe00000 	.word	0x3fe00000
 8007b84:	0800c050 	.word	0x0800c050
 8007b88:	0800c060 	.word	0x0800c060
 8007b8c:	4651      	mov	r1, sl
 8007b8e:	4658      	mov	r0, fp
 8007b90:	aa26      	add	r2, sp, #152	; 0x98
 8007b92:	f002 ff8c 	bl	800aaae <__sprint_r>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	f040 85ae 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8007b9c:	ac29      	add	r4, sp, #164	; 0xa4
 8007b9e:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007ba2:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007ba4:	f040 82b0 	bne.w	8008108 <_vfprintf_r+0xd7c>
 8007ba8:	9b07      	ldr	r3, [sp, #28]
 8007baa:	f8c4 9000 	str.w	r9, [r4]
 8007bae:	441e      	add	r6, r3
 8007bb0:	6063      	str	r3, [r4, #4]
 8007bb2:	9628      	str	r6, [sp, #160]	; 0xa0
 8007bb4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	2b07      	cmp	r3, #7
 8007bba:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bbc:	f300 82ea 	bgt.w	8008194 <_vfprintf_r+0xe08>
 8007bc0:	3408      	adds	r4, #8
 8007bc2:	f018 0f04 	tst.w	r8, #4
 8007bc6:	f040 8578 	bne.w	80086ba <_vfprintf_r+0x132e>
 8007bca:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007bce:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007bd0:	428a      	cmp	r2, r1
 8007bd2:	bfac      	ite	ge
 8007bd4:	189b      	addge	r3, r3, r2
 8007bd6:	185b      	addlt	r3, r3, r1
 8007bd8:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bda:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007bdc:	b13b      	cbz	r3, 8007bee <_vfprintf_r+0x862>
 8007bde:	4651      	mov	r1, sl
 8007be0:	4658      	mov	r0, fp
 8007be2:	aa26      	add	r2, sp, #152	; 0x98
 8007be4:	f002 ff63 	bl	800aaae <__sprint_r>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	f040 8585 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8007bee:	2300      	movs	r3, #0
 8007bf0:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bf2:	2f00      	cmp	r7, #0
 8007bf4:	f040 859c 	bne.w	8008730 <_vfprintf_r+0x13a4>
 8007bf8:	ac29      	add	r4, sp, #164	; 0xa4
 8007bfa:	e0e7      	b.n	8007dcc <_vfprintf_r+0xa40>
 8007bfc:	4607      	mov	r7, r0
 8007bfe:	e62d      	b.n	800785c <_vfprintf_r+0x4d0>
 8007c00:	2306      	movs	r3, #6
 8007c02:	e61d      	b.n	8007840 <_vfprintf_r+0x4b4>
 8007c04:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007c08:	e699      	b.n	800793e <_vfprintf_r+0x5b2>
 8007c0a:	f803 0b01 	strb.w	r0, [r3], #1
 8007c0e:	1aca      	subs	r2, r1, r3
 8007c10:	2a00      	cmp	r2, #0
 8007c12:	dafa      	bge.n	8007c0a <_vfprintf_r+0x87e>
 8007c14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c18:	3201      	adds	r2, #1
 8007c1a:	f103 0301 	add.w	r3, r3, #1
 8007c1e:	bfb8      	it	lt
 8007c20:	2300      	movlt	r3, #0
 8007c22:	441d      	add	r5, r3
 8007c24:	e69b      	b.n	800795e <_vfprintf_r+0x5d2>
 8007c26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c28:	462b      	mov	r3, r5
 8007c2a:	2030      	movs	r0, #48	; 0x30
 8007c2c:	18a9      	adds	r1, r5, r2
 8007c2e:	e7ee      	b.n	8007c0e <_vfprintf_r+0x882>
 8007c30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c32:	2b46      	cmp	r3, #70	; 0x46
 8007c34:	d005      	beq.n	8007c42 <_vfprintf_r+0x8b6>
 8007c36:	2b45      	cmp	r3, #69	; 0x45
 8007c38:	d11b      	bne.n	8007c72 <_vfprintf_r+0x8e6>
 8007c3a:	9b07      	ldr	r3, [sp, #28]
 8007c3c:	1c5e      	adds	r6, r3, #1
 8007c3e:	2302      	movs	r3, #2
 8007c40:	e001      	b.n	8007c46 <_vfprintf_r+0x8ba>
 8007c42:	2303      	movs	r3, #3
 8007c44:	9e07      	ldr	r6, [sp, #28]
 8007c46:	aa24      	add	r2, sp, #144	; 0x90
 8007c48:	9204      	str	r2, [sp, #16]
 8007c4a:	aa21      	add	r2, sp, #132	; 0x84
 8007c4c:	9203      	str	r2, [sp, #12]
 8007c4e:	aa20      	add	r2, sp, #128	; 0x80
 8007c50:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007c54:	9300      	str	r3, [sp, #0]
 8007c56:	4658      	mov	r0, fp
 8007c58:	462b      	mov	r3, r5
 8007c5a:	9a08      	ldr	r2, [sp, #32]
 8007c5c:	f000 ff28 	bl	8008ab0 <_dtoa_r>
 8007c60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c62:	4681      	mov	r9, r0
 8007c64:	2b47      	cmp	r3, #71	; 0x47
 8007c66:	d106      	bne.n	8007c76 <_vfprintf_r+0x8ea>
 8007c68:	f018 0f01 	tst.w	r8, #1
 8007c6c:	d103      	bne.n	8007c76 <_vfprintf_r+0x8ea>
 8007c6e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007c70:	e675      	b.n	800795e <_vfprintf_r+0x5d2>
 8007c72:	9e07      	ldr	r6, [sp, #28]
 8007c74:	e7e3      	b.n	8007c3e <_vfprintf_r+0x8b2>
 8007c76:	eb09 0306 	add.w	r3, r9, r6
 8007c7a:	930d      	str	r3, [sp, #52]	; 0x34
 8007c7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c7e:	2b46      	cmp	r3, #70	; 0x46
 8007c80:	d111      	bne.n	8007ca6 <_vfprintf_r+0x91a>
 8007c82:	f899 3000 	ldrb.w	r3, [r9]
 8007c86:	2b30      	cmp	r3, #48	; 0x30
 8007c88:	d109      	bne.n	8007c9e <_vfprintf_r+0x912>
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	4629      	mov	r1, r5
 8007c90:	9808      	ldr	r0, [sp, #32]
 8007c92:	f7f8 fe89 	bl	80009a8 <__aeabi_dcmpeq>
 8007c96:	b910      	cbnz	r0, 8007c9e <_vfprintf_r+0x912>
 8007c98:	f1c6 0601 	rsb	r6, r6, #1
 8007c9c:	9620      	str	r6, [sp, #128]	; 0x80
 8007c9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ca0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007ca2:	441a      	add	r2, r3
 8007ca4:	920d      	str	r2, [sp, #52]	; 0x34
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	2300      	movs	r3, #0
 8007caa:	4629      	mov	r1, r5
 8007cac:	9808      	ldr	r0, [sp, #32]
 8007cae:	f7f8 fe7b 	bl	80009a8 <__aeabi_dcmpeq>
 8007cb2:	b108      	cbz	r0, 8007cb8 <_vfprintf_r+0x92c>
 8007cb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cb6:	9324      	str	r3, [sp, #144]	; 0x90
 8007cb8:	2230      	movs	r2, #48	; 0x30
 8007cba:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007cbc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007cbe:	4299      	cmp	r1, r3
 8007cc0:	d9d5      	bls.n	8007c6e <_vfprintf_r+0x8e2>
 8007cc2:	1c59      	adds	r1, r3, #1
 8007cc4:	9124      	str	r1, [sp, #144]	; 0x90
 8007cc6:	701a      	strb	r2, [r3, #0]
 8007cc8:	e7f7      	b.n	8007cba <_vfprintf_r+0x92e>
 8007cca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ccc:	2b46      	cmp	r3, #70	; 0x46
 8007cce:	f47f ae57 	bne.w	8007980 <_vfprintf_r+0x5f4>
 8007cd2:	9a07      	ldr	r2, [sp, #28]
 8007cd4:	f008 0301 	and.w	r3, r8, #1
 8007cd8:	2d00      	cmp	r5, #0
 8007cda:	ea43 0302 	orr.w	r3, r3, r2
 8007cde:	dd1a      	ble.n	8007d16 <_vfprintf_r+0x98a>
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d034      	beq.n	8007d4e <_vfprintf_r+0x9c2>
 8007ce4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ce6:	18eb      	adds	r3, r5, r3
 8007ce8:	441a      	add	r2, r3
 8007cea:	9207      	str	r2, [sp, #28]
 8007cec:	2366      	movs	r3, #102	; 0x66
 8007cee:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cf0:	e033      	b.n	8007d5a <_vfprintf_r+0x9ce>
 8007cf2:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007cf6:	f802 6b01 	strb.w	r6, [r2], #1
 8007cfa:	e678      	b.n	80079ee <_vfprintf_r+0x662>
 8007cfc:	b941      	cbnz	r1, 8007d10 <_vfprintf_r+0x984>
 8007cfe:	2230      	movs	r2, #48	; 0x30
 8007d00:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007d04:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007d08:	3330      	adds	r3, #48	; 0x30
 8007d0a:	f802 3b01 	strb.w	r3, [r2], #1
 8007d0e:	e67a      	b.n	8007a06 <_vfprintf_r+0x67a>
 8007d10:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007d14:	e7f8      	b.n	8007d08 <_vfprintf_r+0x97c>
 8007d16:	b1e3      	cbz	r3, 8007d52 <_vfprintf_r+0x9c6>
 8007d18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d1a:	9a07      	ldr	r2, [sp, #28]
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	e7e3      	b.n	8007ce8 <_vfprintf_r+0x95c>
 8007d20:	9b08      	ldr	r3, [sp, #32]
 8007d22:	429d      	cmp	r5, r3
 8007d24:	db07      	blt.n	8007d36 <_vfprintf_r+0x9aa>
 8007d26:	f018 0f01 	tst.w	r8, #1
 8007d2a:	d02d      	beq.n	8007d88 <_vfprintf_r+0x9fc>
 8007d2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d2e:	18eb      	adds	r3, r5, r3
 8007d30:	9307      	str	r3, [sp, #28]
 8007d32:	2367      	movs	r3, #103	; 0x67
 8007d34:	e7db      	b.n	8007cee <_vfprintf_r+0x962>
 8007d36:	9b08      	ldr	r3, [sp, #32]
 8007d38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d3a:	2d00      	cmp	r5, #0
 8007d3c:	4413      	add	r3, r2
 8007d3e:	9307      	str	r3, [sp, #28]
 8007d40:	dcf7      	bgt.n	8007d32 <_vfprintf_r+0x9a6>
 8007d42:	9a07      	ldr	r2, [sp, #28]
 8007d44:	f1c5 0301 	rsb	r3, r5, #1
 8007d48:	441a      	add	r2, r3
 8007d4a:	4613      	mov	r3, r2
 8007d4c:	e7f0      	b.n	8007d30 <_vfprintf_r+0x9a4>
 8007d4e:	9507      	str	r5, [sp, #28]
 8007d50:	e7cc      	b.n	8007cec <_vfprintf_r+0x960>
 8007d52:	2366      	movs	r3, #102	; 0x66
 8007d54:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d56:	2301      	movs	r3, #1
 8007d58:	9307      	str	r3, [sp, #28]
 8007d5a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007d5e:	930d      	str	r3, [sp, #52]	; 0x34
 8007d60:	d025      	beq.n	8007dae <_vfprintf_r+0xa22>
 8007d62:	2300      	movs	r3, #0
 8007d64:	2d00      	cmp	r5, #0
 8007d66:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007d6a:	f77f ae64 	ble.w	8007a36 <_vfprintf_r+0x6aa>
 8007d6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	2bff      	cmp	r3, #255	; 0xff
 8007d74:	d10a      	bne.n	8007d8c <_vfprintf_r+0xa00>
 8007d76:	9907      	ldr	r1, [sp, #28]
 8007d78:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d7c:	4413      	add	r3, r2
 8007d7e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d80:	fb02 1303 	mla	r3, r2, r3, r1
 8007d84:	9307      	str	r3, [sp, #28]
 8007d86:	e656      	b.n	8007a36 <_vfprintf_r+0x6aa>
 8007d88:	9507      	str	r5, [sp, #28]
 8007d8a:	e7d2      	b.n	8007d32 <_vfprintf_r+0x9a6>
 8007d8c:	42ab      	cmp	r3, r5
 8007d8e:	daf2      	bge.n	8007d76 <_vfprintf_r+0x9ea>
 8007d90:	1aed      	subs	r5, r5, r3
 8007d92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d94:	785b      	ldrb	r3, [r3, #1]
 8007d96:	b133      	cbz	r3, 8007da6 <_vfprintf_r+0xa1a>
 8007d98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d9a:	3301      	adds	r3, #1
 8007d9c:	930d      	str	r3, [sp, #52]	; 0x34
 8007d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007da0:	3301      	adds	r3, #1
 8007da2:	930e      	str	r3, [sp, #56]	; 0x38
 8007da4:	e7e3      	b.n	8007d6e <_vfprintf_r+0x9e2>
 8007da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007da8:	3301      	adds	r3, #1
 8007daa:	930c      	str	r3, [sp, #48]	; 0x30
 8007dac:	e7df      	b.n	8007d6e <_vfprintf_r+0x9e2>
 8007dae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007db0:	930c      	str	r3, [sp, #48]	; 0x30
 8007db2:	e640      	b.n	8007a36 <_vfprintf_r+0x6aa>
 8007db4:	4632      	mov	r2, r6
 8007db6:	f852 3b04 	ldr.w	r3, [r2], #4
 8007dba:	f018 0f20 	tst.w	r8, #32
 8007dbe:	920a      	str	r2, [sp, #40]	; 0x28
 8007dc0:	d009      	beq.n	8007dd6 <_vfprintf_r+0xa4a>
 8007dc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dc4:	4610      	mov	r0, r2
 8007dc6:	17d1      	asrs	r1, r2, #31
 8007dc8:	e9c3 0100 	strd	r0, r1, [r3]
 8007dcc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007dce:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007dd2:	f7ff bb5a 	b.w	800748a <_vfprintf_r+0xfe>
 8007dd6:	f018 0f10 	tst.w	r8, #16
 8007dda:	d002      	beq.n	8007de2 <_vfprintf_r+0xa56>
 8007ddc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	e7f4      	b.n	8007dcc <_vfprintf_r+0xa40>
 8007de2:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007de6:	d002      	beq.n	8007dee <_vfprintf_r+0xa62>
 8007de8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	e7ee      	b.n	8007dcc <_vfprintf_r+0xa40>
 8007dee:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007df2:	d0f3      	beq.n	8007ddc <_vfprintf_r+0xa50>
 8007df4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007df6:	701a      	strb	r2, [r3, #0]
 8007df8:	e7e8      	b.n	8007dcc <_vfprintf_r+0xa40>
 8007dfa:	f048 0810 	orr.w	r8, r8, #16
 8007dfe:	f018 0f20 	tst.w	r8, #32
 8007e02:	d01e      	beq.n	8007e42 <_vfprintf_r+0xab6>
 8007e04:	3607      	adds	r6, #7
 8007e06:	f026 0307 	bic.w	r3, r6, #7
 8007e0a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e10:	2300      	movs	r3, #0
 8007e12:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007e16:	2200      	movs	r2, #0
 8007e18:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007e1c:	9a07      	ldr	r2, [sp, #28]
 8007e1e:	3201      	adds	r2, #1
 8007e20:	f000 849b 	beq.w	800875a <_vfprintf_r+0x13ce>
 8007e24:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007e28:	920c      	str	r2, [sp, #48]	; 0x30
 8007e2a:	ea56 0207 	orrs.w	r2, r6, r7
 8007e2e:	f040 849a 	bne.w	8008766 <_vfprintf_r+0x13da>
 8007e32:	9a07      	ldr	r2, [sp, #28]
 8007e34:	2a00      	cmp	r2, #0
 8007e36:	f000 80f5 	beq.w	8008024 <_vfprintf_r+0xc98>
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	f040 8496 	bne.w	800876c <_vfprintf_r+0x13e0>
 8007e40:	e097      	b.n	8007f72 <_vfprintf_r+0xbe6>
 8007e42:	1d33      	adds	r3, r6, #4
 8007e44:	f018 0f10 	tst.w	r8, #16
 8007e48:	930a      	str	r3, [sp, #40]	; 0x28
 8007e4a:	d001      	beq.n	8007e50 <_vfprintf_r+0xac4>
 8007e4c:	6836      	ldr	r6, [r6, #0]
 8007e4e:	e003      	b.n	8007e58 <_vfprintf_r+0xacc>
 8007e50:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e54:	d002      	beq.n	8007e5c <_vfprintf_r+0xad0>
 8007e56:	8836      	ldrh	r6, [r6, #0]
 8007e58:	2700      	movs	r7, #0
 8007e5a:	e7d9      	b.n	8007e10 <_vfprintf_r+0xa84>
 8007e5c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007e60:	d0f4      	beq.n	8007e4c <_vfprintf_r+0xac0>
 8007e62:	7836      	ldrb	r6, [r6, #0]
 8007e64:	e7f8      	b.n	8007e58 <_vfprintf_r+0xacc>
 8007e66:	4633      	mov	r3, r6
 8007e68:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e6c:	2278      	movs	r2, #120	; 0x78
 8007e6e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e70:	f647 0330 	movw	r3, #30768	; 0x7830
 8007e74:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007e78:	4ba1      	ldr	r3, [pc, #644]	; (8008100 <_vfprintf_r+0xd74>)
 8007e7a:	2700      	movs	r7, #0
 8007e7c:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e7e:	f048 0802 	orr.w	r8, r8, #2
 8007e82:	2302      	movs	r3, #2
 8007e84:	920b      	str	r2, [sp, #44]	; 0x2c
 8007e86:	e7c6      	b.n	8007e16 <_vfprintf_r+0xa8a>
 8007e88:	4633      	mov	r3, r6
 8007e8a:	2500      	movs	r5, #0
 8007e8c:	f853 9b04 	ldr.w	r9, [r3], #4
 8007e90:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007e94:	930a      	str	r3, [sp, #40]	; 0x28
 8007e96:	9b07      	ldr	r3, [sp, #28]
 8007e98:	1c5e      	adds	r6, r3, #1
 8007e9a:	d010      	beq.n	8007ebe <_vfprintf_r+0xb32>
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	4629      	mov	r1, r5
 8007ea0:	4648      	mov	r0, r9
 8007ea2:	f001 ffeb 	bl	8009e7c <memchr>
 8007ea6:	4607      	mov	r7, r0
 8007ea8:	2800      	cmp	r0, #0
 8007eaa:	f43f ac74 	beq.w	8007796 <_vfprintf_r+0x40a>
 8007eae:	eba0 0309 	sub.w	r3, r0, r9
 8007eb2:	462f      	mov	r7, r5
 8007eb4:	462e      	mov	r6, r5
 8007eb6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007eba:	9307      	str	r3, [sp, #28]
 8007ebc:	e5c3      	b.n	8007a46 <_vfprintf_r+0x6ba>
 8007ebe:	4648      	mov	r0, r9
 8007ec0:	f7f8 f946 	bl	8000150 <strlen>
 8007ec4:	462f      	mov	r7, r5
 8007ec6:	9007      	str	r0, [sp, #28]
 8007ec8:	e465      	b.n	8007796 <_vfprintf_r+0x40a>
 8007eca:	f048 0810 	orr.w	r8, r8, #16
 8007ece:	f018 0f20 	tst.w	r8, #32
 8007ed2:	d007      	beq.n	8007ee4 <_vfprintf_r+0xb58>
 8007ed4:	3607      	adds	r6, #7
 8007ed6:	f026 0307 	bic.w	r3, r6, #7
 8007eda:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007ede:	930a      	str	r3, [sp, #40]	; 0x28
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	e798      	b.n	8007e16 <_vfprintf_r+0xa8a>
 8007ee4:	1d33      	adds	r3, r6, #4
 8007ee6:	f018 0f10 	tst.w	r8, #16
 8007eea:	930a      	str	r3, [sp, #40]	; 0x28
 8007eec:	d001      	beq.n	8007ef2 <_vfprintf_r+0xb66>
 8007eee:	6836      	ldr	r6, [r6, #0]
 8007ef0:	e003      	b.n	8007efa <_vfprintf_r+0xb6e>
 8007ef2:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007ef6:	d002      	beq.n	8007efe <_vfprintf_r+0xb72>
 8007ef8:	8836      	ldrh	r6, [r6, #0]
 8007efa:	2700      	movs	r7, #0
 8007efc:	e7f0      	b.n	8007ee0 <_vfprintf_r+0xb54>
 8007efe:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007f02:	d0f4      	beq.n	8007eee <_vfprintf_r+0xb62>
 8007f04:	7836      	ldrb	r6, [r6, #0]
 8007f06:	e7f8      	b.n	8007efa <_vfprintf_r+0xb6e>
 8007f08:	4b7e      	ldr	r3, [pc, #504]	; (8008104 <_vfprintf_r+0xd78>)
 8007f0a:	f018 0f20 	tst.w	r8, #32
 8007f0e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007f10:	d019      	beq.n	8007f46 <_vfprintf_r+0xbba>
 8007f12:	3607      	adds	r6, #7
 8007f14:	f026 0307 	bic.w	r3, r6, #7
 8007f18:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f1c:	930a      	str	r3, [sp, #40]	; 0x28
 8007f1e:	f018 0f01 	tst.w	r8, #1
 8007f22:	d00a      	beq.n	8007f3a <_vfprintf_r+0xbae>
 8007f24:	ea56 0307 	orrs.w	r3, r6, r7
 8007f28:	d007      	beq.n	8007f3a <_vfprintf_r+0xbae>
 8007f2a:	2330      	movs	r3, #48	; 0x30
 8007f2c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007f30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f32:	f048 0802 	orr.w	r8, r8, #2
 8007f36:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007f40:	e769      	b.n	8007e16 <_vfprintf_r+0xa8a>
 8007f42:	4b6f      	ldr	r3, [pc, #444]	; (8008100 <_vfprintf_r+0xd74>)
 8007f44:	e7e1      	b.n	8007f0a <_vfprintf_r+0xb7e>
 8007f46:	1d33      	adds	r3, r6, #4
 8007f48:	f018 0f10 	tst.w	r8, #16
 8007f4c:	930a      	str	r3, [sp, #40]	; 0x28
 8007f4e:	d001      	beq.n	8007f54 <_vfprintf_r+0xbc8>
 8007f50:	6836      	ldr	r6, [r6, #0]
 8007f52:	e003      	b.n	8007f5c <_vfprintf_r+0xbd0>
 8007f54:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007f58:	d002      	beq.n	8007f60 <_vfprintf_r+0xbd4>
 8007f5a:	8836      	ldrh	r6, [r6, #0]
 8007f5c:	2700      	movs	r7, #0
 8007f5e:	e7de      	b.n	8007f1e <_vfprintf_r+0xb92>
 8007f60:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007f64:	d0f4      	beq.n	8007f50 <_vfprintf_r+0xbc4>
 8007f66:	7836      	ldrb	r6, [r6, #0]
 8007f68:	e7f8      	b.n	8007f5c <_vfprintf_r+0xbd0>
 8007f6a:	2f00      	cmp	r7, #0
 8007f6c:	bf08      	it	eq
 8007f6e:	2e0a      	cmpeq	r6, #10
 8007f70:	d206      	bcs.n	8007f80 <_vfprintf_r+0xbf4>
 8007f72:	3630      	adds	r6, #48	; 0x30
 8007f74:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007f78:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007f7c:	f000 bc14 	b.w	80087a8 <_vfprintf_r+0x141c>
 8007f80:	2300      	movs	r3, #0
 8007f82:	9308      	str	r3, [sp, #32]
 8007f84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f86:	ad52      	add	r5, sp, #328	; 0x148
 8007f88:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007f8c:	220a      	movs	r2, #10
 8007f8e:	2300      	movs	r3, #0
 8007f90:	4630      	mov	r0, r6
 8007f92:	4639      	mov	r1, r7
 8007f94:	f7f8 fdc8 	bl	8000b28 <__aeabi_uldivmod>
 8007f98:	9b08      	ldr	r3, [sp, #32]
 8007f9a:	3230      	adds	r2, #48	; 0x30
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	f105 39ff 	add.w	r9, r5, #4294967295
 8007fa2:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007fa6:	9308      	str	r3, [sp, #32]
 8007fa8:	f1b8 0f00 	cmp.w	r8, #0
 8007fac:	d019      	beq.n	8007fe2 <_vfprintf_r+0xc56>
 8007fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fb0:	9a08      	ldr	r2, [sp, #32]
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d114      	bne.n	8007fe2 <_vfprintf_r+0xc56>
 8007fb8:	2aff      	cmp	r2, #255	; 0xff
 8007fba:	d012      	beq.n	8007fe2 <_vfprintf_r+0xc56>
 8007fbc:	2f00      	cmp	r7, #0
 8007fbe:	bf08      	it	eq
 8007fc0:	2e0a      	cmpeq	r6, #10
 8007fc2:	d30e      	bcc.n	8007fe2 <_vfprintf_r+0xc56>
 8007fc4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007fc6:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007fc8:	eba9 0903 	sub.w	r9, r9, r3
 8007fcc:	461a      	mov	r2, r3
 8007fce:	4648      	mov	r0, r9
 8007fd0:	f002 fcdf 	bl	800a992 <strncpy>
 8007fd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fd6:	785d      	ldrb	r5, [r3, #1]
 8007fd8:	b195      	cbz	r5, 8008000 <_vfprintf_r+0xc74>
 8007fda:	3301      	adds	r3, #1
 8007fdc:	930e      	str	r3, [sp, #56]	; 0x38
 8007fde:	2300      	movs	r3, #0
 8007fe0:	9308      	str	r3, [sp, #32]
 8007fe2:	220a      	movs	r2, #10
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	4639      	mov	r1, r7
 8007fea:	f7f8 fd9d 	bl	8000b28 <__aeabi_uldivmod>
 8007fee:	2f00      	cmp	r7, #0
 8007ff0:	bf08      	it	eq
 8007ff2:	2e0a      	cmpeq	r6, #10
 8007ff4:	f0c0 83d8 	bcc.w	80087a8 <_vfprintf_r+0x141c>
 8007ff8:	4606      	mov	r6, r0
 8007ffa:	460f      	mov	r7, r1
 8007ffc:	464d      	mov	r5, r9
 8007ffe:	e7c5      	b.n	8007f8c <_vfprintf_r+0xc00>
 8008000:	9508      	str	r5, [sp, #32]
 8008002:	e7ee      	b.n	8007fe2 <_vfprintf_r+0xc56>
 8008004:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008006:	f006 030f 	and.w	r3, r6, #15
 800800a:	5cd3      	ldrb	r3, [r2, r3]
 800800c:	093a      	lsrs	r2, r7, #4
 800800e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008012:	0933      	lsrs	r3, r6, #4
 8008014:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008018:	461e      	mov	r6, r3
 800801a:	4617      	mov	r7, r2
 800801c:	ea56 0307 	orrs.w	r3, r6, r7
 8008020:	d1f0      	bne.n	8008004 <_vfprintf_r+0xc78>
 8008022:	e3c1      	b.n	80087a8 <_vfprintf_r+0x141c>
 8008024:	b933      	cbnz	r3, 8008034 <_vfprintf_r+0xca8>
 8008026:	f018 0f01 	tst.w	r8, #1
 800802a:	d003      	beq.n	8008034 <_vfprintf_r+0xca8>
 800802c:	2330      	movs	r3, #48	; 0x30
 800802e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008032:	e7a1      	b.n	8007f78 <_vfprintf_r+0xbec>
 8008034:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008038:	e3b6      	b.n	80087a8 <_vfprintf_r+0x141c>
 800803a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 837d 	beq.w	800873c <_vfprintf_r+0x13b0>
 8008042:	2000      	movs	r0, #0
 8008044:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008048:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800804c:	960a      	str	r6, [sp, #40]	; 0x28
 800804e:	f7ff bb3b 	b.w	80076c8 <_vfprintf_r+0x33c>
 8008052:	2010      	movs	r0, #16
 8008054:	2b07      	cmp	r3, #7
 8008056:	4402      	add	r2, r0
 8008058:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800805c:	6060      	str	r0, [r4, #4]
 800805e:	dd08      	ble.n	8008072 <_vfprintf_r+0xce6>
 8008060:	4651      	mov	r1, sl
 8008062:	4658      	mov	r0, fp
 8008064:	aa26      	add	r2, sp, #152	; 0x98
 8008066:	f002 fd22 	bl	800aaae <__sprint_r>
 800806a:	2800      	cmp	r0, #0
 800806c:	f040 8344 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008070:	a929      	add	r1, sp, #164	; 0xa4
 8008072:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008074:	460c      	mov	r4, r1
 8008076:	3b10      	subs	r3, #16
 8008078:	9317      	str	r3, [sp, #92]	; 0x5c
 800807a:	e500      	b.n	8007a7e <_vfprintf_r+0x6f2>
 800807c:	460c      	mov	r4, r1
 800807e:	e51a      	b.n	8007ab6 <_vfprintf_r+0x72a>
 8008080:	4651      	mov	r1, sl
 8008082:	4658      	mov	r0, fp
 8008084:	aa26      	add	r2, sp, #152	; 0x98
 8008086:	f002 fd12 	bl	800aaae <__sprint_r>
 800808a:	2800      	cmp	r0, #0
 800808c:	f040 8334 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008090:	ac29      	add	r4, sp, #164	; 0xa4
 8008092:	e522      	b.n	8007ada <_vfprintf_r+0x74e>
 8008094:	4651      	mov	r1, sl
 8008096:	4658      	mov	r0, fp
 8008098:	aa26      	add	r2, sp, #152	; 0x98
 800809a:	f002 fd08 	bl	800aaae <__sprint_r>
 800809e:	2800      	cmp	r0, #0
 80080a0:	f040 832a 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80080a4:	ac29      	add	r4, sp, #164	; 0xa4
 80080a6:	e528      	b.n	8007afa <_vfprintf_r+0x76e>
 80080a8:	2010      	movs	r0, #16
 80080aa:	2b07      	cmp	r3, #7
 80080ac:	4402      	add	r2, r0
 80080ae:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080b2:	6060      	str	r0, [r4, #4]
 80080b4:	dd08      	ble.n	80080c8 <_vfprintf_r+0xd3c>
 80080b6:	4651      	mov	r1, sl
 80080b8:	4658      	mov	r0, fp
 80080ba:	aa26      	add	r2, sp, #152	; 0x98
 80080bc:	f002 fcf7 	bl	800aaae <__sprint_r>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	f040 8319 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80080c6:	a929      	add	r1, sp, #164	; 0xa4
 80080c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080ca:	460c      	mov	r4, r1
 80080cc:	3b10      	subs	r3, #16
 80080ce:	9317      	str	r3, [sp, #92]	; 0x5c
 80080d0:	e51c      	b.n	8007b0c <_vfprintf_r+0x780>
 80080d2:	460c      	mov	r4, r1
 80080d4:	e536      	b.n	8007b44 <_vfprintf_r+0x7b8>
 80080d6:	2010      	movs	r0, #16
 80080d8:	2b07      	cmp	r3, #7
 80080da:	4402      	add	r2, r0
 80080dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080e0:	6060      	str	r0, [r4, #4]
 80080e2:	dd08      	ble.n	80080f6 <_vfprintf_r+0xd6a>
 80080e4:	4651      	mov	r1, sl
 80080e6:	4658      	mov	r0, fp
 80080e8:	aa26      	add	r2, sp, #152	; 0x98
 80080ea:	f002 fce0 	bl	800aaae <__sprint_r>
 80080ee:	2800      	cmp	r0, #0
 80080f0:	f040 8302 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80080f4:	a929      	add	r1, sp, #164	; 0xa4
 80080f6:	460c      	mov	r4, r1
 80080f8:	3e10      	subs	r6, #16
 80080fa:	e527      	b.n	8007b4c <_vfprintf_r+0x7c0>
 80080fc:	460c      	mov	r4, r1
 80080fe:	e54e      	b.n	8007b9e <_vfprintf_r+0x812>
 8008100:	0800c00c 	.word	0x0800c00c
 8008104:	0800c01d 	.word	0x0800c01d
 8008108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800810a:	2b65      	cmp	r3, #101	; 0x65
 800810c:	f340 8238 	ble.w	8008580 <_vfprintf_r+0x11f4>
 8008110:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008114:	2200      	movs	r2, #0
 8008116:	2300      	movs	r3, #0
 8008118:	f7f8 fc46 	bl	80009a8 <__aeabi_dcmpeq>
 800811c:	2800      	cmp	r0, #0
 800811e:	d06a      	beq.n	80081f6 <_vfprintf_r+0xe6a>
 8008120:	4b6e      	ldr	r3, [pc, #440]	; (80082dc <_vfprintf_r+0xf50>)
 8008122:	6023      	str	r3, [r4, #0]
 8008124:	2301      	movs	r3, #1
 8008126:	441e      	add	r6, r3
 8008128:	6063      	str	r3, [r4, #4]
 800812a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800812c:	9628      	str	r6, [sp, #160]	; 0xa0
 800812e:	3301      	adds	r3, #1
 8008130:	2b07      	cmp	r3, #7
 8008132:	9327      	str	r3, [sp, #156]	; 0x9c
 8008134:	dc38      	bgt.n	80081a8 <_vfprintf_r+0xe1c>
 8008136:	3408      	adds	r4, #8
 8008138:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800813a:	9a08      	ldr	r2, [sp, #32]
 800813c:	4293      	cmp	r3, r2
 800813e:	db03      	blt.n	8008148 <_vfprintf_r+0xdbc>
 8008140:	f018 0f01 	tst.w	r8, #1
 8008144:	f43f ad3d 	beq.w	8007bc2 <_vfprintf_r+0x836>
 8008148:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800814a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800814c:	6023      	str	r3, [r4, #0]
 800814e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008150:	6063      	str	r3, [r4, #4]
 8008152:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008154:	4413      	add	r3, r2
 8008156:	9328      	str	r3, [sp, #160]	; 0xa0
 8008158:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800815a:	3301      	adds	r3, #1
 800815c:	2b07      	cmp	r3, #7
 800815e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008160:	dc2c      	bgt.n	80081bc <_vfprintf_r+0xe30>
 8008162:	3408      	adds	r4, #8
 8008164:	9b08      	ldr	r3, [sp, #32]
 8008166:	1e5d      	subs	r5, r3, #1
 8008168:	2d00      	cmp	r5, #0
 800816a:	f77f ad2a 	ble.w	8007bc2 <_vfprintf_r+0x836>
 800816e:	f04f 0910 	mov.w	r9, #16
 8008172:	4e5b      	ldr	r6, [pc, #364]	; (80082e0 <_vfprintf_r+0xf54>)
 8008174:	2d10      	cmp	r5, #16
 8008176:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800817a:	f104 0108 	add.w	r1, r4, #8
 800817e:	f103 0301 	add.w	r3, r3, #1
 8008182:	6026      	str	r6, [r4, #0]
 8008184:	dc24      	bgt.n	80081d0 <_vfprintf_r+0xe44>
 8008186:	6065      	str	r5, [r4, #4]
 8008188:	2b07      	cmp	r3, #7
 800818a:	4415      	add	r5, r2
 800818c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008190:	f340 8290 	ble.w	80086b4 <_vfprintf_r+0x1328>
 8008194:	4651      	mov	r1, sl
 8008196:	4658      	mov	r0, fp
 8008198:	aa26      	add	r2, sp, #152	; 0x98
 800819a:	f002 fc88 	bl	800aaae <__sprint_r>
 800819e:	2800      	cmp	r0, #0
 80081a0:	f040 82aa 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80081a4:	ac29      	add	r4, sp, #164	; 0xa4
 80081a6:	e50c      	b.n	8007bc2 <_vfprintf_r+0x836>
 80081a8:	4651      	mov	r1, sl
 80081aa:	4658      	mov	r0, fp
 80081ac:	aa26      	add	r2, sp, #152	; 0x98
 80081ae:	f002 fc7e 	bl	800aaae <__sprint_r>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	f040 82a0 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80081b8:	ac29      	add	r4, sp, #164	; 0xa4
 80081ba:	e7bd      	b.n	8008138 <_vfprintf_r+0xdac>
 80081bc:	4651      	mov	r1, sl
 80081be:	4658      	mov	r0, fp
 80081c0:	aa26      	add	r2, sp, #152	; 0x98
 80081c2:	f002 fc74 	bl	800aaae <__sprint_r>
 80081c6:	2800      	cmp	r0, #0
 80081c8:	f040 8296 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80081cc:	ac29      	add	r4, sp, #164	; 0xa4
 80081ce:	e7c9      	b.n	8008164 <_vfprintf_r+0xdd8>
 80081d0:	3210      	adds	r2, #16
 80081d2:	2b07      	cmp	r3, #7
 80081d4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80081d8:	f8c4 9004 	str.w	r9, [r4, #4]
 80081dc:	dd08      	ble.n	80081f0 <_vfprintf_r+0xe64>
 80081de:	4651      	mov	r1, sl
 80081e0:	4658      	mov	r0, fp
 80081e2:	aa26      	add	r2, sp, #152	; 0x98
 80081e4:	f002 fc63 	bl	800aaae <__sprint_r>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	f040 8285 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80081ee:	a929      	add	r1, sp, #164	; 0xa4
 80081f0:	460c      	mov	r4, r1
 80081f2:	3d10      	subs	r5, #16
 80081f4:	e7be      	b.n	8008174 <_vfprintf_r+0xde8>
 80081f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	dc73      	bgt.n	80082e4 <_vfprintf_r+0xf58>
 80081fc:	4b37      	ldr	r3, [pc, #220]	; (80082dc <_vfprintf_r+0xf50>)
 80081fe:	6023      	str	r3, [r4, #0]
 8008200:	2301      	movs	r3, #1
 8008202:	441e      	add	r6, r3
 8008204:	6063      	str	r3, [r4, #4]
 8008206:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008208:	9628      	str	r6, [sp, #160]	; 0xa0
 800820a:	3301      	adds	r3, #1
 800820c:	2b07      	cmp	r3, #7
 800820e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008210:	dc3c      	bgt.n	800828c <_vfprintf_r+0xf00>
 8008212:	3408      	adds	r4, #8
 8008214:	9908      	ldr	r1, [sp, #32]
 8008216:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008218:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800821a:	430a      	orrs	r2, r1
 800821c:	f008 0101 	and.w	r1, r8, #1
 8008220:	430a      	orrs	r2, r1
 8008222:	f43f acce 	beq.w	8007bc2 <_vfprintf_r+0x836>
 8008226:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008228:	6022      	str	r2, [r4, #0]
 800822a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800822c:	4413      	add	r3, r2
 800822e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008230:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008232:	6062      	str	r2, [r4, #4]
 8008234:	3301      	adds	r3, #1
 8008236:	2b07      	cmp	r3, #7
 8008238:	9327      	str	r3, [sp, #156]	; 0x9c
 800823a:	dc31      	bgt.n	80082a0 <_vfprintf_r+0xf14>
 800823c:	3408      	adds	r4, #8
 800823e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008240:	2d00      	cmp	r5, #0
 8008242:	da1a      	bge.n	800827a <_vfprintf_r+0xeee>
 8008244:	4623      	mov	r3, r4
 8008246:	4e26      	ldr	r6, [pc, #152]	; (80082e0 <_vfprintf_r+0xf54>)
 8008248:	426d      	negs	r5, r5
 800824a:	2d10      	cmp	r5, #16
 800824c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008250:	f104 0408 	add.w	r4, r4, #8
 8008254:	f102 0201 	add.w	r2, r2, #1
 8008258:	601e      	str	r6, [r3, #0]
 800825a:	dc2b      	bgt.n	80082b4 <_vfprintf_r+0xf28>
 800825c:	605d      	str	r5, [r3, #4]
 800825e:	2a07      	cmp	r2, #7
 8008260:	440d      	add	r5, r1
 8008262:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8008266:	dd08      	ble.n	800827a <_vfprintf_r+0xeee>
 8008268:	4651      	mov	r1, sl
 800826a:	4658      	mov	r0, fp
 800826c:	aa26      	add	r2, sp, #152	; 0x98
 800826e:	f002 fc1e 	bl	800aaae <__sprint_r>
 8008272:	2800      	cmp	r0, #0
 8008274:	f040 8240 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008278:	ac29      	add	r4, sp, #164	; 0xa4
 800827a:	9b08      	ldr	r3, [sp, #32]
 800827c:	9a08      	ldr	r2, [sp, #32]
 800827e:	6063      	str	r3, [r4, #4]
 8008280:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008282:	f8c4 9000 	str.w	r9, [r4]
 8008286:	4413      	add	r3, r2
 8008288:	9328      	str	r3, [sp, #160]	; 0xa0
 800828a:	e493      	b.n	8007bb4 <_vfprintf_r+0x828>
 800828c:	4651      	mov	r1, sl
 800828e:	4658      	mov	r0, fp
 8008290:	aa26      	add	r2, sp, #152	; 0x98
 8008292:	f002 fc0c 	bl	800aaae <__sprint_r>
 8008296:	2800      	cmp	r0, #0
 8008298:	f040 822e 	bne.w	80086f8 <_vfprintf_r+0x136c>
 800829c:	ac29      	add	r4, sp, #164	; 0xa4
 800829e:	e7b9      	b.n	8008214 <_vfprintf_r+0xe88>
 80082a0:	4651      	mov	r1, sl
 80082a2:	4658      	mov	r0, fp
 80082a4:	aa26      	add	r2, sp, #152	; 0x98
 80082a6:	f002 fc02 	bl	800aaae <__sprint_r>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	f040 8224 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80082b0:	ac29      	add	r4, sp, #164	; 0xa4
 80082b2:	e7c4      	b.n	800823e <_vfprintf_r+0xeb2>
 80082b4:	2010      	movs	r0, #16
 80082b6:	2a07      	cmp	r2, #7
 80082b8:	4401      	add	r1, r0
 80082ba:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80082be:	6058      	str	r0, [r3, #4]
 80082c0:	dd08      	ble.n	80082d4 <_vfprintf_r+0xf48>
 80082c2:	4651      	mov	r1, sl
 80082c4:	4658      	mov	r0, fp
 80082c6:	aa26      	add	r2, sp, #152	; 0x98
 80082c8:	f002 fbf1 	bl	800aaae <__sprint_r>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	f040 8213 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80082d2:	ac29      	add	r4, sp, #164	; 0xa4
 80082d4:	4623      	mov	r3, r4
 80082d6:	3d10      	subs	r5, #16
 80082d8:	e7b7      	b.n	800824a <_vfprintf_r+0xebe>
 80082da:	bf00      	nop
 80082dc:	0800c02e 	.word	0x0800c02e
 80082e0:	0800c060 	.word	0x0800c060
 80082e4:	9b08      	ldr	r3, [sp, #32]
 80082e6:	42ab      	cmp	r3, r5
 80082e8:	bfa8      	it	ge
 80082ea:	462b      	movge	r3, r5
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	9307      	str	r3, [sp, #28]
 80082f0:	dd0a      	ble.n	8008308 <_vfprintf_r+0xf7c>
 80082f2:	441e      	add	r6, r3
 80082f4:	e9c4 9300 	strd	r9, r3, [r4]
 80082f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082fa:	9628      	str	r6, [sp, #160]	; 0xa0
 80082fc:	3301      	adds	r3, #1
 80082fe:	2b07      	cmp	r3, #7
 8008300:	9327      	str	r3, [sp, #156]	; 0x9c
 8008302:	f300 8088 	bgt.w	8008416 <_vfprintf_r+0x108a>
 8008306:	3408      	adds	r4, #8
 8008308:	9b07      	ldr	r3, [sp, #28]
 800830a:	2b00      	cmp	r3, #0
 800830c:	bfb4      	ite	lt
 800830e:	462e      	movlt	r6, r5
 8008310:	1aee      	subge	r6, r5, r3
 8008312:	2e00      	cmp	r6, #0
 8008314:	dd19      	ble.n	800834a <_vfprintf_r+0xfbe>
 8008316:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800831a:	4898      	ldr	r0, [pc, #608]	; (800857c <_vfprintf_r+0x11f0>)
 800831c:	2e10      	cmp	r6, #16
 800831e:	f103 0301 	add.w	r3, r3, #1
 8008322:	f104 0108 	add.w	r1, r4, #8
 8008326:	6020      	str	r0, [r4, #0]
 8008328:	dc7f      	bgt.n	800842a <_vfprintf_r+0x109e>
 800832a:	6066      	str	r6, [r4, #4]
 800832c:	2b07      	cmp	r3, #7
 800832e:	4416      	add	r6, r2
 8008330:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008334:	f340 808c 	ble.w	8008450 <_vfprintf_r+0x10c4>
 8008338:	4651      	mov	r1, sl
 800833a:	4658      	mov	r0, fp
 800833c:	aa26      	add	r2, sp, #152	; 0x98
 800833e:	f002 fbb6 	bl	800aaae <__sprint_r>
 8008342:	2800      	cmp	r0, #0
 8008344:	f040 81d8 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008348:	ac29      	add	r4, sp, #164	; 0xa4
 800834a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800834e:	444d      	add	r5, r9
 8008350:	d00a      	beq.n	8008368 <_vfprintf_r+0xfdc>
 8008352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008354:	2b00      	cmp	r3, #0
 8008356:	d17d      	bne.n	8008454 <_vfprintf_r+0x10c8>
 8008358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800835a:	2b00      	cmp	r3, #0
 800835c:	d17d      	bne.n	800845a <_vfprintf_r+0x10ce>
 800835e:	9b08      	ldr	r3, [sp, #32]
 8008360:	444b      	add	r3, r9
 8008362:	429d      	cmp	r5, r3
 8008364:	bf28      	it	cs
 8008366:	461d      	movcs	r5, r3
 8008368:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800836a:	9a08      	ldr	r2, [sp, #32]
 800836c:	4293      	cmp	r3, r2
 800836e:	db02      	blt.n	8008376 <_vfprintf_r+0xfea>
 8008370:	f018 0f01 	tst.w	r8, #1
 8008374:	d00e      	beq.n	8008394 <_vfprintf_r+0x1008>
 8008376:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008378:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800837e:	6063      	str	r3, [r4, #4]
 8008380:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008382:	4413      	add	r3, r2
 8008384:	9328      	str	r3, [sp, #160]	; 0xa0
 8008386:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008388:	3301      	adds	r3, #1
 800838a:	2b07      	cmp	r3, #7
 800838c:	9327      	str	r3, [sp, #156]	; 0x9c
 800838e:	f300 80e0 	bgt.w	8008552 <_vfprintf_r+0x11c6>
 8008392:	3408      	adds	r4, #8
 8008394:	9b08      	ldr	r3, [sp, #32]
 8008396:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008398:	eb09 0203 	add.w	r2, r9, r3
 800839c:	1b9e      	subs	r6, r3, r6
 800839e:	1b52      	subs	r2, r2, r5
 80083a0:	4296      	cmp	r6, r2
 80083a2:	bfa8      	it	ge
 80083a4:	4616      	movge	r6, r2
 80083a6:	2e00      	cmp	r6, #0
 80083a8:	dd0b      	ble.n	80083c2 <_vfprintf_r+0x1036>
 80083aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083ac:	e9c4 5600 	strd	r5, r6, [r4]
 80083b0:	4433      	add	r3, r6
 80083b2:	9328      	str	r3, [sp, #160]	; 0xa0
 80083b4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083b6:	3301      	adds	r3, #1
 80083b8:	2b07      	cmp	r3, #7
 80083ba:	9327      	str	r3, [sp, #156]	; 0x9c
 80083bc:	f300 80d3 	bgt.w	8008566 <_vfprintf_r+0x11da>
 80083c0:	3408      	adds	r4, #8
 80083c2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80083c4:	9b08      	ldr	r3, [sp, #32]
 80083c6:	2e00      	cmp	r6, #0
 80083c8:	eba3 0505 	sub.w	r5, r3, r5
 80083cc:	bfa8      	it	ge
 80083ce:	1bad      	subge	r5, r5, r6
 80083d0:	2d00      	cmp	r5, #0
 80083d2:	f77f abf6 	ble.w	8007bc2 <_vfprintf_r+0x836>
 80083d6:	f04f 0910 	mov.w	r9, #16
 80083da:	4e68      	ldr	r6, [pc, #416]	; (800857c <_vfprintf_r+0x11f0>)
 80083dc:	2d10      	cmp	r5, #16
 80083de:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80083e2:	f104 0108 	add.w	r1, r4, #8
 80083e6:	f103 0301 	add.w	r3, r3, #1
 80083ea:	6026      	str	r6, [r4, #0]
 80083ec:	f77f aecb 	ble.w	8008186 <_vfprintf_r+0xdfa>
 80083f0:	3210      	adds	r2, #16
 80083f2:	2b07      	cmp	r3, #7
 80083f4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80083f8:	f8c4 9004 	str.w	r9, [r4, #4]
 80083fc:	dd08      	ble.n	8008410 <_vfprintf_r+0x1084>
 80083fe:	4651      	mov	r1, sl
 8008400:	4658      	mov	r0, fp
 8008402:	aa26      	add	r2, sp, #152	; 0x98
 8008404:	f002 fb53 	bl	800aaae <__sprint_r>
 8008408:	2800      	cmp	r0, #0
 800840a:	f040 8175 	bne.w	80086f8 <_vfprintf_r+0x136c>
 800840e:	a929      	add	r1, sp, #164	; 0xa4
 8008410:	460c      	mov	r4, r1
 8008412:	3d10      	subs	r5, #16
 8008414:	e7e2      	b.n	80083dc <_vfprintf_r+0x1050>
 8008416:	4651      	mov	r1, sl
 8008418:	4658      	mov	r0, fp
 800841a:	aa26      	add	r2, sp, #152	; 0x98
 800841c:	f002 fb47 	bl	800aaae <__sprint_r>
 8008420:	2800      	cmp	r0, #0
 8008422:	f040 8169 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008426:	ac29      	add	r4, sp, #164	; 0xa4
 8008428:	e76e      	b.n	8008308 <_vfprintf_r+0xf7c>
 800842a:	2010      	movs	r0, #16
 800842c:	2b07      	cmp	r3, #7
 800842e:	4402      	add	r2, r0
 8008430:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008434:	6060      	str	r0, [r4, #4]
 8008436:	dd08      	ble.n	800844a <_vfprintf_r+0x10be>
 8008438:	4651      	mov	r1, sl
 800843a:	4658      	mov	r0, fp
 800843c:	aa26      	add	r2, sp, #152	; 0x98
 800843e:	f002 fb36 	bl	800aaae <__sprint_r>
 8008442:	2800      	cmp	r0, #0
 8008444:	f040 8158 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008448:	a929      	add	r1, sp, #164	; 0xa4
 800844a:	460c      	mov	r4, r1
 800844c:	3e10      	subs	r6, #16
 800844e:	e762      	b.n	8008316 <_vfprintf_r+0xf8a>
 8008450:	460c      	mov	r4, r1
 8008452:	e77a      	b.n	800834a <_vfprintf_r+0xfbe>
 8008454:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008456:	2b00      	cmp	r3, #0
 8008458:	d04b      	beq.n	80084f2 <_vfprintf_r+0x1166>
 800845a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800845c:	3b01      	subs	r3, #1
 800845e:	930c      	str	r3, [sp, #48]	; 0x30
 8008460:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008462:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008464:	6023      	str	r3, [r4, #0]
 8008466:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008468:	6063      	str	r3, [r4, #4]
 800846a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800846c:	4413      	add	r3, r2
 800846e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008470:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008472:	3301      	adds	r3, #1
 8008474:	2b07      	cmp	r3, #7
 8008476:	9327      	str	r3, [sp, #156]	; 0x9c
 8008478:	dc42      	bgt.n	8008500 <_vfprintf_r+0x1174>
 800847a:	3408      	adds	r4, #8
 800847c:	9b08      	ldr	r3, [sp, #32]
 800847e:	444b      	add	r3, r9
 8008480:	1b5a      	subs	r2, r3, r5
 8008482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008484:	781b      	ldrb	r3, [r3, #0]
 8008486:	4293      	cmp	r3, r2
 8008488:	bfa8      	it	ge
 800848a:	4613      	movge	r3, r2
 800848c:	2b00      	cmp	r3, #0
 800848e:	461e      	mov	r6, r3
 8008490:	dd0a      	ble.n	80084a8 <_vfprintf_r+0x111c>
 8008492:	e9c4 5300 	strd	r5, r3, [r4]
 8008496:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008498:	4433      	add	r3, r6
 800849a:	9328      	str	r3, [sp, #160]	; 0xa0
 800849c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800849e:	3301      	adds	r3, #1
 80084a0:	2b07      	cmp	r3, #7
 80084a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80084a4:	dc36      	bgt.n	8008514 <_vfprintf_r+0x1188>
 80084a6:	3408      	adds	r4, #8
 80084a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084aa:	2e00      	cmp	r6, #0
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	bfb4      	ite	lt
 80084b0:	461e      	movlt	r6, r3
 80084b2:	1b9e      	subge	r6, r3, r6
 80084b4:	2e00      	cmp	r6, #0
 80084b6:	dd18      	ble.n	80084ea <_vfprintf_r+0x115e>
 80084b8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80084bc:	482f      	ldr	r0, [pc, #188]	; (800857c <_vfprintf_r+0x11f0>)
 80084be:	2e10      	cmp	r6, #16
 80084c0:	f102 0201 	add.w	r2, r2, #1
 80084c4:	f104 0108 	add.w	r1, r4, #8
 80084c8:	6020      	str	r0, [r4, #0]
 80084ca:	dc2d      	bgt.n	8008528 <_vfprintf_r+0x119c>
 80084cc:	4433      	add	r3, r6
 80084ce:	2a07      	cmp	r2, #7
 80084d0:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80084d4:	6066      	str	r6, [r4, #4]
 80084d6:	dd3a      	ble.n	800854e <_vfprintf_r+0x11c2>
 80084d8:	4651      	mov	r1, sl
 80084da:	4658      	mov	r0, fp
 80084dc:	aa26      	add	r2, sp, #152	; 0x98
 80084de:	f002 fae6 	bl	800aaae <__sprint_r>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	f040 8108 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80084e8:	ac29      	add	r4, sp, #164	; 0xa4
 80084ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	441d      	add	r5, r3
 80084f0:	e72f      	b.n	8008352 <_vfprintf_r+0xfc6>
 80084f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084f4:	3b01      	subs	r3, #1
 80084f6:	930e      	str	r3, [sp, #56]	; 0x38
 80084f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084fa:	3b01      	subs	r3, #1
 80084fc:	930d      	str	r3, [sp, #52]	; 0x34
 80084fe:	e7af      	b.n	8008460 <_vfprintf_r+0x10d4>
 8008500:	4651      	mov	r1, sl
 8008502:	4658      	mov	r0, fp
 8008504:	aa26      	add	r2, sp, #152	; 0x98
 8008506:	f002 fad2 	bl	800aaae <__sprint_r>
 800850a:	2800      	cmp	r0, #0
 800850c:	f040 80f4 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008510:	ac29      	add	r4, sp, #164	; 0xa4
 8008512:	e7b3      	b.n	800847c <_vfprintf_r+0x10f0>
 8008514:	4651      	mov	r1, sl
 8008516:	4658      	mov	r0, fp
 8008518:	aa26      	add	r2, sp, #152	; 0x98
 800851a:	f002 fac8 	bl	800aaae <__sprint_r>
 800851e:	2800      	cmp	r0, #0
 8008520:	f040 80ea 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008524:	ac29      	add	r4, sp, #164	; 0xa4
 8008526:	e7bf      	b.n	80084a8 <_vfprintf_r+0x111c>
 8008528:	2010      	movs	r0, #16
 800852a:	2a07      	cmp	r2, #7
 800852c:	4403      	add	r3, r0
 800852e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008532:	6060      	str	r0, [r4, #4]
 8008534:	dd08      	ble.n	8008548 <_vfprintf_r+0x11bc>
 8008536:	4651      	mov	r1, sl
 8008538:	4658      	mov	r0, fp
 800853a:	aa26      	add	r2, sp, #152	; 0x98
 800853c:	f002 fab7 	bl	800aaae <__sprint_r>
 8008540:	2800      	cmp	r0, #0
 8008542:	f040 80d9 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008546:	a929      	add	r1, sp, #164	; 0xa4
 8008548:	460c      	mov	r4, r1
 800854a:	3e10      	subs	r6, #16
 800854c:	e7b4      	b.n	80084b8 <_vfprintf_r+0x112c>
 800854e:	460c      	mov	r4, r1
 8008550:	e7cb      	b.n	80084ea <_vfprintf_r+0x115e>
 8008552:	4651      	mov	r1, sl
 8008554:	4658      	mov	r0, fp
 8008556:	aa26      	add	r2, sp, #152	; 0x98
 8008558:	f002 faa9 	bl	800aaae <__sprint_r>
 800855c:	2800      	cmp	r0, #0
 800855e:	f040 80cb 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008562:	ac29      	add	r4, sp, #164	; 0xa4
 8008564:	e716      	b.n	8008394 <_vfprintf_r+0x1008>
 8008566:	4651      	mov	r1, sl
 8008568:	4658      	mov	r0, fp
 800856a:	aa26      	add	r2, sp, #152	; 0x98
 800856c:	f002 fa9f 	bl	800aaae <__sprint_r>
 8008570:	2800      	cmp	r0, #0
 8008572:	f040 80c1 	bne.w	80086f8 <_vfprintf_r+0x136c>
 8008576:	ac29      	add	r4, sp, #164	; 0xa4
 8008578:	e723      	b.n	80083c2 <_vfprintf_r+0x1036>
 800857a:	bf00      	nop
 800857c:	0800c060 	.word	0x0800c060
 8008580:	9a08      	ldr	r2, [sp, #32]
 8008582:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008584:	2a01      	cmp	r2, #1
 8008586:	f106 0601 	add.w	r6, r6, #1
 800858a:	f103 0301 	add.w	r3, r3, #1
 800858e:	f104 0508 	add.w	r5, r4, #8
 8008592:	dc03      	bgt.n	800859c <_vfprintf_r+0x1210>
 8008594:	f018 0f01 	tst.w	r8, #1
 8008598:	f000 8081 	beq.w	800869e <_vfprintf_r+0x1312>
 800859c:	2201      	movs	r2, #1
 800859e:	2b07      	cmp	r3, #7
 80085a0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80085a4:	f8c4 9000 	str.w	r9, [r4]
 80085a8:	6062      	str	r2, [r4, #4]
 80085aa:	dd08      	ble.n	80085be <_vfprintf_r+0x1232>
 80085ac:	4651      	mov	r1, sl
 80085ae:	4658      	mov	r0, fp
 80085b0:	aa26      	add	r2, sp, #152	; 0x98
 80085b2:	f002 fa7c 	bl	800aaae <__sprint_r>
 80085b6:	2800      	cmp	r0, #0
 80085b8:	f040 809e 	bne.w	80086f8 <_vfprintf_r+0x136c>
 80085bc:	ad29      	add	r5, sp, #164	; 0xa4
 80085be:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80085c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085c2:	602b      	str	r3, [r5, #0]
 80085c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085c6:	606b      	str	r3, [r5, #4]
 80085c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085ca:	4413      	add	r3, r2
 80085cc:	9328      	str	r3, [sp, #160]	; 0xa0
 80085ce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085d0:	3301      	adds	r3, #1
 80085d2:	2b07      	cmp	r3, #7
 80085d4:	9327      	str	r3, [sp, #156]	; 0x9c
 80085d6:	dc32      	bgt.n	800863e <_vfprintf_r+0x12b2>
 80085d8:	3508      	adds	r5, #8
 80085da:	9b08      	ldr	r3, [sp, #32]
 80085dc:	2200      	movs	r2, #0
 80085de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085e2:	1e5c      	subs	r4, r3, #1
 80085e4:	2300      	movs	r3, #0
 80085e6:	f7f8 f9df 	bl	80009a8 <__aeabi_dcmpeq>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d130      	bne.n	8008650 <_vfprintf_r+0x12c4>
 80085ee:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80085f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085f2:	9a08      	ldr	r2, [sp, #32]
 80085f4:	3101      	adds	r1, #1
 80085f6:	3b01      	subs	r3, #1
 80085f8:	f109 0001 	add.w	r0, r9, #1
 80085fc:	4413      	add	r3, r2
 80085fe:	2907      	cmp	r1, #7
 8008600:	e9c5 0400 	strd	r0, r4, [r5]
 8008604:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008608:	dd52      	ble.n	80086b0 <_vfprintf_r+0x1324>
 800860a:	4651      	mov	r1, sl
 800860c:	4658      	mov	r0, fp
 800860e:	aa26      	add	r2, sp, #152	; 0x98
 8008610:	f002 fa4d 	bl	800aaae <__sprint_r>
 8008614:	2800      	cmp	r0, #0
 8008616:	d16f      	bne.n	80086f8 <_vfprintf_r+0x136c>
 8008618:	ad29      	add	r5, sp, #164	; 0xa4
 800861a:	ab22      	add	r3, sp, #136	; 0x88
 800861c:	602b      	str	r3, [r5, #0]
 800861e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008620:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008622:	606b      	str	r3, [r5, #4]
 8008624:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008626:	4413      	add	r3, r2
 8008628:	9328      	str	r3, [sp, #160]	; 0xa0
 800862a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800862c:	3301      	adds	r3, #1
 800862e:	2b07      	cmp	r3, #7
 8008630:	9327      	str	r3, [sp, #156]	; 0x9c
 8008632:	f73f adaf 	bgt.w	8008194 <_vfprintf_r+0xe08>
 8008636:	f105 0408 	add.w	r4, r5, #8
 800863a:	f7ff bac2 	b.w	8007bc2 <_vfprintf_r+0x836>
 800863e:	4651      	mov	r1, sl
 8008640:	4658      	mov	r0, fp
 8008642:	aa26      	add	r2, sp, #152	; 0x98
 8008644:	f002 fa33 	bl	800aaae <__sprint_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	d155      	bne.n	80086f8 <_vfprintf_r+0x136c>
 800864c:	ad29      	add	r5, sp, #164	; 0xa4
 800864e:	e7c4      	b.n	80085da <_vfprintf_r+0x124e>
 8008650:	2c00      	cmp	r4, #0
 8008652:	dde2      	ble.n	800861a <_vfprintf_r+0x128e>
 8008654:	f04f 0910 	mov.w	r9, #16
 8008658:	4e5a      	ldr	r6, [pc, #360]	; (80087c4 <_vfprintf_r+0x1438>)
 800865a:	2c10      	cmp	r4, #16
 800865c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008660:	f105 0108 	add.w	r1, r5, #8
 8008664:	f103 0301 	add.w	r3, r3, #1
 8008668:	602e      	str	r6, [r5, #0]
 800866a:	dc07      	bgt.n	800867c <_vfprintf_r+0x12f0>
 800866c:	606c      	str	r4, [r5, #4]
 800866e:	2b07      	cmp	r3, #7
 8008670:	4414      	add	r4, r2
 8008672:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008676:	dcc8      	bgt.n	800860a <_vfprintf_r+0x127e>
 8008678:	460d      	mov	r5, r1
 800867a:	e7ce      	b.n	800861a <_vfprintf_r+0x128e>
 800867c:	3210      	adds	r2, #16
 800867e:	2b07      	cmp	r3, #7
 8008680:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008684:	f8c5 9004 	str.w	r9, [r5, #4]
 8008688:	dd06      	ble.n	8008698 <_vfprintf_r+0x130c>
 800868a:	4651      	mov	r1, sl
 800868c:	4658      	mov	r0, fp
 800868e:	aa26      	add	r2, sp, #152	; 0x98
 8008690:	f002 fa0d 	bl	800aaae <__sprint_r>
 8008694:	bb80      	cbnz	r0, 80086f8 <_vfprintf_r+0x136c>
 8008696:	a929      	add	r1, sp, #164	; 0xa4
 8008698:	460d      	mov	r5, r1
 800869a:	3c10      	subs	r4, #16
 800869c:	e7dd      	b.n	800865a <_vfprintf_r+0x12ce>
 800869e:	2201      	movs	r2, #1
 80086a0:	2b07      	cmp	r3, #7
 80086a2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80086a6:	f8c4 9000 	str.w	r9, [r4]
 80086aa:	6062      	str	r2, [r4, #4]
 80086ac:	ddb5      	ble.n	800861a <_vfprintf_r+0x128e>
 80086ae:	e7ac      	b.n	800860a <_vfprintf_r+0x127e>
 80086b0:	3508      	adds	r5, #8
 80086b2:	e7b2      	b.n	800861a <_vfprintf_r+0x128e>
 80086b4:	460c      	mov	r4, r1
 80086b6:	f7ff ba84 	b.w	8007bc2 <_vfprintf_r+0x836>
 80086ba:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80086be:	1a9d      	subs	r5, r3, r2
 80086c0:	2d00      	cmp	r5, #0
 80086c2:	f77f aa82 	ble.w	8007bca <_vfprintf_r+0x83e>
 80086c6:	f04f 0810 	mov.w	r8, #16
 80086ca:	4e3f      	ldr	r6, [pc, #252]	; (80087c8 <_vfprintf_r+0x143c>)
 80086cc:	2d10      	cmp	r5, #16
 80086ce:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80086d2:	6026      	str	r6, [r4, #0]
 80086d4:	f103 0301 	add.w	r3, r3, #1
 80086d8:	dc17      	bgt.n	800870a <_vfprintf_r+0x137e>
 80086da:	6065      	str	r5, [r4, #4]
 80086dc:	2b07      	cmp	r3, #7
 80086de:	4415      	add	r5, r2
 80086e0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80086e4:	f77f aa71 	ble.w	8007bca <_vfprintf_r+0x83e>
 80086e8:	4651      	mov	r1, sl
 80086ea:	4658      	mov	r0, fp
 80086ec:	aa26      	add	r2, sp, #152	; 0x98
 80086ee:	f002 f9de 	bl	800aaae <__sprint_r>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	f43f aa69 	beq.w	8007bca <_vfprintf_r+0x83e>
 80086f8:	2f00      	cmp	r7, #0
 80086fa:	f43f a884 	beq.w	8007806 <_vfprintf_r+0x47a>
 80086fe:	4639      	mov	r1, r7
 8008700:	4658      	mov	r0, fp
 8008702:	f001 f91d 	bl	8009940 <_free_r>
 8008706:	f7ff b87e 	b.w	8007806 <_vfprintf_r+0x47a>
 800870a:	3210      	adds	r2, #16
 800870c:	2b07      	cmp	r3, #7
 800870e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008712:	f8c4 8004 	str.w	r8, [r4, #4]
 8008716:	dc02      	bgt.n	800871e <_vfprintf_r+0x1392>
 8008718:	3408      	adds	r4, #8
 800871a:	3d10      	subs	r5, #16
 800871c:	e7d6      	b.n	80086cc <_vfprintf_r+0x1340>
 800871e:	4651      	mov	r1, sl
 8008720:	4658      	mov	r0, fp
 8008722:	aa26      	add	r2, sp, #152	; 0x98
 8008724:	f002 f9c3 	bl	800aaae <__sprint_r>
 8008728:	2800      	cmp	r0, #0
 800872a:	d1e5      	bne.n	80086f8 <_vfprintf_r+0x136c>
 800872c:	ac29      	add	r4, sp, #164	; 0xa4
 800872e:	e7f4      	b.n	800871a <_vfprintf_r+0x138e>
 8008730:	4639      	mov	r1, r7
 8008732:	4658      	mov	r0, fp
 8008734:	f001 f904 	bl	8009940 <_free_r>
 8008738:	f7ff ba5e 	b.w	8007bf8 <_vfprintf_r+0x86c>
 800873c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800873e:	b91b      	cbnz	r3, 8008748 <_vfprintf_r+0x13bc>
 8008740:	2300      	movs	r3, #0
 8008742:	9327      	str	r3, [sp, #156]	; 0x9c
 8008744:	f7ff b85f 	b.w	8007806 <_vfprintf_r+0x47a>
 8008748:	4651      	mov	r1, sl
 800874a:	4658      	mov	r0, fp
 800874c:	aa26      	add	r2, sp, #152	; 0x98
 800874e:	f002 f9ae 	bl	800aaae <__sprint_r>
 8008752:	2800      	cmp	r0, #0
 8008754:	d0f4      	beq.n	8008740 <_vfprintf_r+0x13b4>
 8008756:	f7ff b856 	b.w	8007806 <_vfprintf_r+0x47a>
 800875a:	ea56 0207 	orrs.w	r2, r6, r7
 800875e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008762:	f43f ab6a 	beq.w	8007e3a <_vfprintf_r+0xaae>
 8008766:	2b01      	cmp	r3, #1
 8008768:	f43f abff 	beq.w	8007f6a <_vfprintf_r+0xbde>
 800876c:	2b02      	cmp	r3, #2
 800876e:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008772:	f43f ac47 	beq.w	8008004 <_vfprintf_r+0xc78>
 8008776:	08f2      	lsrs	r2, r6, #3
 8008778:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800877c:	08f8      	lsrs	r0, r7, #3
 800877e:	f006 0307 	and.w	r3, r6, #7
 8008782:	4607      	mov	r7, r0
 8008784:	4616      	mov	r6, r2
 8008786:	3330      	adds	r3, #48	; 0x30
 8008788:	ea56 0207 	orrs.w	r2, r6, r7
 800878c:	4649      	mov	r1, r9
 800878e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008792:	d1f0      	bne.n	8008776 <_vfprintf_r+0x13ea>
 8008794:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008796:	07d0      	lsls	r0, r2, #31
 8008798:	d506      	bpl.n	80087a8 <_vfprintf_r+0x141c>
 800879a:	2b30      	cmp	r3, #48	; 0x30
 800879c:	d004      	beq.n	80087a8 <_vfprintf_r+0x141c>
 800879e:	2330      	movs	r3, #48	; 0x30
 80087a0:	f809 3c01 	strb.w	r3, [r9, #-1]
 80087a4:	f1a1 0902 	sub.w	r9, r1, #2
 80087a8:	2700      	movs	r7, #0
 80087aa:	ab52      	add	r3, sp, #328	; 0x148
 80087ac:	eba3 0309 	sub.w	r3, r3, r9
 80087b0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80087b4:	9e07      	ldr	r6, [sp, #28]
 80087b6:	9307      	str	r3, [sp, #28]
 80087b8:	463d      	mov	r5, r7
 80087ba:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80087be:	f7ff b942 	b.w	8007a46 <_vfprintf_r+0x6ba>
 80087c2:	bf00      	nop
 80087c4:	0800c060 	.word	0x0800c060
 80087c8:	0800c050 	.word	0x0800c050

080087cc <__sbprintf>:
 80087cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087ce:	461f      	mov	r7, r3
 80087d0:	898b      	ldrh	r3, [r1, #12]
 80087d2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80087d6:	f023 0302 	bic.w	r3, r3, #2
 80087da:	f8ad 300c 	strh.w	r3, [sp, #12]
 80087de:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80087e0:	4615      	mov	r5, r2
 80087e2:	9319      	str	r3, [sp, #100]	; 0x64
 80087e4:	89cb      	ldrh	r3, [r1, #14]
 80087e6:	4606      	mov	r6, r0
 80087e8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80087ec:	69cb      	ldr	r3, [r1, #28]
 80087ee:	a816      	add	r0, sp, #88	; 0x58
 80087f0:	9307      	str	r3, [sp, #28]
 80087f2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80087f4:	460c      	mov	r4, r1
 80087f6:	9309      	str	r3, [sp, #36]	; 0x24
 80087f8:	ab1a      	add	r3, sp, #104	; 0x68
 80087fa:	9300      	str	r3, [sp, #0]
 80087fc:	9304      	str	r3, [sp, #16]
 80087fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008802:	9302      	str	r3, [sp, #8]
 8008804:	9305      	str	r3, [sp, #20]
 8008806:	2300      	movs	r3, #0
 8008808:	9306      	str	r3, [sp, #24]
 800880a:	f001 fac7 	bl	8009d9c <__retarget_lock_init_recursive>
 800880e:	462a      	mov	r2, r5
 8008810:	463b      	mov	r3, r7
 8008812:	4669      	mov	r1, sp
 8008814:	4630      	mov	r0, r6
 8008816:	f7fe fdb9 	bl	800738c <_vfprintf_r>
 800881a:	1e05      	subs	r5, r0, #0
 800881c:	db07      	blt.n	800882e <__sbprintf+0x62>
 800881e:	4669      	mov	r1, sp
 8008820:	4630      	mov	r0, r6
 8008822:	f000 ff91 	bl	8009748 <_fflush_r>
 8008826:	2800      	cmp	r0, #0
 8008828:	bf18      	it	ne
 800882a:	f04f 35ff 	movne.w	r5, #4294967295
 800882e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008832:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008834:	065b      	lsls	r3, r3, #25
 8008836:	bf42      	ittt	mi
 8008838:	89a3      	ldrhmi	r3, [r4, #12]
 800883a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800883e:	81a3      	strhmi	r3, [r4, #12]
 8008840:	f001 faad 	bl	8009d9e <__retarget_lock_close_recursive>
 8008844:	4628      	mov	r0, r5
 8008846:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800884a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800884c <_vsnprintf_r>:
 800884c:	b530      	push	{r4, r5, lr}
 800884e:	1e14      	subs	r4, r2, #0
 8008850:	4605      	mov	r5, r0
 8008852:	b09b      	sub	sp, #108	; 0x6c
 8008854:	4618      	mov	r0, r3
 8008856:	da05      	bge.n	8008864 <_vsnprintf_r+0x18>
 8008858:	238b      	movs	r3, #139	; 0x8b
 800885a:	f04f 30ff 	mov.w	r0, #4294967295
 800885e:	602b      	str	r3, [r5, #0]
 8008860:	b01b      	add	sp, #108	; 0x6c
 8008862:	bd30      	pop	{r4, r5, pc}
 8008864:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008868:	f8ad 300c 	strh.w	r3, [sp, #12]
 800886c:	bf0c      	ite	eq
 800886e:	4623      	moveq	r3, r4
 8008870:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008874:	9302      	str	r3, [sp, #8]
 8008876:	9305      	str	r3, [sp, #20]
 8008878:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800887c:	4602      	mov	r2, r0
 800887e:	9100      	str	r1, [sp, #0]
 8008880:	9104      	str	r1, [sp, #16]
 8008882:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008886:	4669      	mov	r1, sp
 8008888:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800888a:	4628      	mov	r0, r5
 800888c:	f7fd fb9a 	bl	8005fc4 <_svfprintf_r>
 8008890:	1c43      	adds	r3, r0, #1
 8008892:	bfbc      	itt	lt
 8008894:	238b      	movlt	r3, #139	; 0x8b
 8008896:	602b      	strlt	r3, [r5, #0]
 8008898:	2c00      	cmp	r4, #0
 800889a:	d0e1      	beq.n	8008860 <_vsnprintf_r+0x14>
 800889c:	2200      	movs	r2, #0
 800889e:	9b00      	ldr	r3, [sp, #0]
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	e7dd      	b.n	8008860 <_vsnprintf_r+0x14>

080088a4 <vsnprintf>:
 80088a4:	b507      	push	{r0, r1, r2, lr}
 80088a6:	9300      	str	r3, [sp, #0]
 80088a8:	4613      	mov	r3, r2
 80088aa:	460a      	mov	r2, r1
 80088ac:	4601      	mov	r1, r0
 80088ae:	4803      	ldr	r0, [pc, #12]	; (80088bc <vsnprintf+0x18>)
 80088b0:	6800      	ldr	r0, [r0, #0]
 80088b2:	f7ff ffcb 	bl	800884c <_vsnprintf_r>
 80088b6:	b003      	add	sp, #12
 80088b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80088bc:	2000002c 	.word	0x2000002c

080088c0 <__swsetup_r>:
 80088c0:	b538      	push	{r3, r4, r5, lr}
 80088c2:	4b2a      	ldr	r3, [pc, #168]	; (800896c <__swsetup_r+0xac>)
 80088c4:	4605      	mov	r5, r0
 80088c6:	6818      	ldr	r0, [r3, #0]
 80088c8:	460c      	mov	r4, r1
 80088ca:	b118      	cbz	r0, 80088d4 <__swsetup_r+0x14>
 80088cc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80088ce:	b90b      	cbnz	r3, 80088d4 <__swsetup_r+0x14>
 80088d0:	f000 ffa6 	bl	8009820 <__sinit>
 80088d4:	89a3      	ldrh	r3, [r4, #12]
 80088d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088da:	0718      	lsls	r0, r3, #28
 80088dc:	d422      	bmi.n	8008924 <__swsetup_r+0x64>
 80088de:	06d9      	lsls	r1, r3, #27
 80088e0:	d407      	bmi.n	80088f2 <__swsetup_r+0x32>
 80088e2:	2309      	movs	r3, #9
 80088e4:	602b      	str	r3, [r5, #0]
 80088e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088ea:	f04f 30ff 	mov.w	r0, #4294967295
 80088ee:	81a3      	strh	r3, [r4, #12]
 80088f0:	e034      	b.n	800895c <__swsetup_r+0x9c>
 80088f2:	0758      	lsls	r0, r3, #29
 80088f4:	d512      	bpl.n	800891c <__swsetup_r+0x5c>
 80088f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80088f8:	b141      	cbz	r1, 800890c <__swsetup_r+0x4c>
 80088fa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80088fe:	4299      	cmp	r1, r3
 8008900:	d002      	beq.n	8008908 <__swsetup_r+0x48>
 8008902:	4628      	mov	r0, r5
 8008904:	f001 f81c 	bl	8009940 <_free_r>
 8008908:	2300      	movs	r3, #0
 800890a:	6323      	str	r3, [r4, #48]	; 0x30
 800890c:	89a3      	ldrh	r3, [r4, #12]
 800890e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008912:	81a3      	strh	r3, [r4, #12]
 8008914:	2300      	movs	r3, #0
 8008916:	6063      	str	r3, [r4, #4]
 8008918:	6923      	ldr	r3, [r4, #16]
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	89a3      	ldrh	r3, [r4, #12]
 800891e:	f043 0308 	orr.w	r3, r3, #8
 8008922:	81a3      	strh	r3, [r4, #12]
 8008924:	6923      	ldr	r3, [r4, #16]
 8008926:	b94b      	cbnz	r3, 800893c <__swsetup_r+0x7c>
 8008928:	89a3      	ldrh	r3, [r4, #12]
 800892a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800892e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008932:	d003      	beq.n	800893c <__swsetup_r+0x7c>
 8008934:	4621      	mov	r1, r4
 8008936:	4628      	mov	r0, r5
 8008938:	f001 fa60 	bl	8009dfc <__smakebuf_r>
 800893c:	89a0      	ldrh	r0, [r4, #12]
 800893e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008942:	f010 0301 	ands.w	r3, r0, #1
 8008946:	d00a      	beq.n	800895e <__swsetup_r+0x9e>
 8008948:	2300      	movs	r3, #0
 800894a:	60a3      	str	r3, [r4, #8]
 800894c:	6963      	ldr	r3, [r4, #20]
 800894e:	425b      	negs	r3, r3
 8008950:	61a3      	str	r3, [r4, #24]
 8008952:	6923      	ldr	r3, [r4, #16]
 8008954:	b943      	cbnz	r3, 8008968 <__swsetup_r+0xa8>
 8008956:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800895a:	d1c4      	bne.n	80088e6 <__swsetup_r+0x26>
 800895c:	bd38      	pop	{r3, r4, r5, pc}
 800895e:	0781      	lsls	r1, r0, #30
 8008960:	bf58      	it	pl
 8008962:	6963      	ldrpl	r3, [r4, #20]
 8008964:	60a3      	str	r3, [r4, #8]
 8008966:	e7f4      	b.n	8008952 <__swsetup_r+0x92>
 8008968:	2000      	movs	r0, #0
 800896a:	e7f7      	b.n	800895c <__swsetup_r+0x9c>
 800896c:	2000002c 	.word	0x2000002c

08008970 <register_fini>:
 8008970:	4b02      	ldr	r3, [pc, #8]	; (800897c <register_fini+0xc>)
 8008972:	b113      	cbz	r3, 800897a <register_fini+0xa>
 8008974:	4802      	ldr	r0, [pc, #8]	; (8008980 <register_fini+0x10>)
 8008976:	f000 b805 	b.w	8008984 <atexit>
 800897a:	4770      	bx	lr
 800897c:	00000000 	.word	0x00000000
 8008980:	08009871 	.word	0x08009871

08008984 <atexit>:
 8008984:	2300      	movs	r3, #0
 8008986:	4601      	mov	r1, r0
 8008988:	461a      	mov	r2, r3
 800898a:	4618      	mov	r0, r3
 800898c:	f002 bdde 	b.w	800b54c <__register_exitproc>

08008990 <quorem>:
 8008990:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	6903      	ldr	r3, [r0, #16]
 8008996:	690c      	ldr	r4, [r1, #16]
 8008998:	4607      	mov	r7, r0
 800899a:	42a3      	cmp	r3, r4
 800899c:	f2c0 8083 	blt.w	8008aa6 <quorem+0x116>
 80089a0:	3c01      	subs	r4, #1
 80089a2:	f100 0514 	add.w	r5, r0, #20
 80089a6:	f101 0814 	add.w	r8, r1, #20
 80089aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089ae:	9301      	str	r3, [sp, #4]
 80089b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80089b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089b8:	3301      	adds	r3, #1
 80089ba:	429a      	cmp	r2, r3
 80089bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80089c0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80089c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80089c8:	d332      	bcc.n	8008a30 <quorem+0xa0>
 80089ca:	f04f 0e00 	mov.w	lr, #0
 80089ce:	4640      	mov	r0, r8
 80089d0:	46ac      	mov	ip, r5
 80089d2:	46f2      	mov	sl, lr
 80089d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80089d8:	b293      	uxth	r3, r2
 80089da:	fb06 e303 	mla	r3, r6, r3, lr
 80089de:	0c12      	lsrs	r2, r2, #16
 80089e0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80089e4:	fb06 e202 	mla	r2, r6, r2, lr
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	ebaa 0303 	sub.w	r3, sl, r3
 80089ee:	f8dc a000 	ldr.w	sl, [ip]
 80089f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089f6:	fa1f fa8a 	uxth.w	sl, sl
 80089fa:	4453      	add	r3, sl
 80089fc:	fa1f fa82 	uxth.w	sl, r2
 8008a00:	f8dc 2000 	ldr.w	r2, [ip]
 8008a04:	4581      	cmp	r9, r0
 8008a06:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008a0a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a0e:	b29b      	uxth	r3, r3
 8008a10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a14:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008a18:	f84c 3b04 	str.w	r3, [ip], #4
 8008a1c:	d2da      	bcs.n	80089d4 <quorem+0x44>
 8008a1e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008a22:	b92b      	cbnz	r3, 8008a30 <quorem+0xa0>
 8008a24:	9b01      	ldr	r3, [sp, #4]
 8008a26:	3b04      	subs	r3, #4
 8008a28:	429d      	cmp	r5, r3
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	d32f      	bcc.n	8008a8e <quorem+0xfe>
 8008a2e:	613c      	str	r4, [r7, #16]
 8008a30:	4638      	mov	r0, r7
 8008a32:	f001 fc85 	bl	800a340 <__mcmp>
 8008a36:	2800      	cmp	r0, #0
 8008a38:	db25      	blt.n	8008a86 <quorem+0xf6>
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f04f 0c00 	mov.w	ip, #0
 8008a40:	3601      	adds	r6, #1
 8008a42:	f858 1b04 	ldr.w	r1, [r8], #4
 8008a46:	f8d0 e000 	ldr.w	lr, [r0]
 8008a4a:	b28b      	uxth	r3, r1
 8008a4c:	ebac 0303 	sub.w	r3, ip, r3
 8008a50:	fa1f f28e 	uxth.w	r2, lr
 8008a54:	4413      	add	r3, r2
 8008a56:	0c0a      	lsrs	r2, r1, #16
 8008a58:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008a5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a66:	45c1      	cmp	r9, r8
 8008a68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008a6c:	f840 3b04 	str.w	r3, [r0], #4
 8008a70:	d2e7      	bcs.n	8008a42 <quorem+0xb2>
 8008a72:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a7a:	b922      	cbnz	r2, 8008a86 <quorem+0xf6>
 8008a7c:	3b04      	subs	r3, #4
 8008a7e:	429d      	cmp	r5, r3
 8008a80:	461a      	mov	r2, r3
 8008a82:	d30a      	bcc.n	8008a9a <quorem+0x10a>
 8008a84:	613c      	str	r4, [r7, #16]
 8008a86:	4630      	mov	r0, r6
 8008a88:	b003      	add	sp, #12
 8008a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a8e:	6812      	ldr	r2, [r2, #0]
 8008a90:	3b04      	subs	r3, #4
 8008a92:	2a00      	cmp	r2, #0
 8008a94:	d1cb      	bne.n	8008a2e <quorem+0x9e>
 8008a96:	3c01      	subs	r4, #1
 8008a98:	e7c6      	b.n	8008a28 <quorem+0x98>
 8008a9a:	6812      	ldr	r2, [r2, #0]
 8008a9c:	3b04      	subs	r3, #4
 8008a9e:	2a00      	cmp	r2, #0
 8008aa0:	d1f0      	bne.n	8008a84 <quorem+0xf4>
 8008aa2:	3c01      	subs	r4, #1
 8008aa4:	e7eb      	b.n	8008a7e <quorem+0xee>
 8008aa6:	2000      	movs	r0, #0
 8008aa8:	e7ee      	b.n	8008a88 <quorem+0xf8>
 8008aaa:	0000      	movs	r0, r0
 8008aac:	0000      	movs	r0, r0
	...

08008ab0 <_dtoa_r>:
 8008ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008ab6:	b097      	sub	sp, #92	; 0x5c
 8008ab8:	4681      	mov	r9, r0
 8008aba:	4614      	mov	r4, r2
 8008abc:	461d      	mov	r5, r3
 8008abe:	4692      	mov	sl, r2
 8008ac0:	469b      	mov	fp, r3
 8008ac2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008ac4:	b149      	cbz	r1, 8008ada <_dtoa_r+0x2a>
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008aca:	4093      	lsls	r3, r2
 8008acc:	608b      	str	r3, [r1, #8]
 8008ace:	604a      	str	r2, [r1, #4]
 8008ad0:	f001 fa2f 	bl	8009f32 <_Bfree>
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008ada:	1e2b      	subs	r3, r5, #0
 8008adc:	bfad      	iteet	ge
 8008ade:	2300      	movge	r3, #0
 8008ae0:	2201      	movlt	r2, #1
 8008ae2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008ae6:	6033      	strge	r3, [r6, #0]
 8008ae8:	4ba3      	ldr	r3, [pc, #652]	; (8008d78 <_dtoa_r+0x2c8>)
 8008aea:	bfb8      	it	lt
 8008aec:	6032      	strlt	r2, [r6, #0]
 8008aee:	ea33 030b 	bics.w	r3, r3, fp
 8008af2:	f8cd b00c 	str.w	fp, [sp, #12]
 8008af6:	d119      	bne.n	8008b2c <_dtoa_r+0x7c>
 8008af8:	f242 730f 	movw	r3, #9999	; 0x270f
 8008afc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008afe:	6013      	str	r3, [r2, #0]
 8008b00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b04:	4323      	orrs	r3, r4
 8008b06:	f000 857b 	beq.w	8009600 <_dtoa_r+0xb50>
 8008b0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b0c:	b90b      	cbnz	r3, 8008b12 <_dtoa_r+0x62>
 8008b0e:	4b9b      	ldr	r3, [pc, #620]	; (8008d7c <_dtoa_r+0x2cc>)
 8008b10:	e020      	b.n	8008b54 <_dtoa_r+0xa4>
 8008b12:	4b9a      	ldr	r3, [pc, #616]	; (8008d7c <_dtoa_r+0x2cc>)
 8008b14:	9306      	str	r3, [sp, #24]
 8008b16:	3303      	adds	r3, #3
 8008b18:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008b1a:	6013      	str	r3, [r2, #0]
 8008b1c:	9806      	ldr	r0, [sp, #24]
 8008b1e:	b017      	add	sp, #92	; 0x5c
 8008b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b24:	4b96      	ldr	r3, [pc, #600]	; (8008d80 <_dtoa_r+0x2d0>)
 8008b26:	9306      	str	r3, [sp, #24]
 8008b28:	3308      	adds	r3, #8
 8008b2a:	e7f5      	b.n	8008b18 <_dtoa_r+0x68>
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	2300      	movs	r3, #0
 8008b30:	4650      	mov	r0, sl
 8008b32:	4659      	mov	r1, fp
 8008b34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008b38:	f7f7 ff36 	bl	80009a8 <__aeabi_dcmpeq>
 8008b3c:	4607      	mov	r7, r0
 8008b3e:	b158      	cbz	r0, 8008b58 <_dtoa_r+0xa8>
 8008b40:	2301      	movs	r3, #1
 8008b42:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b44:	6013      	str	r3, [r2, #0]
 8008b46:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 8556 	beq.w	80095fa <_dtoa_r+0xb4a>
 8008b4e:	488d      	ldr	r0, [pc, #564]	; (8008d84 <_dtoa_r+0x2d4>)
 8008b50:	6018      	str	r0, [r3, #0]
 8008b52:	1e43      	subs	r3, r0, #1
 8008b54:	9306      	str	r3, [sp, #24]
 8008b56:	e7e1      	b.n	8008b1c <_dtoa_r+0x6c>
 8008b58:	ab14      	add	r3, sp, #80	; 0x50
 8008b5a:	9301      	str	r3, [sp, #4]
 8008b5c:	ab15      	add	r3, sp, #84	; 0x54
 8008b5e:	9300      	str	r3, [sp, #0]
 8008b60:	4648      	mov	r0, r9
 8008b62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b66:	f001 fc97 	bl	800a498 <__d2b>
 8008b6a:	9b03      	ldr	r3, [sp, #12]
 8008b6c:	4680      	mov	r8, r0
 8008b6e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008b72:	2e00      	cmp	r6, #0
 8008b74:	d07f      	beq.n	8008c76 <_dtoa_r+0x1c6>
 8008b76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b7c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008b80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b84:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008b88:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008b8c:	9713      	str	r7, [sp, #76]	; 0x4c
 8008b8e:	2200      	movs	r2, #0
 8008b90:	4b7d      	ldr	r3, [pc, #500]	; (8008d88 <_dtoa_r+0x2d8>)
 8008b92:	f7f7 fae9 	bl	8000168 <__aeabi_dsub>
 8008b96:	a372      	add	r3, pc, #456	; (adr r3, 8008d60 <_dtoa_r+0x2b0>)
 8008b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9c:	f7f7 fc9c 	bl	80004d8 <__aeabi_dmul>
 8008ba0:	a371      	add	r3, pc, #452	; (adr r3, 8008d68 <_dtoa_r+0x2b8>)
 8008ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba6:	f7f7 fae1 	bl	800016c <__adddf3>
 8008baa:	4604      	mov	r4, r0
 8008bac:	4630      	mov	r0, r6
 8008bae:	460d      	mov	r5, r1
 8008bb0:	f7f7 fc28 	bl	8000404 <__aeabi_i2d>
 8008bb4:	a36e      	add	r3, pc, #440	; (adr r3, 8008d70 <_dtoa_r+0x2c0>)
 8008bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bba:	f7f7 fc8d 	bl	80004d8 <__aeabi_dmul>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	4629      	mov	r1, r5
 8008bc6:	f7f7 fad1 	bl	800016c <__adddf3>
 8008bca:	4604      	mov	r4, r0
 8008bcc:	460d      	mov	r5, r1
 8008bce:	f7f7 ff33 	bl	8000a38 <__aeabi_d2iz>
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	9003      	str	r0, [sp, #12]
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	4620      	mov	r0, r4
 8008bda:	4629      	mov	r1, r5
 8008bdc:	f7f7 feee 	bl	80009bc <__aeabi_dcmplt>
 8008be0:	b150      	cbz	r0, 8008bf8 <_dtoa_r+0x148>
 8008be2:	9803      	ldr	r0, [sp, #12]
 8008be4:	f7f7 fc0e 	bl	8000404 <__aeabi_i2d>
 8008be8:	4622      	mov	r2, r4
 8008bea:	462b      	mov	r3, r5
 8008bec:	f7f7 fedc 	bl	80009a8 <__aeabi_dcmpeq>
 8008bf0:	b910      	cbnz	r0, 8008bf8 <_dtoa_r+0x148>
 8008bf2:	9b03      	ldr	r3, [sp, #12]
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	9303      	str	r3, [sp, #12]
 8008bf8:	9b03      	ldr	r3, [sp, #12]
 8008bfa:	2b16      	cmp	r3, #22
 8008bfc:	d858      	bhi.n	8008cb0 <_dtoa_r+0x200>
 8008bfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c02:	9a03      	ldr	r2, [sp, #12]
 8008c04:	4b61      	ldr	r3, [pc, #388]	; (8008d8c <_dtoa_r+0x2dc>)
 8008c06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0e:	f7f7 fed5 	bl	80009bc <__aeabi_dcmplt>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d04e      	beq.n	8008cb4 <_dtoa_r+0x204>
 8008c16:	9b03      	ldr	r3, [sp, #12]
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	9303      	str	r3, [sp, #12]
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c20:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c22:	1b9e      	subs	r6, r3, r6
 8008c24:	1e73      	subs	r3, r6, #1
 8008c26:	9309      	str	r3, [sp, #36]	; 0x24
 8008c28:	bf49      	itett	mi
 8008c2a:	f1c6 0301 	rsbmi	r3, r6, #1
 8008c2e:	2300      	movpl	r3, #0
 8008c30:	9308      	strmi	r3, [sp, #32]
 8008c32:	2300      	movmi	r3, #0
 8008c34:	bf54      	ite	pl
 8008c36:	9308      	strpl	r3, [sp, #32]
 8008c38:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008c3a:	9b03      	ldr	r3, [sp, #12]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	db3b      	blt.n	8008cb8 <_dtoa_r+0x208>
 8008c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c42:	9a03      	ldr	r2, [sp, #12]
 8008c44:	4413      	add	r3, r2
 8008c46:	9309      	str	r3, [sp, #36]	; 0x24
 8008c48:	2300      	movs	r3, #0
 8008c4a:	920e      	str	r2, [sp, #56]	; 0x38
 8008c4c:	930a      	str	r3, [sp, #40]	; 0x28
 8008c4e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c50:	2b09      	cmp	r3, #9
 8008c52:	d86b      	bhi.n	8008d2c <_dtoa_r+0x27c>
 8008c54:	2b05      	cmp	r3, #5
 8008c56:	bfc4      	itt	gt
 8008c58:	3b04      	subgt	r3, #4
 8008c5a:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008c5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c5e:	bfc8      	it	gt
 8008c60:	2400      	movgt	r4, #0
 8008c62:	f1a3 0302 	sub.w	r3, r3, #2
 8008c66:	bfd8      	it	le
 8008c68:	2401      	movle	r4, #1
 8008c6a:	2b03      	cmp	r3, #3
 8008c6c:	d869      	bhi.n	8008d42 <_dtoa_r+0x292>
 8008c6e:	e8df f003 	tbb	[pc, r3]
 8008c72:	392c      	.short	0x392c
 8008c74:	5b37      	.short	0x5b37
 8008c76:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008c7a:	441e      	add	r6, r3
 8008c7c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008c80:	2b20      	cmp	r3, #32
 8008c82:	dd10      	ble.n	8008ca6 <_dtoa_r+0x1f6>
 8008c84:	9a03      	ldr	r2, [sp, #12]
 8008c86:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008c8a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8008c8e:	409a      	lsls	r2, r3
 8008c90:	fa24 f000 	lsr.w	r0, r4, r0
 8008c94:	4310      	orrs	r0, r2
 8008c96:	f7f7 fba5 	bl	80003e4 <__aeabi_ui2d>
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008ca0:	3e01      	subs	r6, #1
 8008ca2:	9313      	str	r3, [sp, #76]	; 0x4c
 8008ca4:	e773      	b.n	8008b8e <_dtoa_r+0xde>
 8008ca6:	f1c3 0320 	rsb	r3, r3, #32
 8008caa:	fa04 f003 	lsl.w	r0, r4, r3
 8008cae:	e7f2      	b.n	8008c96 <_dtoa_r+0x1e6>
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e7b4      	b.n	8008c1e <_dtoa_r+0x16e>
 8008cb4:	900f      	str	r0, [sp, #60]	; 0x3c
 8008cb6:	e7b3      	b.n	8008c20 <_dtoa_r+0x170>
 8008cb8:	9b08      	ldr	r3, [sp, #32]
 8008cba:	9a03      	ldr	r2, [sp, #12]
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	9308      	str	r3, [sp, #32]
 8008cc0:	4253      	negs	r3, r2
 8008cc2:	930a      	str	r3, [sp, #40]	; 0x28
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	930e      	str	r3, [sp, #56]	; 0x38
 8008cc8:	e7c1      	b.n	8008c4e <_dtoa_r+0x19e>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	dc39      	bgt.n	8008d48 <_dtoa_r+0x298>
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	9304      	str	r3, [sp, #16]
 8008cda:	9307      	str	r3, [sp, #28]
 8008cdc:	9221      	str	r2, [sp, #132]	; 0x84
 8008cde:	e00c      	b.n	8008cfa <_dtoa_r+0x24a>
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e7f3      	b.n	8008ccc <_dtoa_r+0x21c>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008ce8:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	4413      	add	r3, r2
 8008cee:	9304      	str	r3, [sp, #16]
 8008cf0:	3301      	adds	r3, #1
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	9307      	str	r3, [sp, #28]
 8008cf6:	bfb8      	it	lt
 8008cf8:	2301      	movlt	r3, #1
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008d00:	2204      	movs	r2, #4
 8008d02:	f102 0014 	add.w	r0, r2, #20
 8008d06:	4298      	cmp	r0, r3
 8008d08:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008d0c:	d920      	bls.n	8008d50 <_dtoa_r+0x2a0>
 8008d0e:	4648      	mov	r0, r9
 8008d10:	f001 f8ea 	bl	8009ee8 <_Balloc>
 8008d14:	9006      	str	r0, [sp, #24]
 8008d16:	2800      	cmp	r0, #0
 8008d18:	d13e      	bne.n	8008d98 <_dtoa_r+0x2e8>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d20:	4b1b      	ldr	r3, [pc, #108]	; (8008d90 <_dtoa_r+0x2e0>)
 8008d22:	481c      	ldr	r0, [pc, #112]	; (8008d94 <_dtoa_r+0x2e4>)
 8008d24:	f002 fc52 	bl	800b5cc <__assert_func>
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e7dc      	b.n	8008ce6 <_dtoa_r+0x236>
 8008d2c:	2401      	movs	r4, #1
 8008d2e:	2300      	movs	r3, #0
 8008d30:	940b      	str	r4, [sp, #44]	; 0x2c
 8008d32:	9320      	str	r3, [sp, #128]	; 0x80
 8008d34:	f04f 33ff 	mov.w	r3, #4294967295
 8008d38:	2200      	movs	r2, #0
 8008d3a:	9304      	str	r3, [sp, #16]
 8008d3c:	9307      	str	r3, [sp, #28]
 8008d3e:	2312      	movs	r3, #18
 8008d40:	e7cc      	b.n	8008cdc <_dtoa_r+0x22c>
 8008d42:	2301      	movs	r3, #1
 8008d44:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d46:	e7f5      	b.n	8008d34 <_dtoa_r+0x284>
 8008d48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d4a:	9304      	str	r3, [sp, #16]
 8008d4c:	9307      	str	r3, [sp, #28]
 8008d4e:	e7d4      	b.n	8008cfa <_dtoa_r+0x24a>
 8008d50:	3101      	adds	r1, #1
 8008d52:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008d56:	0052      	lsls	r2, r2, #1
 8008d58:	e7d3      	b.n	8008d02 <_dtoa_r+0x252>
 8008d5a:	bf00      	nop
 8008d5c:	f3af 8000 	nop.w
 8008d60:	636f4361 	.word	0x636f4361
 8008d64:	3fd287a7 	.word	0x3fd287a7
 8008d68:	8b60c8b3 	.word	0x8b60c8b3
 8008d6c:	3fc68a28 	.word	0x3fc68a28
 8008d70:	509f79fb 	.word	0x509f79fb
 8008d74:	3fd34413 	.word	0x3fd34413
 8008d78:	7ff00000 	.word	0x7ff00000
 8008d7c:	0800c070 	.word	0x0800c070
 8008d80:	0800c074 	.word	0x0800c074
 8008d84:	0800c02f 	.word	0x0800c02f
 8008d88:	3ff80000 	.word	0x3ff80000
 8008d8c:	0800c178 	.word	0x0800c178
 8008d90:	0800c07d 	.word	0x0800c07d
 8008d94:	0800c08e 	.word	0x0800c08e
 8008d98:	9b06      	ldr	r3, [sp, #24]
 8008d9a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008d9e:	9b07      	ldr	r3, [sp, #28]
 8008da0:	2b0e      	cmp	r3, #14
 8008da2:	f200 80a1 	bhi.w	8008ee8 <_dtoa_r+0x438>
 8008da6:	2c00      	cmp	r4, #0
 8008da8:	f000 809e 	beq.w	8008ee8 <_dtoa_r+0x438>
 8008dac:	9b03      	ldr	r3, [sp, #12]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	dd34      	ble.n	8008e1c <_dtoa_r+0x36c>
 8008db2:	4a96      	ldr	r2, [pc, #600]	; (800900c <_dtoa_r+0x55c>)
 8008db4:	f003 030f 	and.w	r3, r3, #15
 8008db8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008dbc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008dc0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008dc4:	9b03      	ldr	r3, [sp, #12]
 8008dc6:	05d8      	lsls	r0, r3, #23
 8008dc8:	ea4f 1523 	mov.w	r5, r3, asr #4
 8008dcc:	d516      	bpl.n	8008dfc <_dtoa_r+0x34c>
 8008dce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008dd2:	4b8f      	ldr	r3, [pc, #572]	; (8009010 <_dtoa_r+0x560>)
 8008dd4:	2603      	movs	r6, #3
 8008dd6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008dda:	f7f7 fca7 	bl	800072c <__aeabi_ddiv>
 8008dde:	4682      	mov	sl, r0
 8008de0:	468b      	mov	fp, r1
 8008de2:	f005 050f 	and.w	r5, r5, #15
 8008de6:	4c8a      	ldr	r4, [pc, #552]	; (8009010 <_dtoa_r+0x560>)
 8008de8:	b955      	cbnz	r5, 8008e00 <_dtoa_r+0x350>
 8008dea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008dee:	4650      	mov	r0, sl
 8008df0:	4659      	mov	r1, fp
 8008df2:	f7f7 fc9b 	bl	800072c <__aeabi_ddiv>
 8008df6:	4682      	mov	sl, r0
 8008df8:	468b      	mov	fp, r1
 8008dfa:	e028      	b.n	8008e4e <_dtoa_r+0x39e>
 8008dfc:	2602      	movs	r6, #2
 8008dfe:	e7f2      	b.n	8008de6 <_dtoa_r+0x336>
 8008e00:	07e9      	lsls	r1, r5, #31
 8008e02:	d508      	bpl.n	8008e16 <_dtoa_r+0x366>
 8008e04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e08:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e0c:	f7f7 fb64 	bl	80004d8 <__aeabi_dmul>
 8008e10:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008e14:	3601      	adds	r6, #1
 8008e16:	106d      	asrs	r5, r5, #1
 8008e18:	3408      	adds	r4, #8
 8008e1a:	e7e5      	b.n	8008de8 <_dtoa_r+0x338>
 8008e1c:	f000 809f 	beq.w	8008f5e <_dtoa_r+0x4ae>
 8008e20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e24:	9b03      	ldr	r3, [sp, #12]
 8008e26:	2602      	movs	r6, #2
 8008e28:	425c      	negs	r4, r3
 8008e2a:	4b78      	ldr	r3, [pc, #480]	; (800900c <_dtoa_r+0x55c>)
 8008e2c:	f004 020f 	and.w	r2, r4, #15
 8008e30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e38:	f7f7 fb4e 	bl	80004d8 <__aeabi_dmul>
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	4682      	mov	sl, r0
 8008e40:	468b      	mov	fp, r1
 8008e42:	4d73      	ldr	r5, [pc, #460]	; (8009010 <_dtoa_r+0x560>)
 8008e44:	1124      	asrs	r4, r4, #4
 8008e46:	2c00      	cmp	r4, #0
 8008e48:	d17e      	bne.n	8008f48 <_dtoa_r+0x498>
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1d3      	bne.n	8008df6 <_dtoa_r+0x346>
 8008e4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	f000 8086 	beq.w	8008f62 <_dtoa_r+0x4b2>
 8008e56:	2200      	movs	r2, #0
 8008e58:	4650      	mov	r0, sl
 8008e5a:	4659      	mov	r1, fp
 8008e5c:	4b6d      	ldr	r3, [pc, #436]	; (8009014 <_dtoa_r+0x564>)
 8008e5e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008e62:	f7f7 fdab 	bl	80009bc <__aeabi_dcmplt>
 8008e66:	2800      	cmp	r0, #0
 8008e68:	d07b      	beq.n	8008f62 <_dtoa_r+0x4b2>
 8008e6a:	9b07      	ldr	r3, [sp, #28]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d078      	beq.n	8008f62 <_dtoa_r+0x4b2>
 8008e70:	9b04      	ldr	r3, [sp, #16]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	dd36      	ble.n	8008ee4 <_dtoa_r+0x434>
 8008e76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e7a:	9b03      	ldr	r3, [sp, #12]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	1e5d      	subs	r5, r3, #1
 8008e80:	4b65      	ldr	r3, [pc, #404]	; (8009018 <_dtoa_r+0x568>)
 8008e82:	f7f7 fb29 	bl	80004d8 <__aeabi_dmul>
 8008e86:	4682      	mov	sl, r0
 8008e88:	468b      	mov	fp, r1
 8008e8a:	9c04      	ldr	r4, [sp, #16]
 8008e8c:	3601      	adds	r6, #1
 8008e8e:	4630      	mov	r0, r6
 8008e90:	f7f7 fab8 	bl	8000404 <__aeabi_i2d>
 8008e94:	4652      	mov	r2, sl
 8008e96:	465b      	mov	r3, fp
 8008e98:	f7f7 fb1e 	bl	80004d8 <__aeabi_dmul>
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	4b5f      	ldr	r3, [pc, #380]	; (800901c <_dtoa_r+0x56c>)
 8008ea0:	f7f7 f964 	bl	800016c <__adddf3>
 8008ea4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008ea8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008eac:	9611      	str	r6, [sp, #68]	; 0x44
 8008eae:	2c00      	cmp	r4, #0
 8008eb0:	d15a      	bne.n	8008f68 <_dtoa_r+0x4b8>
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	4650      	mov	r0, sl
 8008eb6:	4659      	mov	r1, fp
 8008eb8:	4b59      	ldr	r3, [pc, #356]	; (8009020 <_dtoa_r+0x570>)
 8008eba:	f7f7 f955 	bl	8000168 <__aeabi_dsub>
 8008ebe:	4633      	mov	r3, r6
 8008ec0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ec2:	4682      	mov	sl, r0
 8008ec4:	468b      	mov	fp, r1
 8008ec6:	f7f7 fd97 	bl	80009f8 <__aeabi_dcmpgt>
 8008eca:	2800      	cmp	r0, #0
 8008ecc:	f040 828b 	bne.w	80093e6 <_dtoa_r+0x936>
 8008ed0:	4650      	mov	r0, sl
 8008ed2:	4659      	mov	r1, fp
 8008ed4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ed6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008eda:	f7f7 fd6f 	bl	80009bc <__aeabi_dcmplt>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	f040 827f 	bne.w	80093e2 <_dtoa_r+0x932>
 8008ee4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008ee8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	f2c0 814d 	blt.w	800918a <_dtoa_r+0x6da>
 8008ef0:	9a03      	ldr	r2, [sp, #12]
 8008ef2:	2a0e      	cmp	r2, #14
 8008ef4:	f300 8149 	bgt.w	800918a <_dtoa_r+0x6da>
 8008ef8:	4b44      	ldr	r3, [pc, #272]	; (800900c <_dtoa_r+0x55c>)
 8008efa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008efe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f02:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	f280 80d6 	bge.w	80090ba <_dtoa_r+0x60a>
 8008f0e:	9b07      	ldr	r3, [sp, #28]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f300 80d2 	bgt.w	80090ba <_dtoa_r+0x60a>
 8008f16:	f040 8263 	bne.w	80093e0 <_dtoa_r+0x930>
 8008f1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	4b3f      	ldr	r3, [pc, #252]	; (8009020 <_dtoa_r+0x570>)
 8008f22:	f7f7 fad9 	bl	80004d8 <__aeabi_dmul>
 8008f26:	4652      	mov	r2, sl
 8008f28:	465b      	mov	r3, fp
 8008f2a:	f7f7 fd5b 	bl	80009e4 <__aeabi_dcmpge>
 8008f2e:	9c07      	ldr	r4, [sp, #28]
 8008f30:	4625      	mov	r5, r4
 8008f32:	2800      	cmp	r0, #0
 8008f34:	f040 823c 	bne.w	80093b0 <_dtoa_r+0x900>
 8008f38:	2331      	movs	r3, #49	; 0x31
 8008f3a:	9e06      	ldr	r6, [sp, #24]
 8008f3c:	f806 3b01 	strb.w	r3, [r6], #1
 8008f40:	9b03      	ldr	r3, [sp, #12]
 8008f42:	3301      	adds	r3, #1
 8008f44:	9303      	str	r3, [sp, #12]
 8008f46:	e237      	b.n	80093b8 <_dtoa_r+0x908>
 8008f48:	07e2      	lsls	r2, r4, #31
 8008f4a:	d505      	bpl.n	8008f58 <_dtoa_r+0x4a8>
 8008f4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f50:	f7f7 fac2 	bl	80004d8 <__aeabi_dmul>
 8008f54:	2301      	movs	r3, #1
 8008f56:	3601      	adds	r6, #1
 8008f58:	1064      	asrs	r4, r4, #1
 8008f5a:	3508      	adds	r5, #8
 8008f5c:	e773      	b.n	8008e46 <_dtoa_r+0x396>
 8008f5e:	2602      	movs	r6, #2
 8008f60:	e775      	b.n	8008e4e <_dtoa_r+0x39e>
 8008f62:	9d03      	ldr	r5, [sp, #12]
 8008f64:	9c07      	ldr	r4, [sp, #28]
 8008f66:	e792      	b.n	8008e8e <_dtoa_r+0x3de>
 8008f68:	9906      	ldr	r1, [sp, #24]
 8008f6a:	4b28      	ldr	r3, [pc, #160]	; (800900c <_dtoa_r+0x55c>)
 8008f6c:	4421      	add	r1, r4
 8008f6e:	9112      	str	r1, [sp, #72]	; 0x48
 8008f70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f76:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008f7a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f7e:	2900      	cmp	r1, #0
 8008f80:	d052      	beq.n	8009028 <_dtoa_r+0x578>
 8008f82:	2000      	movs	r0, #0
 8008f84:	4927      	ldr	r1, [pc, #156]	; (8009024 <_dtoa_r+0x574>)
 8008f86:	f7f7 fbd1 	bl	800072c <__aeabi_ddiv>
 8008f8a:	4632      	mov	r2, r6
 8008f8c:	463b      	mov	r3, r7
 8008f8e:	f7f7 f8eb 	bl	8000168 <__aeabi_dsub>
 8008f92:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f96:	9e06      	ldr	r6, [sp, #24]
 8008f98:	4659      	mov	r1, fp
 8008f9a:	4650      	mov	r0, sl
 8008f9c:	f7f7 fd4c 	bl	8000a38 <__aeabi_d2iz>
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	f7f7 fa2f 	bl	8000404 <__aeabi_i2d>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	460b      	mov	r3, r1
 8008faa:	4650      	mov	r0, sl
 8008fac:	4659      	mov	r1, fp
 8008fae:	f7f7 f8db 	bl	8000168 <__aeabi_dsub>
 8008fb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fb6:	3430      	adds	r4, #48	; 0x30
 8008fb8:	f806 4b01 	strb.w	r4, [r6], #1
 8008fbc:	4682      	mov	sl, r0
 8008fbe:	468b      	mov	fp, r1
 8008fc0:	f7f7 fcfc 	bl	80009bc <__aeabi_dcmplt>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d170      	bne.n	80090aa <_dtoa_r+0x5fa>
 8008fc8:	4652      	mov	r2, sl
 8008fca:	465b      	mov	r3, fp
 8008fcc:	2000      	movs	r0, #0
 8008fce:	4911      	ldr	r1, [pc, #68]	; (8009014 <_dtoa_r+0x564>)
 8008fd0:	f7f7 f8ca 	bl	8000168 <__aeabi_dsub>
 8008fd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fd8:	f7f7 fcf0 	bl	80009bc <__aeabi_dcmplt>
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	f040 80b6 	bne.w	800914e <_dtoa_r+0x69e>
 8008fe2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fe4:	429e      	cmp	r6, r3
 8008fe6:	f43f af7d 	beq.w	8008ee4 <_dtoa_r+0x434>
 8008fea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008fee:	2200      	movs	r2, #0
 8008ff0:	4b09      	ldr	r3, [pc, #36]	; (8009018 <_dtoa_r+0x568>)
 8008ff2:	f7f7 fa71 	bl	80004d8 <__aeabi_dmul>
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008ffc:	4b06      	ldr	r3, [pc, #24]	; (8009018 <_dtoa_r+0x568>)
 8008ffe:	4650      	mov	r0, sl
 8009000:	4659      	mov	r1, fp
 8009002:	f7f7 fa69 	bl	80004d8 <__aeabi_dmul>
 8009006:	4682      	mov	sl, r0
 8009008:	468b      	mov	fp, r1
 800900a:	e7c5      	b.n	8008f98 <_dtoa_r+0x4e8>
 800900c:	0800c178 	.word	0x0800c178
 8009010:	0800c150 	.word	0x0800c150
 8009014:	3ff00000 	.word	0x3ff00000
 8009018:	40240000 	.word	0x40240000
 800901c:	401c0000 	.word	0x401c0000
 8009020:	40140000 	.word	0x40140000
 8009024:	3fe00000 	.word	0x3fe00000
 8009028:	4630      	mov	r0, r6
 800902a:	4639      	mov	r1, r7
 800902c:	f7f7 fa54 	bl	80004d8 <__aeabi_dmul>
 8009030:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009034:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8009036:	9e06      	ldr	r6, [sp, #24]
 8009038:	4659      	mov	r1, fp
 800903a:	4650      	mov	r0, sl
 800903c:	f7f7 fcfc 	bl	8000a38 <__aeabi_d2iz>
 8009040:	4604      	mov	r4, r0
 8009042:	f7f7 f9df 	bl	8000404 <__aeabi_i2d>
 8009046:	4602      	mov	r2, r0
 8009048:	460b      	mov	r3, r1
 800904a:	4650      	mov	r0, sl
 800904c:	4659      	mov	r1, fp
 800904e:	f7f7 f88b 	bl	8000168 <__aeabi_dsub>
 8009052:	3430      	adds	r4, #48	; 0x30
 8009054:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009056:	f806 4b01 	strb.w	r4, [r6], #1
 800905a:	429e      	cmp	r6, r3
 800905c:	4682      	mov	sl, r0
 800905e:	468b      	mov	fp, r1
 8009060:	f04f 0200 	mov.w	r2, #0
 8009064:	d123      	bne.n	80090ae <_dtoa_r+0x5fe>
 8009066:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800906a:	4bb2      	ldr	r3, [pc, #712]	; (8009334 <_dtoa_r+0x884>)
 800906c:	f7f7 f87e 	bl	800016c <__adddf3>
 8009070:	4602      	mov	r2, r0
 8009072:	460b      	mov	r3, r1
 8009074:	4650      	mov	r0, sl
 8009076:	4659      	mov	r1, fp
 8009078:	f7f7 fcbe 	bl	80009f8 <__aeabi_dcmpgt>
 800907c:	2800      	cmp	r0, #0
 800907e:	d166      	bne.n	800914e <_dtoa_r+0x69e>
 8009080:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009084:	2000      	movs	r0, #0
 8009086:	49ab      	ldr	r1, [pc, #684]	; (8009334 <_dtoa_r+0x884>)
 8009088:	f7f7 f86e 	bl	8000168 <__aeabi_dsub>
 800908c:	4602      	mov	r2, r0
 800908e:	460b      	mov	r3, r1
 8009090:	4650      	mov	r0, sl
 8009092:	4659      	mov	r1, fp
 8009094:	f7f7 fc92 	bl	80009bc <__aeabi_dcmplt>
 8009098:	2800      	cmp	r0, #0
 800909a:	f43f af23 	beq.w	8008ee4 <_dtoa_r+0x434>
 800909e:	463e      	mov	r6, r7
 80090a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80090a4:	3f01      	subs	r7, #1
 80090a6:	2b30      	cmp	r3, #48	; 0x30
 80090a8:	d0f9      	beq.n	800909e <_dtoa_r+0x5ee>
 80090aa:	9503      	str	r5, [sp, #12]
 80090ac:	e03e      	b.n	800912c <_dtoa_r+0x67c>
 80090ae:	4ba2      	ldr	r3, [pc, #648]	; (8009338 <_dtoa_r+0x888>)
 80090b0:	f7f7 fa12 	bl	80004d8 <__aeabi_dmul>
 80090b4:	4682      	mov	sl, r0
 80090b6:	468b      	mov	fp, r1
 80090b8:	e7be      	b.n	8009038 <_dtoa_r+0x588>
 80090ba:	4654      	mov	r4, sl
 80090bc:	f04f 0a00 	mov.w	sl, #0
 80090c0:	465d      	mov	r5, fp
 80090c2:	9e06      	ldr	r6, [sp, #24]
 80090c4:	f8df b270 	ldr.w	fp, [pc, #624]	; 8009338 <_dtoa_r+0x888>
 80090c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090cc:	4620      	mov	r0, r4
 80090ce:	4629      	mov	r1, r5
 80090d0:	f7f7 fb2c 	bl	800072c <__aeabi_ddiv>
 80090d4:	f7f7 fcb0 	bl	8000a38 <__aeabi_d2iz>
 80090d8:	4607      	mov	r7, r0
 80090da:	f7f7 f993 	bl	8000404 <__aeabi_i2d>
 80090de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090e2:	f7f7 f9f9 	bl	80004d8 <__aeabi_dmul>
 80090e6:	4602      	mov	r2, r0
 80090e8:	460b      	mov	r3, r1
 80090ea:	4620      	mov	r0, r4
 80090ec:	4629      	mov	r1, r5
 80090ee:	f7f7 f83b 	bl	8000168 <__aeabi_dsub>
 80090f2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80090f6:	f806 4b01 	strb.w	r4, [r6], #1
 80090fa:	9c06      	ldr	r4, [sp, #24]
 80090fc:	9d07      	ldr	r5, [sp, #28]
 80090fe:	1b34      	subs	r4, r6, r4
 8009100:	42a5      	cmp	r5, r4
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	d133      	bne.n	8009170 <_dtoa_r+0x6c0>
 8009108:	f7f7 f830 	bl	800016c <__adddf3>
 800910c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009110:	4604      	mov	r4, r0
 8009112:	460d      	mov	r5, r1
 8009114:	f7f7 fc70 	bl	80009f8 <__aeabi_dcmpgt>
 8009118:	b9c0      	cbnz	r0, 800914c <_dtoa_r+0x69c>
 800911a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800911e:	4620      	mov	r0, r4
 8009120:	4629      	mov	r1, r5
 8009122:	f7f7 fc41 	bl	80009a8 <__aeabi_dcmpeq>
 8009126:	b108      	cbz	r0, 800912c <_dtoa_r+0x67c>
 8009128:	07fb      	lsls	r3, r7, #31
 800912a:	d40f      	bmi.n	800914c <_dtoa_r+0x69c>
 800912c:	4648      	mov	r0, r9
 800912e:	4641      	mov	r1, r8
 8009130:	f000 feff 	bl	8009f32 <_Bfree>
 8009134:	2300      	movs	r3, #0
 8009136:	9803      	ldr	r0, [sp, #12]
 8009138:	7033      	strb	r3, [r6, #0]
 800913a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800913c:	3001      	adds	r0, #1
 800913e:	6018      	str	r0, [r3, #0]
 8009140:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009142:	2b00      	cmp	r3, #0
 8009144:	f43f acea 	beq.w	8008b1c <_dtoa_r+0x6c>
 8009148:	601e      	str	r6, [r3, #0]
 800914a:	e4e7      	b.n	8008b1c <_dtoa_r+0x6c>
 800914c:	9d03      	ldr	r5, [sp, #12]
 800914e:	4633      	mov	r3, r6
 8009150:	461e      	mov	r6, r3
 8009152:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009156:	2a39      	cmp	r2, #57	; 0x39
 8009158:	d106      	bne.n	8009168 <_dtoa_r+0x6b8>
 800915a:	9a06      	ldr	r2, [sp, #24]
 800915c:	429a      	cmp	r2, r3
 800915e:	d1f7      	bne.n	8009150 <_dtoa_r+0x6a0>
 8009160:	2230      	movs	r2, #48	; 0x30
 8009162:	9906      	ldr	r1, [sp, #24]
 8009164:	3501      	adds	r5, #1
 8009166:	700a      	strb	r2, [r1, #0]
 8009168:	781a      	ldrb	r2, [r3, #0]
 800916a:	3201      	adds	r2, #1
 800916c:	701a      	strb	r2, [r3, #0]
 800916e:	e79c      	b.n	80090aa <_dtoa_r+0x5fa>
 8009170:	4652      	mov	r2, sl
 8009172:	465b      	mov	r3, fp
 8009174:	f7f7 f9b0 	bl	80004d8 <__aeabi_dmul>
 8009178:	2200      	movs	r2, #0
 800917a:	2300      	movs	r3, #0
 800917c:	4604      	mov	r4, r0
 800917e:	460d      	mov	r5, r1
 8009180:	f7f7 fc12 	bl	80009a8 <__aeabi_dcmpeq>
 8009184:	2800      	cmp	r0, #0
 8009186:	d09f      	beq.n	80090c8 <_dtoa_r+0x618>
 8009188:	e7d0      	b.n	800912c <_dtoa_r+0x67c>
 800918a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800918c:	2a00      	cmp	r2, #0
 800918e:	f000 80cb 	beq.w	8009328 <_dtoa_r+0x878>
 8009192:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009194:	2a01      	cmp	r2, #1
 8009196:	f300 80ae 	bgt.w	80092f6 <_dtoa_r+0x846>
 800919a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800919c:	2a00      	cmp	r2, #0
 800919e:	f000 80a6 	beq.w	80092ee <_dtoa_r+0x83e>
 80091a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80091a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80091a8:	9e08      	ldr	r6, [sp, #32]
 80091aa:	9a08      	ldr	r2, [sp, #32]
 80091ac:	2101      	movs	r1, #1
 80091ae:	441a      	add	r2, r3
 80091b0:	9208      	str	r2, [sp, #32]
 80091b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091b4:	4648      	mov	r0, r9
 80091b6:	441a      	add	r2, r3
 80091b8:	9209      	str	r2, [sp, #36]	; 0x24
 80091ba:	f000 ff5b 	bl	800a074 <__i2b>
 80091be:	4605      	mov	r5, r0
 80091c0:	2e00      	cmp	r6, #0
 80091c2:	dd0c      	ble.n	80091de <_dtoa_r+0x72e>
 80091c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	dd09      	ble.n	80091de <_dtoa_r+0x72e>
 80091ca:	42b3      	cmp	r3, r6
 80091cc:	bfa8      	it	ge
 80091ce:	4633      	movge	r3, r6
 80091d0:	9a08      	ldr	r2, [sp, #32]
 80091d2:	1af6      	subs	r6, r6, r3
 80091d4:	1ad2      	subs	r2, r2, r3
 80091d6:	9208      	str	r2, [sp, #32]
 80091d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	9309      	str	r3, [sp, #36]	; 0x24
 80091de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091e0:	b1f3      	cbz	r3, 8009220 <_dtoa_r+0x770>
 80091e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f000 80a3 	beq.w	8009330 <_dtoa_r+0x880>
 80091ea:	2c00      	cmp	r4, #0
 80091ec:	dd10      	ble.n	8009210 <_dtoa_r+0x760>
 80091ee:	4629      	mov	r1, r5
 80091f0:	4622      	mov	r2, r4
 80091f2:	4648      	mov	r0, r9
 80091f4:	f000 fff8 	bl	800a1e8 <__pow5mult>
 80091f8:	4642      	mov	r2, r8
 80091fa:	4601      	mov	r1, r0
 80091fc:	4605      	mov	r5, r0
 80091fe:	4648      	mov	r0, r9
 8009200:	f000 ff4e 	bl	800a0a0 <__multiply>
 8009204:	4607      	mov	r7, r0
 8009206:	4641      	mov	r1, r8
 8009208:	4648      	mov	r0, r9
 800920a:	f000 fe92 	bl	8009f32 <_Bfree>
 800920e:	46b8      	mov	r8, r7
 8009210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009212:	1b1a      	subs	r2, r3, r4
 8009214:	d004      	beq.n	8009220 <_dtoa_r+0x770>
 8009216:	4641      	mov	r1, r8
 8009218:	4648      	mov	r0, r9
 800921a:	f000 ffe5 	bl	800a1e8 <__pow5mult>
 800921e:	4680      	mov	r8, r0
 8009220:	2101      	movs	r1, #1
 8009222:	4648      	mov	r0, r9
 8009224:	f000 ff26 	bl	800a074 <__i2b>
 8009228:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800922a:	4604      	mov	r4, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	f340 8085 	ble.w	800933c <_dtoa_r+0x88c>
 8009232:	461a      	mov	r2, r3
 8009234:	4601      	mov	r1, r0
 8009236:	4648      	mov	r0, r9
 8009238:	f000 ffd6 	bl	800a1e8 <__pow5mult>
 800923c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800923e:	4604      	mov	r4, r0
 8009240:	2b01      	cmp	r3, #1
 8009242:	dd7e      	ble.n	8009342 <_dtoa_r+0x892>
 8009244:	2700      	movs	r7, #0
 8009246:	6923      	ldr	r3, [r4, #16]
 8009248:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800924c:	6918      	ldr	r0, [r3, #16]
 800924e:	f000 fec3 	bl	8009fd8 <__hi0bits>
 8009252:	f1c0 0020 	rsb	r0, r0, #32
 8009256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009258:	4418      	add	r0, r3
 800925a:	f010 001f 	ands.w	r0, r0, #31
 800925e:	f000 808e 	beq.w	800937e <_dtoa_r+0x8ce>
 8009262:	f1c0 0320 	rsb	r3, r0, #32
 8009266:	2b04      	cmp	r3, #4
 8009268:	f340 8087 	ble.w	800937a <_dtoa_r+0x8ca>
 800926c:	f1c0 001c 	rsb	r0, r0, #28
 8009270:	9b08      	ldr	r3, [sp, #32]
 8009272:	4406      	add	r6, r0
 8009274:	4403      	add	r3, r0
 8009276:	9308      	str	r3, [sp, #32]
 8009278:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800927a:	4403      	add	r3, r0
 800927c:	9309      	str	r3, [sp, #36]	; 0x24
 800927e:	9b08      	ldr	r3, [sp, #32]
 8009280:	2b00      	cmp	r3, #0
 8009282:	dd05      	ble.n	8009290 <_dtoa_r+0x7e0>
 8009284:	4641      	mov	r1, r8
 8009286:	461a      	mov	r2, r3
 8009288:	4648      	mov	r0, r9
 800928a:	f000 ffed 	bl	800a268 <__lshift>
 800928e:	4680      	mov	r8, r0
 8009290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009292:	2b00      	cmp	r3, #0
 8009294:	dd05      	ble.n	80092a2 <_dtoa_r+0x7f2>
 8009296:	4621      	mov	r1, r4
 8009298:	461a      	mov	r2, r3
 800929a:	4648      	mov	r0, r9
 800929c:	f000 ffe4 	bl	800a268 <__lshift>
 80092a0:	4604      	mov	r4, r0
 80092a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d06c      	beq.n	8009382 <_dtoa_r+0x8d2>
 80092a8:	4621      	mov	r1, r4
 80092aa:	4640      	mov	r0, r8
 80092ac:	f001 f848 	bl	800a340 <__mcmp>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	da66      	bge.n	8009382 <_dtoa_r+0x8d2>
 80092b4:	9b03      	ldr	r3, [sp, #12]
 80092b6:	4641      	mov	r1, r8
 80092b8:	3b01      	subs	r3, #1
 80092ba:	9303      	str	r3, [sp, #12]
 80092bc:	220a      	movs	r2, #10
 80092be:	2300      	movs	r3, #0
 80092c0:	4648      	mov	r0, r9
 80092c2:	f000 fe3f 	bl	8009f44 <__multadd>
 80092c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092c8:	4680      	mov	r8, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	f000 819f 	beq.w	800960e <_dtoa_r+0xb5e>
 80092d0:	2300      	movs	r3, #0
 80092d2:	4629      	mov	r1, r5
 80092d4:	220a      	movs	r2, #10
 80092d6:	4648      	mov	r0, r9
 80092d8:	f000 fe34 	bl	8009f44 <__multadd>
 80092dc:	9b04      	ldr	r3, [sp, #16]
 80092de:	4605      	mov	r5, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f300 8089 	bgt.w	80093f8 <_dtoa_r+0x948>
 80092e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	dc52      	bgt.n	8009392 <_dtoa_r+0x8e2>
 80092ec:	e084      	b.n	80093f8 <_dtoa_r+0x948>
 80092ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80092f4:	e757      	b.n	80091a6 <_dtoa_r+0x6f6>
 80092f6:	9b07      	ldr	r3, [sp, #28]
 80092f8:	1e5c      	subs	r4, r3, #1
 80092fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fc:	42a3      	cmp	r3, r4
 80092fe:	bfb7      	itett	lt
 8009300:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009302:	1b1c      	subge	r4, r3, r4
 8009304:	1ae2      	sublt	r2, r4, r3
 8009306:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009308:	bfbe      	ittt	lt
 800930a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800930c:	189b      	addlt	r3, r3, r2
 800930e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009310:	9b07      	ldr	r3, [sp, #28]
 8009312:	bfb8      	it	lt
 8009314:	2400      	movlt	r4, #0
 8009316:	2b00      	cmp	r3, #0
 8009318:	bfb7      	itett	lt
 800931a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800931e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8009322:	1a9e      	sublt	r6, r3, r2
 8009324:	2300      	movlt	r3, #0
 8009326:	e740      	b.n	80091aa <_dtoa_r+0x6fa>
 8009328:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800932a:	9e08      	ldr	r6, [sp, #32]
 800932c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800932e:	e747      	b.n	80091c0 <_dtoa_r+0x710>
 8009330:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009332:	e770      	b.n	8009216 <_dtoa_r+0x766>
 8009334:	3fe00000 	.word	0x3fe00000
 8009338:	40240000 	.word	0x40240000
 800933c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800933e:	2b01      	cmp	r3, #1
 8009340:	dc17      	bgt.n	8009372 <_dtoa_r+0x8c2>
 8009342:	f1ba 0f00 	cmp.w	sl, #0
 8009346:	d114      	bne.n	8009372 <_dtoa_r+0x8c2>
 8009348:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800934c:	b99b      	cbnz	r3, 8009376 <_dtoa_r+0x8c6>
 800934e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8009352:	0d3f      	lsrs	r7, r7, #20
 8009354:	053f      	lsls	r7, r7, #20
 8009356:	b137      	cbz	r7, 8009366 <_dtoa_r+0x8b6>
 8009358:	2701      	movs	r7, #1
 800935a:	9b08      	ldr	r3, [sp, #32]
 800935c:	3301      	adds	r3, #1
 800935e:	9308      	str	r3, [sp, #32]
 8009360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009362:	3301      	adds	r3, #1
 8009364:	9309      	str	r3, [sp, #36]	; 0x24
 8009366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f af6c 	bne.w	8009246 <_dtoa_r+0x796>
 800936e:	2001      	movs	r0, #1
 8009370:	e771      	b.n	8009256 <_dtoa_r+0x7a6>
 8009372:	2700      	movs	r7, #0
 8009374:	e7f7      	b.n	8009366 <_dtoa_r+0x8b6>
 8009376:	4657      	mov	r7, sl
 8009378:	e7f5      	b.n	8009366 <_dtoa_r+0x8b6>
 800937a:	d080      	beq.n	800927e <_dtoa_r+0x7ce>
 800937c:	4618      	mov	r0, r3
 800937e:	301c      	adds	r0, #28
 8009380:	e776      	b.n	8009270 <_dtoa_r+0x7c0>
 8009382:	9b07      	ldr	r3, [sp, #28]
 8009384:	2b00      	cmp	r3, #0
 8009386:	dc31      	bgt.n	80093ec <_dtoa_r+0x93c>
 8009388:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800938a:	2b02      	cmp	r3, #2
 800938c:	dd2e      	ble.n	80093ec <_dtoa_r+0x93c>
 800938e:	9b07      	ldr	r3, [sp, #28]
 8009390:	9304      	str	r3, [sp, #16]
 8009392:	9b04      	ldr	r3, [sp, #16]
 8009394:	b963      	cbnz	r3, 80093b0 <_dtoa_r+0x900>
 8009396:	4621      	mov	r1, r4
 8009398:	2205      	movs	r2, #5
 800939a:	4648      	mov	r0, r9
 800939c:	f000 fdd2 	bl	8009f44 <__multadd>
 80093a0:	4601      	mov	r1, r0
 80093a2:	4604      	mov	r4, r0
 80093a4:	4640      	mov	r0, r8
 80093a6:	f000 ffcb 	bl	800a340 <__mcmp>
 80093aa:	2800      	cmp	r0, #0
 80093ac:	f73f adc4 	bgt.w	8008f38 <_dtoa_r+0x488>
 80093b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093b2:	9e06      	ldr	r6, [sp, #24]
 80093b4:	43db      	mvns	r3, r3
 80093b6:	9303      	str	r3, [sp, #12]
 80093b8:	2700      	movs	r7, #0
 80093ba:	4621      	mov	r1, r4
 80093bc:	4648      	mov	r0, r9
 80093be:	f000 fdb8 	bl	8009f32 <_Bfree>
 80093c2:	2d00      	cmp	r5, #0
 80093c4:	f43f aeb2 	beq.w	800912c <_dtoa_r+0x67c>
 80093c8:	b12f      	cbz	r7, 80093d6 <_dtoa_r+0x926>
 80093ca:	42af      	cmp	r7, r5
 80093cc:	d003      	beq.n	80093d6 <_dtoa_r+0x926>
 80093ce:	4639      	mov	r1, r7
 80093d0:	4648      	mov	r0, r9
 80093d2:	f000 fdae 	bl	8009f32 <_Bfree>
 80093d6:	4629      	mov	r1, r5
 80093d8:	4648      	mov	r0, r9
 80093da:	f000 fdaa 	bl	8009f32 <_Bfree>
 80093de:	e6a5      	b.n	800912c <_dtoa_r+0x67c>
 80093e0:	2400      	movs	r4, #0
 80093e2:	4625      	mov	r5, r4
 80093e4:	e7e4      	b.n	80093b0 <_dtoa_r+0x900>
 80093e6:	9503      	str	r5, [sp, #12]
 80093e8:	4625      	mov	r5, r4
 80093ea:	e5a5      	b.n	8008f38 <_dtoa_r+0x488>
 80093ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	f000 80c4 	beq.w	800957c <_dtoa_r+0xacc>
 80093f4:	9b07      	ldr	r3, [sp, #28]
 80093f6:	9304      	str	r3, [sp, #16]
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	dd05      	ble.n	8009408 <_dtoa_r+0x958>
 80093fc:	4629      	mov	r1, r5
 80093fe:	4632      	mov	r2, r6
 8009400:	4648      	mov	r0, r9
 8009402:	f000 ff31 	bl	800a268 <__lshift>
 8009406:	4605      	mov	r5, r0
 8009408:	2f00      	cmp	r7, #0
 800940a:	d058      	beq.n	80094be <_dtoa_r+0xa0e>
 800940c:	4648      	mov	r0, r9
 800940e:	6869      	ldr	r1, [r5, #4]
 8009410:	f000 fd6a 	bl	8009ee8 <_Balloc>
 8009414:	4606      	mov	r6, r0
 8009416:	b920      	cbnz	r0, 8009422 <_dtoa_r+0x972>
 8009418:	4602      	mov	r2, r0
 800941a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800941e:	4b80      	ldr	r3, [pc, #512]	; (8009620 <_dtoa_r+0xb70>)
 8009420:	e47f      	b.n	8008d22 <_dtoa_r+0x272>
 8009422:	692a      	ldr	r2, [r5, #16]
 8009424:	f105 010c 	add.w	r1, r5, #12
 8009428:	3202      	adds	r2, #2
 800942a:	0092      	lsls	r2, r2, #2
 800942c:	300c      	adds	r0, #12
 800942e:	f000 fd33 	bl	8009e98 <memcpy>
 8009432:	2201      	movs	r2, #1
 8009434:	4631      	mov	r1, r6
 8009436:	4648      	mov	r0, r9
 8009438:	f000 ff16 	bl	800a268 <__lshift>
 800943c:	462f      	mov	r7, r5
 800943e:	4605      	mov	r5, r0
 8009440:	9b06      	ldr	r3, [sp, #24]
 8009442:	9a06      	ldr	r2, [sp, #24]
 8009444:	3301      	adds	r3, #1
 8009446:	9307      	str	r3, [sp, #28]
 8009448:	9b04      	ldr	r3, [sp, #16]
 800944a:	4413      	add	r3, r2
 800944c:	930a      	str	r3, [sp, #40]	; 0x28
 800944e:	f00a 0301 	and.w	r3, sl, #1
 8009452:	9309      	str	r3, [sp, #36]	; 0x24
 8009454:	9b07      	ldr	r3, [sp, #28]
 8009456:	4621      	mov	r1, r4
 8009458:	4640      	mov	r0, r8
 800945a:	f103 3bff 	add.w	fp, r3, #4294967295
 800945e:	f7ff fa97 	bl	8008990 <quorem>
 8009462:	4639      	mov	r1, r7
 8009464:	9004      	str	r0, [sp, #16]
 8009466:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800946a:	4640      	mov	r0, r8
 800946c:	f000 ff68 	bl	800a340 <__mcmp>
 8009470:	462a      	mov	r2, r5
 8009472:	9008      	str	r0, [sp, #32]
 8009474:	4621      	mov	r1, r4
 8009476:	4648      	mov	r0, r9
 8009478:	f000 ff7e 	bl	800a378 <__mdiff>
 800947c:	68c2      	ldr	r2, [r0, #12]
 800947e:	4606      	mov	r6, r0
 8009480:	b9fa      	cbnz	r2, 80094c2 <_dtoa_r+0xa12>
 8009482:	4601      	mov	r1, r0
 8009484:	4640      	mov	r0, r8
 8009486:	f000 ff5b 	bl	800a340 <__mcmp>
 800948a:	4602      	mov	r2, r0
 800948c:	4631      	mov	r1, r6
 800948e:	4648      	mov	r0, r9
 8009490:	920b      	str	r2, [sp, #44]	; 0x2c
 8009492:	f000 fd4e 	bl	8009f32 <_Bfree>
 8009496:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009498:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800949a:	9e07      	ldr	r6, [sp, #28]
 800949c:	ea43 0102 	orr.w	r1, r3, r2
 80094a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094a2:	430b      	orrs	r3, r1
 80094a4:	d10f      	bne.n	80094c6 <_dtoa_r+0xa16>
 80094a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094aa:	d028      	beq.n	80094fe <_dtoa_r+0xa4e>
 80094ac:	9b08      	ldr	r3, [sp, #32]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	dd02      	ble.n	80094b8 <_dtoa_r+0xa08>
 80094b2:	9b04      	ldr	r3, [sp, #16]
 80094b4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80094b8:	f88b a000 	strb.w	sl, [fp]
 80094bc:	e77d      	b.n	80093ba <_dtoa_r+0x90a>
 80094be:	4628      	mov	r0, r5
 80094c0:	e7bc      	b.n	800943c <_dtoa_r+0x98c>
 80094c2:	2201      	movs	r2, #1
 80094c4:	e7e2      	b.n	800948c <_dtoa_r+0x9dc>
 80094c6:	9b08      	ldr	r3, [sp, #32]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	db04      	blt.n	80094d6 <_dtoa_r+0xa26>
 80094cc:	9920      	ldr	r1, [sp, #128]	; 0x80
 80094ce:	430b      	orrs	r3, r1
 80094d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094d2:	430b      	orrs	r3, r1
 80094d4:	d120      	bne.n	8009518 <_dtoa_r+0xa68>
 80094d6:	2a00      	cmp	r2, #0
 80094d8:	ddee      	ble.n	80094b8 <_dtoa_r+0xa08>
 80094da:	4641      	mov	r1, r8
 80094dc:	2201      	movs	r2, #1
 80094de:	4648      	mov	r0, r9
 80094e0:	f000 fec2 	bl	800a268 <__lshift>
 80094e4:	4621      	mov	r1, r4
 80094e6:	4680      	mov	r8, r0
 80094e8:	f000 ff2a 	bl	800a340 <__mcmp>
 80094ec:	2800      	cmp	r0, #0
 80094ee:	dc03      	bgt.n	80094f8 <_dtoa_r+0xa48>
 80094f0:	d1e2      	bne.n	80094b8 <_dtoa_r+0xa08>
 80094f2:	f01a 0f01 	tst.w	sl, #1
 80094f6:	d0df      	beq.n	80094b8 <_dtoa_r+0xa08>
 80094f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094fc:	d1d9      	bne.n	80094b2 <_dtoa_r+0xa02>
 80094fe:	2339      	movs	r3, #57	; 0x39
 8009500:	f88b 3000 	strb.w	r3, [fp]
 8009504:	4633      	mov	r3, r6
 8009506:	461e      	mov	r6, r3
 8009508:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800950c:	3b01      	subs	r3, #1
 800950e:	2a39      	cmp	r2, #57	; 0x39
 8009510:	d06a      	beq.n	80095e8 <_dtoa_r+0xb38>
 8009512:	3201      	adds	r2, #1
 8009514:	701a      	strb	r2, [r3, #0]
 8009516:	e750      	b.n	80093ba <_dtoa_r+0x90a>
 8009518:	2a00      	cmp	r2, #0
 800951a:	dd07      	ble.n	800952c <_dtoa_r+0xa7c>
 800951c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009520:	d0ed      	beq.n	80094fe <_dtoa_r+0xa4e>
 8009522:	f10a 0301 	add.w	r3, sl, #1
 8009526:	f88b 3000 	strb.w	r3, [fp]
 800952a:	e746      	b.n	80093ba <_dtoa_r+0x90a>
 800952c:	9b07      	ldr	r3, [sp, #28]
 800952e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009530:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009534:	4293      	cmp	r3, r2
 8009536:	d041      	beq.n	80095bc <_dtoa_r+0xb0c>
 8009538:	4641      	mov	r1, r8
 800953a:	2300      	movs	r3, #0
 800953c:	220a      	movs	r2, #10
 800953e:	4648      	mov	r0, r9
 8009540:	f000 fd00 	bl	8009f44 <__multadd>
 8009544:	42af      	cmp	r7, r5
 8009546:	4680      	mov	r8, r0
 8009548:	f04f 0300 	mov.w	r3, #0
 800954c:	f04f 020a 	mov.w	r2, #10
 8009550:	4639      	mov	r1, r7
 8009552:	4648      	mov	r0, r9
 8009554:	d107      	bne.n	8009566 <_dtoa_r+0xab6>
 8009556:	f000 fcf5 	bl	8009f44 <__multadd>
 800955a:	4607      	mov	r7, r0
 800955c:	4605      	mov	r5, r0
 800955e:	9b07      	ldr	r3, [sp, #28]
 8009560:	3301      	adds	r3, #1
 8009562:	9307      	str	r3, [sp, #28]
 8009564:	e776      	b.n	8009454 <_dtoa_r+0x9a4>
 8009566:	f000 fced 	bl	8009f44 <__multadd>
 800956a:	4629      	mov	r1, r5
 800956c:	4607      	mov	r7, r0
 800956e:	2300      	movs	r3, #0
 8009570:	220a      	movs	r2, #10
 8009572:	4648      	mov	r0, r9
 8009574:	f000 fce6 	bl	8009f44 <__multadd>
 8009578:	4605      	mov	r5, r0
 800957a:	e7f0      	b.n	800955e <_dtoa_r+0xaae>
 800957c:	9b07      	ldr	r3, [sp, #28]
 800957e:	9304      	str	r3, [sp, #16]
 8009580:	9e06      	ldr	r6, [sp, #24]
 8009582:	4621      	mov	r1, r4
 8009584:	4640      	mov	r0, r8
 8009586:	f7ff fa03 	bl	8008990 <quorem>
 800958a:	9b06      	ldr	r3, [sp, #24]
 800958c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009590:	f806 ab01 	strb.w	sl, [r6], #1
 8009594:	1af2      	subs	r2, r6, r3
 8009596:	9b04      	ldr	r3, [sp, #16]
 8009598:	4293      	cmp	r3, r2
 800959a:	dd07      	ble.n	80095ac <_dtoa_r+0xafc>
 800959c:	4641      	mov	r1, r8
 800959e:	2300      	movs	r3, #0
 80095a0:	220a      	movs	r2, #10
 80095a2:	4648      	mov	r0, r9
 80095a4:	f000 fcce 	bl	8009f44 <__multadd>
 80095a8:	4680      	mov	r8, r0
 80095aa:	e7ea      	b.n	8009582 <_dtoa_r+0xad2>
 80095ac:	9b04      	ldr	r3, [sp, #16]
 80095ae:	2700      	movs	r7, #0
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	bfcc      	ite	gt
 80095b4:	461e      	movgt	r6, r3
 80095b6:	2601      	movle	r6, #1
 80095b8:	9b06      	ldr	r3, [sp, #24]
 80095ba:	441e      	add	r6, r3
 80095bc:	4641      	mov	r1, r8
 80095be:	2201      	movs	r2, #1
 80095c0:	4648      	mov	r0, r9
 80095c2:	f000 fe51 	bl	800a268 <__lshift>
 80095c6:	4621      	mov	r1, r4
 80095c8:	4680      	mov	r8, r0
 80095ca:	f000 feb9 	bl	800a340 <__mcmp>
 80095ce:	2800      	cmp	r0, #0
 80095d0:	dc98      	bgt.n	8009504 <_dtoa_r+0xa54>
 80095d2:	d102      	bne.n	80095da <_dtoa_r+0xb2a>
 80095d4:	f01a 0f01 	tst.w	sl, #1
 80095d8:	d194      	bne.n	8009504 <_dtoa_r+0xa54>
 80095da:	4633      	mov	r3, r6
 80095dc:	461e      	mov	r6, r3
 80095de:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095e2:	2a30      	cmp	r2, #48	; 0x30
 80095e4:	d0fa      	beq.n	80095dc <_dtoa_r+0xb2c>
 80095e6:	e6e8      	b.n	80093ba <_dtoa_r+0x90a>
 80095e8:	9a06      	ldr	r2, [sp, #24]
 80095ea:	429a      	cmp	r2, r3
 80095ec:	d18b      	bne.n	8009506 <_dtoa_r+0xa56>
 80095ee:	9b03      	ldr	r3, [sp, #12]
 80095f0:	3301      	adds	r3, #1
 80095f2:	9303      	str	r3, [sp, #12]
 80095f4:	2331      	movs	r3, #49	; 0x31
 80095f6:	7013      	strb	r3, [r2, #0]
 80095f8:	e6df      	b.n	80093ba <_dtoa_r+0x90a>
 80095fa:	4b0a      	ldr	r3, [pc, #40]	; (8009624 <_dtoa_r+0xb74>)
 80095fc:	f7ff baaa 	b.w	8008b54 <_dtoa_r+0xa4>
 8009600:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009602:	2b00      	cmp	r3, #0
 8009604:	f47f aa8e 	bne.w	8008b24 <_dtoa_r+0x74>
 8009608:	4b07      	ldr	r3, [pc, #28]	; (8009628 <_dtoa_r+0xb78>)
 800960a:	f7ff baa3 	b.w	8008b54 <_dtoa_r+0xa4>
 800960e:	9b04      	ldr	r3, [sp, #16]
 8009610:	2b00      	cmp	r3, #0
 8009612:	dcb5      	bgt.n	8009580 <_dtoa_r+0xad0>
 8009614:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009616:	2b02      	cmp	r3, #2
 8009618:	f73f aebb 	bgt.w	8009392 <_dtoa_r+0x8e2>
 800961c:	e7b0      	b.n	8009580 <_dtoa_r+0xad0>
 800961e:	bf00      	nop
 8009620:	0800c07d 	.word	0x0800c07d
 8009624:	0800c02e 	.word	0x0800c02e
 8009628:	0800c074 	.word	0x0800c074

0800962c <__sflush_r>:
 800962c:	898b      	ldrh	r3, [r1, #12]
 800962e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009632:	4605      	mov	r5, r0
 8009634:	0718      	lsls	r0, r3, #28
 8009636:	460c      	mov	r4, r1
 8009638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800963c:	d45f      	bmi.n	80096fe <__sflush_r+0xd2>
 800963e:	684b      	ldr	r3, [r1, #4]
 8009640:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009644:	2b00      	cmp	r3, #0
 8009646:	818a      	strh	r2, [r1, #12]
 8009648:	dc05      	bgt.n	8009656 <__sflush_r+0x2a>
 800964a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800964c:	2b00      	cmp	r3, #0
 800964e:	dc02      	bgt.n	8009656 <__sflush_r+0x2a>
 8009650:	2000      	movs	r0, #0
 8009652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009658:	2e00      	cmp	r6, #0
 800965a:	d0f9      	beq.n	8009650 <__sflush_r+0x24>
 800965c:	2300      	movs	r3, #0
 800965e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009662:	682f      	ldr	r7, [r5, #0]
 8009664:	602b      	str	r3, [r5, #0]
 8009666:	d036      	beq.n	80096d6 <__sflush_r+0xaa>
 8009668:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	075a      	lsls	r2, r3, #29
 800966e:	d505      	bpl.n	800967c <__sflush_r+0x50>
 8009670:	6863      	ldr	r3, [r4, #4]
 8009672:	1ac0      	subs	r0, r0, r3
 8009674:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009676:	b10b      	cbz	r3, 800967c <__sflush_r+0x50>
 8009678:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800967a:	1ac0      	subs	r0, r0, r3
 800967c:	2300      	movs	r3, #0
 800967e:	4602      	mov	r2, r0
 8009680:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009682:	4628      	mov	r0, r5
 8009684:	69e1      	ldr	r1, [r4, #28]
 8009686:	47b0      	blx	r6
 8009688:	1c43      	adds	r3, r0, #1
 800968a:	89a3      	ldrh	r3, [r4, #12]
 800968c:	d106      	bne.n	800969c <__sflush_r+0x70>
 800968e:	6829      	ldr	r1, [r5, #0]
 8009690:	291d      	cmp	r1, #29
 8009692:	d830      	bhi.n	80096f6 <__sflush_r+0xca>
 8009694:	4a2b      	ldr	r2, [pc, #172]	; (8009744 <__sflush_r+0x118>)
 8009696:	40ca      	lsrs	r2, r1
 8009698:	07d6      	lsls	r6, r2, #31
 800969a:	d52c      	bpl.n	80096f6 <__sflush_r+0xca>
 800969c:	2200      	movs	r2, #0
 800969e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096a2:	b21b      	sxth	r3, r3
 80096a4:	6062      	str	r2, [r4, #4]
 80096a6:	6922      	ldr	r2, [r4, #16]
 80096a8:	04d9      	lsls	r1, r3, #19
 80096aa:	81a3      	strh	r3, [r4, #12]
 80096ac:	6022      	str	r2, [r4, #0]
 80096ae:	d504      	bpl.n	80096ba <__sflush_r+0x8e>
 80096b0:	1c42      	adds	r2, r0, #1
 80096b2:	d101      	bne.n	80096b8 <__sflush_r+0x8c>
 80096b4:	682b      	ldr	r3, [r5, #0]
 80096b6:	b903      	cbnz	r3, 80096ba <__sflush_r+0x8e>
 80096b8:	6520      	str	r0, [r4, #80]	; 0x50
 80096ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80096bc:	602f      	str	r7, [r5, #0]
 80096be:	2900      	cmp	r1, #0
 80096c0:	d0c6      	beq.n	8009650 <__sflush_r+0x24>
 80096c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80096c6:	4299      	cmp	r1, r3
 80096c8:	d002      	beq.n	80096d0 <__sflush_r+0xa4>
 80096ca:	4628      	mov	r0, r5
 80096cc:	f000 f938 	bl	8009940 <_free_r>
 80096d0:	2000      	movs	r0, #0
 80096d2:	6320      	str	r0, [r4, #48]	; 0x30
 80096d4:	e7bd      	b.n	8009652 <__sflush_r+0x26>
 80096d6:	69e1      	ldr	r1, [r4, #28]
 80096d8:	2301      	movs	r3, #1
 80096da:	4628      	mov	r0, r5
 80096dc:	47b0      	blx	r6
 80096de:	1c41      	adds	r1, r0, #1
 80096e0:	d1c3      	bne.n	800966a <__sflush_r+0x3e>
 80096e2:	682b      	ldr	r3, [r5, #0]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d0c0      	beq.n	800966a <__sflush_r+0x3e>
 80096e8:	2b1d      	cmp	r3, #29
 80096ea:	d001      	beq.n	80096f0 <__sflush_r+0xc4>
 80096ec:	2b16      	cmp	r3, #22
 80096ee:	d101      	bne.n	80096f4 <__sflush_r+0xc8>
 80096f0:	602f      	str	r7, [r5, #0]
 80096f2:	e7ad      	b.n	8009650 <__sflush_r+0x24>
 80096f4:	89a3      	ldrh	r3, [r4, #12]
 80096f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80096fa:	81a3      	strh	r3, [r4, #12]
 80096fc:	e7a9      	b.n	8009652 <__sflush_r+0x26>
 80096fe:	690f      	ldr	r7, [r1, #16]
 8009700:	2f00      	cmp	r7, #0
 8009702:	d0a5      	beq.n	8009650 <__sflush_r+0x24>
 8009704:	079b      	lsls	r3, r3, #30
 8009706:	bf18      	it	ne
 8009708:	2300      	movne	r3, #0
 800970a:	680e      	ldr	r6, [r1, #0]
 800970c:	bf08      	it	eq
 800970e:	694b      	ldreq	r3, [r1, #20]
 8009710:	eba6 0807 	sub.w	r8, r6, r7
 8009714:	600f      	str	r7, [r1, #0]
 8009716:	608b      	str	r3, [r1, #8]
 8009718:	f1b8 0f00 	cmp.w	r8, #0
 800971c:	dd98      	ble.n	8009650 <__sflush_r+0x24>
 800971e:	4643      	mov	r3, r8
 8009720:	463a      	mov	r2, r7
 8009722:	4628      	mov	r0, r5
 8009724:	69e1      	ldr	r1, [r4, #28]
 8009726:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009728:	47b0      	blx	r6
 800972a:	2800      	cmp	r0, #0
 800972c:	dc06      	bgt.n	800973c <__sflush_r+0x110>
 800972e:	89a3      	ldrh	r3, [r4, #12]
 8009730:	f04f 30ff 	mov.w	r0, #4294967295
 8009734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009738:	81a3      	strh	r3, [r4, #12]
 800973a:	e78a      	b.n	8009652 <__sflush_r+0x26>
 800973c:	4407      	add	r7, r0
 800973e:	eba8 0800 	sub.w	r8, r8, r0
 8009742:	e7e9      	b.n	8009718 <__sflush_r+0xec>
 8009744:	20400001 	.word	0x20400001

08009748 <_fflush_r>:
 8009748:	b538      	push	{r3, r4, r5, lr}
 800974a:	460c      	mov	r4, r1
 800974c:	4605      	mov	r5, r0
 800974e:	b118      	cbz	r0, 8009758 <_fflush_r+0x10>
 8009750:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009752:	b90b      	cbnz	r3, 8009758 <_fflush_r+0x10>
 8009754:	f000 f864 	bl	8009820 <__sinit>
 8009758:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800975c:	b1b8      	cbz	r0, 800978e <_fflush_r+0x46>
 800975e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009760:	07db      	lsls	r3, r3, #31
 8009762:	d404      	bmi.n	800976e <_fflush_r+0x26>
 8009764:	0581      	lsls	r1, r0, #22
 8009766:	d402      	bmi.n	800976e <_fflush_r+0x26>
 8009768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800976a:	f000 fb19 	bl	8009da0 <__retarget_lock_acquire_recursive>
 800976e:	4628      	mov	r0, r5
 8009770:	4621      	mov	r1, r4
 8009772:	f7ff ff5b 	bl	800962c <__sflush_r>
 8009776:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009778:	4605      	mov	r5, r0
 800977a:	07da      	lsls	r2, r3, #31
 800977c:	d405      	bmi.n	800978a <_fflush_r+0x42>
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	059b      	lsls	r3, r3, #22
 8009782:	d402      	bmi.n	800978a <_fflush_r+0x42>
 8009784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009786:	f000 fb0c 	bl	8009da2 <__retarget_lock_release_recursive>
 800978a:	4628      	mov	r0, r5
 800978c:	bd38      	pop	{r3, r4, r5, pc}
 800978e:	4605      	mov	r5, r0
 8009790:	e7fb      	b.n	800978a <_fflush_r+0x42>
	...

08009794 <std>:
 8009794:	2300      	movs	r3, #0
 8009796:	b510      	push	{r4, lr}
 8009798:	4604      	mov	r4, r0
 800979a:	e9c0 3300 	strd	r3, r3, [r0]
 800979e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097a2:	6083      	str	r3, [r0, #8]
 80097a4:	8181      	strh	r1, [r0, #12]
 80097a6:	6643      	str	r3, [r0, #100]	; 0x64
 80097a8:	81c2      	strh	r2, [r0, #14]
 80097aa:	6183      	str	r3, [r0, #24]
 80097ac:	4619      	mov	r1, r3
 80097ae:	2208      	movs	r2, #8
 80097b0:	305c      	adds	r0, #92	; 0x5c
 80097b2:	f7fc fb29 	bl	8005e08 <memset>
 80097b6:	4b07      	ldr	r3, [pc, #28]	; (80097d4 <std+0x40>)
 80097b8:	61e4      	str	r4, [r4, #28]
 80097ba:	6223      	str	r3, [r4, #32]
 80097bc:	4b06      	ldr	r3, [pc, #24]	; (80097d8 <std+0x44>)
 80097be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097c2:	6263      	str	r3, [r4, #36]	; 0x24
 80097c4:	4b05      	ldr	r3, [pc, #20]	; (80097dc <std+0x48>)
 80097c6:	62a3      	str	r3, [r4, #40]	; 0x28
 80097c8:	4b05      	ldr	r3, [pc, #20]	; (80097e0 <std+0x4c>)
 80097ca:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097d0:	f000 bae4 	b.w	8009d9c <__retarget_lock_init_recursive>
 80097d4:	0800a90d 	.word	0x0800a90d
 80097d8:	0800a92f 	.word	0x0800a92f
 80097dc:	0800a967 	.word	0x0800a967
 80097e0:	0800a98b 	.word	0x0800a98b

080097e4 <_cleanup_r>:
 80097e4:	4901      	ldr	r1, [pc, #4]	; (80097ec <_cleanup_r+0x8>)
 80097e6:	f000 bab5 	b.w	8009d54 <_fwalk_reent>
 80097ea:	bf00      	nop
 80097ec:	0800b685 	.word	0x0800b685

080097f0 <__sfp_lock_acquire>:
 80097f0:	4801      	ldr	r0, [pc, #4]	; (80097f8 <__sfp_lock_acquire+0x8>)
 80097f2:	f000 bad5 	b.w	8009da0 <__retarget_lock_acquire_recursive>
 80097f6:	bf00      	nop
 80097f8:	20000fb0 	.word	0x20000fb0

080097fc <__sfp_lock_release>:
 80097fc:	4801      	ldr	r0, [pc, #4]	; (8009804 <__sfp_lock_release+0x8>)
 80097fe:	f000 bad0 	b.w	8009da2 <__retarget_lock_release_recursive>
 8009802:	bf00      	nop
 8009804:	20000fb0 	.word	0x20000fb0

08009808 <__sinit_lock_acquire>:
 8009808:	4801      	ldr	r0, [pc, #4]	; (8009810 <__sinit_lock_acquire+0x8>)
 800980a:	f000 bac9 	b.w	8009da0 <__retarget_lock_acquire_recursive>
 800980e:	bf00      	nop
 8009810:	20000fab 	.word	0x20000fab

08009814 <__sinit_lock_release>:
 8009814:	4801      	ldr	r0, [pc, #4]	; (800981c <__sinit_lock_release+0x8>)
 8009816:	f000 bac4 	b.w	8009da2 <__retarget_lock_release_recursive>
 800981a:	bf00      	nop
 800981c:	20000fab 	.word	0x20000fab

08009820 <__sinit>:
 8009820:	b510      	push	{r4, lr}
 8009822:	4604      	mov	r4, r0
 8009824:	f7ff fff0 	bl	8009808 <__sinit_lock_acquire>
 8009828:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800982a:	b11a      	cbz	r2, 8009834 <__sinit+0x14>
 800982c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009830:	f7ff bff0 	b.w	8009814 <__sinit_lock_release>
 8009834:	4b0d      	ldr	r3, [pc, #52]	; (800986c <__sinit+0x4c>)
 8009836:	2104      	movs	r1, #4
 8009838:	63e3      	str	r3, [r4, #60]	; 0x3c
 800983a:	2303      	movs	r3, #3
 800983c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009840:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8009844:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009848:	6860      	ldr	r0, [r4, #4]
 800984a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800984e:	f7ff ffa1 	bl	8009794 <std>
 8009852:	2201      	movs	r2, #1
 8009854:	2109      	movs	r1, #9
 8009856:	68a0      	ldr	r0, [r4, #8]
 8009858:	f7ff ff9c 	bl	8009794 <std>
 800985c:	2202      	movs	r2, #2
 800985e:	2112      	movs	r1, #18
 8009860:	68e0      	ldr	r0, [r4, #12]
 8009862:	f7ff ff97 	bl	8009794 <std>
 8009866:	2301      	movs	r3, #1
 8009868:	63a3      	str	r3, [r4, #56]	; 0x38
 800986a:	e7df      	b.n	800982c <__sinit+0xc>
 800986c:	080097e5 	.word	0x080097e5

08009870 <__libc_fini_array>:
 8009870:	b538      	push	{r3, r4, r5, lr}
 8009872:	4d07      	ldr	r5, [pc, #28]	; (8009890 <__libc_fini_array+0x20>)
 8009874:	4c07      	ldr	r4, [pc, #28]	; (8009894 <__libc_fini_array+0x24>)
 8009876:	1b64      	subs	r4, r4, r5
 8009878:	10a4      	asrs	r4, r4, #2
 800987a:	b91c      	cbnz	r4, 8009884 <__libc_fini_array+0x14>
 800987c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009880:	f002 b960 	b.w	800bb44 <_fini>
 8009884:	3c01      	subs	r4, #1
 8009886:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800988a:	4798      	blx	r3
 800988c:	e7f5      	b.n	800987a <__libc_fini_array+0xa>
 800988e:	bf00      	nop
 8009890:	0800c3c4 	.word	0x0800c3c4
 8009894:	0800c3c8 	.word	0x0800c3c8

08009898 <_malloc_trim_r>:
 8009898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800989c:	4606      	mov	r6, r0
 800989e:	2008      	movs	r0, #8
 80098a0:	460c      	mov	r4, r1
 80098a2:	f7fd fd65 	bl	8007370 <sysconf>
 80098a6:	4680      	mov	r8, r0
 80098a8:	4f22      	ldr	r7, [pc, #136]	; (8009934 <_malloc_trim_r+0x9c>)
 80098aa:	4630      	mov	r0, r6
 80098ac:	f7fc fab4 	bl	8005e18 <__malloc_lock>
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	685d      	ldr	r5, [r3, #4]
 80098b4:	f025 0503 	bic.w	r5, r5, #3
 80098b8:	1b2c      	subs	r4, r5, r4
 80098ba:	3c11      	subs	r4, #17
 80098bc:	4444      	add	r4, r8
 80098be:	fbb4 f4f8 	udiv	r4, r4, r8
 80098c2:	3c01      	subs	r4, #1
 80098c4:	fb08 f404 	mul.w	r4, r8, r4
 80098c8:	45a0      	cmp	r8, r4
 80098ca:	dd05      	ble.n	80098d8 <_malloc_trim_r+0x40>
 80098cc:	4630      	mov	r0, r6
 80098ce:	f7fc faa9 	bl	8005e24 <__malloc_unlock>
 80098d2:	2000      	movs	r0, #0
 80098d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d8:	2100      	movs	r1, #0
 80098da:	4630      	mov	r0, r6
 80098dc:	f7f7 fdd4 	bl	8001488 <_sbrk_r>
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	442b      	add	r3, r5
 80098e4:	4298      	cmp	r0, r3
 80098e6:	d1f1      	bne.n	80098cc <_malloc_trim_r+0x34>
 80098e8:	4630      	mov	r0, r6
 80098ea:	4261      	negs	r1, r4
 80098ec:	f7f7 fdcc 	bl	8001488 <_sbrk_r>
 80098f0:	3001      	adds	r0, #1
 80098f2:	d110      	bne.n	8009916 <_malloc_trim_r+0x7e>
 80098f4:	2100      	movs	r1, #0
 80098f6:	4630      	mov	r0, r6
 80098f8:	f7f7 fdc6 	bl	8001488 <_sbrk_r>
 80098fc:	68ba      	ldr	r2, [r7, #8]
 80098fe:	1a83      	subs	r3, r0, r2
 8009900:	2b0f      	cmp	r3, #15
 8009902:	dde3      	ble.n	80098cc <_malloc_trim_r+0x34>
 8009904:	490c      	ldr	r1, [pc, #48]	; (8009938 <_malloc_trim_r+0xa0>)
 8009906:	f043 0301 	orr.w	r3, r3, #1
 800990a:	6809      	ldr	r1, [r1, #0]
 800990c:	6053      	str	r3, [r2, #4]
 800990e:	1a40      	subs	r0, r0, r1
 8009910:	490a      	ldr	r1, [pc, #40]	; (800993c <_malloc_trim_r+0xa4>)
 8009912:	6008      	str	r0, [r1, #0]
 8009914:	e7da      	b.n	80098cc <_malloc_trim_r+0x34>
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	4a08      	ldr	r2, [pc, #32]	; (800993c <_malloc_trim_r+0xa4>)
 800991a:	1b2d      	subs	r5, r5, r4
 800991c:	f045 0501 	orr.w	r5, r5, #1
 8009920:	605d      	str	r5, [r3, #4]
 8009922:	6813      	ldr	r3, [r2, #0]
 8009924:	4630      	mov	r0, r6
 8009926:	1b1c      	subs	r4, r3, r4
 8009928:	6014      	str	r4, [r2, #0]
 800992a:	f7fc fa7b 	bl	8005e24 <__malloc_unlock>
 800992e:	2001      	movs	r0, #1
 8009930:	e7d0      	b.n	80098d4 <_malloc_trim_r+0x3c>
 8009932:	bf00      	nop
 8009934:	20000458 	.word	0x20000458
 8009938:	20000860 	.word	0x20000860
 800993c:	20000ed0 	.word	0x20000ed0

08009940 <_free_r>:
 8009940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009942:	4605      	mov	r5, r0
 8009944:	460f      	mov	r7, r1
 8009946:	2900      	cmp	r1, #0
 8009948:	f000 80b1 	beq.w	8009aae <_free_r+0x16e>
 800994c:	f7fc fa64 	bl	8005e18 <__malloc_lock>
 8009950:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009954:	4856      	ldr	r0, [pc, #344]	; (8009ab0 <_free_r+0x170>)
 8009956:	f022 0401 	bic.w	r4, r2, #1
 800995a:	f1a7 0308 	sub.w	r3, r7, #8
 800995e:	eb03 0c04 	add.w	ip, r3, r4
 8009962:	6881      	ldr	r1, [r0, #8]
 8009964:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009968:	4561      	cmp	r1, ip
 800996a:	f026 0603 	bic.w	r6, r6, #3
 800996e:	f002 0201 	and.w	r2, r2, #1
 8009972:	d11b      	bne.n	80099ac <_free_r+0x6c>
 8009974:	4434      	add	r4, r6
 8009976:	b93a      	cbnz	r2, 8009988 <_free_r+0x48>
 8009978:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800997c:	1a9b      	subs	r3, r3, r2
 800997e:	4414      	add	r4, r2
 8009980:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8009984:	60ca      	str	r2, [r1, #12]
 8009986:	6091      	str	r1, [r2, #8]
 8009988:	f044 0201 	orr.w	r2, r4, #1
 800998c:	605a      	str	r2, [r3, #4]
 800998e:	6083      	str	r3, [r0, #8]
 8009990:	4b48      	ldr	r3, [pc, #288]	; (8009ab4 <_free_r+0x174>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	42a3      	cmp	r3, r4
 8009996:	d804      	bhi.n	80099a2 <_free_r+0x62>
 8009998:	4b47      	ldr	r3, [pc, #284]	; (8009ab8 <_free_r+0x178>)
 800999a:	4628      	mov	r0, r5
 800999c:	6819      	ldr	r1, [r3, #0]
 800999e:	f7ff ff7b 	bl	8009898 <_malloc_trim_r>
 80099a2:	4628      	mov	r0, r5
 80099a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099a8:	f7fc ba3c 	b.w	8005e24 <__malloc_unlock>
 80099ac:	f8cc 6004 	str.w	r6, [ip, #4]
 80099b0:	2a00      	cmp	r2, #0
 80099b2:	d138      	bne.n	8009a26 <_free_r+0xe6>
 80099b4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80099b8:	f100 0708 	add.w	r7, r0, #8
 80099bc:	1a5b      	subs	r3, r3, r1
 80099be:	440c      	add	r4, r1
 80099c0:	6899      	ldr	r1, [r3, #8]
 80099c2:	42b9      	cmp	r1, r7
 80099c4:	d031      	beq.n	8009a2a <_free_r+0xea>
 80099c6:	68df      	ldr	r7, [r3, #12]
 80099c8:	60cf      	str	r7, [r1, #12]
 80099ca:	60b9      	str	r1, [r7, #8]
 80099cc:	eb0c 0106 	add.w	r1, ip, r6
 80099d0:	6849      	ldr	r1, [r1, #4]
 80099d2:	07c9      	lsls	r1, r1, #31
 80099d4:	d40b      	bmi.n	80099ee <_free_r+0xae>
 80099d6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80099da:	4434      	add	r4, r6
 80099dc:	bb3a      	cbnz	r2, 8009a2e <_free_r+0xee>
 80099de:	4e37      	ldr	r6, [pc, #220]	; (8009abc <_free_r+0x17c>)
 80099e0:	42b1      	cmp	r1, r6
 80099e2:	d124      	bne.n	8009a2e <_free_r+0xee>
 80099e4:	2201      	movs	r2, #1
 80099e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099ea:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80099ee:	f044 0101 	orr.w	r1, r4, #1
 80099f2:	6059      	str	r1, [r3, #4]
 80099f4:	511c      	str	r4, [r3, r4]
 80099f6:	2a00      	cmp	r2, #0
 80099f8:	d1d3      	bne.n	80099a2 <_free_r+0x62>
 80099fa:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 80099fe:	d21b      	bcs.n	8009a38 <_free_r+0xf8>
 8009a00:	0961      	lsrs	r1, r4, #5
 8009a02:	08e2      	lsrs	r2, r4, #3
 8009a04:	2401      	movs	r4, #1
 8009a06:	408c      	lsls	r4, r1
 8009a08:	6841      	ldr	r1, [r0, #4]
 8009a0a:	3201      	adds	r2, #1
 8009a0c:	430c      	orrs	r4, r1
 8009a0e:	6044      	str	r4, [r0, #4]
 8009a10:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009a14:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009a18:	3908      	subs	r1, #8
 8009a1a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009a1e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8009a22:	60e3      	str	r3, [r4, #12]
 8009a24:	e7bd      	b.n	80099a2 <_free_r+0x62>
 8009a26:	2200      	movs	r2, #0
 8009a28:	e7d0      	b.n	80099cc <_free_r+0x8c>
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	e7ce      	b.n	80099cc <_free_r+0x8c>
 8009a2e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009a32:	60ce      	str	r6, [r1, #12]
 8009a34:	60b1      	str	r1, [r6, #8]
 8009a36:	e7da      	b.n	80099ee <_free_r+0xae>
 8009a38:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009a3c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009a40:	d214      	bcs.n	8009a6c <_free_r+0x12c>
 8009a42:	09a2      	lsrs	r2, r4, #6
 8009a44:	3238      	adds	r2, #56	; 0x38
 8009a46:	1c51      	adds	r1, r2, #1
 8009a48:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009a4c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009a50:	428e      	cmp	r6, r1
 8009a52:	d125      	bne.n	8009aa0 <_free_r+0x160>
 8009a54:	2401      	movs	r4, #1
 8009a56:	1092      	asrs	r2, r2, #2
 8009a58:	fa04 f202 	lsl.w	r2, r4, r2
 8009a5c:	6844      	ldr	r4, [r0, #4]
 8009a5e:	4322      	orrs	r2, r4
 8009a60:	6042      	str	r2, [r0, #4]
 8009a62:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009a66:	60b3      	str	r3, [r6, #8]
 8009a68:	60cb      	str	r3, [r1, #12]
 8009a6a:	e79a      	b.n	80099a2 <_free_r+0x62>
 8009a6c:	2a14      	cmp	r2, #20
 8009a6e:	d801      	bhi.n	8009a74 <_free_r+0x134>
 8009a70:	325b      	adds	r2, #91	; 0x5b
 8009a72:	e7e8      	b.n	8009a46 <_free_r+0x106>
 8009a74:	2a54      	cmp	r2, #84	; 0x54
 8009a76:	d802      	bhi.n	8009a7e <_free_r+0x13e>
 8009a78:	0b22      	lsrs	r2, r4, #12
 8009a7a:	326e      	adds	r2, #110	; 0x6e
 8009a7c:	e7e3      	b.n	8009a46 <_free_r+0x106>
 8009a7e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009a82:	d802      	bhi.n	8009a8a <_free_r+0x14a>
 8009a84:	0be2      	lsrs	r2, r4, #15
 8009a86:	3277      	adds	r2, #119	; 0x77
 8009a88:	e7dd      	b.n	8009a46 <_free_r+0x106>
 8009a8a:	f240 5154 	movw	r1, #1364	; 0x554
 8009a8e:	428a      	cmp	r2, r1
 8009a90:	bf96      	itet	ls
 8009a92:	0ca2      	lsrls	r2, r4, #18
 8009a94:	227e      	movhi	r2, #126	; 0x7e
 8009a96:	327c      	addls	r2, #124	; 0x7c
 8009a98:	e7d5      	b.n	8009a46 <_free_r+0x106>
 8009a9a:	6889      	ldr	r1, [r1, #8]
 8009a9c:	428e      	cmp	r6, r1
 8009a9e:	d004      	beq.n	8009aaa <_free_r+0x16a>
 8009aa0:	684a      	ldr	r2, [r1, #4]
 8009aa2:	f022 0203 	bic.w	r2, r2, #3
 8009aa6:	42a2      	cmp	r2, r4
 8009aa8:	d8f7      	bhi.n	8009a9a <_free_r+0x15a>
 8009aaa:	68ce      	ldr	r6, [r1, #12]
 8009aac:	e7d9      	b.n	8009a62 <_free_r+0x122>
 8009aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ab0:	20000458 	.word	0x20000458
 8009ab4:	20000864 	.word	0x20000864
 8009ab8:	20000f00 	.word	0x20000f00
 8009abc:	20000460 	.word	0x20000460

08009ac0 <__sfvwrite_r>:
 8009ac0:	6893      	ldr	r3, [r2, #8]
 8009ac2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	460c      	mov	r4, r1
 8009aca:	4690      	mov	r8, r2
 8009acc:	b91b      	cbnz	r3, 8009ad6 <__sfvwrite_r+0x16>
 8009ace:	2000      	movs	r0, #0
 8009ad0:	b003      	add	sp, #12
 8009ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ad6:	898b      	ldrh	r3, [r1, #12]
 8009ad8:	0718      	lsls	r0, r3, #28
 8009ada:	d550      	bpl.n	8009b7e <__sfvwrite_r+0xbe>
 8009adc:	690b      	ldr	r3, [r1, #16]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d04d      	beq.n	8009b7e <__sfvwrite_r+0xbe>
 8009ae2:	89a3      	ldrh	r3, [r4, #12]
 8009ae4:	f8d8 7000 	ldr.w	r7, [r8]
 8009ae8:	f013 0902 	ands.w	r9, r3, #2
 8009aec:	d16c      	bne.n	8009bc8 <__sfvwrite_r+0x108>
 8009aee:	f013 0301 	ands.w	r3, r3, #1
 8009af2:	f000 809c 	beq.w	8009c2e <__sfvwrite_r+0x16e>
 8009af6:	4648      	mov	r0, r9
 8009af8:	46ca      	mov	sl, r9
 8009afa:	46cb      	mov	fp, r9
 8009afc:	f1bb 0f00 	cmp.w	fp, #0
 8009b00:	f000 8103 	beq.w	8009d0a <__sfvwrite_r+0x24a>
 8009b04:	b950      	cbnz	r0, 8009b1c <__sfvwrite_r+0x5c>
 8009b06:	465a      	mov	r2, fp
 8009b08:	210a      	movs	r1, #10
 8009b0a:	4650      	mov	r0, sl
 8009b0c:	f000 f9b6 	bl	8009e7c <memchr>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	f000 80ff 	beq.w	8009d14 <__sfvwrite_r+0x254>
 8009b16:	3001      	adds	r0, #1
 8009b18:	eba0 090a 	sub.w	r9, r0, sl
 8009b1c:	6820      	ldr	r0, [r4, #0]
 8009b1e:	6921      	ldr	r1, [r4, #16]
 8009b20:	45d9      	cmp	r9, fp
 8009b22:	464a      	mov	r2, r9
 8009b24:	bf28      	it	cs
 8009b26:	465a      	movcs	r2, fp
 8009b28:	4288      	cmp	r0, r1
 8009b2a:	6963      	ldr	r3, [r4, #20]
 8009b2c:	f240 80f5 	bls.w	8009d1a <__sfvwrite_r+0x25a>
 8009b30:	68a5      	ldr	r5, [r4, #8]
 8009b32:	441d      	add	r5, r3
 8009b34:	42aa      	cmp	r2, r5
 8009b36:	f340 80f0 	ble.w	8009d1a <__sfvwrite_r+0x25a>
 8009b3a:	4651      	mov	r1, sl
 8009b3c:	462a      	mov	r2, r5
 8009b3e:	f000 f9b9 	bl	8009eb4 <memmove>
 8009b42:	6823      	ldr	r3, [r4, #0]
 8009b44:	4621      	mov	r1, r4
 8009b46:	442b      	add	r3, r5
 8009b48:	4630      	mov	r0, r6
 8009b4a:	6023      	str	r3, [r4, #0]
 8009b4c:	f7ff fdfc 	bl	8009748 <_fflush_r>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	d167      	bne.n	8009c24 <__sfvwrite_r+0x164>
 8009b54:	ebb9 0905 	subs.w	r9, r9, r5
 8009b58:	f040 80f7 	bne.w	8009d4a <__sfvwrite_r+0x28a>
 8009b5c:	4621      	mov	r1, r4
 8009b5e:	4630      	mov	r0, r6
 8009b60:	f7ff fdf2 	bl	8009748 <_fflush_r>
 8009b64:	2800      	cmp	r0, #0
 8009b66:	d15d      	bne.n	8009c24 <__sfvwrite_r+0x164>
 8009b68:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009b6c:	44aa      	add	sl, r5
 8009b6e:	ebab 0b05 	sub.w	fp, fp, r5
 8009b72:	1b55      	subs	r5, r2, r5
 8009b74:	f8c8 5008 	str.w	r5, [r8, #8]
 8009b78:	2d00      	cmp	r5, #0
 8009b7a:	d1bf      	bne.n	8009afc <__sfvwrite_r+0x3c>
 8009b7c:	e7a7      	b.n	8009ace <__sfvwrite_r+0xe>
 8009b7e:	4621      	mov	r1, r4
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7fe fe9d 	bl	80088c0 <__swsetup_r>
 8009b86:	2800      	cmp	r0, #0
 8009b88:	d0ab      	beq.n	8009ae2 <__sfvwrite_r+0x22>
 8009b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b8e:	e79f      	b.n	8009ad0 <__sfvwrite_r+0x10>
 8009b90:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009b94:	3708      	adds	r7, #8
 8009b96:	f1b9 0f00 	cmp.w	r9, #0
 8009b9a:	d0f9      	beq.n	8009b90 <__sfvwrite_r+0xd0>
 8009b9c:	45d1      	cmp	r9, sl
 8009b9e:	464b      	mov	r3, r9
 8009ba0:	465a      	mov	r2, fp
 8009ba2:	bf28      	it	cs
 8009ba4:	4653      	movcs	r3, sl
 8009ba6:	4630      	mov	r0, r6
 8009ba8:	69e1      	ldr	r1, [r4, #28]
 8009baa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009bac:	47a8      	blx	r5
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	dd38      	ble.n	8009c24 <__sfvwrite_r+0x164>
 8009bb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bb6:	4483      	add	fp, r0
 8009bb8:	eba9 0900 	sub.w	r9, r9, r0
 8009bbc:	1a18      	subs	r0, r3, r0
 8009bbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	d1e7      	bne.n	8009b96 <__sfvwrite_r+0xd6>
 8009bc6:	e782      	b.n	8009ace <__sfvwrite_r+0xe>
 8009bc8:	f04f 0b00 	mov.w	fp, #0
 8009bcc:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009d50 <__sfvwrite_r+0x290>
 8009bd0:	46d9      	mov	r9, fp
 8009bd2:	e7e0      	b.n	8009b96 <__sfvwrite_r+0xd6>
 8009bd4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009bd8:	3708      	adds	r7, #8
 8009bda:	f1ba 0f00 	cmp.w	sl, #0
 8009bde:	d0f9      	beq.n	8009bd4 <__sfvwrite_r+0x114>
 8009be0:	89a3      	ldrh	r3, [r4, #12]
 8009be2:	68a2      	ldr	r2, [r4, #8]
 8009be4:	0599      	lsls	r1, r3, #22
 8009be6:	6820      	ldr	r0, [r4, #0]
 8009be8:	d563      	bpl.n	8009cb2 <__sfvwrite_r+0x1f2>
 8009bea:	4552      	cmp	r2, sl
 8009bec:	d836      	bhi.n	8009c5c <__sfvwrite_r+0x19c>
 8009bee:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009bf2:	d033      	beq.n	8009c5c <__sfvwrite_r+0x19c>
 8009bf4:	6921      	ldr	r1, [r4, #16]
 8009bf6:	6965      	ldr	r5, [r4, #20]
 8009bf8:	eba0 0b01 	sub.w	fp, r0, r1
 8009bfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c04:	f10b 0201 	add.w	r2, fp, #1
 8009c08:	106d      	asrs	r5, r5, #1
 8009c0a:	4452      	add	r2, sl
 8009c0c:	4295      	cmp	r5, r2
 8009c0e:	bf38      	it	cc
 8009c10:	4615      	movcc	r5, r2
 8009c12:	055b      	lsls	r3, r3, #21
 8009c14:	d53d      	bpl.n	8009c92 <__sfvwrite_r+0x1d2>
 8009c16:	4629      	mov	r1, r5
 8009c18:	4630      	mov	r0, r6
 8009c1a:	f7fb feb3 	bl	8005984 <_malloc_r>
 8009c1e:	b948      	cbnz	r0, 8009c34 <__sfvwrite_r+0x174>
 8009c20:	230c      	movs	r3, #12
 8009c22:	6033      	str	r3, [r6, #0]
 8009c24:	89a3      	ldrh	r3, [r4, #12]
 8009c26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c2a:	81a3      	strh	r3, [r4, #12]
 8009c2c:	e7ad      	b.n	8009b8a <__sfvwrite_r+0xca>
 8009c2e:	4699      	mov	r9, r3
 8009c30:	469a      	mov	sl, r3
 8009c32:	e7d2      	b.n	8009bda <__sfvwrite_r+0x11a>
 8009c34:	465a      	mov	r2, fp
 8009c36:	6921      	ldr	r1, [r4, #16]
 8009c38:	9001      	str	r0, [sp, #4]
 8009c3a:	f000 f92d 	bl	8009e98 <memcpy>
 8009c3e:	89a2      	ldrh	r2, [r4, #12]
 8009c40:	9b01      	ldr	r3, [sp, #4]
 8009c42:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009c46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009c4a:	81a2      	strh	r2, [r4, #12]
 8009c4c:	4652      	mov	r2, sl
 8009c4e:	6123      	str	r3, [r4, #16]
 8009c50:	6165      	str	r5, [r4, #20]
 8009c52:	445b      	add	r3, fp
 8009c54:	eba5 050b 	sub.w	r5, r5, fp
 8009c58:	6023      	str	r3, [r4, #0]
 8009c5a:	60a5      	str	r5, [r4, #8]
 8009c5c:	4552      	cmp	r2, sl
 8009c5e:	bf28      	it	cs
 8009c60:	4652      	movcs	r2, sl
 8009c62:	4655      	mov	r5, sl
 8009c64:	4649      	mov	r1, r9
 8009c66:	6820      	ldr	r0, [r4, #0]
 8009c68:	9201      	str	r2, [sp, #4]
 8009c6a:	f000 f923 	bl	8009eb4 <memmove>
 8009c6e:	68a3      	ldr	r3, [r4, #8]
 8009c70:	9a01      	ldr	r2, [sp, #4]
 8009c72:	1a9b      	subs	r3, r3, r2
 8009c74:	60a3      	str	r3, [r4, #8]
 8009c76:	6823      	ldr	r3, [r4, #0]
 8009c78:	441a      	add	r2, r3
 8009c7a:	6022      	str	r2, [r4, #0]
 8009c7c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009c80:	44a9      	add	r9, r5
 8009c82:	ebaa 0a05 	sub.w	sl, sl, r5
 8009c86:	1b45      	subs	r5, r0, r5
 8009c88:	f8c8 5008 	str.w	r5, [r8, #8]
 8009c8c:	2d00      	cmp	r5, #0
 8009c8e:	d1a4      	bne.n	8009bda <__sfvwrite_r+0x11a>
 8009c90:	e71d      	b.n	8009ace <__sfvwrite_r+0xe>
 8009c92:	462a      	mov	r2, r5
 8009c94:	4630      	mov	r0, r6
 8009c96:	f000 fc5b 	bl	800a550 <_realloc_r>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	d1d5      	bne.n	8009c4c <__sfvwrite_r+0x18c>
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	6921      	ldr	r1, [r4, #16]
 8009ca4:	f7ff fe4c 	bl	8009940 <_free_r>
 8009ca8:	89a3      	ldrh	r3, [r4, #12]
 8009caa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cae:	81a3      	strh	r3, [r4, #12]
 8009cb0:	e7b6      	b.n	8009c20 <__sfvwrite_r+0x160>
 8009cb2:	6923      	ldr	r3, [r4, #16]
 8009cb4:	4283      	cmp	r3, r0
 8009cb6:	d302      	bcc.n	8009cbe <__sfvwrite_r+0x1fe>
 8009cb8:	6961      	ldr	r1, [r4, #20]
 8009cba:	4551      	cmp	r1, sl
 8009cbc:	d915      	bls.n	8009cea <__sfvwrite_r+0x22a>
 8009cbe:	4552      	cmp	r2, sl
 8009cc0:	bf28      	it	cs
 8009cc2:	4652      	movcs	r2, sl
 8009cc4:	4615      	mov	r5, r2
 8009cc6:	4649      	mov	r1, r9
 8009cc8:	f000 f8f4 	bl	8009eb4 <memmove>
 8009ccc:	68a3      	ldr	r3, [r4, #8]
 8009cce:	6822      	ldr	r2, [r4, #0]
 8009cd0:	1b5b      	subs	r3, r3, r5
 8009cd2:	442a      	add	r2, r5
 8009cd4:	60a3      	str	r3, [r4, #8]
 8009cd6:	6022      	str	r2, [r4, #0]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d1cf      	bne.n	8009c7c <__sfvwrite_r+0x1bc>
 8009cdc:	4621      	mov	r1, r4
 8009cde:	4630      	mov	r0, r6
 8009ce0:	f7ff fd32 	bl	8009748 <_fflush_r>
 8009ce4:	2800      	cmp	r0, #0
 8009ce6:	d0c9      	beq.n	8009c7c <__sfvwrite_r+0x1bc>
 8009ce8:	e79c      	b.n	8009c24 <__sfvwrite_r+0x164>
 8009cea:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009cee:	459a      	cmp	sl, r3
 8009cf0:	bf38      	it	cc
 8009cf2:	4653      	movcc	r3, sl
 8009cf4:	fb93 f3f1 	sdiv	r3, r3, r1
 8009cf8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009cfa:	434b      	muls	r3, r1
 8009cfc:	464a      	mov	r2, r9
 8009cfe:	4630      	mov	r0, r6
 8009d00:	69e1      	ldr	r1, [r4, #28]
 8009d02:	47a8      	blx	r5
 8009d04:	1e05      	subs	r5, r0, #0
 8009d06:	dcb9      	bgt.n	8009c7c <__sfvwrite_r+0x1bc>
 8009d08:	e78c      	b.n	8009c24 <__sfvwrite_r+0x164>
 8009d0a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d0e:	2000      	movs	r0, #0
 8009d10:	3708      	adds	r7, #8
 8009d12:	e6f3      	b.n	8009afc <__sfvwrite_r+0x3c>
 8009d14:	f10b 0901 	add.w	r9, fp, #1
 8009d18:	e700      	b.n	8009b1c <__sfvwrite_r+0x5c>
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	dc08      	bgt.n	8009d30 <__sfvwrite_r+0x270>
 8009d1e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d20:	4652      	mov	r2, sl
 8009d22:	4630      	mov	r0, r6
 8009d24:	69e1      	ldr	r1, [r4, #28]
 8009d26:	47a8      	blx	r5
 8009d28:	1e05      	subs	r5, r0, #0
 8009d2a:	f73f af13 	bgt.w	8009b54 <__sfvwrite_r+0x94>
 8009d2e:	e779      	b.n	8009c24 <__sfvwrite_r+0x164>
 8009d30:	4651      	mov	r1, sl
 8009d32:	9201      	str	r2, [sp, #4]
 8009d34:	f000 f8be 	bl	8009eb4 <memmove>
 8009d38:	9a01      	ldr	r2, [sp, #4]
 8009d3a:	68a3      	ldr	r3, [r4, #8]
 8009d3c:	4615      	mov	r5, r2
 8009d3e:	1a9b      	subs	r3, r3, r2
 8009d40:	60a3      	str	r3, [r4, #8]
 8009d42:	6823      	ldr	r3, [r4, #0]
 8009d44:	4413      	add	r3, r2
 8009d46:	6023      	str	r3, [r4, #0]
 8009d48:	e704      	b.n	8009b54 <__sfvwrite_r+0x94>
 8009d4a:	2001      	movs	r0, #1
 8009d4c:	e70c      	b.n	8009b68 <__sfvwrite_r+0xa8>
 8009d4e:	bf00      	nop
 8009d50:	7ffffc00 	.word	0x7ffffc00

08009d54 <_fwalk_reent>:
 8009d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d58:	4606      	mov	r6, r0
 8009d5a:	4688      	mov	r8, r1
 8009d5c:	2700      	movs	r7, #0
 8009d5e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009d62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d66:	f1b9 0901 	subs.w	r9, r9, #1
 8009d6a:	d505      	bpl.n	8009d78 <_fwalk_reent+0x24>
 8009d6c:	6824      	ldr	r4, [r4, #0]
 8009d6e:	2c00      	cmp	r4, #0
 8009d70:	d1f7      	bne.n	8009d62 <_fwalk_reent+0xe>
 8009d72:	4638      	mov	r0, r7
 8009d74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d78:	89ab      	ldrh	r3, [r5, #12]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d907      	bls.n	8009d8e <_fwalk_reent+0x3a>
 8009d7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d82:	3301      	adds	r3, #1
 8009d84:	d003      	beq.n	8009d8e <_fwalk_reent+0x3a>
 8009d86:	4629      	mov	r1, r5
 8009d88:	4630      	mov	r0, r6
 8009d8a:	47c0      	blx	r8
 8009d8c:	4307      	orrs	r7, r0
 8009d8e:	3568      	adds	r5, #104	; 0x68
 8009d90:	e7e9      	b.n	8009d66 <_fwalk_reent+0x12>
	...

08009d94 <_localeconv_r>:
 8009d94:	4800      	ldr	r0, [pc, #0]	; (8009d98 <_localeconv_r+0x4>)
 8009d96:	4770      	bx	lr
 8009d98:	2000095c 	.word	0x2000095c

08009d9c <__retarget_lock_init_recursive>:
 8009d9c:	4770      	bx	lr

08009d9e <__retarget_lock_close_recursive>:
 8009d9e:	4770      	bx	lr

08009da0 <__retarget_lock_acquire_recursive>:
 8009da0:	4770      	bx	lr

08009da2 <__retarget_lock_release_recursive>:
 8009da2:	4770      	bx	lr

08009da4 <__swhatbuf_r>:
 8009da4:	b570      	push	{r4, r5, r6, lr}
 8009da6:	460e      	mov	r6, r1
 8009da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dac:	4614      	mov	r4, r2
 8009dae:	2900      	cmp	r1, #0
 8009db0:	461d      	mov	r5, r3
 8009db2:	b096      	sub	sp, #88	; 0x58
 8009db4:	da09      	bge.n	8009dca <__swhatbuf_r+0x26>
 8009db6:	2200      	movs	r2, #0
 8009db8:	89b3      	ldrh	r3, [r6, #12]
 8009dba:	602a      	str	r2, [r5, #0]
 8009dbc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009dc0:	d116      	bne.n	8009df0 <__swhatbuf_r+0x4c>
 8009dc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009dc6:	6023      	str	r3, [r4, #0]
 8009dc8:	e015      	b.n	8009df6 <__swhatbuf_r+0x52>
 8009dca:	466a      	mov	r2, sp
 8009dcc:	f001 fd2e 	bl	800b82c <_fstat_r>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	dbf0      	blt.n	8009db6 <__swhatbuf_r+0x12>
 8009dd4:	9a01      	ldr	r2, [sp, #4]
 8009dd6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009dda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009dde:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009de2:	425a      	negs	r2, r3
 8009de4:	415a      	adcs	r2, r3
 8009de6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009dea:	602a      	str	r2, [r5, #0]
 8009dec:	6023      	str	r3, [r4, #0]
 8009dee:	e002      	b.n	8009df6 <__swhatbuf_r+0x52>
 8009df0:	2340      	movs	r3, #64	; 0x40
 8009df2:	4610      	mov	r0, r2
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	b016      	add	sp, #88	; 0x58
 8009df8:	bd70      	pop	{r4, r5, r6, pc}
	...

08009dfc <__smakebuf_r>:
 8009dfc:	898b      	ldrh	r3, [r1, #12]
 8009dfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e00:	079d      	lsls	r5, r3, #30
 8009e02:	4606      	mov	r6, r0
 8009e04:	460c      	mov	r4, r1
 8009e06:	d507      	bpl.n	8009e18 <__smakebuf_r+0x1c>
 8009e08:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009e0c:	6023      	str	r3, [r4, #0]
 8009e0e:	6123      	str	r3, [r4, #16]
 8009e10:	2301      	movs	r3, #1
 8009e12:	6163      	str	r3, [r4, #20]
 8009e14:	b002      	add	sp, #8
 8009e16:	bd70      	pop	{r4, r5, r6, pc}
 8009e18:	466a      	mov	r2, sp
 8009e1a:	ab01      	add	r3, sp, #4
 8009e1c:	f7ff ffc2 	bl	8009da4 <__swhatbuf_r>
 8009e20:	9900      	ldr	r1, [sp, #0]
 8009e22:	4605      	mov	r5, r0
 8009e24:	4630      	mov	r0, r6
 8009e26:	f7fb fdad 	bl	8005984 <_malloc_r>
 8009e2a:	b948      	cbnz	r0, 8009e40 <__smakebuf_r+0x44>
 8009e2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e30:	059a      	lsls	r2, r3, #22
 8009e32:	d4ef      	bmi.n	8009e14 <__smakebuf_r+0x18>
 8009e34:	f023 0303 	bic.w	r3, r3, #3
 8009e38:	f043 0302 	orr.w	r3, r3, #2
 8009e3c:	81a3      	strh	r3, [r4, #12]
 8009e3e:	e7e3      	b.n	8009e08 <__smakebuf_r+0xc>
 8009e40:	4b0d      	ldr	r3, [pc, #52]	; (8009e78 <__smakebuf_r+0x7c>)
 8009e42:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	6020      	str	r0, [r4, #0]
 8009e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e4c:	81a3      	strh	r3, [r4, #12]
 8009e4e:	9b00      	ldr	r3, [sp, #0]
 8009e50:	6120      	str	r0, [r4, #16]
 8009e52:	6163      	str	r3, [r4, #20]
 8009e54:	9b01      	ldr	r3, [sp, #4]
 8009e56:	b15b      	cbz	r3, 8009e70 <__smakebuf_r+0x74>
 8009e58:	4630      	mov	r0, r6
 8009e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e5e:	f001 fcf7 	bl	800b850 <_isatty_r>
 8009e62:	b128      	cbz	r0, 8009e70 <__smakebuf_r+0x74>
 8009e64:	89a3      	ldrh	r3, [r4, #12]
 8009e66:	f023 0303 	bic.w	r3, r3, #3
 8009e6a:	f043 0301 	orr.w	r3, r3, #1
 8009e6e:	81a3      	strh	r3, [r4, #12]
 8009e70:	89a0      	ldrh	r0, [r4, #12]
 8009e72:	4305      	orrs	r5, r0
 8009e74:	81a5      	strh	r5, [r4, #12]
 8009e76:	e7cd      	b.n	8009e14 <__smakebuf_r+0x18>
 8009e78:	080097e5 	.word	0x080097e5

08009e7c <memchr>:
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	b510      	push	{r4, lr}
 8009e80:	b2c9      	uxtb	r1, r1
 8009e82:	4402      	add	r2, r0
 8009e84:	4293      	cmp	r3, r2
 8009e86:	4618      	mov	r0, r3
 8009e88:	d101      	bne.n	8009e8e <memchr+0x12>
 8009e8a:	2000      	movs	r0, #0
 8009e8c:	e003      	b.n	8009e96 <memchr+0x1a>
 8009e8e:	7804      	ldrb	r4, [r0, #0]
 8009e90:	3301      	adds	r3, #1
 8009e92:	428c      	cmp	r4, r1
 8009e94:	d1f6      	bne.n	8009e84 <memchr+0x8>
 8009e96:	bd10      	pop	{r4, pc}

08009e98 <memcpy>:
 8009e98:	440a      	add	r2, r1
 8009e9a:	4291      	cmp	r1, r2
 8009e9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ea0:	d100      	bne.n	8009ea4 <memcpy+0xc>
 8009ea2:	4770      	bx	lr
 8009ea4:	b510      	push	{r4, lr}
 8009ea6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eaa:	4291      	cmp	r1, r2
 8009eac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eb0:	d1f9      	bne.n	8009ea6 <memcpy+0xe>
 8009eb2:	bd10      	pop	{r4, pc}

08009eb4 <memmove>:
 8009eb4:	4288      	cmp	r0, r1
 8009eb6:	b510      	push	{r4, lr}
 8009eb8:	eb01 0402 	add.w	r4, r1, r2
 8009ebc:	d902      	bls.n	8009ec4 <memmove+0x10>
 8009ebe:	4284      	cmp	r4, r0
 8009ec0:	4623      	mov	r3, r4
 8009ec2:	d807      	bhi.n	8009ed4 <memmove+0x20>
 8009ec4:	1e43      	subs	r3, r0, #1
 8009ec6:	42a1      	cmp	r1, r4
 8009ec8:	d008      	beq.n	8009edc <memmove+0x28>
 8009eca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ece:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ed2:	e7f8      	b.n	8009ec6 <memmove+0x12>
 8009ed4:	4601      	mov	r1, r0
 8009ed6:	4402      	add	r2, r0
 8009ed8:	428a      	cmp	r2, r1
 8009eda:	d100      	bne.n	8009ede <memmove+0x2a>
 8009edc:	bd10      	pop	{r4, pc}
 8009ede:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ee2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ee6:	e7f7      	b.n	8009ed8 <memmove+0x24>

08009ee8 <_Balloc>:
 8009ee8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009eea:	b570      	push	{r4, r5, r6, lr}
 8009eec:	4605      	mov	r5, r0
 8009eee:	460c      	mov	r4, r1
 8009ef0:	b17b      	cbz	r3, 8009f12 <_Balloc+0x2a>
 8009ef2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009ef4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009ef8:	b9a0      	cbnz	r0, 8009f24 <_Balloc+0x3c>
 8009efa:	2101      	movs	r1, #1
 8009efc:	fa01 f604 	lsl.w	r6, r1, r4
 8009f00:	1d72      	adds	r2, r6, #5
 8009f02:	4628      	mov	r0, r5
 8009f04:	0092      	lsls	r2, r2, #2
 8009f06:	f001 fb7f 	bl	800b608 <_calloc_r>
 8009f0a:	b148      	cbz	r0, 8009f20 <_Balloc+0x38>
 8009f0c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009f10:	e00b      	b.n	8009f2a <_Balloc+0x42>
 8009f12:	2221      	movs	r2, #33	; 0x21
 8009f14:	2104      	movs	r1, #4
 8009f16:	f001 fb77 	bl	800b608 <_calloc_r>
 8009f1a:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d1e8      	bne.n	8009ef2 <_Balloc+0xa>
 8009f20:	2000      	movs	r0, #0
 8009f22:	bd70      	pop	{r4, r5, r6, pc}
 8009f24:	6802      	ldr	r2, [r0, #0]
 8009f26:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f30:	e7f7      	b.n	8009f22 <_Balloc+0x3a>

08009f32 <_Bfree>:
 8009f32:	b131      	cbz	r1, 8009f42 <_Bfree+0x10>
 8009f34:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009f36:	684a      	ldr	r2, [r1, #4]
 8009f38:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009f3c:	6008      	str	r0, [r1, #0]
 8009f3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009f42:	4770      	bx	lr

08009f44 <__multadd>:
 8009f44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f48:	4698      	mov	r8, r3
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	690e      	ldr	r6, [r1, #16]
 8009f50:	4607      	mov	r7, r0
 8009f52:	f101 0014 	add.w	r0, r1, #20
 8009f56:	6805      	ldr	r5, [r0, #0]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	b2a9      	uxth	r1, r5
 8009f5c:	fb02 8101 	mla	r1, r2, r1, r8
 8009f60:	0c2d      	lsrs	r5, r5, #16
 8009f62:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009f66:	fb02 c505 	mla	r5, r2, r5, ip
 8009f6a:	b289      	uxth	r1, r1
 8009f6c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009f70:	429e      	cmp	r6, r3
 8009f72:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009f76:	f840 1b04 	str.w	r1, [r0], #4
 8009f7a:	dcec      	bgt.n	8009f56 <__multadd+0x12>
 8009f7c:	f1b8 0f00 	cmp.w	r8, #0
 8009f80:	d022      	beq.n	8009fc8 <__multadd+0x84>
 8009f82:	68a3      	ldr	r3, [r4, #8]
 8009f84:	42b3      	cmp	r3, r6
 8009f86:	dc19      	bgt.n	8009fbc <__multadd+0x78>
 8009f88:	6861      	ldr	r1, [r4, #4]
 8009f8a:	4638      	mov	r0, r7
 8009f8c:	3101      	adds	r1, #1
 8009f8e:	f7ff ffab 	bl	8009ee8 <_Balloc>
 8009f92:	4605      	mov	r5, r0
 8009f94:	b928      	cbnz	r0, 8009fa2 <__multadd+0x5e>
 8009f96:	4602      	mov	r2, r0
 8009f98:	21b5      	movs	r1, #181	; 0xb5
 8009f9a:	4b0d      	ldr	r3, [pc, #52]	; (8009fd0 <__multadd+0x8c>)
 8009f9c:	480d      	ldr	r0, [pc, #52]	; (8009fd4 <__multadd+0x90>)
 8009f9e:	f001 fb15 	bl	800b5cc <__assert_func>
 8009fa2:	6922      	ldr	r2, [r4, #16]
 8009fa4:	f104 010c 	add.w	r1, r4, #12
 8009fa8:	3202      	adds	r2, #2
 8009faa:	0092      	lsls	r2, r2, #2
 8009fac:	300c      	adds	r0, #12
 8009fae:	f7ff ff73 	bl	8009e98 <memcpy>
 8009fb2:	4621      	mov	r1, r4
 8009fb4:	4638      	mov	r0, r7
 8009fb6:	f7ff ffbc 	bl	8009f32 <_Bfree>
 8009fba:	462c      	mov	r4, r5
 8009fbc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009fc0:	3601      	adds	r6, #1
 8009fc2:	f8c3 8014 	str.w	r8, [r3, #20]
 8009fc6:	6126      	str	r6, [r4, #16]
 8009fc8:	4620      	mov	r0, r4
 8009fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fce:	bf00      	nop
 8009fd0:	0800c07d 	.word	0x0800c07d
 8009fd4:	0800c0ed 	.word	0x0800c0ed

08009fd8 <__hi0bits>:
 8009fd8:	0c02      	lsrs	r2, r0, #16
 8009fda:	0412      	lsls	r2, r2, #16
 8009fdc:	4603      	mov	r3, r0
 8009fde:	b9ca      	cbnz	r2, 800a014 <__hi0bits+0x3c>
 8009fe0:	0403      	lsls	r3, r0, #16
 8009fe2:	2010      	movs	r0, #16
 8009fe4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009fe8:	bf04      	itt	eq
 8009fea:	021b      	lsleq	r3, r3, #8
 8009fec:	3008      	addeq	r0, #8
 8009fee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009ff2:	bf04      	itt	eq
 8009ff4:	011b      	lsleq	r3, r3, #4
 8009ff6:	3004      	addeq	r0, #4
 8009ff8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009ffc:	bf04      	itt	eq
 8009ffe:	009b      	lsleq	r3, r3, #2
 800a000:	3002      	addeq	r0, #2
 800a002:	2b00      	cmp	r3, #0
 800a004:	db05      	blt.n	800a012 <__hi0bits+0x3a>
 800a006:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a00a:	f100 0001 	add.w	r0, r0, #1
 800a00e:	bf08      	it	eq
 800a010:	2020      	moveq	r0, #32
 800a012:	4770      	bx	lr
 800a014:	2000      	movs	r0, #0
 800a016:	e7e5      	b.n	8009fe4 <__hi0bits+0xc>

0800a018 <__lo0bits>:
 800a018:	6803      	ldr	r3, [r0, #0]
 800a01a:	4602      	mov	r2, r0
 800a01c:	f013 0007 	ands.w	r0, r3, #7
 800a020:	d00b      	beq.n	800a03a <__lo0bits+0x22>
 800a022:	07d9      	lsls	r1, r3, #31
 800a024:	d422      	bmi.n	800a06c <__lo0bits+0x54>
 800a026:	0798      	lsls	r0, r3, #30
 800a028:	bf49      	itett	mi
 800a02a:	085b      	lsrmi	r3, r3, #1
 800a02c:	089b      	lsrpl	r3, r3, #2
 800a02e:	2001      	movmi	r0, #1
 800a030:	6013      	strmi	r3, [r2, #0]
 800a032:	bf5c      	itt	pl
 800a034:	2002      	movpl	r0, #2
 800a036:	6013      	strpl	r3, [r2, #0]
 800a038:	4770      	bx	lr
 800a03a:	b299      	uxth	r1, r3
 800a03c:	b909      	cbnz	r1, 800a042 <__lo0bits+0x2a>
 800a03e:	2010      	movs	r0, #16
 800a040:	0c1b      	lsrs	r3, r3, #16
 800a042:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a046:	bf04      	itt	eq
 800a048:	0a1b      	lsreq	r3, r3, #8
 800a04a:	3008      	addeq	r0, #8
 800a04c:	0719      	lsls	r1, r3, #28
 800a04e:	bf04      	itt	eq
 800a050:	091b      	lsreq	r3, r3, #4
 800a052:	3004      	addeq	r0, #4
 800a054:	0799      	lsls	r1, r3, #30
 800a056:	bf04      	itt	eq
 800a058:	089b      	lsreq	r3, r3, #2
 800a05a:	3002      	addeq	r0, #2
 800a05c:	07d9      	lsls	r1, r3, #31
 800a05e:	d403      	bmi.n	800a068 <__lo0bits+0x50>
 800a060:	085b      	lsrs	r3, r3, #1
 800a062:	f100 0001 	add.w	r0, r0, #1
 800a066:	d003      	beq.n	800a070 <__lo0bits+0x58>
 800a068:	6013      	str	r3, [r2, #0]
 800a06a:	4770      	bx	lr
 800a06c:	2000      	movs	r0, #0
 800a06e:	4770      	bx	lr
 800a070:	2020      	movs	r0, #32
 800a072:	4770      	bx	lr

0800a074 <__i2b>:
 800a074:	b510      	push	{r4, lr}
 800a076:	460c      	mov	r4, r1
 800a078:	2101      	movs	r1, #1
 800a07a:	f7ff ff35 	bl	8009ee8 <_Balloc>
 800a07e:	4602      	mov	r2, r0
 800a080:	b928      	cbnz	r0, 800a08e <__i2b+0x1a>
 800a082:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a086:	4b04      	ldr	r3, [pc, #16]	; (800a098 <__i2b+0x24>)
 800a088:	4804      	ldr	r0, [pc, #16]	; (800a09c <__i2b+0x28>)
 800a08a:	f001 fa9f 	bl	800b5cc <__assert_func>
 800a08e:	2301      	movs	r3, #1
 800a090:	6144      	str	r4, [r0, #20]
 800a092:	6103      	str	r3, [r0, #16]
 800a094:	bd10      	pop	{r4, pc}
 800a096:	bf00      	nop
 800a098:	0800c07d 	.word	0x0800c07d
 800a09c:	0800c0ed 	.word	0x0800c0ed

0800a0a0 <__multiply>:
 800a0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a4:	4614      	mov	r4, r2
 800a0a6:	690a      	ldr	r2, [r1, #16]
 800a0a8:	6923      	ldr	r3, [r4, #16]
 800a0aa:	460d      	mov	r5, r1
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	bfbe      	ittt	lt
 800a0b0:	460b      	movlt	r3, r1
 800a0b2:	4625      	movlt	r5, r4
 800a0b4:	461c      	movlt	r4, r3
 800a0b6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a0ba:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a0be:	68ab      	ldr	r3, [r5, #8]
 800a0c0:	6869      	ldr	r1, [r5, #4]
 800a0c2:	eb0a 0709 	add.w	r7, sl, r9
 800a0c6:	42bb      	cmp	r3, r7
 800a0c8:	b085      	sub	sp, #20
 800a0ca:	bfb8      	it	lt
 800a0cc:	3101      	addlt	r1, #1
 800a0ce:	f7ff ff0b 	bl	8009ee8 <_Balloc>
 800a0d2:	b930      	cbnz	r0, 800a0e2 <__multiply+0x42>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	f240 115d 	movw	r1, #349	; 0x15d
 800a0da:	4b41      	ldr	r3, [pc, #260]	; (800a1e0 <__multiply+0x140>)
 800a0dc:	4841      	ldr	r0, [pc, #260]	; (800a1e4 <__multiply+0x144>)
 800a0de:	f001 fa75 	bl	800b5cc <__assert_func>
 800a0e2:	f100 0614 	add.w	r6, r0, #20
 800a0e6:	4633      	mov	r3, r6
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a0ee:	4543      	cmp	r3, r8
 800a0f0:	d31e      	bcc.n	800a130 <__multiply+0x90>
 800a0f2:	f105 0c14 	add.w	ip, r5, #20
 800a0f6:	f104 0314 	add.w	r3, r4, #20
 800a0fa:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a0fe:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a102:	9202      	str	r2, [sp, #8]
 800a104:	ebac 0205 	sub.w	r2, ip, r5
 800a108:	3a15      	subs	r2, #21
 800a10a:	f022 0203 	bic.w	r2, r2, #3
 800a10e:	3204      	adds	r2, #4
 800a110:	f105 0115 	add.w	r1, r5, #21
 800a114:	458c      	cmp	ip, r1
 800a116:	bf38      	it	cc
 800a118:	2204      	movcc	r2, #4
 800a11a:	9201      	str	r2, [sp, #4]
 800a11c:	9a02      	ldr	r2, [sp, #8]
 800a11e:	9303      	str	r3, [sp, #12]
 800a120:	429a      	cmp	r2, r3
 800a122:	d808      	bhi.n	800a136 <__multiply+0x96>
 800a124:	2f00      	cmp	r7, #0
 800a126:	dc55      	bgt.n	800a1d4 <__multiply+0x134>
 800a128:	6107      	str	r7, [r0, #16]
 800a12a:	b005      	add	sp, #20
 800a12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a130:	f843 2b04 	str.w	r2, [r3], #4
 800a134:	e7db      	b.n	800a0ee <__multiply+0x4e>
 800a136:	f8b3 a000 	ldrh.w	sl, [r3]
 800a13a:	f1ba 0f00 	cmp.w	sl, #0
 800a13e:	d020      	beq.n	800a182 <__multiply+0xe2>
 800a140:	46b1      	mov	r9, r6
 800a142:	2200      	movs	r2, #0
 800a144:	f105 0e14 	add.w	lr, r5, #20
 800a148:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a14c:	f8d9 b000 	ldr.w	fp, [r9]
 800a150:	b2a1      	uxth	r1, r4
 800a152:	fa1f fb8b 	uxth.w	fp, fp
 800a156:	fb0a b101 	mla	r1, sl, r1, fp
 800a15a:	4411      	add	r1, r2
 800a15c:	f8d9 2000 	ldr.w	r2, [r9]
 800a160:	0c24      	lsrs	r4, r4, #16
 800a162:	0c12      	lsrs	r2, r2, #16
 800a164:	fb0a 2404 	mla	r4, sl, r4, r2
 800a168:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a16c:	b289      	uxth	r1, r1
 800a16e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a172:	45f4      	cmp	ip, lr
 800a174:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a178:	f849 1b04 	str.w	r1, [r9], #4
 800a17c:	d8e4      	bhi.n	800a148 <__multiply+0xa8>
 800a17e:	9901      	ldr	r1, [sp, #4]
 800a180:	5072      	str	r2, [r6, r1]
 800a182:	9a03      	ldr	r2, [sp, #12]
 800a184:	3304      	adds	r3, #4
 800a186:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a18a:	f1b9 0f00 	cmp.w	r9, #0
 800a18e:	d01f      	beq.n	800a1d0 <__multiply+0x130>
 800a190:	46b6      	mov	lr, r6
 800a192:	f04f 0a00 	mov.w	sl, #0
 800a196:	6834      	ldr	r4, [r6, #0]
 800a198:	f105 0114 	add.w	r1, r5, #20
 800a19c:	880a      	ldrh	r2, [r1, #0]
 800a19e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a1a2:	b2a4      	uxth	r4, r4
 800a1a4:	fb09 b202 	mla	r2, r9, r2, fp
 800a1a8:	4492      	add	sl, r2
 800a1aa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a1ae:	f84e 4b04 	str.w	r4, [lr], #4
 800a1b2:	f851 4b04 	ldr.w	r4, [r1], #4
 800a1b6:	f8be 2000 	ldrh.w	r2, [lr]
 800a1ba:	0c24      	lsrs	r4, r4, #16
 800a1bc:	fb09 2404 	mla	r4, r9, r4, r2
 800a1c0:	458c      	cmp	ip, r1
 800a1c2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a1c6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a1ca:	d8e7      	bhi.n	800a19c <__multiply+0xfc>
 800a1cc:	9a01      	ldr	r2, [sp, #4]
 800a1ce:	50b4      	str	r4, [r6, r2]
 800a1d0:	3604      	adds	r6, #4
 800a1d2:	e7a3      	b.n	800a11c <__multiply+0x7c>
 800a1d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1a5      	bne.n	800a128 <__multiply+0x88>
 800a1dc:	3f01      	subs	r7, #1
 800a1de:	e7a1      	b.n	800a124 <__multiply+0x84>
 800a1e0:	0800c07d 	.word	0x0800c07d
 800a1e4:	0800c0ed 	.word	0x0800c0ed

0800a1e8 <__pow5mult>:
 800a1e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1ec:	4615      	mov	r5, r2
 800a1ee:	f012 0203 	ands.w	r2, r2, #3
 800a1f2:	4606      	mov	r6, r0
 800a1f4:	460f      	mov	r7, r1
 800a1f6:	d007      	beq.n	800a208 <__pow5mult+0x20>
 800a1f8:	4c1a      	ldr	r4, [pc, #104]	; (800a264 <__pow5mult+0x7c>)
 800a1fa:	3a01      	subs	r2, #1
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a202:	f7ff fe9f 	bl	8009f44 <__multadd>
 800a206:	4607      	mov	r7, r0
 800a208:	10ad      	asrs	r5, r5, #2
 800a20a:	d027      	beq.n	800a25c <__pow5mult+0x74>
 800a20c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a20e:	b944      	cbnz	r4, 800a222 <__pow5mult+0x3a>
 800a210:	f240 2171 	movw	r1, #625	; 0x271
 800a214:	4630      	mov	r0, r6
 800a216:	f7ff ff2d 	bl	800a074 <__i2b>
 800a21a:	2300      	movs	r3, #0
 800a21c:	4604      	mov	r4, r0
 800a21e:	64b0      	str	r0, [r6, #72]	; 0x48
 800a220:	6003      	str	r3, [r0, #0]
 800a222:	f04f 0900 	mov.w	r9, #0
 800a226:	07eb      	lsls	r3, r5, #31
 800a228:	d50a      	bpl.n	800a240 <__pow5mult+0x58>
 800a22a:	4639      	mov	r1, r7
 800a22c:	4622      	mov	r2, r4
 800a22e:	4630      	mov	r0, r6
 800a230:	f7ff ff36 	bl	800a0a0 <__multiply>
 800a234:	4680      	mov	r8, r0
 800a236:	4639      	mov	r1, r7
 800a238:	4630      	mov	r0, r6
 800a23a:	f7ff fe7a 	bl	8009f32 <_Bfree>
 800a23e:	4647      	mov	r7, r8
 800a240:	106d      	asrs	r5, r5, #1
 800a242:	d00b      	beq.n	800a25c <__pow5mult+0x74>
 800a244:	6820      	ldr	r0, [r4, #0]
 800a246:	b938      	cbnz	r0, 800a258 <__pow5mult+0x70>
 800a248:	4622      	mov	r2, r4
 800a24a:	4621      	mov	r1, r4
 800a24c:	4630      	mov	r0, r6
 800a24e:	f7ff ff27 	bl	800a0a0 <__multiply>
 800a252:	6020      	str	r0, [r4, #0]
 800a254:	f8c0 9000 	str.w	r9, [r0]
 800a258:	4604      	mov	r4, r0
 800a25a:	e7e4      	b.n	800a226 <__pow5mult+0x3e>
 800a25c:	4638      	mov	r0, r7
 800a25e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a262:	bf00      	nop
 800a264:	0800c240 	.word	0x0800c240

0800a268 <__lshift>:
 800a268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a26c:	460c      	mov	r4, r1
 800a26e:	4607      	mov	r7, r0
 800a270:	4691      	mov	r9, r2
 800a272:	6923      	ldr	r3, [r4, #16]
 800a274:	6849      	ldr	r1, [r1, #4]
 800a276:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a27a:	68a3      	ldr	r3, [r4, #8]
 800a27c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a280:	f108 0601 	add.w	r6, r8, #1
 800a284:	42b3      	cmp	r3, r6
 800a286:	db0b      	blt.n	800a2a0 <__lshift+0x38>
 800a288:	4638      	mov	r0, r7
 800a28a:	f7ff fe2d 	bl	8009ee8 <_Balloc>
 800a28e:	4605      	mov	r5, r0
 800a290:	b948      	cbnz	r0, 800a2a6 <__lshift+0x3e>
 800a292:	4602      	mov	r2, r0
 800a294:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a298:	4b27      	ldr	r3, [pc, #156]	; (800a338 <__lshift+0xd0>)
 800a29a:	4828      	ldr	r0, [pc, #160]	; (800a33c <__lshift+0xd4>)
 800a29c:	f001 f996 	bl	800b5cc <__assert_func>
 800a2a0:	3101      	adds	r1, #1
 800a2a2:	005b      	lsls	r3, r3, #1
 800a2a4:	e7ee      	b.n	800a284 <__lshift+0x1c>
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	f100 0114 	add.w	r1, r0, #20
 800a2ac:	f100 0210 	add.w	r2, r0, #16
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	4553      	cmp	r3, sl
 800a2b4:	db33      	blt.n	800a31e <__lshift+0xb6>
 800a2b6:	6920      	ldr	r0, [r4, #16]
 800a2b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2bc:	f104 0314 	add.w	r3, r4, #20
 800a2c0:	f019 091f 	ands.w	r9, r9, #31
 800a2c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2cc:	d02b      	beq.n	800a326 <__lshift+0xbe>
 800a2ce:	468a      	mov	sl, r1
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f1c9 0e20 	rsb	lr, r9, #32
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	fa00 f009 	lsl.w	r0, r0, r9
 800a2dc:	4302      	orrs	r2, r0
 800a2de:	f84a 2b04 	str.w	r2, [sl], #4
 800a2e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2e6:	459c      	cmp	ip, r3
 800a2e8:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2ec:	d8f3      	bhi.n	800a2d6 <__lshift+0x6e>
 800a2ee:	ebac 0304 	sub.w	r3, ip, r4
 800a2f2:	3b15      	subs	r3, #21
 800a2f4:	f023 0303 	bic.w	r3, r3, #3
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	f104 0015 	add.w	r0, r4, #21
 800a2fe:	4584      	cmp	ip, r0
 800a300:	bf38      	it	cc
 800a302:	2304      	movcc	r3, #4
 800a304:	50ca      	str	r2, [r1, r3]
 800a306:	b10a      	cbz	r2, 800a30c <__lshift+0xa4>
 800a308:	f108 0602 	add.w	r6, r8, #2
 800a30c:	3e01      	subs	r6, #1
 800a30e:	4638      	mov	r0, r7
 800a310:	4621      	mov	r1, r4
 800a312:	612e      	str	r6, [r5, #16]
 800a314:	f7ff fe0d 	bl	8009f32 <_Bfree>
 800a318:	4628      	mov	r0, r5
 800a31a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a31e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a322:	3301      	adds	r3, #1
 800a324:	e7c5      	b.n	800a2b2 <__lshift+0x4a>
 800a326:	3904      	subs	r1, #4
 800a328:	f853 2b04 	ldr.w	r2, [r3], #4
 800a32c:	459c      	cmp	ip, r3
 800a32e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a332:	d8f9      	bhi.n	800a328 <__lshift+0xc0>
 800a334:	e7ea      	b.n	800a30c <__lshift+0xa4>
 800a336:	bf00      	nop
 800a338:	0800c07d 	.word	0x0800c07d
 800a33c:	0800c0ed 	.word	0x0800c0ed

0800a340 <__mcmp>:
 800a340:	4603      	mov	r3, r0
 800a342:	690a      	ldr	r2, [r1, #16]
 800a344:	6900      	ldr	r0, [r0, #16]
 800a346:	b530      	push	{r4, r5, lr}
 800a348:	1a80      	subs	r0, r0, r2
 800a34a:	d10d      	bne.n	800a368 <__mcmp+0x28>
 800a34c:	3314      	adds	r3, #20
 800a34e:	3114      	adds	r1, #20
 800a350:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a354:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a358:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a35c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a360:	4295      	cmp	r5, r2
 800a362:	d002      	beq.n	800a36a <__mcmp+0x2a>
 800a364:	d304      	bcc.n	800a370 <__mcmp+0x30>
 800a366:	2001      	movs	r0, #1
 800a368:	bd30      	pop	{r4, r5, pc}
 800a36a:	42a3      	cmp	r3, r4
 800a36c:	d3f4      	bcc.n	800a358 <__mcmp+0x18>
 800a36e:	e7fb      	b.n	800a368 <__mcmp+0x28>
 800a370:	f04f 30ff 	mov.w	r0, #4294967295
 800a374:	e7f8      	b.n	800a368 <__mcmp+0x28>
	...

0800a378 <__mdiff>:
 800a378:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a37c:	460c      	mov	r4, r1
 800a37e:	4606      	mov	r6, r0
 800a380:	4611      	mov	r1, r2
 800a382:	4620      	mov	r0, r4
 800a384:	4692      	mov	sl, r2
 800a386:	f7ff ffdb 	bl	800a340 <__mcmp>
 800a38a:	1e05      	subs	r5, r0, #0
 800a38c:	d111      	bne.n	800a3b2 <__mdiff+0x3a>
 800a38e:	4629      	mov	r1, r5
 800a390:	4630      	mov	r0, r6
 800a392:	f7ff fda9 	bl	8009ee8 <_Balloc>
 800a396:	4602      	mov	r2, r0
 800a398:	b928      	cbnz	r0, 800a3a6 <__mdiff+0x2e>
 800a39a:	f240 2132 	movw	r1, #562	; 0x232
 800a39e:	4b3c      	ldr	r3, [pc, #240]	; (800a490 <__mdiff+0x118>)
 800a3a0:	483c      	ldr	r0, [pc, #240]	; (800a494 <__mdiff+0x11c>)
 800a3a2:	f001 f913 	bl	800b5cc <__assert_func>
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3ac:	4610      	mov	r0, r2
 800a3ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3b2:	bfa4      	itt	ge
 800a3b4:	4653      	movge	r3, sl
 800a3b6:	46a2      	movge	sl, r4
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a3be:	bfa6      	itte	ge
 800a3c0:	461c      	movge	r4, r3
 800a3c2:	2500      	movge	r5, #0
 800a3c4:	2501      	movlt	r5, #1
 800a3c6:	f7ff fd8f 	bl	8009ee8 <_Balloc>
 800a3ca:	4602      	mov	r2, r0
 800a3cc:	b918      	cbnz	r0, 800a3d6 <__mdiff+0x5e>
 800a3ce:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3d2:	4b2f      	ldr	r3, [pc, #188]	; (800a490 <__mdiff+0x118>)
 800a3d4:	e7e4      	b.n	800a3a0 <__mdiff+0x28>
 800a3d6:	f100 0814 	add.w	r8, r0, #20
 800a3da:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a3de:	60c5      	str	r5, [r0, #12]
 800a3e0:	f04f 0c00 	mov.w	ip, #0
 800a3e4:	f10a 0514 	add.w	r5, sl, #20
 800a3e8:	f10a 0010 	add.w	r0, sl, #16
 800a3ec:	46c2      	mov	sl, r8
 800a3ee:	6926      	ldr	r6, [r4, #16]
 800a3f0:	f104 0914 	add.w	r9, r4, #20
 800a3f4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a3f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a3fc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a400:	f859 3b04 	ldr.w	r3, [r9], #4
 800a404:	fa1f f18b 	uxth.w	r1, fp
 800a408:	4461      	add	r1, ip
 800a40a:	fa1f fc83 	uxth.w	ip, r3
 800a40e:	0c1b      	lsrs	r3, r3, #16
 800a410:	eba1 010c 	sub.w	r1, r1, ip
 800a414:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a418:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a41c:	b289      	uxth	r1, r1
 800a41e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a422:	454e      	cmp	r6, r9
 800a424:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a428:	f84a 3b04 	str.w	r3, [sl], #4
 800a42c:	d8e6      	bhi.n	800a3fc <__mdiff+0x84>
 800a42e:	1b33      	subs	r3, r6, r4
 800a430:	3b15      	subs	r3, #21
 800a432:	f023 0303 	bic.w	r3, r3, #3
 800a436:	3415      	adds	r4, #21
 800a438:	3304      	adds	r3, #4
 800a43a:	42a6      	cmp	r6, r4
 800a43c:	bf38      	it	cc
 800a43e:	2304      	movcc	r3, #4
 800a440:	441d      	add	r5, r3
 800a442:	4443      	add	r3, r8
 800a444:	461e      	mov	r6, r3
 800a446:	462c      	mov	r4, r5
 800a448:	4574      	cmp	r4, lr
 800a44a:	d30e      	bcc.n	800a46a <__mdiff+0xf2>
 800a44c:	f10e 0103 	add.w	r1, lr, #3
 800a450:	1b49      	subs	r1, r1, r5
 800a452:	f021 0103 	bic.w	r1, r1, #3
 800a456:	3d03      	subs	r5, #3
 800a458:	45ae      	cmp	lr, r5
 800a45a:	bf38      	it	cc
 800a45c:	2100      	movcc	r1, #0
 800a45e:	4419      	add	r1, r3
 800a460:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a464:	b18b      	cbz	r3, 800a48a <__mdiff+0x112>
 800a466:	6117      	str	r7, [r2, #16]
 800a468:	e7a0      	b.n	800a3ac <__mdiff+0x34>
 800a46a:	f854 8b04 	ldr.w	r8, [r4], #4
 800a46e:	fa1f f188 	uxth.w	r1, r8
 800a472:	4461      	add	r1, ip
 800a474:	1408      	asrs	r0, r1, #16
 800a476:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a47a:	b289      	uxth	r1, r1
 800a47c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a480:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a484:	f846 1b04 	str.w	r1, [r6], #4
 800a488:	e7de      	b.n	800a448 <__mdiff+0xd0>
 800a48a:	3f01      	subs	r7, #1
 800a48c:	e7e8      	b.n	800a460 <__mdiff+0xe8>
 800a48e:	bf00      	nop
 800a490:	0800c07d 	.word	0x0800c07d
 800a494:	0800c0ed 	.word	0x0800c0ed

0800a498 <__d2b>:
 800a498:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a49c:	2101      	movs	r1, #1
 800a49e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a4a2:	4690      	mov	r8, r2
 800a4a4:	461d      	mov	r5, r3
 800a4a6:	f7ff fd1f 	bl	8009ee8 <_Balloc>
 800a4aa:	4604      	mov	r4, r0
 800a4ac:	b930      	cbnz	r0, 800a4bc <__d2b+0x24>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	f240 310a 	movw	r1, #778	; 0x30a
 800a4b4:	4b24      	ldr	r3, [pc, #144]	; (800a548 <__d2b+0xb0>)
 800a4b6:	4825      	ldr	r0, [pc, #148]	; (800a54c <__d2b+0xb4>)
 800a4b8:	f001 f888 	bl	800b5cc <__assert_func>
 800a4bc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a4c0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a4c4:	bb2d      	cbnz	r5, 800a512 <__d2b+0x7a>
 800a4c6:	9301      	str	r3, [sp, #4]
 800a4c8:	f1b8 0300 	subs.w	r3, r8, #0
 800a4cc:	d026      	beq.n	800a51c <__d2b+0x84>
 800a4ce:	4668      	mov	r0, sp
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	f7ff fda1 	bl	800a018 <__lo0bits>
 800a4d6:	9900      	ldr	r1, [sp, #0]
 800a4d8:	b1f0      	cbz	r0, 800a518 <__d2b+0x80>
 800a4da:	9a01      	ldr	r2, [sp, #4]
 800a4dc:	f1c0 0320 	rsb	r3, r0, #32
 800a4e0:	fa02 f303 	lsl.w	r3, r2, r3
 800a4e4:	430b      	orrs	r3, r1
 800a4e6:	40c2      	lsrs	r2, r0
 800a4e8:	6163      	str	r3, [r4, #20]
 800a4ea:	9201      	str	r2, [sp, #4]
 800a4ec:	9b01      	ldr	r3, [sp, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	bf14      	ite	ne
 800a4f2:	2102      	movne	r1, #2
 800a4f4:	2101      	moveq	r1, #1
 800a4f6:	61a3      	str	r3, [r4, #24]
 800a4f8:	6121      	str	r1, [r4, #16]
 800a4fa:	b1c5      	cbz	r5, 800a52e <__d2b+0x96>
 800a4fc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a500:	4405      	add	r5, r0
 800a502:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a506:	603d      	str	r5, [r7, #0]
 800a508:	6030      	str	r0, [r6, #0]
 800a50a:	4620      	mov	r0, r4
 800a50c:	b002      	add	sp, #8
 800a50e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a512:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a516:	e7d6      	b.n	800a4c6 <__d2b+0x2e>
 800a518:	6161      	str	r1, [r4, #20]
 800a51a:	e7e7      	b.n	800a4ec <__d2b+0x54>
 800a51c:	a801      	add	r0, sp, #4
 800a51e:	f7ff fd7b 	bl	800a018 <__lo0bits>
 800a522:	2101      	movs	r1, #1
 800a524:	9b01      	ldr	r3, [sp, #4]
 800a526:	6121      	str	r1, [r4, #16]
 800a528:	6163      	str	r3, [r4, #20]
 800a52a:	3020      	adds	r0, #32
 800a52c:	e7e5      	b.n	800a4fa <__d2b+0x62>
 800a52e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a532:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a536:	6038      	str	r0, [r7, #0]
 800a538:	6918      	ldr	r0, [r3, #16]
 800a53a:	f7ff fd4d 	bl	8009fd8 <__hi0bits>
 800a53e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a542:	6031      	str	r1, [r6, #0]
 800a544:	e7e1      	b.n	800a50a <__d2b+0x72>
 800a546:	bf00      	nop
 800a548:	0800c07d 	.word	0x0800c07d
 800a54c:	0800c0ed 	.word	0x0800c0ed

0800a550 <_realloc_r>:
 800a550:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a554:	460c      	mov	r4, r1
 800a556:	4681      	mov	r9, r0
 800a558:	4611      	mov	r1, r2
 800a55a:	b924      	cbnz	r4, 800a566 <_realloc_r+0x16>
 800a55c:	b003      	add	sp, #12
 800a55e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a562:	f7fb ba0f 	b.w	8005984 <_malloc_r>
 800a566:	9201      	str	r2, [sp, #4]
 800a568:	f7fb fc56 	bl	8005e18 <__malloc_lock>
 800a56c:	9901      	ldr	r1, [sp, #4]
 800a56e:	f101 080b 	add.w	r8, r1, #11
 800a572:	f1b8 0f16 	cmp.w	r8, #22
 800a576:	d90b      	bls.n	800a590 <_realloc_r+0x40>
 800a578:	f038 0807 	bics.w	r8, r8, #7
 800a57c:	d50a      	bpl.n	800a594 <_realloc_r+0x44>
 800a57e:	230c      	movs	r3, #12
 800a580:	f04f 0b00 	mov.w	fp, #0
 800a584:	f8c9 3000 	str.w	r3, [r9]
 800a588:	4658      	mov	r0, fp
 800a58a:	b003      	add	sp, #12
 800a58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a590:	f04f 0810 	mov.w	r8, #16
 800a594:	4588      	cmp	r8, r1
 800a596:	d3f2      	bcc.n	800a57e <_realloc_r+0x2e>
 800a598:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a59c:	f1a4 0a08 	sub.w	sl, r4, #8
 800a5a0:	f025 0603 	bic.w	r6, r5, #3
 800a5a4:	45b0      	cmp	r8, r6
 800a5a6:	f340 8173 	ble.w	800a890 <_realloc_r+0x340>
 800a5aa:	48aa      	ldr	r0, [pc, #680]	; (800a854 <_realloc_r+0x304>)
 800a5ac:	eb0a 0306 	add.w	r3, sl, r6
 800a5b0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a5b4:	685a      	ldr	r2, [r3, #4]
 800a5b6:	459c      	cmp	ip, r3
 800a5b8:	9001      	str	r0, [sp, #4]
 800a5ba:	d005      	beq.n	800a5c8 <_realloc_r+0x78>
 800a5bc:	f022 0001 	bic.w	r0, r2, #1
 800a5c0:	4418      	add	r0, r3
 800a5c2:	6840      	ldr	r0, [r0, #4]
 800a5c4:	07c7      	lsls	r7, r0, #31
 800a5c6:	d427      	bmi.n	800a618 <_realloc_r+0xc8>
 800a5c8:	f022 0203 	bic.w	r2, r2, #3
 800a5cc:	459c      	cmp	ip, r3
 800a5ce:	eb06 0702 	add.w	r7, r6, r2
 800a5d2:	d119      	bne.n	800a608 <_realloc_r+0xb8>
 800a5d4:	f108 0010 	add.w	r0, r8, #16
 800a5d8:	42b8      	cmp	r0, r7
 800a5da:	dc1f      	bgt.n	800a61c <_realloc_r+0xcc>
 800a5dc:	9a01      	ldr	r2, [sp, #4]
 800a5de:	eba7 0708 	sub.w	r7, r7, r8
 800a5e2:	eb0a 0308 	add.w	r3, sl, r8
 800a5e6:	f047 0701 	orr.w	r7, r7, #1
 800a5ea:	6093      	str	r3, [r2, #8]
 800a5ec:	605f      	str	r7, [r3, #4]
 800a5ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a5f2:	4648      	mov	r0, r9
 800a5f4:	f003 0301 	and.w	r3, r3, #1
 800a5f8:	ea43 0308 	orr.w	r3, r3, r8
 800a5fc:	f844 3c04 	str.w	r3, [r4, #-4]
 800a600:	f7fb fc10 	bl	8005e24 <__malloc_unlock>
 800a604:	46a3      	mov	fp, r4
 800a606:	e7bf      	b.n	800a588 <_realloc_r+0x38>
 800a608:	45b8      	cmp	r8, r7
 800a60a:	dc07      	bgt.n	800a61c <_realloc_r+0xcc>
 800a60c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a610:	60da      	str	r2, [r3, #12]
 800a612:	6093      	str	r3, [r2, #8]
 800a614:	4655      	mov	r5, sl
 800a616:	e080      	b.n	800a71a <_realloc_r+0x1ca>
 800a618:	2200      	movs	r2, #0
 800a61a:	4613      	mov	r3, r2
 800a61c:	07e8      	lsls	r0, r5, #31
 800a61e:	f100 80e8 	bmi.w	800a7f2 <_realloc_r+0x2a2>
 800a622:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a626:	ebaa 0505 	sub.w	r5, sl, r5
 800a62a:	6868      	ldr	r0, [r5, #4]
 800a62c:	f020 0003 	bic.w	r0, r0, #3
 800a630:	eb00 0b06 	add.w	fp, r0, r6
 800a634:	2b00      	cmp	r3, #0
 800a636:	f000 80a7 	beq.w	800a788 <_realloc_r+0x238>
 800a63a:	459c      	cmp	ip, r3
 800a63c:	eb02 070b 	add.w	r7, r2, fp
 800a640:	d14b      	bne.n	800a6da <_realloc_r+0x18a>
 800a642:	f108 0310 	add.w	r3, r8, #16
 800a646:	42bb      	cmp	r3, r7
 800a648:	f300 809e 	bgt.w	800a788 <_realloc_r+0x238>
 800a64c:	46ab      	mov	fp, r5
 800a64e:	68eb      	ldr	r3, [r5, #12]
 800a650:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a654:	60d3      	str	r3, [r2, #12]
 800a656:	609a      	str	r2, [r3, #8]
 800a658:	1f32      	subs	r2, r6, #4
 800a65a:	2a24      	cmp	r2, #36	; 0x24
 800a65c:	d838      	bhi.n	800a6d0 <_realloc_r+0x180>
 800a65e:	2a13      	cmp	r2, #19
 800a660:	d934      	bls.n	800a6cc <_realloc_r+0x17c>
 800a662:	6823      	ldr	r3, [r4, #0]
 800a664:	2a1b      	cmp	r2, #27
 800a666:	60ab      	str	r3, [r5, #8]
 800a668:	6863      	ldr	r3, [r4, #4]
 800a66a:	60eb      	str	r3, [r5, #12]
 800a66c:	d81b      	bhi.n	800a6a6 <_realloc_r+0x156>
 800a66e:	3408      	adds	r4, #8
 800a670:	f105 0310 	add.w	r3, r5, #16
 800a674:	6822      	ldr	r2, [r4, #0]
 800a676:	601a      	str	r2, [r3, #0]
 800a678:	6862      	ldr	r2, [r4, #4]
 800a67a:	605a      	str	r2, [r3, #4]
 800a67c:	68a2      	ldr	r2, [r4, #8]
 800a67e:	609a      	str	r2, [r3, #8]
 800a680:	9a01      	ldr	r2, [sp, #4]
 800a682:	eba7 0708 	sub.w	r7, r7, r8
 800a686:	eb05 0308 	add.w	r3, r5, r8
 800a68a:	f047 0701 	orr.w	r7, r7, #1
 800a68e:	6093      	str	r3, [r2, #8]
 800a690:	605f      	str	r7, [r3, #4]
 800a692:	686b      	ldr	r3, [r5, #4]
 800a694:	f003 0301 	and.w	r3, r3, #1
 800a698:	ea43 0308 	orr.w	r3, r3, r8
 800a69c:	606b      	str	r3, [r5, #4]
 800a69e:	4648      	mov	r0, r9
 800a6a0:	f7fb fbc0 	bl	8005e24 <__malloc_unlock>
 800a6a4:	e770      	b.n	800a588 <_realloc_r+0x38>
 800a6a6:	68a3      	ldr	r3, [r4, #8]
 800a6a8:	2a24      	cmp	r2, #36	; 0x24
 800a6aa:	612b      	str	r3, [r5, #16]
 800a6ac:	68e3      	ldr	r3, [r4, #12]
 800a6ae:	bf18      	it	ne
 800a6b0:	3410      	addne	r4, #16
 800a6b2:	616b      	str	r3, [r5, #20]
 800a6b4:	bf09      	itett	eq
 800a6b6:	6923      	ldreq	r3, [r4, #16]
 800a6b8:	f105 0318 	addne.w	r3, r5, #24
 800a6bc:	61ab      	streq	r3, [r5, #24]
 800a6be:	6962      	ldreq	r2, [r4, #20]
 800a6c0:	bf02      	ittt	eq
 800a6c2:	f105 0320 	addeq.w	r3, r5, #32
 800a6c6:	61ea      	streq	r2, [r5, #28]
 800a6c8:	3418      	addeq	r4, #24
 800a6ca:	e7d3      	b.n	800a674 <_realloc_r+0x124>
 800a6cc:	465b      	mov	r3, fp
 800a6ce:	e7d1      	b.n	800a674 <_realloc_r+0x124>
 800a6d0:	4621      	mov	r1, r4
 800a6d2:	4658      	mov	r0, fp
 800a6d4:	f7ff fbee 	bl	8009eb4 <memmove>
 800a6d8:	e7d2      	b.n	800a680 <_realloc_r+0x130>
 800a6da:	45b8      	cmp	r8, r7
 800a6dc:	dc54      	bgt.n	800a788 <_realloc_r+0x238>
 800a6de:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	60da      	str	r2, [r3, #12]
 800a6e6:	6093      	str	r3, [r2, #8]
 800a6e8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a6ec:	68eb      	ldr	r3, [r5, #12]
 800a6ee:	60d3      	str	r3, [r2, #12]
 800a6f0:	609a      	str	r2, [r3, #8]
 800a6f2:	1f32      	subs	r2, r6, #4
 800a6f4:	2a24      	cmp	r2, #36	; 0x24
 800a6f6:	d843      	bhi.n	800a780 <_realloc_r+0x230>
 800a6f8:	2a13      	cmp	r2, #19
 800a6fa:	d908      	bls.n	800a70e <_realloc_r+0x1be>
 800a6fc:	6823      	ldr	r3, [r4, #0]
 800a6fe:	2a1b      	cmp	r2, #27
 800a700:	60ab      	str	r3, [r5, #8]
 800a702:	6863      	ldr	r3, [r4, #4]
 800a704:	60eb      	str	r3, [r5, #12]
 800a706:	d828      	bhi.n	800a75a <_realloc_r+0x20a>
 800a708:	3408      	adds	r4, #8
 800a70a:	f105 0010 	add.w	r0, r5, #16
 800a70e:	6823      	ldr	r3, [r4, #0]
 800a710:	6003      	str	r3, [r0, #0]
 800a712:	6863      	ldr	r3, [r4, #4]
 800a714:	6043      	str	r3, [r0, #4]
 800a716:	68a3      	ldr	r3, [r4, #8]
 800a718:	6083      	str	r3, [r0, #8]
 800a71a:	686a      	ldr	r2, [r5, #4]
 800a71c:	eba7 0008 	sub.w	r0, r7, r8
 800a720:	280f      	cmp	r0, #15
 800a722:	f002 0201 	and.w	r2, r2, #1
 800a726:	eb05 0307 	add.w	r3, r5, r7
 800a72a:	f240 80b3 	bls.w	800a894 <_realloc_r+0x344>
 800a72e:	eb05 0108 	add.w	r1, r5, r8
 800a732:	ea48 0202 	orr.w	r2, r8, r2
 800a736:	f040 0001 	orr.w	r0, r0, #1
 800a73a:	606a      	str	r2, [r5, #4]
 800a73c:	6048      	str	r0, [r1, #4]
 800a73e:	685a      	ldr	r2, [r3, #4]
 800a740:	4648      	mov	r0, r9
 800a742:	f042 0201 	orr.w	r2, r2, #1
 800a746:	605a      	str	r2, [r3, #4]
 800a748:	3108      	adds	r1, #8
 800a74a:	f7ff f8f9 	bl	8009940 <_free_r>
 800a74e:	4648      	mov	r0, r9
 800a750:	f7fb fb68 	bl	8005e24 <__malloc_unlock>
 800a754:	f105 0b08 	add.w	fp, r5, #8
 800a758:	e716      	b.n	800a588 <_realloc_r+0x38>
 800a75a:	68a3      	ldr	r3, [r4, #8]
 800a75c:	2a24      	cmp	r2, #36	; 0x24
 800a75e:	612b      	str	r3, [r5, #16]
 800a760:	68e3      	ldr	r3, [r4, #12]
 800a762:	bf18      	it	ne
 800a764:	f105 0018 	addne.w	r0, r5, #24
 800a768:	616b      	str	r3, [r5, #20]
 800a76a:	bf09      	itett	eq
 800a76c:	6923      	ldreq	r3, [r4, #16]
 800a76e:	3410      	addne	r4, #16
 800a770:	61ab      	streq	r3, [r5, #24]
 800a772:	6963      	ldreq	r3, [r4, #20]
 800a774:	bf02      	ittt	eq
 800a776:	f105 0020 	addeq.w	r0, r5, #32
 800a77a:	61eb      	streq	r3, [r5, #28]
 800a77c:	3418      	addeq	r4, #24
 800a77e:	e7c6      	b.n	800a70e <_realloc_r+0x1be>
 800a780:	4621      	mov	r1, r4
 800a782:	f7ff fb97 	bl	8009eb4 <memmove>
 800a786:	e7c8      	b.n	800a71a <_realloc_r+0x1ca>
 800a788:	45d8      	cmp	r8, fp
 800a78a:	dc32      	bgt.n	800a7f2 <_realloc_r+0x2a2>
 800a78c:	4628      	mov	r0, r5
 800a78e:	68eb      	ldr	r3, [r5, #12]
 800a790:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a794:	60d3      	str	r3, [r2, #12]
 800a796:	609a      	str	r2, [r3, #8]
 800a798:	1f32      	subs	r2, r6, #4
 800a79a:	2a24      	cmp	r2, #36	; 0x24
 800a79c:	d825      	bhi.n	800a7ea <_realloc_r+0x29a>
 800a79e:	2a13      	cmp	r2, #19
 800a7a0:	d908      	bls.n	800a7b4 <_realloc_r+0x264>
 800a7a2:	6823      	ldr	r3, [r4, #0]
 800a7a4:	2a1b      	cmp	r2, #27
 800a7a6:	60ab      	str	r3, [r5, #8]
 800a7a8:	6863      	ldr	r3, [r4, #4]
 800a7aa:	60eb      	str	r3, [r5, #12]
 800a7ac:	d80a      	bhi.n	800a7c4 <_realloc_r+0x274>
 800a7ae:	3408      	adds	r4, #8
 800a7b0:	f105 0010 	add.w	r0, r5, #16
 800a7b4:	6823      	ldr	r3, [r4, #0]
 800a7b6:	6003      	str	r3, [r0, #0]
 800a7b8:	6863      	ldr	r3, [r4, #4]
 800a7ba:	6043      	str	r3, [r0, #4]
 800a7bc:	68a3      	ldr	r3, [r4, #8]
 800a7be:	6083      	str	r3, [r0, #8]
 800a7c0:	465f      	mov	r7, fp
 800a7c2:	e7aa      	b.n	800a71a <_realloc_r+0x1ca>
 800a7c4:	68a3      	ldr	r3, [r4, #8]
 800a7c6:	2a24      	cmp	r2, #36	; 0x24
 800a7c8:	612b      	str	r3, [r5, #16]
 800a7ca:	68e3      	ldr	r3, [r4, #12]
 800a7cc:	bf18      	it	ne
 800a7ce:	f105 0018 	addne.w	r0, r5, #24
 800a7d2:	616b      	str	r3, [r5, #20]
 800a7d4:	bf09      	itett	eq
 800a7d6:	6923      	ldreq	r3, [r4, #16]
 800a7d8:	3410      	addne	r4, #16
 800a7da:	61ab      	streq	r3, [r5, #24]
 800a7dc:	6963      	ldreq	r3, [r4, #20]
 800a7de:	bf02      	ittt	eq
 800a7e0:	f105 0020 	addeq.w	r0, r5, #32
 800a7e4:	61eb      	streq	r3, [r5, #28]
 800a7e6:	3418      	addeq	r4, #24
 800a7e8:	e7e4      	b.n	800a7b4 <_realloc_r+0x264>
 800a7ea:	4621      	mov	r1, r4
 800a7ec:	f7ff fb62 	bl	8009eb4 <memmove>
 800a7f0:	e7e6      	b.n	800a7c0 <_realloc_r+0x270>
 800a7f2:	4648      	mov	r0, r9
 800a7f4:	f7fb f8c6 	bl	8005984 <_malloc_r>
 800a7f8:	4683      	mov	fp, r0
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	f43f af4f 	beq.w	800a69e <_realloc_r+0x14e>
 800a800:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a804:	f1a0 0208 	sub.w	r2, r0, #8
 800a808:	f023 0301 	bic.w	r3, r3, #1
 800a80c:	4453      	add	r3, sl
 800a80e:	4293      	cmp	r3, r2
 800a810:	d105      	bne.n	800a81e <_realloc_r+0x2ce>
 800a812:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a816:	f027 0703 	bic.w	r7, r7, #3
 800a81a:	4437      	add	r7, r6
 800a81c:	e6fa      	b.n	800a614 <_realloc_r+0xc4>
 800a81e:	1f32      	subs	r2, r6, #4
 800a820:	2a24      	cmp	r2, #36	; 0x24
 800a822:	d831      	bhi.n	800a888 <_realloc_r+0x338>
 800a824:	2a13      	cmp	r2, #19
 800a826:	d92c      	bls.n	800a882 <_realloc_r+0x332>
 800a828:	6823      	ldr	r3, [r4, #0]
 800a82a:	2a1b      	cmp	r2, #27
 800a82c:	6003      	str	r3, [r0, #0]
 800a82e:	6863      	ldr	r3, [r4, #4]
 800a830:	6043      	str	r3, [r0, #4]
 800a832:	d811      	bhi.n	800a858 <_realloc_r+0x308>
 800a834:	f104 0208 	add.w	r2, r4, #8
 800a838:	f100 0308 	add.w	r3, r0, #8
 800a83c:	6811      	ldr	r1, [r2, #0]
 800a83e:	6019      	str	r1, [r3, #0]
 800a840:	6851      	ldr	r1, [r2, #4]
 800a842:	6059      	str	r1, [r3, #4]
 800a844:	6892      	ldr	r2, [r2, #8]
 800a846:	609a      	str	r2, [r3, #8]
 800a848:	4621      	mov	r1, r4
 800a84a:	4648      	mov	r0, r9
 800a84c:	f7ff f878 	bl	8009940 <_free_r>
 800a850:	e725      	b.n	800a69e <_realloc_r+0x14e>
 800a852:	bf00      	nop
 800a854:	20000458 	.word	0x20000458
 800a858:	68a3      	ldr	r3, [r4, #8]
 800a85a:	2a24      	cmp	r2, #36	; 0x24
 800a85c:	6083      	str	r3, [r0, #8]
 800a85e:	68e3      	ldr	r3, [r4, #12]
 800a860:	bf18      	it	ne
 800a862:	f104 0210 	addne.w	r2, r4, #16
 800a866:	60c3      	str	r3, [r0, #12]
 800a868:	bf09      	itett	eq
 800a86a:	6923      	ldreq	r3, [r4, #16]
 800a86c:	f100 0310 	addne.w	r3, r0, #16
 800a870:	6103      	streq	r3, [r0, #16]
 800a872:	6961      	ldreq	r1, [r4, #20]
 800a874:	bf02      	ittt	eq
 800a876:	f104 0218 	addeq.w	r2, r4, #24
 800a87a:	f100 0318 	addeq.w	r3, r0, #24
 800a87e:	6141      	streq	r1, [r0, #20]
 800a880:	e7dc      	b.n	800a83c <_realloc_r+0x2ec>
 800a882:	4603      	mov	r3, r0
 800a884:	4622      	mov	r2, r4
 800a886:	e7d9      	b.n	800a83c <_realloc_r+0x2ec>
 800a888:	4621      	mov	r1, r4
 800a88a:	f7ff fb13 	bl	8009eb4 <memmove>
 800a88e:	e7db      	b.n	800a848 <_realloc_r+0x2f8>
 800a890:	4637      	mov	r7, r6
 800a892:	e6bf      	b.n	800a614 <_realloc_r+0xc4>
 800a894:	4317      	orrs	r7, r2
 800a896:	606f      	str	r7, [r5, #4]
 800a898:	685a      	ldr	r2, [r3, #4]
 800a89a:	f042 0201 	orr.w	r2, r2, #1
 800a89e:	605a      	str	r2, [r3, #4]
 800a8a0:	e755      	b.n	800a74e <_realloc_r+0x1fe>
 800a8a2:	bf00      	nop

0800a8a4 <frexp>:
 800a8a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8a6:	4617      	mov	r7, r2
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	603a      	str	r2, [r7, #0]
 800a8ac:	4a14      	ldr	r2, [pc, #80]	; (800a900 <frexp+0x5c>)
 800a8ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a8b2:	4296      	cmp	r6, r2
 800a8b4:	4604      	mov	r4, r0
 800a8b6:	460d      	mov	r5, r1
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	dc1e      	bgt.n	800a8fa <frexp+0x56>
 800a8bc:	4602      	mov	r2, r0
 800a8be:	4332      	orrs	r2, r6
 800a8c0:	d01b      	beq.n	800a8fa <frexp+0x56>
 800a8c2:	4a10      	ldr	r2, [pc, #64]	; (800a904 <frexp+0x60>)
 800a8c4:	400a      	ands	r2, r1
 800a8c6:	b952      	cbnz	r2, 800a8de <frexp+0x3a>
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	4b0f      	ldr	r3, [pc, #60]	; (800a908 <frexp+0x64>)
 800a8cc:	f7f5 fe04 	bl	80004d8 <__aeabi_dmul>
 800a8d0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a8d4:	4604      	mov	r4, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a8dc:	603a      	str	r2, [r7, #0]
 800a8de:	683a      	ldr	r2, [r7, #0]
 800a8e0:	1536      	asrs	r6, r6, #20
 800a8e2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a8e6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a8ea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a8ee:	4416      	add	r6, r2
 800a8f0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a8f4:	603e      	str	r6, [r7, #0]
 800a8f6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	4629      	mov	r1, r5
 800a8fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a900:	7fefffff 	.word	0x7fefffff
 800a904:	7ff00000 	.word	0x7ff00000
 800a908:	43500000 	.word	0x43500000

0800a90c <__sread>:
 800a90c:	b510      	push	{r4, lr}
 800a90e:	460c      	mov	r4, r1
 800a910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a914:	f000 ffd6 	bl	800b8c4 <_read_r>
 800a918:	2800      	cmp	r0, #0
 800a91a:	bfab      	itete	ge
 800a91c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a91e:	89a3      	ldrhlt	r3, [r4, #12]
 800a920:	181b      	addge	r3, r3, r0
 800a922:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a926:	bfac      	ite	ge
 800a928:	6523      	strge	r3, [r4, #80]	; 0x50
 800a92a:	81a3      	strhlt	r3, [r4, #12]
 800a92c:	bd10      	pop	{r4, pc}

0800a92e <__swrite>:
 800a92e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a932:	461f      	mov	r7, r3
 800a934:	898b      	ldrh	r3, [r1, #12]
 800a936:	4605      	mov	r5, r0
 800a938:	05db      	lsls	r3, r3, #23
 800a93a:	460c      	mov	r4, r1
 800a93c:	4616      	mov	r6, r2
 800a93e:	d505      	bpl.n	800a94c <__swrite+0x1e>
 800a940:	2302      	movs	r3, #2
 800a942:	2200      	movs	r2, #0
 800a944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a948:	f000 ff98 	bl	800b87c <_lseek_r>
 800a94c:	89a3      	ldrh	r3, [r4, #12]
 800a94e:	4632      	mov	r2, r6
 800a950:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a954:	81a3      	strh	r3, [r4, #12]
 800a956:	4628      	mov	r0, r5
 800a958:	463b      	mov	r3, r7
 800a95a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a95e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a962:	f000 bde1 	b.w	800b528 <_write_r>

0800a966 <__sseek>:
 800a966:	b510      	push	{r4, lr}
 800a968:	460c      	mov	r4, r1
 800a96a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a96e:	f000 ff85 	bl	800b87c <_lseek_r>
 800a972:	1c43      	adds	r3, r0, #1
 800a974:	89a3      	ldrh	r3, [r4, #12]
 800a976:	bf15      	itete	ne
 800a978:	6520      	strne	r0, [r4, #80]	; 0x50
 800a97a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a97e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a982:	81a3      	strheq	r3, [r4, #12]
 800a984:	bf18      	it	ne
 800a986:	81a3      	strhne	r3, [r4, #12]
 800a988:	bd10      	pop	{r4, pc}

0800a98a <__sclose>:
 800a98a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a98e:	f000 be69 	b.w	800b664 <_close_r>

0800a992 <strncpy>:
 800a992:	4603      	mov	r3, r0
 800a994:	b510      	push	{r4, lr}
 800a996:	3901      	subs	r1, #1
 800a998:	b132      	cbz	r2, 800a9a8 <strncpy+0x16>
 800a99a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a99e:	3a01      	subs	r2, #1
 800a9a0:	f803 4b01 	strb.w	r4, [r3], #1
 800a9a4:	2c00      	cmp	r4, #0
 800a9a6:	d1f7      	bne.n	800a998 <strncpy+0x6>
 800a9a8:	2100      	movs	r1, #0
 800a9aa:	441a      	add	r2, r3
 800a9ac:	4293      	cmp	r3, r2
 800a9ae:	d100      	bne.n	800a9b2 <strncpy+0x20>
 800a9b0:	bd10      	pop	{r4, pc}
 800a9b2:	f803 1b01 	strb.w	r1, [r3], #1
 800a9b6:	e7f9      	b.n	800a9ac <strncpy+0x1a>

0800a9b8 <__ssprint_r>:
 800a9b8:	6893      	ldr	r3, [r2, #8]
 800a9ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9be:	4680      	mov	r8, r0
 800a9c0:	460c      	mov	r4, r1
 800a9c2:	4617      	mov	r7, r2
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d061      	beq.n	800aa8c <__ssprint_r+0xd4>
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	469b      	mov	fp, r3
 800a9cc:	f8d2 a000 	ldr.w	sl, [r2]
 800a9d0:	9301      	str	r3, [sp, #4]
 800a9d2:	f1bb 0f00 	cmp.w	fp, #0
 800a9d6:	d02b      	beq.n	800aa30 <__ssprint_r+0x78>
 800a9d8:	68a6      	ldr	r6, [r4, #8]
 800a9da:	45b3      	cmp	fp, r6
 800a9dc:	d342      	bcc.n	800aa64 <__ssprint_r+0xac>
 800a9de:	89a2      	ldrh	r2, [r4, #12]
 800a9e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a9e4:	d03e      	beq.n	800aa64 <__ssprint_r+0xac>
 800a9e6:	6825      	ldr	r5, [r4, #0]
 800a9e8:	6921      	ldr	r1, [r4, #16]
 800a9ea:	eba5 0901 	sub.w	r9, r5, r1
 800a9ee:	6965      	ldr	r5, [r4, #20]
 800a9f0:	f109 0001 	add.w	r0, r9, #1
 800a9f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a9f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a9fc:	106d      	asrs	r5, r5, #1
 800a9fe:	4458      	add	r0, fp
 800aa00:	4285      	cmp	r5, r0
 800aa02:	bf38      	it	cc
 800aa04:	4605      	movcc	r5, r0
 800aa06:	0553      	lsls	r3, r2, #21
 800aa08:	d545      	bpl.n	800aa96 <__ssprint_r+0xde>
 800aa0a:	4629      	mov	r1, r5
 800aa0c:	4640      	mov	r0, r8
 800aa0e:	f7fa ffb9 	bl	8005984 <_malloc_r>
 800aa12:	4606      	mov	r6, r0
 800aa14:	b9a0      	cbnz	r0, 800aa40 <__ssprint_r+0x88>
 800aa16:	230c      	movs	r3, #12
 800aa18:	f8c8 3000 	str.w	r3, [r8]
 800aa1c:	89a3      	ldrh	r3, [r4, #12]
 800aa1e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa26:	81a3      	strh	r3, [r4, #12]
 800aa28:	2300      	movs	r3, #0
 800aa2a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800aa2e:	e02f      	b.n	800aa90 <__ssprint_r+0xd8>
 800aa30:	f8da 3000 	ldr.w	r3, [sl]
 800aa34:	f8da b004 	ldr.w	fp, [sl, #4]
 800aa38:	9301      	str	r3, [sp, #4]
 800aa3a:	f10a 0a08 	add.w	sl, sl, #8
 800aa3e:	e7c8      	b.n	800a9d2 <__ssprint_r+0x1a>
 800aa40:	464a      	mov	r2, r9
 800aa42:	6921      	ldr	r1, [r4, #16]
 800aa44:	f7ff fa28 	bl	8009e98 <memcpy>
 800aa48:	89a2      	ldrh	r2, [r4, #12]
 800aa4a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800aa4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aa52:	81a2      	strh	r2, [r4, #12]
 800aa54:	6126      	str	r6, [r4, #16]
 800aa56:	444e      	add	r6, r9
 800aa58:	6026      	str	r6, [r4, #0]
 800aa5a:	465e      	mov	r6, fp
 800aa5c:	6165      	str	r5, [r4, #20]
 800aa5e:	eba5 0509 	sub.w	r5, r5, r9
 800aa62:	60a5      	str	r5, [r4, #8]
 800aa64:	455e      	cmp	r6, fp
 800aa66:	bf28      	it	cs
 800aa68:	465e      	movcs	r6, fp
 800aa6a:	9901      	ldr	r1, [sp, #4]
 800aa6c:	4632      	mov	r2, r6
 800aa6e:	6820      	ldr	r0, [r4, #0]
 800aa70:	f7ff fa20 	bl	8009eb4 <memmove>
 800aa74:	68a2      	ldr	r2, [r4, #8]
 800aa76:	1b92      	subs	r2, r2, r6
 800aa78:	60a2      	str	r2, [r4, #8]
 800aa7a:	6822      	ldr	r2, [r4, #0]
 800aa7c:	4432      	add	r2, r6
 800aa7e:	6022      	str	r2, [r4, #0]
 800aa80:	68ba      	ldr	r2, [r7, #8]
 800aa82:	eba2 030b 	sub.w	r3, r2, fp
 800aa86:	60bb      	str	r3, [r7, #8]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1d1      	bne.n	800aa30 <__ssprint_r+0x78>
 800aa8c:	2000      	movs	r0, #0
 800aa8e:	6078      	str	r0, [r7, #4]
 800aa90:	b003      	add	sp, #12
 800aa92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa96:	462a      	mov	r2, r5
 800aa98:	4640      	mov	r0, r8
 800aa9a:	f7ff fd59 	bl	800a550 <_realloc_r>
 800aa9e:	4606      	mov	r6, r0
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	d1d7      	bne.n	800aa54 <__ssprint_r+0x9c>
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	6921      	ldr	r1, [r4, #16]
 800aaa8:	f7fe ff4a 	bl	8009940 <_free_r>
 800aaac:	e7b3      	b.n	800aa16 <__ssprint_r+0x5e>

0800aaae <__sprint_r>:
 800aaae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aab2:	6893      	ldr	r3, [r2, #8]
 800aab4:	4680      	mov	r8, r0
 800aab6:	460f      	mov	r7, r1
 800aab8:	4614      	mov	r4, r2
 800aaba:	b91b      	cbnz	r3, 800aac4 <__sprint_r+0x16>
 800aabc:	4618      	mov	r0, r3
 800aabe:	6053      	str	r3, [r2, #4]
 800aac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aac4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800aac6:	049d      	lsls	r5, r3, #18
 800aac8:	d520      	bpl.n	800ab0c <__sprint_r+0x5e>
 800aaca:	6815      	ldr	r5, [r2, #0]
 800aacc:	3508      	adds	r5, #8
 800aace:	f04f 0900 	mov.w	r9, #0
 800aad2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800aad6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800aada:	45ca      	cmp	sl, r9
 800aadc:	dc0b      	bgt.n	800aaf6 <__sprint_r+0x48>
 800aade:	68a0      	ldr	r0, [r4, #8]
 800aae0:	f026 0603 	bic.w	r6, r6, #3
 800aae4:	1b80      	subs	r0, r0, r6
 800aae6:	60a0      	str	r0, [r4, #8]
 800aae8:	3508      	adds	r5, #8
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d1ef      	bne.n	800aace <__sprint_r+0x20>
 800aaee:	2300      	movs	r3, #0
 800aaf0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800aaf4:	e7e4      	b.n	800aac0 <__sprint_r+0x12>
 800aaf6:	463a      	mov	r2, r7
 800aaf8:	4640      	mov	r0, r8
 800aafa:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800aafe:	f000 fe6c 	bl	800b7da <_fputwc_r>
 800ab02:	1c43      	adds	r3, r0, #1
 800ab04:	d0f3      	beq.n	800aaee <__sprint_r+0x40>
 800ab06:	f109 0901 	add.w	r9, r9, #1
 800ab0a:	e7e6      	b.n	800aada <__sprint_r+0x2c>
 800ab0c:	f7fe ffd8 	bl	8009ac0 <__sfvwrite_r>
 800ab10:	e7ed      	b.n	800aaee <__sprint_r+0x40>
	...

0800ab14 <_vfiprintf_r>:
 800ab14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab18:	b0bb      	sub	sp, #236	; 0xec
 800ab1a:	460f      	mov	r7, r1
 800ab1c:	461d      	mov	r5, r3
 800ab1e:	461c      	mov	r4, r3
 800ab20:	4681      	mov	r9, r0
 800ab22:	9202      	str	r2, [sp, #8]
 800ab24:	b118      	cbz	r0, 800ab2e <_vfiprintf_r+0x1a>
 800ab26:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ab28:	b90b      	cbnz	r3, 800ab2e <_vfiprintf_r+0x1a>
 800ab2a:	f7fe fe79 	bl	8009820 <__sinit>
 800ab2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab30:	07d8      	lsls	r0, r3, #31
 800ab32:	d405      	bmi.n	800ab40 <_vfiprintf_r+0x2c>
 800ab34:	89bb      	ldrh	r3, [r7, #12]
 800ab36:	0599      	lsls	r1, r3, #22
 800ab38:	d402      	bmi.n	800ab40 <_vfiprintf_r+0x2c>
 800ab3a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ab3c:	f7ff f930 	bl	8009da0 <__retarget_lock_acquire_recursive>
 800ab40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ab44:	049a      	lsls	r2, r3, #18
 800ab46:	d406      	bmi.n	800ab56 <_vfiprintf_r+0x42>
 800ab48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ab4c:	81bb      	strh	r3, [r7, #12]
 800ab4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ab54:	667b      	str	r3, [r7, #100]	; 0x64
 800ab56:	89bb      	ldrh	r3, [r7, #12]
 800ab58:	071e      	lsls	r6, r3, #28
 800ab5a:	d501      	bpl.n	800ab60 <_vfiprintf_r+0x4c>
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	b9ab      	cbnz	r3, 800ab8c <_vfiprintf_r+0x78>
 800ab60:	4639      	mov	r1, r7
 800ab62:	4648      	mov	r0, r9
 800ab64:	f7fd feac 	bl	80088c0 <__swsetup_r>
 800ab68:	b180      	cbz	r0, 800ab8c <_vfiprintf_r+0x78>
 800ab6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab6c:	07d8      	lsls	r0, r3, #31
 800ab6e:	d506      	bpl.n	800ab7e <_vfiprintf_r+0x6a>
 800ab70:	f04f 33ff 	mov.w	r3, #4294967295
 800ab74:	9303      	str	r3, [sp, #12]
 800ab76:	9803      	ldr	r0, [sp, #12]
 800ab78:	b03b      	add	sp, #236	; 0xec
 800ab7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab7e:	89bb      	ldrh	r3, [r7, #12]
 800ab80:	0599      	lsls	r1, r3, #22
 800ab82:	d4f5      	bmi.n	800ab70 <_vfiprintf_r+0x5c>
 800ab84:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ab86:	f7ff f90c 	bl	8009da2 <__retarget_lock_release_recursive>
 800ab8a:	e7f1      	b.n	800ab70 <_vfiprintf_r+0x5c>
 800ab8c:	89bb      	ldrh	r3, [r7, #12]
 800ab8e:	f003 021a 	and.w	r2, r3, #26
 800ab92:	2a0a      	cmp	r2, #10
 800ab94:	d113      	bne.n	800abbe <_vfiprintf_r+0xaa>
 800ab96:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ab9a:	2a00      	cmp	r2, #0
 800ab9c:	db0f      	blt.n	800abbe <_vfiprintf_r+0xaa>
 800ab9e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aba0:	07d2      	lsls	r2, r2, #31
 800aba2:	d404      	bmi.n	800abae <_vfiprintf_r+0x9a>
 800aba4:	059e      	lsls	r6, r3, #22
 800aba6:	d402      	bmi.n	800abae <_vfiprintf_r+0x9a>
 800aba8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800abaa:	f7ff f8fa 	bl	8009da2 <__retarget_lock_release_recursive>
 800abae:	462b      	mov	r3, r5
 800abb0:	4639      	mov	r1, r7
 800abb2:	4648      	mov	r0, r9
 800abb4:	9a02      	ldr	r2, [sp, #8]
 800abb6:	f000 fc2d 	bl	800b414 <__sbprintf>
 800abba:	9003      	str	r0, [sp, #12]
 800abbc:	e7db      	b.n	800ab76 <_vfiprintf_r+0x62>
 800abbe:	2300      	movs	r3, #0
 800abc0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800abc4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800abc8:	ae11      	add	r6, sp, #68	; 0x44
 800abca:	960e      	str	r6, [sp, #56]	; 0x38
 800abcc:	9308      	str	r3, [sp, #32]
 800abce:	930a      	str	r3, [sp, #40]	; 0x28
 800abd0:	9303      	str	r3, [sp, #12]
 800abd2:	9b02      	ldr	r3, [sp, #8]
 800abd4:	461d      	mov	r5, r3
 800abd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abda:	b10a      	cbz	r2, 800abe0 <_vfiprintf_r+0xcc>
 800abdc:	2a25      	cmp	r2, #37	; 0x25
 800abde:	d1f9      	bne.n	800abd4 <_vfiprintf_r+0xc0>
 800abe0:	9b02      	ldr	r3, [sp, #8]
 800abe2:	ebb5 0803 	subs.w	r8, r5, r3
 800abe6:	d00d      	beq.n	800ac04 <_vfiprintf_r+0xf0>
 800abe8:	e9c6 3800 	strd	r3, r8, [r6]
 800abec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abee:	4443      	add	r3, r8
 800abf0:	9310      	str	r3, [sp, #64]	; 0x40
 800abf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abf4:	3301      	adds	r3, #1
 800abf6:	2b07      	cmp	r3, #7
 800abf8:	930f      	str	r3, [sp, #60]	; 0x3c
 800abfa:	dc75      	bgt.n	800ace8 <_vfiprintf_r+0x1d4>
 800abfc:	3608      	adds	r6, #8
 800abfe:	9b03      	ldr	r3, [sp, #12]
 800ac00:	4443      	add	r3, r8
 800ac02:	9303      	str	r3, [sp, #12]
 800ac04:	782b      	ldrb	r3, [r5, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f000 83c6 	beq.w	800b398 <_vfiprintf_r+0x884>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	f04f 31ff 	mov.w	r1, #4294967295
 800ac12:	469a      	mov	sl, r3
 800ac14:	1c6a      	adds	r2, r5, #1
 800ac16:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ac1a:	9101      	str	r1, [sp, #4]
 800ac1c:	9304      	str	r3, [sp, #16]
 800ac1e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac22:	9202      	str	r2, [sp, #8]
 800ac24:	f1a3 0220 	sub.w	r2, r3, #32
 800ac28:	2a5a      	cmp	r2, #90	; 0x5a
 800ac2a:	f200 830e 	bhi.w	800b24a <_vfiprintf_r+0x736>
 800ac2e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ac32:	0098      	.short	0x0098
 800ac34:	030c030c 	.word	0x030c030c
 800ac38:	030c00a0 	.word	0x030c00a0
 800ac3c:	030c030c 	.word	0x030c030c
 800ac40:	030c0080 	.word	0x030c0080
 800ac44:	00a3030c 	.word	0x00a3030c
 800ac48:	030c00ad 	.word	0x030c00ad
 800ac4c:	00af00aa 	.word	0x00af00aa
 800ac50:	00ca030c 	.word	0x00ca030c
 800ac54:	00cd00cd 	.word	0x00cd00cd
 800ac58:	00cd00cd 	.word	0x00cd00cd
 800ac5c:	00cd00cd 	.word	0x00cd00cd
 800ac60:	00cd00cd 	.word	0x00cd00cd
 800ac64:	030c00cd 	.word	0x030c00cd
 800ac68:	030c030c 	.word	0x030c030c
 800ac6c:	030c030c 	.word	0x030c030c
 800ac70:	030c030c 	.word	0x030c030c
 800ac74:	030c030c 	.word	0x030c030c
 800ac78:	010500f7 	.word	0x010500f7
 800ac7c:	030c030c 	.word	0x030c030c
 800ac80:	030c030c 	.word	0x030c030c
 800ac84:	030c030c 	.word	0x030c030c
 800ac88:	030c030c 	.word	0x030c030c
 800ac8c:	030c030c 	.word	0x030c030c
 800ac90:	030c014b 	.word	0x030c014b
 800ac94:	030c030c 	.word	0x030c030c
 800ac98:	030c0191 	.word	0x030c0191
 800ac9c:	030c026f 	.word	0x030c026f
 800aca0:	028d030c 	.word	0x028d030c
 800aca4:	030c030c 	.word	0x030c030c
 800aca8:	030c030c 	.word	0x030c030c
 800acac:	030c030c 	.word	0x030c030c
 800acb0:	030c030c 	.word	0x030c030c
 800acb4:	030c030c 	.word	0x030c030c
 800acb8:	010700f7 	.word	0x010700f7
 800acbc:	030c030c 	.word	0x030c030c
 800acc0:	00dd030c 	.word	0x00dd030c
 800acc4:	00f10107 	.word	0x00f10107
 800acc8:	00ea030c 	.word	0x00ea030c
 800accc:	012e030c 	.word	0x012e030c
 800acd0:	0180014d 	.word	0x0180014d
 800acd4:	030c00f1 	.word	0x030c00f1
 800acd8:	00960191 	.word	0x00960191
 800acdc:	030c0271 	.word	0x030c0271
 800ace0:	0065030c 	.word	0x0065030c
 800ace4:	0096030c 	.word	0x0096030c
 800ace8:	4639      	mov	r1, r7
 800acea:	4648      	mov	r0, r9
 800acec:	aa0e      	add	r2, sp, #56	; 0x38
 800acee:	f7ff fede 	bl	800aaae <__sprint_r>
 800acf2:	2800      	cmp	r0, #0
 800acf4:	f040 832f 	bne.w	800b356 <_vfiprintf_r+0x842>
 800acf8:	ae11      	add	r6, sp, #68	; 0x44
 800acfa:	e780      	b.n	800abfe <_vfiprintf_r+0xea>
 800acfc:	4a94      	ldr	r2, [pc, #592]	; (800af50 <_vfiprintf_r+0x43c>)
 800acfe:	f01a 0f20 	tst.w	sl, #32
 800ad02:	9206      	str	r2, [sp, #24]
 800ad04:	f000 8224 	beq.w	800b150 <_vfiprintf_r+0x63c>
 800ad08:	3407      	adds	r4, #7
 800ad0a:	f024 0b07 	bic.w	fp, r4, #7
 800ad0e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ad12:	f01a 0f01 	tst.w	sl, #1
 800ad16:	d009      	beq.n	800ad2c <_vfiprintf_r+0x218>
 800ad18:	ea54 0205 	orrs.w	r2, r4, r5
 800ad1c:	bf1f      	itttt	ne
 800ad1e:	2230      	movne	r2, #48	; 0x30
 800ad20:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ad24:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ad28:	f04a 0a02 	orrne.w	sl, sl, #2
 800ad2c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ad30:	e10b      	b.n	800af4a <_vfiprintf_r+0x436>
 800ad32:	4648      	mov	r0, r9
 800ad34:	f7ff f82e 	bl	8009d94 <_localeconv_r>
 800ad38:	6843      	ldr	r3, [r0, #4]
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	930a      	str	r3, [sp, #40]	; 0x28
 800ad3e:	f7f5 fa07 	bl	8000150 <strlen>
 800ad42:	9008      	str	r0, [sp, #32]
 800ad44:	4648      	mov	r0, r9
 800ad46:	f7ff f825 	bl	8009d94 <_localeconv_r>
 800ad4a:	6883      	ldr	r3, [r0, #8]
 800ad4c:	9307      	str	r3, [sp, #28]
 800ad4e:	9b08      	ldr	r3, [sp, #32]
 800ad50:	b12b      	cbz	r3, 800ad5e <_vfiprintf_r+0x24a>
 800ad52:	9b07      	ldr	r3, [sp, #28]
 800ad54:	b11b      	cbz	r3, 800ad5e <_vfiprintf_r+0x24a>
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	b10b      	cbz	r3, 800ad5e <_vfiprintf_r+0x24a>
 800ad5a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800ad5e:	9a02      	ldr	r2, [sp, #8]
 800ad60:	e75d      	b.n	800ac1e <_vfiprintf_r+0x10a>
 800ad62:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d1f9      	bne.n	800ad5e <_vfiprintf_r+0x24a>
 800ad6a:	2320      	movs	r3, #32
 800ad6c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ad70:	e7f5      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ad72:	f04a 0a01 	orr.w	sl, sl, #1
 800ad76:	e7f2      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ad78:	f854 3b04 	ldr.w	r3, [r4], #4
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	9304      	str	r3, [sp, #16]
 800ad80:	daed      	bge.n	800ad5e <_vfiprintf_r+0x24a>
 800ad82:	425b      	negs	r3, r3
 800ad84:	9304      	str	r3, [sp, #16]
 800ad86:	f04a 0a04 	orr.w	sl, sl, #4
 800ad8a:	e7e8      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ad8c:	232b      	movs	r3, #43	; 0x2b
 800ad8e:	e7ed      	b.n	800ad6c <_vfiprintf_r+0x258>
 800ad90:	9a02      	ldr	r2, [sp, #8]
 800ad92:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ad96:	2b2a      	cmp	r3, #42	; 0x2a
 800ad98:	d112      	bne.n	800adc0 <_vfiprintf_r+0x2ac>
 800ad9a:	f854 0b04 	ldr.w	r0, [r4], #4
 800ad9e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ada2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ada6:	e7da      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ada8:	200a      	movs	r0, #10
 800adaa:	9b01      	ldr	r3, [sp, #4]
 800adac:	fb00 1303 	mla	r3, r0, r3, r1
 800adb0:	9301      	str	r3, [sp, #4]
 800adb2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800adb6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800adba:	2909      	cmp	r1, #9
 800adbc:	d9f4      	bls.n	800ada8 <_vfiprintf_r+0x294>
 800adbe:	e730      	b.n	800ac22 <_vfiprintf_r+0x10e>
 800adc0:	2100      	movs	r1, #0
 800adc2:	9101      	str	r1, [sp, #4]
 800adc4:	e7f7      	b.n	800adb6 <_vfiprintf_r+0x2a2>
 800adc6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800adca:	e7c8      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800adcc:	2100      	movs	r1, #0
 800adce:	9a02      	ldr	r2, [sp, #8]
 800add0:	9104      	str	r1, [sp, #16]
 800add2:	200a      	movs	r0, #10
 800add4:	9904      	ldr	r1, [sp, #16]
 800add6:	3b30      	subs	r3, #48	; 0x30
 800add8:	fb00 3301 	mla	r3, r0, r1, r3
 800addc:	9304      	str	r3, [sp, #16]
 800adde:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ade2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ade6:	2909      	cmp	r1, #9
 800ade8:	d9f3      	bls.n	800add2 <_vfiprintf_r+0x2be>
 800adea:	e71a      	b.n	800ac22 <_vfiprintf_r+0x10e>
 800adec:	9b02      	ldr	r3, [sp, #8]
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	2b68      	cmp	r3, #104	; 0x68
 800adf2:	bf01      	itttt	eq
 800adf4:	9b02      	ldreq	r3, [sp, #8]
 800adf6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800adfa:	3301      	addeq	r3, #1
 800adfc:	9302      	streq	r3, [sp, #8]
 800adfe:	bf18      	it	ne
 800ae00:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ae04:	e7ab      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ae06:	9b02      	ldr	r3, [sp, #8]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	2b6c      	cmp	r3, #108	; 0x6c
 800ae0c:	d105      	bne.n	800ae1a <_vfiprintf_r+0x306>
 800ae0e:	9b02      	ldr	r3, [sp, #8]
 800ae10:	3301      	adds	r3, #1
 800ae12:	9302      	str	r3, [sp, #8]
 800ae14:	f04a 0a20 	orr.w	sl, sl, #32
 800ae18:	e7a1      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ae1a:	f04a 0a10 	orr.w	sl, sl, #16
 800ae1e:	e79e      	b.n	800ad5e <_vfiprintf_r+0x24a>
 800ae20:	46a3      	mov	fp, r4
 800ae22:	2100      	movs	r1, #0
 800ae24:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ae28:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ae2c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ae30:	2301      	movs	r3, #1
 800ae32:	460d      	mov	r5, r1
 800ae34:	9301      	str	r3, [sp, #4]
 800ae36:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800ae3a:	e0a0      	b.n	800af7e <_vfiprintf_r+0x46a>
 800ae3c:	f04a 0a10 	orr.w	sl, sl, #16
 800ae40:	f01a 0f20 	tst.w	sl, #32
 800ae44:	d010      	beq.n	800ae68 <_vfiprintf_r+0x354>
 800ae46:	3407      	adds	r4, #7
 800ae48:	f024 0b07 	bic.w	fp, r4, #7
 800ae4c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ae50:	2c00      	cmp	r4, #0
 800ae52:	f175 0300 	sbcs.w	r3, r5, #0
 800ae56:	da05      	bge.n	800ae64 <_vfiprintf_r+0x350>
 800ae58:	232d      	movs	r3, #45	; 0x2d
 800ae5a:	4264      	negs	r4, r4
 800ae5c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800ae60:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ae64:	2301      	movs	r3, #1
 800ae66:	e03f      	b.n	800aee8 <_vfiprintf_r+0x3d4>
 800ae68:	f01a 0f10 	tst.w	sl, #16
 800ae6c:	f104 0b04 	add.w	fp, r4, #4
 800ae70:	d002      	beq.n	800ae78 <_vfiprintf_r+0x364>
 800ae72:	6824      	ldr	r4, [r4, #0]
 800ae74:	17e5      	asrs	r5, r4, #31
 800ae76:	e7eb      	b.n	800ae50 <_vfiprintf_r+0x33c>
 800ae78:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ae7c:	6824      	ldr	r4, [r4, #0]
 800ae7e:	d001      	beq.n	800ae84 <_vfiprintf_r+0x370>
 800ae80:	b224      	sxth	r4, r4
 800ae82:	e7f7      	b.n	800ae74 <_vfiprintf_r+0x360>
 800ae84:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ae88:	bf18      	it	ne
 800ae8a:	b264      	sxtbne	r4, r4
 800ae8c:	e7f2      	b.n	800ae74 <_vfiprintf_r+0x360>
 800ae8e:	f01a 0f20 	tst.w	sl, #32
 800ae92:	f854 3b04 	ldr.w	r3, [r4], #4
 800ae96:	d005      	beq.n	800aea4 <_vfiprintf_r+0x390>
 800ae98:	9a03      	ldr	r2, [sp, #12]
 800ae9a:	4610      	mov	r0, r2
 800ae9c:	17d1      	asrs	r1, r2, #31
 800ae9e:	e9c3 0100 	strd	r0, r1, [r3]
 800aea2:	e696      	b.n	800abd2 <_vfiprintf_r+0xbe>
 800aea4:	f01a 0f10 	tst.w	sl, #16
 800aea8:	d002      	beq.n	800aeb0 <_vfiprintf_r+0x39c>
 800aeaa:	9a03      	ldr	r2, [sp, #12]
 800aeac:	601a      	str	r2, [r3, #0]
 800aeae:	e690      	b.n	800abd2 <_vfiprintf_r+0xbe>
 800aeb0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aeb4:	d002      	beq.n	800aebc <_vfiprintf_r+0x3a8>
 800aeb6:	9a03      	ldr	r2, [sp, #12]
 800aeb8:	801a      	strh	r2, [r3, #0]
 800aeba:	e68a      	b.n	800abd2 <_vfiprintf_r+0xbe>
 800aebc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aec0:	d0f3      	beq.n	800aeaa <_vfiprintf_r+0x396>
 800aec2:	9a03      	ldr	r2, [sp, #12]
 800aec4:	701a      	strb	r2, [r3, #0]
 800aec6:	e684      	b.n	800abd2 <_vfiprintf_r+0xbe>
 800aec8:	f04a 0a10 	orr.w	sl, sl, #16
 800aecc:	f01a 0f20 	tst.w	sl, #32
 800aed0:	d01d      	beq.n	800af0e <_vfiprintf_r+0x3fa>
 800aed2:	3407      	adds	r4, #7
 800aed4:	f024 0b07 	bic.w	fp, r4, #7
 800aed8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800aedc:	2300      	movs	r3, #0
 800aede:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800aee2:	2200      	movs	r2, #0
 800aee4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800aee8:	9a01      	ldr	r2, [sp, #4]
 800aeea:	3201      	adds	r2, #1
 800aeec:	f000 8261 	beq.w	800b3b2 <_vfiprintf_r+0x89e>
 800aef0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800aef4:	9205      	str	r2, [sp, #20]
 800aef6:	ea54 0205 	orrs.w	r2, r4, r5
 800aefa:	f040 8260 	bne.w	800b3be <_vfiprintf_r+0x8aa>
 800aefe:	9a01      	ldr	r2, [sp, #4]
 800af00:	2a00      	cmp	r2, #0
 800af02:	f000 8197 	beq.w	800b234 <_vfiprintf_r+0x720>
 800af06:	2b01      	cmp	r3, #1
 800af08:	f040 825c 	bne.w	800b3c4 <_vfiprintf_r+0x8b0>
 800af0c:	e136      	b.n	800b17c <_vfiprintf_r+0x668>
 800af0e:	f01a 0f10 	tst.w	sl, #16
 800af12:	f104 0b04 	add.w	fp, r4, #4
 800af16:	d001      	beq.n	800af1c <_vfiprintf_r+0x408>
 800af18:	6824      	ldr	r4, [r4, #0]
 800af1a:	e003      	b.n	800af24 <_vfiprintf_r+0x410>
 800af1c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800af20:	d002      	beq.n	800af28 <_vfiprintf_r+0x414>
 800af22:	8824      	ldrh	r4, [r4, #0]
 800af24:	2500      	movs	r5, #0
 800af26:	e7d9      	b.n	800aedc <_vfiprintf_r+0x3c8>
 800af28:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800af2c:	d0f4      	beq.n	800af18 <_vfiprintf_r+0x404>
 800af2e:	7824      	ldrb	r4, [r4, #0]
 800af30:	e7f8      	b.n	800af24 <_vfiprintf_r+0x410>
 800af32:	f647 0330 	movw	r3, #30768	; 0x7830
 800af36:	46a3      	mov	fp, r4
 800af38:	2500      	movs	r5, #0
 800af3a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800af3e:	4b04      	ldr	r3, [pc, #16]	; (800af50 <_vfiprintf_r+0x43c>)
 800af40:	f85b 4b04 	ldr.w	r4, [fp], #4
 800af44:	f04a 0a02 	orr.w	sl, sl, #2
 800af48:	9306      	str	r3, [sp, #24]
 800af4a:	2302      	movs	r3, #2
 800af4c:	e7c9      	b.n	800aee2 <_vfiprintf_r+0x3ce>
 800af4e:	bf00      	nop
 800af50:	0800c00c 	.word	0x0800c00c
 800af54:	46a3      	mov	fp, r4
 800af56:	2500      	movs	r5, #0
 800af58:	9b01      	ldr	r3, [sp, #4]
 800af5a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800af5e:	1c5c      	adds	r4, r3, #1
 800af60:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800af64:	f000 80cf 	beq.w	800b106 <_vfiprintf_r+0x5f2>
 800af68:	461a      	mov	r2, r3
 800af6a:	4629      	mov	r1, r5
 800af6c:	4640      	mov	r0, r8
 800af6e:	f7fe ff85 	bl	8009e7c <memchr>
 800af72:	2800      	cmp	r0, #0
 800af74:	f000 8173 	beq.w	800b25e <_vfiprintf_r+0x74a>
 800af78:	eba0 0308 	sub.w	r3, r0, r8
 800af7c:	9301      	str	r3, [sp, #4]
 800af7e:	9b01      	ldr	r3, [sp, #4]
 800af80:	42ab      	cmp	r3, r5
 800af82:	bfb8      	it	lt
 800af84:	462b      	movlt	r3, r5
 800af86:	9305      	str	r3, [sp, #20]
 800af88:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800af8c:	b113      	cbz	r3, 800af94 <_vfiprintf_r+0x480>
 800af8e:	9b05      	ldr	r3, [sp, #20]
 800af90:	3301      	adds	r3, #1
 800af92:	9305      	str	r3, [sp, #20]
 800af94:	f01a 0302 	ands.w	r3, sl, #2
 800af98:	9309      	str	r3, [sp, #36]	; 0x24
 800af9a:	bf1e      	ittt	ne
 800af9c:	9b05      	ldrne	r3, [sp, #20]
 800af9e:	3302      	addne	r3, #2
 800afa0:	9305      	strne	r3, [sp, #20]
 800afa2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800afa6:	930b      	str	r3, [sp, #44]	; 0x2c
 800afa8:	d11f      	bne.n	800afea <_vfiprintf_r+0x4d6>
 800afaa:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800afae:	1a9c      	subs	r4, r3, r2
 800afb0:	2c00      	cmp	r4, #0
 800afb2:	dd1a      	ble.n	800afea <_vfiprintf_r+0x4d6>
 800afb4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800afb8:	48b4      	ldr	r0, [pc, #720]	; (800b28c <_vfiprintf_r+0x778>)
 800afba:	2c10      	cmp	r4, #16
 800afbc:	f103 0301 	add.w	r3, r3, #1
 800afc0:	f106 0108 	add.w	r1, r6, #8
 800afc4:	6030      	str	r0, [r6, #0]
 800afc6:	f300 814c 	bgt.w	800b262 <_vfiprintf_r+0x74e>
 800afca:	6074      	str	r4, [r6, #4]
 800afcc:	2b07      	cmp	r3, #7
 800afce:	4414      	add	r4, r2
 800afd0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800afd4:	f340 8157 	ble.w	800b286 <_vfiprintf_r+0x772>
 800afd8:	4639      	mov	r1, r7
 800afda:	4648      	mov	r0, r9
 800afdc:	aa0e      	add	r2, sp, #56	; 0x38
 800afde:	f7ff fd66 	bl	800aaae <__sprint_r>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	f040 81b7 	bne.w	800b356 <_vfiprintf_r+0x842>
 800afe8:	ae11      	add	r6, sp, #68	; 0x44
 800afea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800afee:	b173      	cbz	r3, 800b00e <_vfiprintf_r+0x4fa>
 800aff0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800aff4:	6032      	str	r2, [r6, #0]
 800aff6:	2201      	movs	r2, #1
 800aff8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800affa:	6072      	str	r2, [r6, #4]
 800affc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800affe:	3301      	adds	r3, #1
 800b000:	3201      	adds	r2, #1
 800b002:	2b07      	cmp	r3, #7
 800b004:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b008:	f300 8146 	bgt.w	800b298 <_vfiprintf_r+0x784>
 800b00c:	3608      	adds	r6, #8
 800b00e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b010:	b16b      	cbz	r3, 800b02e <_vfiprintf_r+0x51a>
 800b012:	aa0d      	add	r2, sp, #52	; 0x34
 800b014:	6032      	str	r2, [r6, #0]
 800b016:	2202      	movs	r2, #2
 800b018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b01a:	6072      	str	r2, [r6, #4]
 800b01c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b01e:	3301      	adds	r3, #1
 800b020:	3202      	adds	r2, #2
 800b022:	2b07      	cmp	r3, #7
 800b024:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b028:	f300 813f 	bgt.w	800b2aa <_vfiprintf_r+0x796>
 800b02c:	3608      	adds	r6, #8
 800b02e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b030:	2b80      	cmp	r3, #128	; 0x80
 800b032:	d11f      	bne.n	800b074 <_vfiprintf_r+0x560>
 800b034:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b038:	1a9c      	subs	r4, r3, r2
 800b03a:	2c00      	cmp	r4, #0
 800b03c:	dd1a      	ble.n	800b074 <_vfiprintf_r+0x560>
 800b03e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b042:	4893      	ldr	r0, [pc, #588]	; (800b290 <_vfiprintf_r+0x77c>)
 800b044:	2c10      	cmp	r4, #16
 800b046:	f103 0301 	add.w	r3, r3, #1
 800b04a:	f106 0108 	add.w	r1, r6, #8
 800b04e:	6030      	str	r0, [r6, #0]
 800b050:	f300 8134 	bgt.w	800b2bc <_vfiprintf_r+0x7a8>
 800b054:	6074      	str	r4, [r6, #4]
 800b056:	2b07      	cmp	r3, #7
 800b058:	4414      	add	r4, r2
 800b05a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b05e:	f340 813f 	ble.w	800b2e0 <_vfiprintf_r+0x7cc>
 800b062:	4639      	mov	r1, r7
 800b064:	4648      	mov	r0, r9
 800b066:	aa0e      	add	r2, sp, #56	; 0x38
 800b068:	f7ff fd21 	bl	800aaae <__sprint_r>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	f040 8172 	bne.w	800b356 <_vfiprintf_r+0x842>
 800b072:	ae11      	add	r6, sp, #68	; 0x44
 800b074:	9b01      	ldr	r3, [sp, #4]
 800b076:	1aec      	subs	r4, r5, r3
 800b078:	2c00      	cmp	r4, #0
 800b07a:	dd1a      	ble.n	800b0b2 <_vfiprintf_r+0x59e>
 800b07c:	4d84      	ldr	r5, [pc, #528]	; (800b290 <_vfiprintf_r+0x77c>)
 800b07e:	2c10      	cmp	r4, #16
 800b080:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800b084:	f106 0208 	add.w	r2, r6, #8
 800b088:	f103 0301 	add.w	r3, r3, #1
 800b08c:	6035      	str	r5, [r6, #0]
 800b08e:	f300 8129 	bgt.w	800b2e4 <_vfiprintf_r+0x7d0>
 800b092:	6074      	str	r4, [r6, #4]
 800b094:	2b07      	cmp	r3, #7
 800b096:	440c      	add	r4, r1
 800b098:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b09c:	f340 8133 	ble.w	800b306 <_vfiprintf_r+0x7f2>
 800b0a0:	4639      	mov	r1, r7
 800b0a2:	4648      	mov	r0, r9
 800b0a4:	aa0e      	add	r2, sp, #56	; 0x38
 800b0a6:	f7ff fd02 	bl	800aaae <__sprint_r>
 800b0aa:	2800      	cmp	r0, #0
 800b0ac:	f040 8153 	bne.w	800b356 <_vfiprintf_r+0x842>
 800b0b0:	ae11      	add	r6, sp, #68	; 0x44
 800b0b2:	9b01      	ldr	r3, [sp, #4]
 800b0b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b0b6:	6073      	str	r3, [r6, #4]
 800b0b8:	4418      	add	r0, r3
 800b0ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0bc:	f8c6 8000 	str.w	r8, [r6]
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	2b07      	cmp	r3, #7
 800b0c4:	9010      	str	r0, [sp, #64]	; 0x40
 800b0c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0c8:	f300 811f 	bgt.w	800b30a <_vfiprintf_r+0x7f6>
 800b0cc:	f106 0308 	add.w	r3, r6, #8
 800b0d0:	f01a 0f04 	tst.w	sl, #4
 800b0d4:	f040 8121 	bne.w	800b31a <_vfiprintf_r+0x806>
 800b0d8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800b0dc:	9905      	ldr	r1, [sp, #20]
 800b0de:	428a      	cmp	r2, r1
 800b0e0:	bfac      	ite	ge
 800b0e2:	189b      	addge	r3, r3, r2
 800b0e4:	185b      	addlt	r3, r3, r1
 800b0e6:	9303      	str	r3, [sp, #12]
 800b0e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0ea:	b13b      	cbz	r3, 800b0fc <_vfiprintf_r+0x5e8>
 800b0ec:	4639      	mov	r1, r7
 800b0ee:	4648      	mov	r0, r9
 800b0f0:	aa0e      	add	r2, sp, #56	; 0x38
 800b0f2:	f7ff fcdc 	bl	800aaae <__sprint_r>
 800b0f6:	2800      	cmp	r0, #0
 800b0f8:	f040 812d 	bne.w	800b356 <_vfiprintf_r+0x842>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	465c      	mov	r4, fp
 800b100:	930f      	str	r3, [sp, #60]	; 0x3c
 800b102:	ae11      	add	r6, sp, #68	; 0x44
 800b104:	e565      	b.n	800abd2 <_vfiprintf_r+0xbe>
 800b106:	4640      	mov	r0, r8
 800b108:	f7f5 f822 	bl	8000150 <strlen>
 800b10c:	9001      	str	r0, [sp, #4]
 800b10e:	e736      	b.n	800af7e <_vfiprintf_r+0x46a>
 800b110:	f04a 0a10 	orr.w	sl, sl, #16
 800b114:	f01a 0f20 	tst.w	sl, #32
 800b118:	d006      	beq.n	800b128 <_vfiprintf_r+0x614>
 800b11a:	3407      	adds	r4, #7
 800b11c:	f024 0b07 	bic.w	fp, r4, #7
 800b120:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b124:	2301      	movs	r3, #1
 800b126:	e6dc      	b.n	800aee2 <_vfiprintf_r+0x3ce>
 800b128:	f01a 0f10 	tst.w	sl, #16
 800b12c:	f104 0b04 	add.w	fp, r4, #4
 800b130:	d001      	beq.n	800b136 <_vfiprintf_r+0x622>
 800b132:	6824      	ldr	r4, [r4, #0]
 800b134:	e003      	b.n	800b13e <_vfiprintf_r+0x62a>
 800b136:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b13a:	d002      	beq.n	800b142 <_vfiprintf_r+0x62e>
 800b13c:	8824      	ldrh	r4, [r4, #0]
 800b13e:	2500      	movs	r5, #0
 800b140:	e7f0      	b.n	800b124 <_vfiprintf_r+0x610>
 800b142:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b146:	d0f4      	beq.n	800b132 <_vfiprintf_r+0x61e>
 800b148:	7824      	ldrb	r4, [r4, #0]
 800b14a:	e7f8      	b.n	800b13e <_vfiprintf_r+0x62a>
 800b14c:	4a51      	ldr	r2, [pc, #324]	; (800b294 <_vfiprintf_r+0x780>)
 800b14e:	e5d6      	b.n	800acfe <_vfiprintf_r+0x1ea>
 800b150:	f01a 0f10 	tst.w	sl, #16
 800b154:	f104 0b04 	add.w	fp, r4, #4
 800b158:	d001      	beq.n	800b15e <_vfiprintf_r+0x64a>
 800b15a:	6824      	ldr	r4, [r4, #0]
 800b15c:	e003      	b.n	800b166 <_vfiprintf_r+0x652>
 800b15e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b162:	d002      	beq.n	800b16a <_vfiprintf_r+0x656>
 800b164:	8824      	ldrh	r4, [r4, #0]
 800b166:	2500      	movs	r5, #0
 800b168:	e5d3      	b.n	800ad12 <_vfiprintf_r+0x1fe>
 800b16a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b16e:	d0f4      	beq.n	800b15a <_vfiprintf_r+0x646>
 800b170:	7824      	ldrb	r4, [r4, #0]
 800b172:	e7f8      	b.n	800b166 <_vfiprintf_r+0x652>
 800b174:	2d00      	cmp	r5, #0
 800b176:	bf08      	it	eq
 800b178:	2c0a      	cmpeq	r4, #10
 800b17a:	d205      	bcs.n	800b188 <_vfiprintf_r+0x674>
 800b17c:	3430      	adds	r4, #48	; 0x30
 800b17e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b182:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b186:	e13b      	b.n	800b400 <_vfiprintf_r+0x8ec>
 800b188:	f04f 0a00 	mov.w	sl, #0
 800b18c:	ab3a      	add	r3, sp, #232	; 0xe8
 800b18e:	9309      	str	r3, [sp, #36]	; 0x24
 800b190:	9b05      	ldr	r3, [sp, #20]
 800b192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b196:	930b      	str	r3, [sp, #44]	; 0x2c
 800b198:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b19a:	220a      	movs	r2, #10
 800b19c:	4620      	mov	r0, r4
 800b19e:	4629      	mov	r1, r5
 800b1a0:	f103 38ff 	add.w	r8, r3, #4294967295
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	f7f5 fcbf 	bl	8000b28 <__aeabi_uldivmod>
 800b1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ac:	3230      	adds	r2, #48	; 0x30
 800b1ae:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b1b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1b4:	f10a 0a01 	add.w	sl, sl, #1
 800b1b8:	b1d3      	cbz	r3, 800b1f0 <_vfiprintf_r+0x6dc>
 800b1ba:	9b07      	ldr	r3, [sp, #28]
 800b1bc:	781b      	ldrb	r3, [r3, #0]
 800b1be:	4553      	cmp	r3, sl
 800b1c0:	d116      	bne.n	800b1f0 <_vfiprintf_r+0x6dc>
 800b1c2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b1c6:	d013      	beq.n	800b1f0 <_vfiprintf_r+0x6dc>
 800b1c8:	2d00      	cmp	r5, #0
 800b1ca:	bf08      	it	eq
 800b1cc:	2c0a      	cmpeq	r4, #10
 800b1ce:	d30f      	bcc.n	800b1f0 <_vfiprintf_r+0x6dc>
 800b1d0:	9b08      	ldr	r3, [sp, #32]
 800b1d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b1d4:	eba8 0803 	sub.w	r8, r8, r3
 800b1d8:	461a      	mov	r2, r3
 800b1da:	4640      	mov	r0, r8
 800b1dc:	f7ff fbd9 	bl	800a992 <strncpy>
 800b1e0:	9b07      	ldr	r3, [sp, #28]
 800b1e2:	785b      	ldrb	r3, [r3, #1]
 800b1e4:	b1a3      	cbz	r3, 800b210 <_vfiprintf_r+0x6fc>
 800b1e6:	f04f 0a00 	mov.w	sl, #0
 800b1ea:	9b07      	ldr	r3, [sp, #28]
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	9307      	str	r3, [sp, #28]
 800b1f0:	220a      	movs	r2, #10
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	4620      	mov	r0, r4
 800b1f6:	4629      	mov	r1, r5
 800b1f8:	f7f5 fc96 	bl	8000b28 <__aeabi_uldivmod>
 800b1fc:	2d00      	cmp	r5, #0
 800b1fe:	bf08      	it	eq
 800b200:	2c0a      	cmpeq	r4, #10
 800b202:	f0c0 80fd 	bcc.w	800b400 <_vfiprintf_r+0x8ec>
 800b206:	4604      	mov	r4, r0
 800b208:	460d      	mov	r5, r1
 800b20a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800b20e:	e7c3      	b.n	800b198 <_vfiprintf_r+0x684>
 800b210:	469a      	mov	sl, r3
 800b212:	e7ed      	b.n	800b1f0 <_vfiprintf_r+0x6dc>
 800b214:	9a06      	ldr	r2, [sp, #24]
 800b216:	f004 030f 	and.w	r3, r4, #15
 800b21a:	5cd3      	ldrb	r3, [r2, r3]
 800b21c:	092a      	lsrs	r2, r5, #4
 800b21e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b222:	0923      	lsrs	r3, r4, #4
 800b224:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b228:	461c      	mov	r4, r3
 800b22a:	4615      	mov	r5, r2
 800b22c:	ea54 0305 	orrs.w	r3, r4, r5
 800b230:	d1f0      	bne.n	800b214 <_vfiprintf_r+0x700>
 800b232:	e0e5      	b.n	800b400 <_vfiprintf_r+0x8ec>
 800b234:	b933      	cbnz	r3, 800b244 <_vfiprintf_r+0x730>
 800b236:	f01a 0f01 	tst.w	sl, #1
 800b23a:	d003      	beq.n	800b244 <_vfiprintf_r+0x730>
 800b23c:	2330      	movs	r3, #48	; 0x30
 800b23e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b242:	e79e      	b.n	800b182 <_vfiprintf_r+0x66e>
 800b244:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b248:	e0da      	b.n	800b400 <_vfiprintf_r+0x8ec>
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	f000 80a4 	beq.w	800b398 <_vfiprintf_r+0x884>
 800b250:	2100      	movs	r1, #0
 800b252:	46a3      	mov	fp, r4
 800b254:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b258:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b25c:	e5e8      	b.n	800ae30 <_vfiprintf_r+0x31c>
 800b25e:	4605      	mov	r5, r0
 800b260:	e68d      	b.n	800af7e <_vfiprintf_r+0x46a>
 800b262:	2010      	movs	r0, #16
 800b264:	2b07      	cmp	r3, #7
 800b266:	4402      	add	r2, r0
 800b268:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b26c:	6070      	str	r0, [r6, #4]
 800b26e:	dd07      	ble.n	800b280 <_vfiprintf_r+0x76c>
 800b270:	4639      	mov	r1, r7
 800b272:	4648      	mov	r0, r9
 800b274:	aa0e      	add	r2, sp, #56	; 0x38
 800b276:	f7ff fc1a 	bl	800aaae <__sprint_r>
 800b27a:	2800      	cmp	r0, #0
 800b27c:	d16b      	bne.n	800b356 <_vfiprintf_r+0x842>
 800b27e:	a911      	add	r1, sp, #68	; 0x44
 800b280:	460e      	mov	r6, r1
 800b282:	3c10      	subs	r4, #16
 800b284:	e696      	b.n	800afb4 <_vfiprintf_r+0x4a0>
 800b286:	460e      	mov	r6, r1
 800b288:	e6af      	b.n	800afea <_vfiprintf_r+0x4d6>
 800b28a:	bf00      	nop
 800b28c:	0800c24c 	.word	0x0800c24c
 800b290:	0800c25c 	.word	0x0800c25c
 800b294:	0800c01d 	.word	0x0800c01d
 800b298:	4639      	mov	r1, r7
 800b29a:	4648      	mov	r0, r9
 800b29c:	aa0e      	add	r2, sp, #56	; 0x38
 800b29e:	f7ff fc06 	bl	800aaae <__sprint_r>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	d157      	bne.n	800b356 <_vfiprintf_r+0x842>
 800b2a6:	ae11      	add	r6, sp, #68	; 0x44
 800b2a8:	e6b1      	b.n	800b00e <_vfiprintf_r+0x4fa>
 800b2aa:	4639      	mov	r1, r7
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	aa0e      	add	r2, sp, #56	; 0x38
 800b2b0:	f7ff fbfd 	bl	800aaae <__sprint_r>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d14e      	bne.n	800b356 <_vfiprintf_r+0x842>
 800b2b8:	ae11      	add	r6, sp, #68	; 0x44
 800b2ba:	e6b8      	b.n	800b02e <_vfiprintf_r+0x51a>
 800b2bc:	2010      	movs	r0, #16
 800b2be:	2b07      	cmp	r3, #7
 800b2c0:	4402      	add	r2, r0
 800b2c2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b2c6:	6070      	str	r0, [r6, #4]
 800b2c8:	dd07      	ble.n	800b2da <_vfiprintf_r+0x7c6>
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	4648      	mov	r0, r9
 800b2ce:	aa0e      	add	r2, sp, #56	; 0x38
 800b2d0:	f7ff fbed 	bl	800aaae <__sprint_r>
 800b2d4:	2800      	cmp	r0, #0
 800b2d6:	d13e      	bne.n	800b356 <_vfiprintf_r+0x842>
 800b2d8:	a911      	add	r1, sp, #68	; 0x44
 800b2da:	460e      	mov	r6, r1
 800b2dc:	3c10      	subs	r4, #16
 800b2de:	e6ae      	b.n	800b03e <_vfiprintf_r+0x52a>
 800b2e0:	460e      	mov	r6, r1
 800b2e2:	e6c7      	b.n	800b074 <_vfiprintf_r+0x560>
 800b2e4:	2010      	movs	r0, #16
 800b2e6:	2b07      	cmp	r3, #7
 800b2e8:	4401      	add	r1, r0
 800b2ea:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800b2ee:	6070      	str	r0, [r6, #4]
 800b2f0:	dd06      	ble.n	800b300 <_vfiprintf_r+0x7ec>
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	4648      	mov	r0, r9
 800b2f6:	aa0e      	add	r2, sp, #56	; 0x38
 800b2f8:	f7ff fbd9 	bl	800aaae <__sprint_r>
 800b2fc:	bb58      	cbnz	r0, 800b356 <_vfiprintf_r+0x842>
 800b2fe:	aa11      	add	r2, sp, #68	; 0x44
 800b300:	4616      	mov	r6, r2
 800b302:	3c10      	subs	r4, #16
 800b304:	e6bb      	b.n	800b07e <_vfiprintf_r+0x56a>
 800b306:	4616      	mov	r6, r2
 800b308:	e6d3      	b.n	800b0b2 <_vfiprintf_r+0x59e>
 800b30a:	4639      	mov	r1, r7
 800b30c:	4648      	mov	r0, r9
 800b30e:	aa0e      	add	r2, sp, #56	; 0x38
 800b310:	f7ff fbcd 	bl	800aaae <__sprint_r>
 800b314:	b9f8      	cbnz	r0, 800b356 <_vfiprintf_r+0x842>
 800b316:	ab11      	add	r3, sp, #68	; 0x44
 800b318:	e6da      	b.n	800b0d0 <_vfiprintf_r+0x5bc>
 800b31a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800b31e:	1a54      	subs	r4, r2, r1
 800b320:	2c00      	cmp	r4, #0
 800b322:	f77f aed9 	ble.w	800b0d8 <_vfiprintf_r+0x5c4>
 800b326:	2610      	movs	r6, #16
 800b328:	4d39      	ldr	r5, [pc, #228]	; (800b410 <_vfiprintf_r+0x8fc>)
 800b32a:	2c10      	cmp	r4, #16
 800b32c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800b330:	601d      	str	r5, [r3, #0]
 800b332:	f102 0201 	add.w	r2, r2, #1
 800b336:	dc1d      	bgt.n	800b374 <_vfiprintf_r+0x860>
 800b338:	605c      	str	r4, [r3, #4]
 800b33a:	2a07      	cmp	r2, #7
 800b33c:	440c      	add	r4, r1
 800b33e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800b342:	f77f aec9 	ble.w	800b0d8 <_vfiprintf_r+0x5c4>
 800b346:	4639      	mov	r1, r7
 800b348:	4648      	mov	r0, r9
 800b34a:	aa0e      	add	r2, sp, #56	; 0x38
 800b34c:	f7ff fbaf 	bl	800aaae <__sprint_r>
 800b350:	2800      	cmp	r0, #0
 800b352:	f43f aec1 	beq.w	800b0d8 <_vfiprintf_r+0x5c4>
 800b356:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b358:	07d9      	lsls	r1, r3, #31
 800b35a:	d405      	bmi.n	800b368 <_vfiprintf_r+0x854>
 800b35c:	89bb      	ldrh	r3, [r7, #12]
 800b35e:	059a      	lsls	r2, r3, #22
 800b360:	d402      	bmi.n	800b368 <_vfiprintf_r+0x854>
 800b362:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b364:	f7fe fd1d 	bl	8009da2 <__retarget_lock_release_recursive>
 800b368:	89bb      	ldrh	r3, [r7, #12]
 800b36a:	065b      	lsls	r3, r3, #25
 800b36c:	f57f ac03 	bpl.w	800ab76 <_vfiprintf_r+0x62>
 800b370:	f7ff bbfe 	b.w	800ab70 <_vfiprintf_r+0x5c>
 800b374:	3110      	adds	r1, #16
 800b376:	2a07      	cmp	r2, #7
 800b378:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800b37c:	605e      	str	r6, [r3, #4]
 800b37e:	dc02      	bgt.n	800b386 <_vfiprintf_r+0x872>
 800b380:	3308      	adds	r3, #8
 800b382:	3c10      	subs	r4, #16
 800b384:	e7d1      	b.n	800b32a <_vfiprintf_r+0x816>
 800b386:	4639      	mov	r1, r7
 800b388:	4648      	mov	r0, r9
 800b38a:	aa0e      	add	r2, sp, #56	; 0x38
 800b38c:	f7ff fb8f 	bl	800aaae <__sprint_r>
 800b390:	2800      	cmp	r0, #0
 800b392:	d1e0      	bne.n	800b356 <_vfiprintf_r+0x842>
 800b394:	ab11      	add	r3, sp, #68	; 0x44
 800b396:	e7f4      	b.n	800b382 <_vfiprintf_r+0x86e>
 800b398:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b39a:	b913      	cbnz	r3, 800b3a2 <_vfiprintf_r+0x88e>
 800b39c:	2300      	movs	r3, #0
 800b39e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3a0:	e7d9      	b.n	800b356 <_vfiprintf_r+0x842>
 800b3a2:	4639      	mov	r1, r7
 800b3a4:	4648      	mov	r0, r9
 800b3a6:	aa0e      	add	r2, sp, #56	; 0x38
 800b3a8:	f7ff fb81 	bl	800aaae <__sprint_r>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	d0f5      	beq.n	800b39c <_vfiprintf_r+0x888>
 800b3b0:	e7d1      	b.n	800b356 <_vfiprintf_r+0x842>
 800b3b2:	ea54 0205 	orrs.w	r2, r4, r5
 800b3b6:	f8cd a014 	str.w	sl, [sp, #20]
 800b3ba:	f43f ada4 	beq.w	800af06 <_vfiprintf_r+0x3f2>
 800b3be:	2b01      	cmp	r3, #1
 800b3c0:	f43f aed8 	beq.w	800b174 <_vfiprintf_r+0x660>
 800b3c4:	2b02      	cmp	r3, #2
 800b3c6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b3ca:	f43f af23 	beq.w	800b214 <_vfiprintf_r+0x700>
 800b3ce:	08e2      	lsrs	r2, r4, #3
 800b3d0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800b3d4:	08e8      	lsrs	r0, r5, #3
 800b3d6:	f004 0307 	and.w	r3, r4, #7
 800b3da:	4605      	mov	r5, r0
 800b3dc:	4614      	mov	r4, r2
 800b3de:	3330      	adds	r3, #48	; 0x30
 800b3e0:	ea54 0205 	orrs.w	r2, r4, r5
 800b3e4:	4641      	mov	r1, r8
 800b3e6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b3ea:	d1f0      	bne.n	800b3ce <_vfiprintf_r+0x8ba>
 800b3ec:	9a05      	ldr	r2, [sp, #20]
 800b3ee:	07d0      	lsls	r0, r2, #31
 800b3f0:	d506      	bpl.n	800b400 <_vfiprintf_r+0x8ec>
 800b3f2:	2b30      	cmp	r3, #48	; 0x30
 800b3f4:	d004      	beq.n	800b400 <_vfiprintf_r+0x8ec>
 800b3f6:	2330      	movs	r3, #48	; 0x30
 800b3f8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b3fc:	f1a1 0802 	sub.w	r8, r1, #2
 800b400:	ab3a      	add	r3, sp, #232	; 0xe8
 800b402:	eba3 0308 	sub.w	r3, r3, r8
 800b406:	9d01      	ldr	r5, [sp, #4]
 800b408:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b40c:	9301      	str	r3, [sp, #4]
 800b40e:	e5b6      	b.n	800af7e <_vfiprintf_r+0x46a>
 800b410:	0800c24c 	.word	0x0800c24c

0800b414 <__sbprintf>:
 800b414:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b416:	461f      	mov	r7, r3
 800b418:	898b      	ldrh	r3, [r1, #12]
 800b41a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b41e:	f023 0302 	bic.w	r3, r3, #2
 800b422:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b426:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b428:	4615      	mov	r5, r2
 800b42a:	9319      	str	r3, [sp, #100]	; 0x64
 800b42c:	89cb      	ldrh	r3, [r1, #14]
 800b42e:	4606      	mov	r6, r0
 800b430:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b434:	69cb      	ldr	r3, [r1, #28]
 800b436:	a816      	add	r0, sp, #88	; 0x58
 800b438:	9307      	str	r3, [sp, #28]
 800b43a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b43c:	460c      	mov	r4, r1
 800b43e:	9309      	str	r3, [sp, #36]	; 0x24
 800b440:	ab1a      	add	r3, sp, #104	; 0x68
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	9304      	str	r3, [sp, #16]
 800b446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b44a:	9302      	str	r3, [sp, #8]
 800b44c:	9305      	str	r3, [sp, #20]
 800b44e:	2300      	movs	r3, #0
 800b450:	9306      	str	r3, [sp, #24]
 800b452:	f7fe fca3 	bl	8009d9c <__retarget_lock_init_recursive>
 800b456:	462a      	mov	r2, r5
 800b458:	463b      	mov	r3, r7
 800b45a:	4669      	mov	r1, sp
 800b45c:	4630      	mov	r0, r6
 800b45e:	f7ff fb59 	bl	800ab14 <_vfiprintf_r>
 800b462:	1e05      	subs	r5, r0, #0
 800b464:	db07      	blt.n	800b476 <__sbprintf+0x62>
 800b466:	4669      	mov	r1, sp
 800b468:	4630      	mov	r0, r6
 800b46a:	f7fe f96d 	bl	8009748 <_fflush_r>
 800b46e:	2800      	cmp	r0, #0
 800b470:	bf18      	it	ne
 800b472:	f04f 35ff 	movne.w	r5, #4294967295
 800b476:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b47a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b47c:	065b      	lsls	r3, r3, #25
 800b47e:	bf42      	ittt	mi
 800b480:	89a3      	ldrhmi	r3, [r4, #12]
 800b482:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b486:	81a3      	strhmi	r3, [r4, #12]
 800b488:	f7fe fc89 	bl	8009d9e <__retarget_lock_close_recursive>
 800b48c:	4628      	mov	r0, r5
 800b48e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b492:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b494 <__swbuf_r>:
 800b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b496:	460e      	mov	r6, r1
 800b498:	4614      	mov	r4, r2
 800b49a:	4605      	mov	r5, r0
 800b49c:	b118      	cbz	r0, 800b4a6 <__swbuf_r+0x12>
 800b49e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b4a0:	b90b      	cbnz	r3, 800b4a6 <__swbuf_r+0x12>
 800b4a2:	f7fe f9bd 	bl	8009820 <__sinit>
 800b4a6:	69a3      	ldr	r3, [r4, #24]
 800b4a8:	60a3      	str	r3, [r4, #8]
 800b4aa:	89a3      	ldrh	r3, [r4, #12]
 800b4ac:	0719      	lsls	r1, r3, #28
 800b4ae:	d529      	bpl.n	800b504 <__swbuf_r+0x70>
 800b4b0:	6923      	ldr	r3, [r4, #16]
 800b4b2:	b33b      	cbz	r3, 800b504 <__swbuf_r+0x70>
 800b4b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4b8:	b2f6      	uxtb	r6, r6
 800b4ba:	049a      	lsls	r2, r3, #18
 800b4bc:	4637      	mov	r7, r6
 800b4be:	d52a      	bpl.n	800b516 <__swbuf_r+0x82>
 800b4c0:	6823      	ldr	r3, [r4, #0]
 800b4c2:	6920      	ldr	r0, [r4, #16]
 800b4c4:	1a18      	subs	r0, r3, r0
 800b4c6:	6963      	ldr	r3, [r4, #20]
 800b4c8:	4283      	cmp	r3, r0
 800b4ca:	dc04      	bgt.n	800b4d6 <__swbuf_r+0x42>
 800b4cc:	4621      	mov	r1, r4
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	f7fe f93a 	bl	8009748 <_fflush_r>
 800b4d4:	b9e0      	cbnz	r0, 800b510 <__swbuf_r+0x7c>
 800b4d6:	68a3      	ldr	r3, [r4, #8]
 800b4d8:	3001      	adds	r0, #1
 800b4da:	3b01      	subs	r3, #1
 800b4dc:	60a3      	str	r3, [r4, #8]
 800b4de:	6823      	ldr	r3, [r4, #0]
 800b4e0:	1c5a      	adds	r2, r3, #1
 800b4e2:	6022      	str	r2, [r4, #0]
 800b4e4:	701e      	strb	r6, [r3, #0]
 800b4e6:	6963      	ldr	r3, [r4, #20]
 800b4e8:	4283      	cmp	r3, r0
 800b4ea:	d004      	beq.n	800b4f6 <__swbuf_r+0x62>
 800b4ec:	89a3      	ldrh	r3, [r4, #12]
 800b4ee:	07db      	lsls	r3, r3, #31
 800b4f0:	d506      	bpl.n	800b500 <__swbuf_r+0x6c>
 800b4f2:	2e0a      	cmp	r6, #10
 800b4f4:	d104      	bne.n	800b500 <__swbuf_r+0x6c>
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	4628      	mov	r0, r5
 800b4fa:	f7fe f925 	bl	8009748 <_fflush_r>
 800b4fe:	b938      	cbnz	r0, 800b510 <__swbuf_r+0x7c>
 800b500:	4638      	mov	r0, r7
 800b502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b504:	4621      	mov	r1, r4
 800b506:	4628      	mov	r0, r5
 800b508:	f7fd f9da 	bl	80088c0 <__swsetup_r>
 800b50c:	2800      	cmp	r0, #0
 800b50e:	d0d1      	beq.n	800b4b4 <__swbuf_r+0x20>
 800b510:	f04f 37ff 	mov.w	r7, #4294967295
 800b514:	e7f4      	b.n	800b500 <__swbuf_r+0x6c>
 800b516:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b51a:	81a3      	strh	r3, [r4, #12]
 800b51c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b51e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b522:	6663      	str	r3, [r4, #100]	; 0x64
 800b524:	e7cc      	b.n	800b4c0 <__swbuf_r+0x2c>
	...

0800b528 <_write_r>:
 800b528:	b538      	push	{r3, r4, r5, lr}
 800b52a:	4604      	mov	r4, r0
 800b52c:	4608      	mov	r0, r1
 800b52e:	4611      	mov	r1, r2
 800b530:	2200      	movs	r2, #0
 800b532:	4d05      	ldr	r5, [pc, #20]	; (800b548 <_write_r+0x20>)
 800b534:	602a      	str	r2, [r5, #0]
 800b536:	461a      	mov	r2, r3
 800b538:	f7f6 f82c 	bl	8001594 <_write>
 800b53c:	1c43      	adds	r3, r0, #1
 800b53e:	d102      	bne.n	800b546 <_write_r+0x1e>
 800b540:	682b      	ldr	r3, [r5, #0]
 800b542:	b103      	cbz	r3, 800b546 <_write_r+0x1e>
 800b544:	6023      	str	r3, [r4, #0]
 800b546:	bd38      	pop	{r3, r4, r5, pc}
 800b548:	20000fb4 	.word	0x20000fb4

0800b54c <__register_exitproc>:
 800b54c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b550:	4d1c      	ldr	r5, [pc, #112]	; (800b5c4 <__register_exitproc+0x78>)
 800b552:	4606      	mov	r6, r0
 800b554:	6828      	ldr	r0, [r5, #0]
 800b556:	4698      	mov	r8, r3
 800b558:	460f      	mov	r7, r1
 800b55a:	4691      	mov	r9, r2
 800b55c:	f7fe fc20 	bl	8009da0 <__retarget_lock_acquire_recursive>
 800b560:	4b19      	ldr	r3, [pc, #100]	; (800b5c8 <__register_exitproc+0x7c>)
 800b562:	4628      	mov	r0, r5
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b56a:	b91c      	cbnz	r4, 800b574 <__register_exitproc+0x28>
 800b56c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800b570:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800b574:	6865      	ldr	r5, [r4, #4]
 800b576:	6800      	ldr	r0, [r0, #0]
 800b578:	2d1f      	cmp	r5, #31
 800b57a:	dd05      	ble.n	800b588 <__register_exitproc+0x3c>
 800b57c:	f7fe fc11 	bl	8009da2 <__retarget_lock_release_recursive>
 800b580:	f04f 30ff 	mov.w	r0, #4294967295
 800b584:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b588:	b19e      	cbz	r6, 800b5b2 <__register_exitproc+0x66>
 800b58a:	2201      	movs	r2, #1
 800b58c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b590:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b594:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b598:	40aa      	lsls	r2, r5
 800b59a:	4313      	orrs	r3, r2
 800b59c:	2e02      	cmp	r6, #2
 800b59e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b5a2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b5a6:	bf02      	ittt	eq
 800b5a8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b5ac:	431a      	orreq	r2, r3
 800b5ae:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800b5b2:	1c6b      	adds	r3, r5, #1
 800b5b4:	3502      	adds	r5, #2
 800b5b6:	6063      	str	r3, [r4, #4]
 800b5b8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b5bc:	f7fe fbf1 	bl	8009da2 <__retarget_lock_release_recursive>
 800b5c0:	2000      	movs	r0, #0
 800b5c2:	e7df      	b.n	800b584 <__register_exitproc+0x38>
 800b5c4:	20000868 	.word	0x20000868
 800b5c8:	0800bff8 	.word	0x0800bff8

0800b5cc <__assert_func>:
 800b5cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5ce:	4614      	mov	r4, r2
 800b5d0:	461a      	mov	r2, r3
 800b5d2:	4b09      	ldr	r3, [pc, #36]	; (800b5f8 <__assert_func+0x2c>)
 800b5d4:	4605      	mov	r5, r0
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	68d8      	ldr	r0, [r3, #12]
 800b5da:	b14c      	cbz	r4, 800b5f0 <__assert_func+0x24>
 800b5dc:	4b07      	ldr	r3, [pc, #28]	; (800b5fc <__assert_func+0x30>)
 800b5de:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5e2:	9100      	str	r1, [sp, #0]
 800b5e4:	462b      	mov	r3, r5
 800b5e6:	4906      	ldr	r1, [pc, #24]	; (800b600 <__assert_func+0x34>)
 800b5e8:	f000 f8a4 	bl	800b734 <fiprintf>
 800b5ec:	f000 f99f 	bl	800b92e <abort>
 800b5f0:	4b04      	ldr	r3, [pc, #16]	; (800b604 <__assert_func+0x38>)
 800b5f2:	461c      	mov	r4, r3
 800b5f4:	e7f3      	b.n	800b5de <__assert_func+0x12>
 800b5f6:	bf00      	nop
 800b5f8:	2000002c 	.word	0x2000002c
 800b5fc:	0800c26c 	.word	0x0800c26c
 800b600:	0800c279 	.word	0x0800c279
 800b604:	0800c2a7 	.word	0x0800c2a7

0800b608 <_calloc_r>:
 800b608:	b510      	push	{r4, lr}
 800b60a:	4351      	muls	r1, r2
 800b60c:	f7fa f9ba 	bl	8005984 <_malloc_r>
 800b610:	4604      	mov	r4, r0
 800b612:	b198      	cbz	r0, 800b63c <_calloc_r+0x34>
 800b614:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b618:	f022 0203 	bic.w	r2, r2, #3
 800b61c:	3a04      	subs	r2, #4
 800b61e:	2a24      	cmp	r2, #36	; 0x24
 800b620:	d81b      	bhi.n	800b65a <_calloc_r+0x52>
 800b622:	2a13      	cmp	r2, #19
 800b624:	d917      	bls.n	800b656 <_calloc_r+0x4e>
 800b626:	2100      	movs	r1, #0
 800b628:	2a1b      	cmp	r2, #27
 800b62a:	e9c0 1100 	strd	r1, r1, [r0]
 800b62e:	d807      	bhi.n	800b640 <_calloc_r+0x38>
 800b630:	f100 0308 	add.w	r3, r0, #8
 800b634:	2200      	movs	r2, #0
 800b636:	e9c3 2200 	strd	r2, r2, [r3]
 800b63a:	609a      	str	r2, [r3, #8]
 800b63c:	4620      	mov	r0, r4
 800b63e:	bd10      	pop	{r4, pc}
 800b640:	2a24      	cmp	r2, #36	; 0x24
 800b642:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b646:	bf11      	iteee	ne
 800b648:	f100 0310 	addne.w	r3, r0, #16
 800b64c:	6101      	streq	r1, [r0, #16]
 800b64e:	f100 0318 	addeq.w	r3, r0, #24
 800b652:	6141      	streq	r1, [r0, #20]
 800b654:	e7ee      	b.n	800b634 <_calloc_r+0x2c>
 800b656:	4603      	mov	r3, r0
 800b658:	e7ec      	b.n	800b634 <_calloc_r+0x2c>
 800b65a:	2100      	movs	r1, #0
 800b65c:	f7fa fbd4 	bl	8005e08 <memset>
 800b660:	e7ec      	b.n	800b63c <_calloc_r+0x34>
	...

0800b664 <_close_r>:
 800b664:	b538      	push	{r3, r4, r5, lr}
 800b666:	2300      	movs	r3, #0
 800b668:	4d05      	ldr	r5, [pc, #20]	; (800b680 <_close_r+0x1c>)
 800b66a:	4604      	mov	r4, r0
 800b66c:	4608      	mov	r0, r1
 800b66e:	602b      	str	r3, [r5, #0]
 800b670:	f000 fa20 	bl	800bab4 <_close>
 800b674:	1c43      	adds	r3, r0, #1
 800b676:	d102      	bne.n	800b67e <_close_r+0x1a>
 800b678:	682b      	ldr	r3, [r5, #0]
 800b67a:	b103      	cbz	r3, 800b67e <_close_r+0x1a>
 800b67c:	6023      	str	r3, [r4, #0]
 800b67e:	bd38      	pop	{r3, r4, r5, pc}
 800b680:	20000fb4 	.word	0x20000fb4

0800b684 <_fclose_r>:
 800b684:	b570      	push	{r4, r5, r6, lr}
 800b686:	4606      	mov	r6, r0
 800b688:	460c      	mov	r4, r1
 800b68a:	b911      	cbnz	r1, 800b692 <_fclose_r+0xe>
 800b68c:	2500      	movs	r5, #0
 800b68e:	4628      	mov	r0, r5
 800b690:	bd70      	pop	{r4, r5, r6, pc}
 800b692:	b118      	cbz	r0, 800b69c <_fclose_r+0x18>
 800b694:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b696:	b90b      	cbnz	r3, 800b69c <_fclose_r+0x18>
 800b698:	f7fe f8c2 	bl	8009820 <__sinit>
 800b69c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b69e:	07d8      	lsls	r0, r3, #31
 800b6a0:	d405      	bmi.n	800b6ae <_fclose_r+0x2a>
 800b6a2:	89a3      	ldrh	r3, [r4, #12]
 800b6a4:	0599      	lsls	r1, r3, #22
 800b6a6:	d402      	bmi.n	800b6ae <_fclose_r+0x2a>
 800b6a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6aa:	f7fe fb79 	bl	8009da0 <__retarget_lock_acquire_recursive>
 800b6ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6b2:	b93b      	cbnz	r3, 800b6c4 <_fclose_r+0x40>
 800b6b4:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b6b6:	f015 0501 	ands.w	r5, r5, #1
 800b6ba:	d1e7      	bne.n	800b68c <_fclose_r+0x8>
 800b6bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6be:	f7fe fb70 	bl	8009da2 <__retarget_lock_release_recursive>
 800b6c2:	e7e4      	b.n	800b68e <_fclose_r+0xa>
 800b6c4:	4621      	mov	r1, r4
 800b6c6:	4630      	mov	r0, r6
 800b6c8:	f7fd ffb0 	bl	800962c <__sflush_r>
 800b6cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b6ce:	4605      	mov	r5, r0
 800b6d0:	b133      	cbz	r3, 800b6e0 <_fclose_r+0x5c>
 800b6d2:	4630      	mov	r0, r6
 800b6d4:	69e1      	ldr	r1, [r4, #28]
 800b6d6:	4798      	blx	r3
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	bfb8      	it	lt
 800b6dc:	f04f 35ff 	movlt.w	r5, #4294967295
 800b6e0:	89a3      	ldrh	r3, [r4, #12]
 800b6e2:	061a      	lsls	r2, r3, #24
 800b6e4:	d503      	bpl.n	800b6ee <_fclose_r+0x6a>
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	6921      	ldr	r1, [r4, #16]
 800b6ea:	f7fe f929 	bl	8009940 <_free_r>
 800b6ee:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b6f0:	b141      	cbz	r1, 800b704 <_fclose_r+0x80>
 800b6f2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b6f6:	4299      	cmp	r1, r3
 800b6f8:	d002      	beq.n	800b700 <_fclose_r+0x7c>
 800b6fa:	4630      	mov	r0, r6
 800b6fc:	f7fe f920 	bl	8009940 <_free_r>
 800b700:	2300      	movs	r3, #0
 800b702:	6323      	str	r3, [r4, #48]	; 0x30
 800b704:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b706:	b121      	cbz	r1, 800b712 <_fclose_r+0x8e>
 800b708:	4630      	mov	r0, r6
 800b70a:	f7fe f919 	bl	8009940 <_free_r>
 800b70e:	2300      	movs	r3, #0
 800b710:	6463      	str	r3, [r4, #68]	; 0x44
 800b712:	f7fe f86d 	bl	80097f0 <__sfp_lock_acquire>
 800b716:	2300      	movs	r3, #0
 800b718:	81a3      	strh	r3, [r4, #12]
 800b71a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b71c:	07db      	lsls	r3, r3, #31
 800b71e:	d402      	bmi.n	800b726 <_fclose_r+0xa2>
 800b720:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b722:	f7fe fb3e 	bl	8009da2 <__retarget_lock_release_recursive>
 800b726:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b728:	f7fe fb39 	bl	8009d9e <__retarget_lock_close_recursive>
 800b72c:	f7fe f866 	bl	80097fc <__sfp_lock_release>
 800b730:	e7ad      	b.n	800b68e <_fclose_r+0xa>
	...

0800b734 <fiprintf>:
 800b734:	b40e      	push	{r1, r2, r3}
 800b736:	b503      	push	{r0, r1, lr}
 800b738:	4601      	mov	r1, r0
 800b73a:	ab03      	add	r3, sp, #12
 800b73c:	4805      	ldr	r0, [pc, #20]	; (800b754 <fiprintf+0x20>)
 800b73e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b742:	6800      	ldr	r0, [r0, #0]
 800b744:	9301      	str	r3, [sp, #4]
 800b746:	f7ff f9e5 	bl	800ab14 <_vfiprintf_r>
 800b74a:	b002      	add	sp, #8
 800b74c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b750:	b003      	add	sp, #12
 800b752:	4770      	bx	lr
 800b754:	2000002c 	.word	0x2000002c

0800b758 <__fputwc>:
 800b758:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b75c:	4680      	mov	r8, r0
 800b75e:	460e      	mov	r6, r1
 800b760:	4615      	mov	r5, r2
 800b762:	f000 f885 	bl	800b870 <__locale_mb_cur_max>
 800b766:	2801      	cmp	r0, #1
 800b768:	4604      	mov	r4, r0
 800b76a:	d11b      	bne.n	800b7a4 <__fputwc+0x4c>
 800b76c:	1e73      	subs	r3, r6, #1
 800b76e:	2bfe      	cmp	r3, #254	; 0xfe
 800b770:	d818      	bhi.n	800b7a4 <__fputwc+0x4c>
 800b772:	f88d 6004 	strb.w	r6, [sp, #4]
 800b776:	2700      	movs	r7, #0
 800b778:	f10d 0904 	add.w	r9, sp, #4
 800b77c:	42a7      	cmp	r7, r4
 800b77e:	d020      	beq.n	800b7c2 <__fputwc+0x6a>
 800b780:	68ab      	ldr	r3, [r5, #8]
 800b782:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b786:	3b01      	subs	r3, #1
 800b788:	2b00      	cmp	r3, #0
 800b78a:	60ab      	str	r3, [r5, #8]
 800b78c:	da04      	bge.n	800b798 <__fputwc+0x40>
 800b78e:	69aa      	ldr	r2, [r5, #24]
 800b790:	4293      	cmp	r3, r2
 800b792:	db1a      	blt.n	800b7ca <__fputwc+0x72>
 800b794:	290a      	cmp	r1, #10
 800b796:	d018      	beq.n	800b7ca <__fputwc+0x72>
 800b798:	682b      	ldr	r3, [r5, #0]
 800b79a:	1c5a      	adds	r2, r3, #1
 800b79c:	602a      	str	r2, [r5, #0]
 800b79e:	7019      	strb	r1, [r3, #0]
 800b7a0:	3701      	adds	r7, #1
 800b7a2:	e7eb      	b.n	800b77c <__fputwc+0x24>
 800b7a4:	4632      	mov	r2, r6
 800b7a6:	4640      	mov	r0, r8
 800b7a8:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b7ac:	a901      	add	r1, sp, #4
 800b7ae:	f000 f89b 	bl	800b8e8 <_wcrtomb_r>
 800b7b2:	1c42      	adds	r2, r0, #1
 800b7b4:	4604      	mov	r4, r0
 800b7b6:	d1de      	bne.n	800b776 <__fputwc+0x1e>
 800b7b8:	4606      	mov	r6, r0
 800b7ba:	89ab      	ldrh	r3, [r5, #12]
 800b7bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7c0:	81ab      	strh	r3, [r5, #12]
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	b003      	add	sp, #12
 800b7c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7ca:	462a      	mov	r2, r5
 800b7cc:	4640      	mov	r0, r8
 800b7ce:	f7ff fe61 	bl	800b494 <__swbuf_r>
 800b7d2:	1c43      	adds	r3, r0, #1
 800b7d4:	d1e4      	bne.n	800b7a0 <__fputwc+0x48>
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	e7f3      	b.n	800b7c2 <__fputwc+0x6a>

0800b7da <_fputwc_r>:
 800b7da:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b7dc:	b570      	push	{r4, r5, r6, lr}
 800b7de:	07db      	lsls	r3, r3, #31
 800b7e0:	4605      	mov	r5, r0
 800b7e2:	460e      	mov	r6, r1
 800b7e4:	4614      	mov	r4, r2
 800b7e6:	d405      	bmi.n	800b7f4 <_fputwc_r+0x1a>
 800b7e8:	8993      	ldrh	r3, [r2, #12]
 800b7ea:	0598      	lsls	r0, r3, #22
 800b7ec:	d402      	bmi.n	800b7f4 <_fputwc_r+0x1a>
 800b7ee:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b7f0:	f7fe fad6 	bl	8009da0 <__retarget_lock_acquire_recursive>
 800b7f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7f8:	0499      	lsls	r1, r3, #18
 800b7fa:	d406      	bmi.n	800b80a <_fputwc_r+0x30>
 800b7fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b800:	81a3      	strh	r3, [r4, #12]
 800b802:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b808:	6663      	str	r3, [r4, #100]	; 0x64
 800b80a:	4622      	mov	r2, r4
 800b80c:	4628      	mov	r0, r5
 800b80e:	4631      	mov	r1, r6
 800b810:	f7ff ffa2 	bl	800b758 <__fputwc>
 800b814:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b816:	4605      	mov	r5, r0
 800b818:	07da      	lsls	r2, r3, #31
 800b81a:	d405      	bmi.n	800b828 <_fputwc_r+0x4e>
 800b81c:	89a3      	ldrh	r3, [r4, #12]
 800b81e:	059b      	lsls	r3, r3, #22
 800b820:	d402      	bmi.n	800b828 <_fputwc_r+0x4e>
 800b822:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b824:	f7fe fabd 	bl	8009da2 <__retarget_lock_release_recursive>
 800b828:	4628      	mov	r0, r5
 800b82a:	bd70      	pop	{r4, r5, r6, pc}

0800b82c <_fstat_r>:
 800b82c:	b538      	push	{r3, r4, r5, lr}
 800b82e:	2300      	movs	r3, #0
 800b830:	4d06      	ldr	r5, [pc, #24]	; (800b84c <_fstat_r+0x20>)
 800b832:	4604      	mov	r4, r0
 800b834:	4608      	mov	r0, r1
 800b836:	4611      	mov	r1, r2
 800b838:	602b      	str	r3, [r5, #0]
 800b83a:	f7f5 fdd3 	bl	80013e4 <_fstat>
 800b83e:	1c43      	adds	r3, r0, #1
 800b840:	d102      	bne.n	800b848 <_fstat_r+0x1c>
 800b842:	682b      	ldr	r3, [r5, #0]
 800b844:	b103      	cbz	r3, 800b848 <_fstat_r+0x1c>
 800b846:	6023      	str	r3, [r4, #0]
 800b848:	bd38      	pop	{r3, r4, r5, pc}
 800b84a:	bf00      	nop
 800b84c:	20000fb4 	.word	0x20000fb4

0800b850 <_isatty_r>:
 800b850:	b538      	push	{r3, r4, r5, lr}
 800b852:	2300      	movs	r3, #0
 800b854:	4d05      	ldr	r5, [pc, #20]	; (800b86c <_isatty_r+0x1c>)
 800b856:	4604      	mov	r4, r0
 800b858:	4608      	mov	r0, r1
 800b85a:	602b      	str	r3, [r5, #0]
 800b85c:	f000 f950 	bl	800bb00 <_isatty>
 800b860:	1c43      	adds	r3, r0, #1
 800b862:	d102      	bne.n	800b86a <_isatty_r+0x1a>
 800b864:	682b      	ldr	r3, [r5, #0]
 800b866:	b103      	cbz	r3, 800b86a <_isatty_r+0x1a>
 800b868:	6023      	str	r3, [r4, #0]
 800b86a:	bd38      	pop	{r3, r4, r5, pc}
 800b86c:	20000fb4 	.word	0x20000fb4

0800b870 <__locale_mb_cur_max>:
 800b870:	4b01      	ldr	r3, [pc, #4]	; (800b878 <__locale_mb_cur_max+0x8>)
 800b872:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b876:	4770      	bx	lr
 800b878:	2000086c 	.word	0x2000086c

0800b87c <_lseek_r>:
 800b87c:	b538      	push	{r3, r4, r5, lr}
 800b87e:	4604      	mov	r4, r0
 800b880:	4608      	mov	r0, r1
 800b882:	4611      	mov	r1, r2
 800b884:	2200      	movs	r2, #0
 800b886:	4d05      	ldr	r5, [pc, #20]	; (800b89c <_lseek_r+0x20>)
 800b888:	602a      	str	r2, [r5, #0]
 800b88a:	461a      	mov	r2, r3
 800b88c:	f000 f902 	bl	800ba94 <_lseek>
 800b890:	1c43      	adds	r3, r0, #1
 800b892:	d102      	bne.n	800b89a <_lseek_r+0x1e>
 800b894:	682b      	ldr	r3, [r5, #0]
 800b896:	b103      	cbz	r3, 800b89a <_lseek_r+0x1e>
 800b898:	6023      	str	r3, [r4, #0]
 800b89a:	bd38      	pop	{r3, r4, r5, pc}
 800b89c:	20000fb4 	.word	0x20000fb4

0800b8a0 <__ascii_mbtowc>:
 800b8a0:	b082      	sub	sp, #8
 800b8a2:	b901      	cbnz	r1, 800b8a6 <__ascii_mbtowc+0x6>
 800b8a4:	a901      	add	r1, sp, #4
 800b8a6:	b142      	cbz	r2, 800b8ba <__ascii_mbtowc+0x1a>
 800b8a8:	b14b      	cbz	r3, 800b8be <__ascii_mbtowc+0x1e>
 800b8aa:	7813      	ldrb	r3, [r2, #0]
 800b8ac:	600b      	str	r3, [r1, #0]
 800b8ae:	7812      	ldrb	r2, [r2, #0]
 800b8b0:	1e10      	subs	r0, r2, #0
 800b8b2:	bf18      	it	ne
 800b8b4:	2001      	movne	r0, #1
 800b8b6:	b002      	add	sp, #8
 800b8b8:	4770      	bx	lr
 800b8ba:	4610      	mov	r0, r2
 800b8bc:	e7fb      	b.n	800b8b6 <__ascii_mbtowc+0x16>
 800b8be:	f06f 0001 	mvn.w	r0, #1
 800b8c2:	e7f8      	b.n	800b8b6 <__ascii_mbtowc+0x16>

0800b8c4 <_read_r>:
 800b8c4:	b538      	push	{r3, r4, r5, lr}
 800b8c6:	4604      	mov	r4, r0
 800b8c8:	4608      	mov	r0, r1
 800b8ca:	4611      	mov	r1, r2
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	4d05      	ldr	r5, [pc, #20]	; (800b8e4 <_read_r+0x20>)
 800b8d0:	602a      	str	r2, [r5, #0]
 800b8d2:	461a      	mov	r2, r3
 800b8d4:	f7f5 fe20 	bl	8001518 <_read>
 800b8d8:	1c43      	adds	r3, r0, #1
 800b8da:	d102      	bne.n	800b8e2 <_read_r+0x1e>
 800b8dc:	682b      	ldr	r3, [r5, #0]
 800b8de:	b103      	cbz	r3, 800b8e2 <_read_r+0x1e>
 800b8e0:	6023      	str	r3, [r4, #0]
 800b8e2:	bd38      	pop	{r3, r4, r5, pc}
 800b8e4:	20000fb4 	.word	0x20000fb4

0800b8e8 <_wcrtomb_r>:
 800b8e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8ea:	4c09      	ldr	r4, [pc, #36]	; (800b910 <_wcrtomb_r+0x28>)
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	461e      	mov	r6, r3
 800b8f0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b8f4:	b085      	sub	sp, #20
 800b8f6:	b909      	cbnz	r1, 800b8fc <_wcrtomb_r+0x14>
 800b8f8:	460a      	mov	r2, r1
 800b8fa:	a901      	add	r1, sp, #4
 800b8fc:	47b8      	blx	r7
 800b8fe:	1c43      	adds	r3, r0, #1
 800b900:	bf01      	itttt	eq
 800b902:	2300      	moveq	r3, #0
 800b904:	6033      	streq	r3, [r6, #0]
 800b906:	238a      	moveq	r3, #138	; 0x8a
 800b908:	602b      	streq	r3, [r5, #0]
 800b90a:	b005      	add	sp, #20
 800b90c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b90e:	bf00      	nop
 800b910:	2000086c 	.word	0x2000086c

0800b914 <__ascii_wctomb>:
 800b914:	4603      	mov	r3, r0
 800b916:	4608      	mov	r0, r1
 800b918:	b141      	cbz	r1, 800b92c <__ascii_wctomb+0x18>
 800b91a:	2aff      	cmp	r2, #255	; 0xff
 800b91c:	d904      	bls.n	800b928 <__ascii_wctomb+0x14>
 800b91e:	228a      	movs	r2, #138	; 0x8a
 800b920:	f04f 30ff 	mov.w	r0, #4294967295
 800b924:	601a      	str	r2, [r3, #0]
 800b926:	4770      	bx	lr
 800b928:	2001      	movs	r0, #1
 800b92a:	700a      	strb	r2, [r1, #0]
 800b92c:	4770      	bx	lr

0800b92e <abort>:
 800b92e:	2006      	movs	r0, #6
 800b930:	b508      	push	{r3, lr}
 800b932:	f000 f82d 	bl	800b990 <raise>
 800b936:	2001      	movs	r0, #1
 800b938:	f7f5 fd48 	bl	80013cc <_exit>

0800b93c <_raise_r>:
 800b93c:	291f      	cmp	r1, #31
 800b93e:	b538      	push	{r3, r4, r5, lr}
 800b940:	4604      	mov	r4, r0
 800b942:	460d      	mov	r5, r1
 800b944:	d904      	bls.n	800b950 <_raise_r+0x14>
 800b946:	2316      	movs	r3, #22
 800b948:	6003      	str	r3, [r0, #0]
 800b94a:	f04f 30ff 	mov.w	r0, #4294967295
 800b94e:	bd38      	pop	{r3, r4, r5, pc}
 800b950:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b954:	b112      	cbz	r2, 800b95c <_raise_r+0x20>
 800b956:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b95a:	b94b      	cbnz	r3, 800b970 <_raise_r+0x34>
 800b95c:	4620      	mov	r0, r4
 800b95e:	f000 f831 	bl	800b9c4 <_getpid_r>
 800b962:	462a      	mov	r2, r5
 800b964:	4601      	mov	r1, r0
 800b966:	4620      	mov	r0, r4
 800b968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b96c:	f000 b818 	b.w	800b9a0 <_kill_r>
 800b970:	2b01      	cmp	r3, #1
 800b972:	d00a      	beq.n	800b98a <_raise_r+0x4e>
 800b974:	1c59      	adds	r1, r3, #1
 800b976:	d103      	bne.n	800b980 <_raise_r+0x44>
 800b978:	2316      	movs	r3, #22
 800b97a:	6003      	str	r3, [r0, #0]
 800b97c:	2001      	movs	r0, #1
 800b97e:	e7e6      	b.n	800b94e <_raise_r+0x12>
 800b980:	2400      	movs	r4, #0
 800b982:	4628      	mov	r0, r5
 800b984:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b988:	4798      	blx	r3
 800b98a:	2000      	movs	r0, #0
 800b98c:	e7df      	b.n	800b94e <_raise_r+0x12>
	...

0800b990 <raise>:
 800b990:	4b02      	ldr	r3, [pc, #8]	; (800b99c <raise+0xc>)
 800b992:	4601      	mov	r1, r0
 800b994:	6818      	ldr	r0, [r3, #0]
 800b996:	f7ff bfd1 	b.w	800b93c <_raise_r>
 800b99a:	bf00      	nop
 800b99c:	2000002c 	.word	0x2000002c

0800b9a0 <_kill_r>:
 800b9a0:	b538      	push	{r3, r4, r5, lr}
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	4d06      	ldr	r5, [pc, #24]	; (800b9c0 <_kill_r+0x20>)
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	4611      	mov	r1, r2
 800b9ac:	602b      	str	r3, [r5, #0]
 800b9ae:	f7f5 fd2f 	bl	8001410 <_kill>
 800b9b2:	1c43      	adds	r3, r0, #1
 800b9b4:	d102      	bne.n	800b9bc <_kill_r+0x1c>
 800b9b6:	682b      	ldr	r3, [r5, #0]
 800b9b8:	b103      	cbz	r3, 800b9bc <_kill_r+0x1c>
 800b9ba:	6023      	str	r3, [r4, #0]
 800b9bc:	bd38      	pop	{r3, r4, r5, pc}
 800b9be:	bf00      	nop
 800b9c0:	20000fb4 	.word	0x20000fb4

0800b9c4 <_getpid_r>:
 800b9c4:	f7f5 bd1d 	b.w	8001402 <_getpid>

0800b9c8 <findslot>:
 800b9c8:	4b0a      	ldr	r3, [pc, #40]	; (800b9f4 <findslot+0x2c>)
 800b9ca:	b510      	push	{r4, lr}
 800b9cc:	4604      	mov	r4, r0
 800b9ce:	6818      	ldr	r0, [r3, #0]
 800b9d0:	b118      	cbz	r0, 800b9da <findslot+0x12>
 800b9d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b9d4:	b90b      	cbnz	r3, 800b9da <findslot+0x12>
 800b9d6:	f7fd ff23 	bl	8009820 <__sinit>
 800b9da:	2c13      	cmp	r4, #19
 800b9dc:	d807      	bhi.n	800b9ee <findslot+0x26>
 800b9de:	4806      	ldr	r0, [pc, #24]	; (800b9f8 <findslot+0x30>)
 800b9e0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b9e4:	3201      	adds	r2, #1
 800b9e6:	d002      	beq.n	800b9ee <findslot+0x26>
 800b9e8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b9ec:	bd10      	pop	{r4, pc}
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	e7fc      	b.n	800b9ec <findslot+0x24>
 800b9f2:	bf00      	nop
 800b9f4:	2000002c 	.word	0x2000002c
 800b9f8:	20000f04 	.word	0x20000f04

0800b9fc <checkerror>:
 800b9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9fe:	1c43      	adds	r3, r0, #1
 800ba00:	4604      	mov	r4, r0
 800ba02:	d109      	bne.n	800ba18 <checkerror+0x1c>
 800ba04:	f7f9 ff8c 	bl	8005920 <__errno>
 800ba08:	2613      	movs	r6, #19
 800ba0a:	4605      	mov	r5, r0
 800ba0c:	2700      	movs	r7, #0
 800ba0e:	4630      	mov	r0, r6
 800ba10:	4639      	mov	r1, r7
 800ba12:	beab      	bkpt	0x00ab
 800ba14:	4606      	mov	r6, r0
 800ba16:	602e      	str	r6, [r5, #0]
 800ba18:	4620      	mov	r0, r4
 800ba1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba1c <_swilseek>:
 800ba1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba1e:	460c      	mov	r4, r1
 800ba20:	4616      	mov	r6, r2
 800ba22:	f7ff ffd1 	bl	800b9c8 <findslot>
 800ba26:	4605      	mov	r5, r0
 800ba28:	b940      	cbnz	r0, 800ba3c <_swilseek+0x20>
 800ba2a:	f7f9 ff79 	bl	8005920 <__errno>
 800ba2e:	2309      	movs	r3, #9
 800ba30:	6003      	str	r3, [r0, #0]
 800ba32:	f04f 34ff 	mov.w	r4, #4294967295
 800ba36:	4620      	mov	r0, r4
 800ba38:	b003      	add	sp, #12
 800ba3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba3c:	2e02      	cmp	r6, #2
 800ba3e:	d903      	bls.n	800ba48 <_swilseek+0x2c>
 800ba40:	f7f9 ff6e 	bl	8005920 <__errno>
 800ba44:	2316      	movs	r3, #22
 800ba46:	e7f3      	b.n	800ba30 <_swilseek+0x14>
 800ba48:	2e01      	cmp	r6, #1
 800ba4a:	d112      	bne.n	800ba72 <_swilseek+0x56>
 800ba4c:	6843      	ldr	r3, [r0, #4]
 800ba4e:	18e4      	adds	r4, r4, r3
 800ba50:	d4f6      	bmi.n	800ba40 <_swilseek+0x24>
 800ba52:	682b      	ldr	r3, [r5, #0]
 800ba54:	260a      	movs	r6, #10
 800ba56:	466f      	mov	r7, sp
 800ba58:	e9cd 3400 	strd	r3, r4, [sp]
 800ba5c:	4630      	mov	r0, r6
 800ba5e:	4639      	mov	r1, r7
 800ba60:	beab      	bkpt	0x00ab
 800ba62:	4606      	mov	r6, r0
 800ba64:	4630      	mov	r0, r6
 800ba66:	f7ff ffc9 	bl	800b9fc <checkerror>
 800ba6a:	2800      	cmp	r0, #0
 800ba6c:	dbe1      	blt.n	800ba32 <_swilseek+0x16>
 800ba6e:	606c      	str	r4, [r5, #4]
 800ba70:	e7e1      	b.n	800ba36 <_swilseek+0x1a>
 800ba72:	2e02      	cmp	r6, #2
 800ba74:	d1ed      	bne.n	800ba52 <_swilseek+0x36>
 800ba76:	6803      	ldr	r3, [r0, #0]
 800ba78:	260c      	movs	r6, #12
 800ba7a:	466f      	mov	r7, sp
 800ba7c:	9300      	str	r3, [sp, #0]
 800ba7e:	4630      	mov	r0, r6
 800ba80:	4639      	mov	r1, r7
 800ba82:	beab      	bkpt	0x00ab
 800ba84:	4606      	mov	r6, r0
 800ba86:	4630      	mov	r0, r6
 800ba88:	f7ff ffb8 	bl	800b9fc <checkerror>
 800ba8c:	1c43      	adds	r3, r0, #1
 800ba8e:	d0d0      	beq.n	800ba32 <_swilseek+0x16>
 800ba90:	4404      	add	r4, r0
 800ba92:	e7de      	b.n	800ba52 <_swilseek+0x36>

0800ba94 <_lseek>:
 800ba94:	f7ff bfc2 	b.w	800ba1c <_swilseek>

0800ba98 <_swiclose>:
 800ba98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba9a:	2402      	movs	r4, #2
 800ba9c:	9001      	str	r0, [sp, #4]
 800ba9e:	ad01      	add	r5, sp, #4
 800baa0:	4620      	mov	r0, r4
 800baa2:	4629      	mov	r1, r5
 800baa4:	beab      	bkpt	0x00ab
 800baa6:	4604      	mov	r4, r0
 800baa8:	4620      	mov	r0, r4
 800baaa:	f7ff ffa7 	bl	800b9fc <checkerror>
 800baae:	b003      	add	sp, #12
 800bab0:	bd30      	pop	{r4, r5, pc}
	...

0800bab4 <_close>:
 800bab4:	b538      	push	{r3, r4, r5, lr}
 800bab6:	4605      	mov	r5, r0
 800bab8:	f7ff ff86 	bl	800b9c8 <findslot>
 800babc:	4604      	mov	r4, r0
 800babe:	b930      	cbnz	r0, 800bace <_close+0x1a>
 800bac0:	f7f9 ff2e 	bl	8005920 <__errno>
 800bac4:	2309      	movs	r3, #9
 800bac6:	6003      	str	r3, [r0, #0]
 800bac8:	f04f 30ff 	mov.w	r0, #4294967295
 800bacc:	bd38      	pop	{r3, r4, r5, pc}
 800bace:	3d01      	subs	r5, #1
 800bad0:	2d01      	cmp	r5, #1
 800bad2:	d809      	bhi.n	800bae8 <_close+0x34>
 800bad4:	4b09      	ldr	r3, [pc, #36]	; (800bafc <_close+0x48>)
 800bad6:	689a      	ldr	r2, [r3, #8]
 800bad8:	691b      	ldr	r3, [r3, #16]
 800bada:	429a      	cmp	r2, r3
 800badc:	d104      	bne.n	800bae8 <_close+0x34>
 800bade:	f04f 33ff 	mov.w	r3, #4294967295
 800bae2:	6003      	str	r3, [r0, #0]
 800bae4:	2000      	movs	r0, #0
 800bae6:	e7f1      	b.n	800bacc <_close+0x18>
 800bae8:	6820      	ldr	r0, [r4, #0]
 800baea:	f7ff ffd5 	bl	800ba98 <_swiclose>
 800baee:	2800      	cmp	r0, #0
 800baf0:	d1ec      	bne.n	800bacc <_close+0x18>
 800baf2:	f04f 33ff 	mov.w	r3, #4294967295
 800baf6:	6023      	str	r3, [r4, #0]
 800baf8:	e7e8      	b.n	800bacc <_close+0x18>
 800bafa:	bf00      	nop
 800bafc:	20000f04 	.word	0x20000f04

0800bb00 <_isatty>:
 800bb00:	b570      	push	{r4, r5, r6, lr}
 800bb02:	f7ff ff61 	bl	800b9c8 <findslot>
 800bb06:	2509      	movs	r5, #9
 800bb08:	4604      	mov	r4, r0
 800bb0a:	b920      	cbnz	r0, 800bb16 <_isatty+0x16>
 800bb0c:	f7f9 ff08 	bl	8005920 <__errno>
 800bb10:	6005      	str	r5, [r0, #0]
 800bb12:	4620      	mov	r0, r4
 800bb14:	bd70      	pop	{r4, r5, r6, pc}
 800bb16:	4628      	mov	r0, r5
 800bb18:	4621      	mov	r1, r4
 800bb1a:	beab      	bkpt	0x00ab
 800bb1c:	4604      	mov	r4, r0
 800bb1e:	2c01      	cmp	r4, #1
 800bb20:	d0f7      	beq.n	800bb12 <_isatty+0x12>
 800bb22:	f7f9 fefd 	bl	8005920 <__errno>
 800bb26:	2400      	movs	r4, #0
 800bb28:	4605      	mov	r5, r0
 800bb2a:	2613      	movs	r6, #19
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	4621      	mov	r1, r4
 800bb30:	beab      	bkpt	0x00ab
 800bb32:	4606      	mov	r6, r0
 800bb34:	602e      	str	r6, [r5, #0]
 800bb36:	e7ec      	b.n	800bb12 <_isatty+0x12>

0800bb38 <_init>:
 800bb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb3a:	bf00      	nop
 800bb3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb3e:	bc08      	pop	{r3}
 800bb40:	469e      	mov	lr, r3
 800bb42:	4770      	bx	lr

0800bb44 <_fini>:
 800bb44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb46:	bf00      	nop
 800bb48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb4a:	bc08      	pop	{r3}
 800bb4c:	469e      	mov	lr, r3
 800bb4e:	4770      	bx	lr
