{
  "family": "R7FA4W1AD",
  "architecture": "arm-cortex-m4f",
  "vendor": "Renesas",
  "mcus": {
    "R7FA4W1AD": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "POEG": {
          "instances": [
            {
              "name": "POEG",
              "base": "0x40042000"
            }
          ],
          "registers": {
            "POEGG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "POEG Group %s Setting Register"
            }
          },
          "bits": {
            "POEGG%s": {
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRG Input Reverse"
              },
              "Reserved": {
                "bit": 17,
                "description": "These bits are read as 00000000000. The write value should be 00000000000.",
                "width": 11
              },
              "ST": {
                "bit": 16,
                "description": "GTETRG Input Status Flag"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection EnableNote: Can be modified only once after a reset."
              },
              "IOCE": {
                "bit": 5,
                "description": "Output-disable Request Enable from GPTNote: Can be modified only once after a reset."
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection EnableNote: Can be modified only once after a reset."
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Output-disable Request Detection Flag from GPT"
              },
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              }
            }
          }
        },
        "GPT320": {
          "instances": [
            {
              "name": "GPT320",
              "base": "0x40078000"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            }
          },
          "bits": {
            "GTWP": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              },
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              }
            },
            "GTSTR": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 0000000000000000000000. The write value should be 0000000000000000000000.",
                "width": 22
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              }
            },
            "GTSTP": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 1111111111111111111111. The write value should be 1111111111111111111111.",
                "width": 22
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              }
            },
            "GTCLR": {
              "Reserved": {
                "bit": 10,
                "description": "The write value should be 0000000000000000000000.",
                "width": 22
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Clear"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Clear"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Clear"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Clear"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Clear"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Clear"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Clear"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Clear"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Clear"
              },
              "CCLR0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "GTSSR": {
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELCH Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELCH Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELCH Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USELCH": {
                "bit": 23,
                "description": "ELCH Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSELCH": {
                "bit": 23,
                "description": "ELCH Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASELCH": {
                "bit": 23,
                "description": "ELCH Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSELCH": {
                "bit": 23,
                "description": "ELCH Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "CST": {
                "bit": 0,
                "description": "Count Start"
              }
            },
            "GTUDDTYC": {
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCB Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCB Output Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCB Output Duty Setting",
                "width": 2
              },
              "Reserved": {
                "bit": 20,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCA Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCA Output Duty Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCA Output Duty Setting",
                "width": 2
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              }
            },
            "GTIOR": {
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCB Pin Disable Value Setting",
                "width": 2
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCB Pin Output Enable"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCB Pin Output Setting at the Start/Stop Count"
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCB Pin Output Value Setting at the Count Stop"
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCB Pin Function Select",
                "width": 5
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCA Pin Disable Value Setting",
                "width": 2
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCA Pin Output Enable"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCA Pin Output Setting at the Start/Stop Count"
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCA Pin Output Value Setting at the Count Stop"
              },
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCA Pin Function Select",
                "width": 5
              }
            },
            "GTINTAD": {
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000000000000. The write value should be 000000000000000000000000.",
                "width": 24
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              }
            },
            "GTST": {
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TCPFO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              }
            },
            "GTBER": {
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer OperationThis bit is read as 0."
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "BD": {
                "bit": 0,
                "description": "BD[1]: GTPR Buffer Operation DisableBD[0]: GTCCR Buffer Operation Disable",
                "width": 2
              }
            },
            "GTCNT": {
              "GTCNT": {
                "bit": 0,
                "description": "Counter",
                "width": 32
              }
            },
            "GTCCRA": {
              "GTCCRA": {
                "bit": 0,
                "description": "Compare Capture Register A",
                "width": 32
              }
            },
            "GTCCRB": {
              "GTCCRB": {
                "bit": 0,
                "description": "Compare Capture Register B",
                "width": 32
              }
            },
            "GTCCRC": {
              "GTCCRC": {
                "bit": 0,
                "description": "Compare Capture Register C",
                "width": 32
              }
            },
            "GTCCRE": {
              "GTCCRE": {
                "bit": 0,
                "description": "Compare Capture Register E",
                "width": 32
              }
            },
            "GTCCRD": {
              "GTCCRD": {
                "bit": 0,
                "description": "Compare Capture Register D",
                "width": 32
              }
            },
            "GTCCRF": {
              "GTCCRF": {
                "bit": 0,
                "description": "Compare Capture Register F",
                "width": 32
              }
            },
            "GTPR": {
              "GTPR": {
                "bit": 0,
                "description": "Cycle Setting Register",
                "width": 32
              }
            },
            "GTPBR": {
              "GTPBR": {
                "bit": 0,
                "description": "Cycle Setting Buffer Register",
                "width": 32
              }
            },
            "GTDTCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTDVU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Value Register U",
                "width": 32
              }
            }
          }
        },
        "GPT321": {
          "instances": [
            {
              "name": "GPT321",
              "base": "0x40078100"
            }
          ],
          "registers": {}
        },
        "GPT322": {
          "instances": [
            {
              "name": "GPT322",
              "base": "0x40078200"
            }
          ],
          "registers": {}
        },
        "GPT323": {
          "instances": [
            {
              "name": "GPT323",
              "base": "0x40078300"
            }
          ],
          "registers": {}
        },
        "GPT164": {
          "instances": [
            {
              "name": "GPT164",
              "base": "0x40078400"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            }
          },
          "bits": {
            "GTWP": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              },
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              }
            },
            "GTSTR": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 0000000000000000000000. The write value should be 0000000000000000000000.",
                "width": 22
              },
              "CSTRT9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              },
              "CSTRT0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StartRead data shows each channel's counter status (GTCR.CST bit). 0 means counter stop. 1 means counter running."
              }
            },
            "GTSTP": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 1111111111111111111111. The write value should be 1111111111111111111111.",
                "width": 22
              },
              "CSTOP9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              },
              "CSTOP0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count StopRead data shows each channel's counter status (GTCR.CST bit). 0 means counter runnning. 1 means counter stop."
              }
            },
            "GTCLR": {
              "Reserved": {
                "bit": 10,
                "description": "The write value should be 0000000000000000000000.",
                "width": 22
              },
              "CCLR9": {
                "bit": 9,
                "description": "Channel 9 GTCNT Count Clear"
              },
              "CCLR8": {
                "bit": 8,
                "description": "Channel 8 GTCNT Count Clear"
              },
              "CCLR7": {
                "bit": 7,
                "description": "Channel 7 GTCNT Count Clear"
              },
              "CCLR6": {
                "bit": 6,
                "description": "Channel 6 GTCNT Count Clear"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel 5 GTCNT Count Clear"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel 4 GTCNT Count Clear"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel 3 GTCNT Count Clear"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel 2 GTCNT Count Clear"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel 1 GTCNT Count Clear"
              },
              "CCLR0": {
                "bit": 0,
                "description": "Channel 0 GTCNT Count Clear"
              }
            },
            "GTSSR": {
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCB Pin Falling Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCB Pin Rising Input during GTIOCA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCA Pin Falling Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCA Pin Rising Input during GTIOCB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "TPCS": {
                "bit": 24,
                "description": "Timer Prescaler Select",
                "width": 3
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "CST": {
                "bit": 0,
                "description": "Count Start"
              }
            },
            "GTUDDTYC": {
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCB Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCB Output Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCB Output Duty Setting",
                "width": 2
              },
              "Reserved": {
                "bit": 20,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCA Output Value Selecting after Releasing  0 percent/100 percent Duty Setting"
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCA Output Duty Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCA Output Duty Setting",
                "width": 2
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              }
            },
            "GTIOR": {
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCB Pin Disable Value Setting",
                "width": 2
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCB Pin Output Enable"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCB Pin Output Setting at the Start/Stop Count"
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCB Pin Output Value Setting at the Count Stop"
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCB Pin Function Select",
                "width": 5
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCA Pin Disable Value Setting",
                "width": 2
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCA Pin Output Enable"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCA Pin Output Setting at the Start/Stop Count"
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCA Pin Output Value Setting at the Count Stop"
              },
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCA Pin Function Select",
                "width": 5
              }
            },
            "GTINTAD": {
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000000000000. The write value should be 000000000000000000000000.",
                "width": 24
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              }
            },
            "GTST": {
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "TCPFO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              }
            },
            "GTBER": {
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer OperationThis bit is read as 0."
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "BD": {
                "bit": 0,
                "description": "BD[1]: GTPR Buffer Operation DisableBD[0]: GTCCR Buffer Operation Disable",
                "width": 2
              }
            },
            "GTCNT": {
              "GTCNT": {
                "bit": 0,
                "description": "Counter",
                "width": 32
              }
            },
            "GTCCRA": {
              "GTCCRA": {
                "bit": 0,
                "description": "Compare Capture Register A",
                "width": 32
              }
            },
            "GTCCRB": {
              "GTCCRB": {
                "bit": 0,
                "description": "Compare Capture Register B",
                "width": 32
              }
            },
            "GTCCRC": {
              "GTCCRC": {
                "bit": 0,
                "description": "Compare Capture Register C",
                "width": 32
              }
            },
            "GTCCRE": {
              "GTCCRE": {
                "bit": 0,
                "description": "Compare Capture Register E",
                "width": 32
              }
            },
            "GTCCRD": {
              "GTCCRD": {
                "bit": 0,
                "description": "Compare Capture Register D",
                "width": 32
              }
            },
            "GTCCRF": {
              "GTCCRF": {
                "bit": 0,
                "description": "Compare Capture Register F",
                "width": 32
              }
            },
            "GTPR": {
              "GTPR": {
                "bit": 0,
                "description": "Cycle Setting Register",
                "width": 32
              }
            },
            "GTPBR": {
              "GTPBR": {
                "bit": 0,
                "description": "Cycle Setting Buffer Register",
                "width": 32
              }
            },
            "GTDTCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              }
            },
            "GTDVU": {
              "GTDVU": {
                "bit": 0,
                "description": "Dead Time Value Register U",
                "width": 32
              }
            }
          }
        },
        "GPT165": {
          "instances": [
            {
              "name": "GPT165",
              "base": "0x40078500"
            }
          ],
          "registers": {}
        },
        "GPT166": {
          "instances": [
            {
              "name": "GPT166",
              "base": "0x40078600"
            }
          ],
          "registers": {}
        },
        "GPT167": {
          "instances": [
            {
              "name": "GPT167",
              "base": "0x40078700"
            }
          ],
          "registers": {}
        },
        "GPT168": {
          "instances": [
            {
              "name": "GPT168",
              "base": "0x40078800"
            }
          ],
          "registers": {}
        },
        "GPT169": {
          "instances": [
            {
              "name": "GPT169",
              "base": "0x40078900"
            }
          ],
          "registers": {}
        },
        "GPT": {
          "instances": [
            {
              "name": "GPT_OPS",
              "base": "0x40078FF0"
            }
          ],
          "registers": {
            "OPSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Output Phase Switching Control Register"
            }
          },
          "bits": {
            "OPSCR": {
              "NFCS": {
                "bit": 30,
                "description": "External Input Noise Filter Clock selectionNoise filter sampling clock setting of the external input.",
                "width": 2
              },
              "NFEN": {
                "bit": 29,
                "description": "External Input Noise Filter Enable"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "GODF": {
                "bit": 26,
                "description": "Group output disable function"
              },
              "GRP": {
                "bit": 24,
                "description": "Output disabled source selection",
                "width": 2
              },
              "ALIGN": {
                "bit": 21,
                "description": "Input phase alignment"
              },
              "RV": {
                "bit": 20,
                "description": "Output phase rotation direction reversal"
              },
              "INV": {
                "bit": 19,
                "description": "Invert-Phase Output Control"
              },
              "N": {
                "bit": 18,
                "description": "Negative-Phase Output (N) Control"
              },
              "P": {
                "bit": 17,
                "description": "Positive-Phase Output (P) Control"
              },
              "FB": {
                "bit": 16,
                "description": "External Feedback Signal EnableThis bit selects the input phase from the software settings and external input."
              },
              "EN": {
                "bit": 8,
                "description": "Enable-Phase Output Control"
              },
              "W": {
                "bit": 6,
                "description": "Input W-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "V": {
                "bit": 5,
                "description": "Input V-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "U": {
                "bit": 4,
                "description": "Input U-Phase MonitorThis bit monitors the state of the input phase.OPSCR.FB=0:External input monitoring by PCLKOPSCR.FB=1:Software settings (UF/VF/WF)"
              },
              "WF": {
                "bit": 2,
                "description": "Input Phase Soft Setting UFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              },
              "VF": {
                "bit": 1,
                "description": "Input Phase Soft Setting VFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              },
              "UF": {
                "bit": 0,
                "description": "Input Phase Soft Setting WFThis bit sets the input phase by the software settings.This bit setting is valid when the OPSCR.FB bit = 1."
              }
            }
          }
        },
        "AGT0": {
          "instances": [
            {
              "name": "AGT0",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "AGT": {
              "offset": "0x00",
              "size": 16,
              "description": "AGT Counter Register"
            },
            "AGTCMA": {
              "offset": "0x02",
              "size": 16,
              "description": "AGT Compare Match A Register"
            },
            "AGTCMB": {
              "offset": "0x04",
              "size": 16,
              "description": "AGT Compare Match B Register"
            },
            "AGTCR": {
              "offset": "0x08",
              "size": 8,
              "description": "AGT Control Register"
            },
            "AGTMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "AGT Mode Register 1"
            },
            "AGTMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "AGT Mode Register 2"
            },
            "AGTIOC": {
              "offset": "0x0C",
              "size": 8,
              "description": "AGT I/O Control Register"
            },
            "AGTISR": {
              "offset": "0x0D",
              "size": 8,
              "description": "AGT Event Pin Select Register"
            },
            "AGTCMSR": {
              "offset": "0x0E",
              "size": 8,
              "description": "AGT Compare Match Function Select Register"
            },
            "AGTIOSEL": {
              "offset": "0x0F",
              "size": 8,
              "description": "AGT Pin Select Register"
            }
          },
          "bits": {
            "AGT": {
              "AGT": {
                "bit": 0,
                "description": "16bit counter and reload registerNOTE : When 1 is written to the TSTOP bit in the AGTCRn register, the 16-bit counter is forcibly stopped and set to FFFFH.",
                "width": 16
              }
            },
            "AGTCMA": {
              "AGTCMA": {
                "bit": 0,
                "description": "AGT Compare Match A data is stored.NOTE : When 1 is written to the TSTOP bit in the AGTCRn register, set to FFFFH",
                "width": 16
              }
            },
            "AGTCMB": {
              "AGTCMB": {
                "bit": 0,
                "description": "AGT Compare Match B data is stored.NOTE : When 1 is written to the TSTOP bit in the AGTCR register, set to FFFFH",
                "width": 16
              }
            },
            "AGTCR": {
              "TCMBF": {
                "bit": 7,
                "description": "Compare match B flag"
              },
              "TCMAF": {
                "bit": 6,
                "description": "Compare match A flag"
              },
              "TUNDF": {
                "bit": 5,
                "description": "Underflow flag"
              },
              "TEDGF": {
                "bit": 4,
                "description": "Active edge judgment flag"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TSTOP": {
                "bit": 2,
                "description": "AGT count forced stop"
              },
              "TCSTF": {
                "bit": 1,
                "description": "AGT count status flag"
              },
              "TSTART": {
                "bit": 0,
                "description": "AGT count start"
              }
            },
            "AGTMR1": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TCK": {
                "bit": 4,
                "description": "Count source",
                "width": 3
              },
              "TEDGPL": {
                "bit": 3,
                "description": "Edge polarity"
              },
              "TMOD": {
                "bit": 0,
                "description": "Operating mode",
                "width": 3
              }
            },
            "AGTMR2": {
              "LPM": {
                "bit": 7,
                "description": "Low Power Mode"
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CKS": {
                "bit": 0,
                "description": "AGTLCLK/AGTSCLK count source clock frequency division ratio",
                "width": 3
              }
            },
            "AGTIOC": {
              "TIOGT": {
                "bit": 6,
                "description": "Count control",
                "width": 2
              },
              "TIPF": {
                "bit": 4,
                "description": "Input filter",
                "width": 2
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TOE": {
                "bit": 2,
                "description": "AGTOn output enable"
              },
              "TEDGSEL": {
                "bit": 0,
                "description": "I/O polarity switchFunction varies depending on the operating mode."
              }
            },
            "AGTISR": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "EEPS": {
                "bit": 2,
                "description": "AGTEE  polarty selection"
              }
            },
            "AGTCMSR": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TOPOLB": {
                "bit": 6,
                "description": "AGTOB polarity select"
              },
              "TOEB": {
                "bit": 5,
                "description": "AGTOB output enable"
              },
              "TCMEB": {
                "bit": 4,
                "description": "Compare match B register enable"
              },
              "TOPOLA": {
                "bit": 2,
                "description": "AGTOA polarity select"
              },
              "TOEA": {
                "bit": 1,
                "description": "AGTOA output enable"
              },
              "TCMEA": {
                "bit": 0,
                "description": "Compare match A register enable"
              }
            },
            "AGTIOSEL": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "TIES": {
                "bit": 4,
                "description": "AGTIO input enable"
              },
              "SEL": {
                "bit": 0,
                "description": "AGTIO pin select",
                "width": 2
              }
            }
          }
        },
        "AGT1": {
          "instances": [
            {
              "name": "AGT1",
              "base": "0x40084100"
            }
          ],
          "registers": {}
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40044000"
            }
          ],
          "registers": {
            "R64CNT": {
              "offset": "0x00",
              "size": 8,
              "description": "64-Hz Counter"
            },
            "RSECCNT": {
              "offset": "0x02",
              "size": 8,
              "description": "Second Counter"
            },
            "BCNT0": {
              "offset": "0x02",
              "size": 8,
              "description": "Binary Counter 0"
            },
            "RMINCNT": {
              "offset": "0x04",
              "size": 8,
              "description": "Minute Counter"
            },
            "BCNT1": {
              "offset": "0x04",
              "size": 8,
              "description": "Binary Counter 1"
            },
            "RHRCNT": {
              "offset": "0x06",
              "size": 8,
              "description": "Hour Counter"
            },
            "BCNT2": {
              "offset": "0x06",
              "size": 8,
              "description": "Binary Counter 2"
            },
            "RWKCNT": {
              "offset": "0x08",
              "size": 8,
              "description": "Day-of-Week Counter"
            },
            "BCNT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Binary Counter 3"
            },
            "RDAYCNT": {
              "offset": "0x0A",
              "size": 8,
              "description": "Day Counter"
            },
            "RMONCNT": {
              "offset": "0x0C",
              "size": 8,
              "description": "Month Counter"
            },
            "RYRCNT": {
              "offset": "0x0E",
              "size": 16,
              "description": "Year Counter"
            },
            "RSECAR": {
              "offset": "0x10",
              "size": 8,
              "description": "Second Alarm Register"
            },
            "BCNT0AR": {
              "offset": "0x10",
              "size": 8,
              "description": "Binary Counter 0 Alarm Register"
            },
            "RMINAR": {
              "offset": "0x12",
              "size": 8,
              "description": "Minute Alarm Register"
            },
            "BCNT1AR": {
              "offset": "0x12",
              "size": 8,
              "description": "Binary Counter 1 Alarm Register"
            },
            "RHRAR": {
              "offset": "0x14",
              "size": 8,
              "description": "Hour Alarm Register"
            },
            "BCNT2AR": {
              "offset": "0x14",
              "size": 8,
              "description": "Binary Counter 2 Alarm Register"
            },
            "RWKAR": {
              "offset": "0x16",
              "size": 8,
              "description": "Day-of-Week Alarm Register"
            },
            "BCNT3AR": {
              "offset": "0x16",
              "size": 8,
              "description": "Binary Counter 3 Alarm Register"
            },
            "RDAYAR": {
              "offset": "0x18",
              "size": 8,
              "description": "Date Alarm Register"
            },
            "BCNT0AER": {
              "offset": "0x18",
              "size": 8,
              "description": "Binary Counter 0 Alarm Enable Register"
            },
            "RMONAR": {
              "offset": "0x1A",
              "size": 8,
              "description": "Month Alarm Register"
            },
            "BCNT1AER": {
              "offset": "0x1A",
              "size": 8,
              "description": "Binary Counter 1 Alarm Enable Register"
            },
            "RYRAR": {
              "offset": "0x1C",
              "size": 16,
              "description": "Year Alarm Register"
            },
            "BCNT2AER": {
              "offset": "0x1C",
              "size": 16,
              "description": "Binary Counter 2 Alarm Enable Register"
            },
            "RYRAREN": {
              "offset": "0x1E",
              "size": 8,
              "description": "Year Alarm Enable Register"
            },
            "BCNT3AER": {
              "offset": "0x1E",
              "size": 8,
              "description": "Binary Counter 3 Alarm Enable Register"
            },
            "RCR1": {
              "offset": "0x22",
              "size": 8,
              "description": "RTC Control Register 1"
            },
            "RCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "RTC Control Register 2"
            },
            "RCR4": {
              "offset": "0x28",
              "size": 8,
              "description": "RTC Control Register 4"
            },
            "RFRH": {
              "offset": "0x2A",
              "size": 16,
              "description": "Frequency Register H"
            },
            "RFRL": {
              "offset": "0x2C",
              "size": 16,
              "description": "Frequency Register L"
            },
            "RADJ": {
              "offset": "0x2E",
              "size": 8,
              "description": "Time Error Adjustment Register"
            },
            "RTCCR%s": {
              "offset": "0x40",
              "size": 8,
              "description": "Time Capture Control Register %s"
            },
            "RSECCP%s": {
              "offset": "0x52",
              "size": 8,
              "description": "Second Capture Register %s"
            },
            "BCNT0CP%s": {
              "offset": "0x52",
              "size": 8,
              "description": "BCNT0 Capture Register %s"
            },
            "RMINCP%s": {
              "offset": "0x54",
              "size": 8,
              "description": "Minute Capture Register %s"
            },
            "BCNT1CP%s": {
              "offset": "0x54",
              "size": 8,
              "description": "BCNT1 Capture Register %s"
            },
            "RHRCP%s": {
              "offset": "0x56",
              "size": 8,
              "description": "Hour Capture Register %s"
            },
            "BCNT2CP%s": {
              "offset": "0x56",
              "size": 8,
              "description": "BCNT2 Capture Register %s"
            },
            "RDAYCP%s": {
              "offset": "0x5A",
              "size": 8,
              "description": "Date Capture Register %s"
            },
            "BCNT3CP%s": {
              "offset": "0x5A",
              "size": 8,
              "description": "BCNT3 Capture Register %s"
            },
            "RMONCP%s": {
              "offset": "0x5C",
              "size": 8,
              "description": "Month Capture Register %s"
            }
          },
          "bits": {
            "R64CNT": {
              "F1HZ": {
                "bit": 6,
                "description": "1Hz"
              },
              "F2HZ": {
                "bit": 5,
                "description": "2Hz"
              },
              "F4HZ": {
                "bit": 4,
                "description": "4Hz"
              },
              "F8HZ": {
                "bit": 3,
                "description": "8Hz"
              },
              "F16HZ": {
                "bit": 2,
                "description": "16Hz"
              },
              "F32HZ": {
                "bit": 1,
                "description": "32Hz"
              },
              "F64HZ": {
                "bit": 0,
                "description": "64Hz"
              }
            },
            "RSECCNT": {
              "SEC10": {
                "bit": 4,
                "description": "10-Second Count Counts from 0 to 5 for 60-second counting.",
                "width": 3
              },
              "SEC1": {
                "bit": 0,
                "description": "1-Second Count Counts from 0 to 9 every second. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "BCNT0": {
              "BCNT0": {
                "bit": 0,
                "description": "The BCNT0 counter is a readable/writable 32-bit binary counter b7 to b0.",
                "width": 8
              }
            },
            "RMINCNT": {
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Count Counts from 0 to 5 for 60-minute counting.",
                "width": 3
              },
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Count Counts from 0 to 9 every minute. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "BCNT1": {
              "BCNT1": {
                "bit": 0,
                "description": "The BCNT1 counter is a readable/writable 32-bit binary counter b15 to b8.",
                "width": 8
              }
            },
            "RHRCNT": {
              "PM": {
                "bit": 6,
                "description": "Time Counter Setting for a.m./p.m."
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Count Counts from 0 to 2 once per carry from the ones place.",
                "width": 2
              },
              "HR1": {
                "bit": 0,
                "description": "1-Hour Count Counts from 0 to 9 once per hour. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "BCNT2": {
              "BCNT2": {
                "bit": 0,
                "description": "The BCNT2 counter is a readable/writable 32-bit binary counter b23 to b16.",
                "width": 8
              }
            },
            "RWKCNT": {
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Counting",
                "width": 3
              }
            },
            "BCNT3": {
              "BCNT3": {
                "bit": 0,
                "description": "The BCNT3 counter is a readable/writable 32-bit binary counter b31 to b24.",
                "width": 8
              }
            },
            "RDAYCNT": {
              "DATE10": {
                "bit": 4,
                "description": "10-Day Count Counts from 0 to 3 once per carry from the ones place.",
                "width": 2
              },
              "DATE1": {
                "bit": 0,
                "description": "1-Day Count Counts from 0 to 9 once per day. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "RMONCNT": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MON10": {
                "bit": 4,
                "description": "10-Month Count Counts from 0 to 1 once per carry from the ones place."
              },
              "MON1": {
                "bit": 0,
                "description": "1-Month Count Counts from 0 to 9 once per month. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "RYRCNT": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "YR10": {
                "bit": 4,
                "description": "10-Year Count Counts from 0 to 9 once per carry from ones place. When a carry is generated in the tens place, 1 is added to the hundreds place.",
                "width": 4
              },
              "YR1": {
                "bit": 0,
                "description": "1-Year Count Counts from 0 to 9 once per year. When a carry is generated, 1 is added to the tens place.",
                "width": 4
              }
            },
            "RSECAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "SEC10": {
                "bit": 4,
                "description": "10-Seconds Value for the tens place of seconds",
                "width": 3
              },
              "SEC1": {
                "bit": 0,
                "description": "1-Second Value for the ones place of seconds",
                "width": 4
              }
            },
            "BCNT0AR": {
              "BCNT0AR": {
                "bit": 0,
                "description": "he BCNT0AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b7 to b0.",
                "width": 8
              }
            },
            "RMINAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Count Value for the tens place of minutes",
                "width": 3
              },
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Count Value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT1AR": {
              "BCNT1AR": {
                "bit": 0,
                "description": "he BCNT1AR counter is a readable/writable alarm register corresponding to 32-bit binary counter b15 to b8.",
                "width": 8
              }
            },
            "RHRAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "PM": {
                "bit": 6,
                "description": "Time Counter Setting for a.m./p.m."
              },
              "HR10": {
                "bit": 4,
                "description": "10-Hour Count Value for the tens place of hours",
                "width": 2
              },
              "HR1": {
                "bit": 0,
                "description": "1-Hour Count Value for the ones place of hours",
                "width": 4
              }
            },
            "BCNT2AR": {
              "BCNT2AR": {
                "bit": 0,
                "description": "The BCNT2AR counter is a readable/writable 32-bit binary counter b23 to b16.",
                "width": 8
              }
            },
            "RWKAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "DAYW": {
                "bit": 0,
                "description": "Day-of-Week Counting",
                "width": 3
              }
            },
            "BCNT3AR": {
              "BCNT3AR": {
                "bit": 0,
                "description": "The BCNT3AR counter is a readable/writable 32-bit binary counter b31 to b24.",
                "width": 8
              }
            },
            "RDAYAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "Reserved": {
                "bit": 6,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DATE10": {
                "bit": 4,
                "description": "10 Days Value for the tens place of days",
                "width": 2
              },
              "DATE1": {
                "bit": 0,
                "description": "1 Day Value for the ones place of days",
                "width": 4
              }
            },
            "BCNT0AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT0AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b7 to b0.",
                "width": 8
              }
            },
            "RMONAR": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "MON10": {
                "bit": 4,
                "description": "10 Months Value for the tens place of months"
              },
              "MON1": {
                "bit": 0,
                "description": "1 Month Value for the ones place of months",
                "width": 4
              }
            },
            "BCNT1AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT1AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b15 to b8.",
                "width": 8
              }
            },
            "RYRAR": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "YR10": {
                "bit": 4,
                "description": "10 Years Value for the tens place of years",
                "width": 4
              },
              "YR1": {
                "bit": 0,
                "description": "1 Year Value for the ones place of years",
                "width": 4
              }
            },
            "BCNT2AER": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "ENB": {
                "bit": 0,
                "description": "The BCNT2AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b23 to b16.",
                "width": 8
              }
            },
            "RYRAREN": {
              "ENB": {
                "bit": 7,
                "description": "Compare enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              }
            },
            "BCNT3AER": {
              "ENB": {
                "bit": 0,
                "description": "The BCNT3AER register is a readable/writable register for setting the alarm enable corresponding to 32-bit binary counter b31 to b24.",
                "width": 8
              }
            },
            "RCR1": {
              "PES": {
                "bit": 4,
                "description": "Periodic Interrupt Select",
                "width": 4
              },
              "RTCOS": {
                "bit": 3,
                "description": "RTCOUT Output Select"
              },
              "PIE": {
                "bit": 2,
                "description": "Periodic Interrupt Enable"
              },
              "CIE": {
                "bit": 1,
                "description": "Carry Interrupt Enable"
              },
              "AIE": {
                "bit": 0,
                "description": "Alarm Interrupt Enable"
              }
            },
            "RCR2": {
              "CNTMD": {
                "bit": 7,
                "description": "Count Mode Select"
              },
              "HR24": {
                "bit": 6,
                "description": "Hours Mode"
              },
              "AADJP": {
                "bit": 5,
                "description": "Automatic Adjustment Period Select (When the LOCO clock is selected, the setting of this bit is disabled.)"
              },
              "AADJE": {
                "bit": 4,
                "description": "Automatic Adjustment Enable (When the LOCO clock is selected, the setting of this bit is disabled.)"
              },
              "RTCOE": {
                "bit": 3,
                "description": "RTCOUT Output Enable"
              },
              "ADJ30": {
                "bit": 2,
                "description": "30-Second Adjustment"
              },
              "RESET": {
                "bit": 1,
                "description": "RTC Software Reset"
              },
              "START": {
                "bit": 0,
                "description": "Start"
              }
            },
            "RCR4": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "RCKSEL": {
                "bit": 0,
                "description": "Count Source Select"
              }
            },
            "RFRH": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              },
              "RFC16": {
                "bit": 0,
                "description": "Frequency Comparison Value (b16) To generate the operating clock from the LOCOclock, this bit sets the comparison value of the 128-Hz clock cycle."
              }
            },
            "RFRL": {
              "RFC": {
                "bit": 0,
                "description": "Frequency Comparison Value(b15-b0) To generate the operating clock from the main clock, this bit sets the comparison value of the 128-Hz clock cycle.",
                "width": 16
              }
            },
            "RADJ": {
              "PMADJ": {
                "bit": 6,
                "description": "Plus-Minus",
                "width": 2
              },
              "ADJ": {
                "bit": 0,
                "description": "Adjustment Value These bits specify the adjustment value from the prescaler.",
                "width": 6
              }
            },
            "RTCCR%s": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TCNF": {
                "bit": 4,
                "description": "Time Capture Noise Filter Control",
                "width": 2
              },
              "TCST": {
                "bit": 2,
                "description": "Time Capture Status"
              },
              "TCCT": {
                "bit": 0,
                "description": "Time Capture Control",
                "width": 2
              }
            },
            "RSECCP%s": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0."
              },
              "SEC10": {
                "bit": 4,
                "description": "10-Second Capture Capture value for the tens place of seconds",
                "width": 3
              },
              "SEC1": {
                "bit": 0,
                "description": "1-Second Capture Capture value for the ones place of seconds",
                "width": 4
              }
            },
            "BCNT0CP%s": {
              "BCNT0CP": {
                "bit": 0,
                "description": "BCNT0CP is a read-only register that captures the BCNT0 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RMINCP%s": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0."
              },
              "MIN10": {
                "bit": 4,
                "description": "10-Minute Capture Capture value for the tens place of minutes",
                "width": 3
              },
              "MIN1": {
                "bit": 0,
                "description": "1-Minute Capture Capture value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT1CP%s": {
              "BCNT1CP": {
                "bit": 0,
                "description": "BCNT1CP is a read-only register that captures the BCNT1 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RHRCP%s": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0."
              },
              "PM": {
                "bit": 6,
                "description": "A.m./p.m. select for time counter setting."
              },
              "HR10": {
                "bit": 4,
                "description": "10-Minute Capture Capture value for the tens place of minutes",
                "width": 2
              },
              "HR1": {
                "bit": 0,
                "description": "1-Minute Capture Capture value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT2CP%s": {
              "BCNT2CP": {
                "bit": 0,
                "description": "BCNT2CP is a read-only register that captures the BCNT2 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RDAYCP%s": {
              "Reserved": {
                "bit": 6,
                "description": "These bits are read as 00.",
                "width": 2
              },
              "DATE10": {
                "bit": 4,
                "description": "10-Day Capture Capture value for the tens place of minutes",
                "width": 2
              },
              "DATE1": {
                "bit": 0,
                "description": "1-Day Capture Capture value for the ones place of minutes",
                "width": 4
              }
            },
            "BCNT3CP%s": {
              "BCNT3CP": {
                "bit": 0,
                "description": "BCNT3CP is a read-only register that captures the BCNT3 value when a time capture event is detected.",
                "width": 8
              }
            },
            "RMONCP%s": {
              "MON10": {
                "bit": 4,
                "description": "10-Month Capture Capture value for the tens place of months"
              },
              "MON1": {
                "bit": 0,
                "description": "1-Month Capture Capture value for the ones place of months",
                "width": 4
              }
            }
          }
        },
        "SYSTEM": {
          "instances": [
            {
              "name": "SYSTEM",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "VBTCR1": {
              "offset": "0x41F",
              "size": 8,
              "description": "VBATT Control Register1"
            },
            "VBTCR2": {
              "offset": "0x4B0",
              "size": 8,
              "description": "VBATT Control Register2"
            },
            "VBTSR": {
              "offset": "0x4B1",
              "size": 8,
              "description": "VBATT Status Register"
            },
            "VBTCMPCR": {
              "offset": "0x4B2",
              "size": 8,
              "description": "VBATT Comparator Control Register"
            },
            "VBTLVDICR": {
              "offset": "0x4B4",
              "size": 8,
              "description": "VBATT Pin Low Voltage Detect Interrupt Control Register"
            },
            "VBTWCTLR": {
              "offset": "0x4B6",
              "size": 8,
              "description": "VBATT Wakeup function Control Register"
            },
            "VBTWCH0OTSR": {
              "offset": "0x4B8",
              "size": 8,
              "description": "VBATT Wakeup I/O 0 Output Trigger Select Register"
            },
            "VBTWCH1OTSR": {
              "offset": "0x4B9",
              "size": 8,
              "description": "VBATT Wakeup I/O 1 Output Trigger Select Register"
            },
            "VBTWCH2OTSR": {
              "offset": "0x4BA",
              "size": 8,
              "description": "VBATT Wakeup I/O 2 Output Trigger Select Register"
            },
            "VBTICTLR": {
              "offset": "0x4BB",
              "size": 8,
              "description": "VBATT Input Control Register"
            },
            "VBTOCTLR": {
              "offset": "0x4BC",
              "size": 8,
              "description": "VBATT Output Control Register"
            },
            "VBTWTER": {
              "offset": "0x4BD",
              "size": 8,
              "description": "VBATT Wakeup Trigger source Enable Register"
            },
            "VBTWEGR": {
              "offset": "0x4BE",
              "size": 8,
              "description": "VBATT Wakeup Trigger source Edge Register"
            },
            "VBTWFR": {
              "offset": "0x4BF",
              "size": 8,
              "description": "VBATT Wakeup trigger source Flag Register"
            },
            "VBTBKR[%s]": {
              "offset": "0x500",
              "size": 8,
              "description": "VBATT Backup Register [%s]"
            },
            "RSTSR0": {
              "offset": "0x410",
              "size": 8,
              "description": "Reset Status Register 0"
            },
            "RSTSR2": {
              "offset": "0x411",
              "size": 8,
              "description": "Reset Status Register 2"
            },
            "RSTSR1": {
              "offset": "0xC0",
              "size": 16,
              "description": "Reset Status Register 1"
            },
            "PRCR": {
              "offset": "0x3FE",
              "size": 16,
              "description": "Protect Register"
            },
            "SBYCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Standby Control Register"
            },
            "MSTPCRA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Module Stop Control Register A"
            },
            "SNZCR": {
              "offset": "0x92",
              "size": 8,
              "description": "Snooze Control Register"
            },
            "SNZEDCR": {
              "offset": "0x94",
              "size": 8,
              "description": "Snooze End Control Register"
            },
            "SNZREQCR": {
              "offset": "0x98",
              "size": 32,
              "description": "Snooze Request Control Register"
            },
            "PSMCR": {
              "offset": "0x9F",
              "size": 8,
              "description": "Power Save Memory Control Register"
            },
            "FLSTOP": {
              "offset": "0x9E",
              "size": 8,
              "description": "Flash Operation Control Register"
            },
            "OPCCR": {
              "offset": "0xA0",
              "size": 8,
              "description": "Operating Power Control Register"
            },
            "SOPCCR": {
              "offset": "0xAA",
              "size": 8,
              "description": "Sub Operating Power Control Register"
            },
            "SYOCDCR": {
              "offset": "0x40E",
              "size": 8,
              "description": "System Control OCD Control Register"
            },
            "SCKDIVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "System Clock Division Control Register"
            },
            "SCKSCR": {
              "offset": "0x26",
              "size": 8,
              "description": "System Clock Source Control Register"
            },
            "PLLCR": {
              "offset": "0x2A",
              "size": 8,
              "description": "PLL Control Register"
            },
            "PLLCCR2": {
              "offset": "0x2B",
              "size": 8,
              "description": "PLL Clock Control Register2"
            },
            "BCKCR": {
              "offset": "0x30",
              "size": 8,
              "description": "External Bus Clock Control Register"
            },
            "MEMWAIT": {
              "offset": "0x31",
              "size": 8,
              "description": "Memory Wait Cycle Control Register"
            },
            "MOSCCR": {
              "offset": "0x32",
              "size": 8,
              "description": "Main Clock Oscillator Control Register"
            },
            "HOCOCR": {
              "offset": "0x36",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Control Register"
            },
            "MOCOCR": {
              "offset": "0x38",
              "size": 8,
              "description": "Middle-Speed On-Chip Oscillator Control Register"
            },
            "OSCSF": {
              "offset": "0x3C",
              "size": 8,
              "description": "Oscillation Stabilization Flag Register"
            },
            "CKOCR": {
              "offset": "0x3E",
              "size": 8,
              "description": "Clock Out Control Register"
            },
            "TRCKCR": {
              "offset": "0x3F",
              "size": 8,
              "description": "Trace Clock Control Register"
            },
            "OSTDCR": {
              "offset": "0x40",
              "size": 8,
              "description": "Oscillation Stop Detection Control Register"
            },
            "OSTDSR": {
              "offset": "0x41",
              "size": 8,
              "description": "Oscillation Stop Detection Status Register"
            },
            "SLCDSCKCR": {
              "offset": "0x50",
              "size": 8,
              "description": "Segment LCD Source Clock Control Register"
            },
            "EBCKOCR": {
              "offset": "0x52",
              "size": 8,
              "description": "External Bus Clock Output Control Register"
            },
            "MOCOUTCR": {
              "offset": "0x61",
              "size": 8,
              "description": "MOCO User Trimming Control Register"
            },
            "HOCOUTCR": {
              "offset": "0x62",
              "size": 8,
              "description": "HOCO User Trimming Control Register"
            },
            "MOSCWTCR": {
              "offset": "0xA2",
              "size": 8,
              "description": "Main Clock Oscillator Wait Control Register"
            },
            "HOCOWTCR": {
              "offset": "0xA5",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Wait Control Register"
            },
            "USBCKCR": {
              "offset": "0xD0",
              "size": 8,
              "description": "USB Clock Control register"
            },
            "MOMCR": {
              "offset": "0x413",
              "size": 8,
              "description": "Main Clock Oscillator Mode Oscillation Control Register"
            },
            "SOSCCR": {
              "offset": "0x480",
              "size": 8,
              "description": "Sub-Clock Oscillator Control Register"
            },
            "SOMCR": {
              "offset": "0x481",
              "size": 8,
              "description": "Sub Clock Oscillator Mode Control Register"
            },
            "LOCOCR": {
              "offset": "0x490",
              "size": 8,
              "description": "Low-Speed On-Chip Oscillator Control Register"
            },
            "LOCOUTCR": {
              "offset": "0x492",
              "size": 8,
              "description": "LOCO User Trimming Control Register"
            },
            "BKRACR": {
              "offset": "0xC6",
              "size": 8,
              "description": "Backup Register Access Control Register"
            },
            "LVCMPCR": {
              "offset": "0x417",
              "size": 8,
              "description": "Voltage Monitor Circuit Control Register"
            },
            "LVDLVLR": {
              "offset": "0x418",
              "size": 8,
              "description": "Voltage Detection Level Select Register"
            },
            "LVD%sCR0": {
              "offset": "0x41A",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Control Register 0"
            },
            "LVD%sCR1": {
              "offset": "0xE0",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Control Register 1"
            },
            "LVD%sSR": {
              "offset": "0xE1",
              "size": 8,
              "description": "Voltage Monitor %s Circuit Status Register"
            }
          },
          "bits": {
            "VBTCR1": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "BPWSWSTP": {
                "bit": 0,
                "description": "Battery Power supply Switch Stop"
              }
            },
            "VBTCR2": {
              "VBTLVDLVL": {
                "bit": 6,
                "description": "VBATT Pin Voltage Low Voltage Detect Level Select Bit",
                "width": 2
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "VBTLVDEN": {
                "bit": 4,
                "description": "VBATT Pin Low Voltage Detect Enable Bit"
              }
            },
            "VBTSR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "VBTRVLD": {
                "bit": 4,
                "description": "VBATT_R Valid"
              },
              "VBTBLDF": {
                "bit": 1,
                "description": "VBATT Battery Low voltage Detect Flag"
              },
              "VBTRDF": {
                "bit": 0,
                "description": "VBAT_R Reset Detect Flag"
              }
            },
            "VBTCMPCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "VBTCMPE": {
                "bit": 0,
                "description": "VBATT pin low voltage detect circuit output enable"
              }
            },
            "VBTLVDICR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "VBTLVDISEL": {
                "bit": 1,
                "description": "Pin Low Voltage Detect Interrupt Select bit"
              },
              "VBTLVDIE": {
                "bit": 0,
                "description": "VBATT Pin Low Voltage Detect Interrupt Enable bit"
              }
            },
            "VBTWCTLR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "VWEN": {
                "bit": 0,
                "description": "VBATT wakeup enable"
              }
            },
            "VBTWCH0OTSR": {
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CH0VRTCATE": {
                "bit": 4,
                "description": "VBATWIO0 Output RTC Alarm Signal Enable"
              },
              "CH0VRTCTE": {
                "bit": 3,
                "description": "VBATWIO0 Output RTC Periodic Signal Enable"
              },
              "CH0VCH2TE": {
                "bit": 2,
                "description": "VBATWIO0 Output VBATWIO2 Trigger Enable"
              },
              "CH0VCH1TE": {
                "bit": 1,
                "description": "VBATWIO0 Output VBATWIO1 Trigger Enable"
              }
            },
            "VBTWCH1OTSR": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CH1VRTCATE": {
                "bit": 4,
                "description": "VBATWIO1 Output RTC Alarm Signal Enable"
              },
              "CH1VRTCTE": {
                "bit": 3,
                "description": "VBATWIO1 Output RTC Periodic Signal Enable"
              },
              "CH1VCH2TE": {
                "bit": 2,
                "description": "VBATWIO1 Output VBATWIO2 Trigger Enable"
              },
              "CH1VCH0TE": {
                "bit": 0,
                "description": "VBATWIO1 Output VBATWIO0 Trigger Enable"
              }
            },
            "VBTWCH2OTSR": {
              "Reserved": {
                "bit": 2,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CH2VRTCATE": {
                "bit": 4,
                "description": "VBATWIO2 Output RTC Alarm Signal Enable"
              },
              "CH2VRTCTE": {
                "bit": 3,
                "description": "VBATWIO2 Output RTC Periodic Signal Enable"
              },
              "CH2VCH1TE": {
                "bit": 1,
                "description": "VBATWIO2 Output VBATWIO1 Trigger Enable"
              },
              "CH2VCH0TE": {
                "bit": 0,
                "description": "VBATWIO2 Output VBATWIO0 Trigger Enable"
              }
            },
            "VBTICTLR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "VCH2INEN": {
                "bit": 2,
                "description": "VBATT Wakeup I/O 2 Input Enable"
              },
              "VCH1INEN": {
                "bit": 1,
                "description": "VBATT Wakeup I/O 1 Input Enable"
              },
              "VCH0INEN": {
                "bit": 0,
                "description": "VBATT Wakeup I/O 0 Input Enable"
              }
            },
            "VBTOCTLR": {
              "Reserved": {
                "bit": 6,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "VOUT2LSEL": {
                "bit": 5,
                "description": "VBATT Wakeup I/O 2 Output Level Selection"
              },
              "VCOU1LSEL": {
                "bit": 4,
                "description": "VBATT Wakeup I/O 1 Output Level Selection"
              },
              "VOUT0LSEL": {
                "bit": 3,
                "description": "VBATT Wakeup I/O 0 Output Level Selection"
              },
              "VCH2OEN": {
                "bit": 2,
                "description": "VBATT Wakeup I/O 2 Output Enable"
              },
              "VCH1OEN": {
                "bit": 1,
                "description": "VBATT Wakeup I/O 1 Output Enable"
              },
              "VCH0OEN": {
                "bit": 0,
                "description": "VBATT Wakeup I/O 0 Output Enable"
              }
            },
            "VBTWTER": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "VRTCAE": {
                "bit": 4,
                "description": "RTC Alarm Signal Enable"
              },
              "VRTCIE": {
                "bit": 3,
                "description": "RTC Periodic Signal Enable"
              },
              "VCH2E": {
                "bit": 2,
                "description": "VBATWIO2 Pin Enable"
              },
              "VCH1E": {
                "bit": 1,
                "description": "VBATWIO1 Pin Enable"
              },
              "VCH0E": {
                "bit": 0,
                "description": "VBATWIO0 Pin Enable"
              }
            },
            "VBTWEGR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "VCH2EG": {
                "bit": 2,
                "description": "VBATWIO2 Wakeup Trigger Source Edge Select"
              },
              "VCH1EG": {
                "bit": 1,
                "description": "VBATWIO1 Wakeup Trigger Source Edge Select"
              },
              "VCH0EG": {
                "bit": 0,
                "description": "VBATWIO0 Wakeup Trigger Source Edge Select"
              }
            },
            "VBTWFR": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "VRTCAF": {
                "bit": 4,
                "description": "VBATT RTC-Alarm Wakeup Trigger Flag"
              },
              "VRTCIF": {
                "bit": 3,
                "description": "VBATT RTC-Interval  Wakeup Trigger Flag"
              },
              "VCH2F": {
                "bit": 2,
                "description": "VBATWIO2 Wakeup Trigger Flag"
              },
              "VCH1F": {
                "bit": 1,
                "description": "VBATWIO1 Wakeup Trigger Flag"
              },
              "VCH0F": {
                "bit": 0,
                "description": "VBATWIO0 Wakeup Trigger Flag"
              }
            },
            "VBTBKR[%s]": {
              "VBTBKR": {
                "bit": 0,
                "description": "VBTBKR is a 512-byte readable/writable register to store data powered by VBATT.The value of this register is retained even when VCC is not powered but VBATT is powered.VBTBKR is initialized by VBATT selected voltage power-on-reset.",
                "width": 8
              }
            },
            "RSTSR0": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "LVD2RF": {
                "bit": 3,
                "description": "Voltage Monitor 2 Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."
              },
              "LVD1RF": {
                "bit": 2,
                "description": "Voltage Monitor 1 Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."
              },
              "LVD0RF": {
                "bit": 1,
                "description": "Voltage Monitor 0 Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."
              },
              "PORF": {
                "bit": 0,
                "description": "Power-On Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written with 0 after the reset flag is read as 1."
              }
            },
            "RSTSR2": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CWSF": {
                "bit": 0,
                "description": "Cold/Warm Start Determination FlagNote: Only 1 can be written to set the flag."
              }
            },
            "RSTSR1": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SPERF": {
                "bit": 12,
                "description": "SP Error Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "BUSMRF": {
                "bit": 11,
                "description": "Bus Master MPU Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "BUSSRF": {
                "bit": 10,
                "description": "Bus Slave MPU Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "REERF": {
                "bit": 9,
                "description": "RAM ECC Error Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "RPERF": {
                "bit": 8,
                "description": "RAM Parity Error Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "SWRF": {
                "bit": 2,
                "description": "Software Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "WDTRF": {
                "bit": 1,
                "description": "Watchdog Timer Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              },
              "IWDTRF": {
                "bit": 0,
                "description": "Independent Watchdog Timer Reset Detect FlagNote: Only 0 can be written to clear the flag. The reset flag must be written as 0 after the reset flag is read as 1."
              }
            },
            "PRCR": {
              "PRKEY": {
                "bit": 8,
                "description": "PRC Key Code",
                "width": 8
              },
              "Reserved": {
                "bit": 2,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PRC3": {
                "bit": 3,
                "description": "Protect Bit 3"
              },
              "PRC1": {
                "bit": 1,
                "description": "Protect Bit 1"
              },
              "PRC0": {
                "bit": 0,
                "description": "Protect Bit 0"
              }
            },
            "SBYCR": {
              "SSBY": {
                "bit": 15,
                "description": "Software Standby"
              },
              "OPE": {
                "bit": 14,
                "description": "Output Port Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00000000000000. The write value should be 00000000000000.",
                "width": 14
              }
            },
            "MSTPCRA": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 11111. The write value should be 11111.",
                "width": 5
              },
              "MSTPA22": {
                "bit": 22,
                "description": "DMA Controller/Data Transfer Controller Module Stop"
              },
              "MSTPA6": {
                "bit": 6,
                "description": "ECCRAM Module Stop"
              },
              "MSTPA0": {
                "bit": 0,
                "description": "RAM0 Module Stop"
              }
            },
            "SNZCR": {
              "SNZE": {
                "bit": 7,
                "description": "Snooze Mode Enable"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SNZDTCEN": {
                "bit": 1,
                "description": "DTC Enable in Snooze Mode"
              },
              "RXDREQEN": {
                "bit": 0,
                "description": "RXD0 Snooze Request Enable NOTE: Do not set to 1 other than in asynchronous mode."
              }
            },
            "SNZEDCR": {
              "SCI0UMTED": {
                "bit": 7,
                "description": "SCI0 Address Mismatch Snooze End Enable"
              },
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "AD0UMTED": {
                "bit": 4,
                "description": "ADC140 Compare Mismatch Snooze End Enable"
              },
              "AD0MATED": {
                "bit": 3,
                "description": "ADC140 Compare Match Snooze End Enable"
              },
              "DTCNZRED": {
                "bit": 2,
                "description": "Not Last DTC Transmission Completion Snooze End Enable"
              },
              "DTCZRED": {
                "bit": 1,
                "description": "Last DTC Transmission Completion Snooze End Enable"
              },
              "AGT1UNFED": {
                "bit": 0,
                "description": "AGT1 Underflow Snooze End Enable"
              }
            },
            "SNZREQCR": {
              "Reserved": {
                "bit": 16,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SNZREQEN30": {
                "bit": 30,
                "description": "Snooze Request Enable 30Enable AGT1 compare match B snooze request"
              },
              "SNZREQEN29": {
                "bit": 29,
                "description": "Snooze Request Enable 29Enable AGT1 compare match A snooze request"
              },
              "SNZREQEN28": {
                "bit": 28,
                "description": "Snooze Request Enable 28Enable AGT1 underflow snooze request"
              },
              "SNZREQEN25": {
                "bit": 25,
                "description": "Snooze Request Enable 25Enable RTC period snooze request"
              },
              "SNZREQEN24": {
                "bit": 24,
                "description": "Snooze Request Enable 24Enable RTC alarm snooze request"
              },
              "SNZREQEN23": {
                "bit": 23,
                "description": "Snooze Request Enable 23Enable RTC alarm snooze request"
              },
              "SNZREQEN17": {
                "bit": 17,
                "description": "Snooze Request Enable 17Enable KR snooze request"
              },
              "SNZREQEN15": {
                "bit": 15,
                "description": "Snooze Request Enable 15Enable IRQ15 pin snooze request"
              },
              "SNZREQEN14": {
                "bit": 14,
                "description": "Snooze Request Enable 14Enable IRQ14 pin snooze request"
              },
              "SNZREQEN13": {
                "bit": 13,
                "description": "Snooze Request Enable 13Enable IRQ13 pin snooze request"
              },
              "SNZREQEN12": {
                "bit": 12,
                "description": "Snooze Request Enable 12Enable IRQ12 pin snooze request"
              },
              "SNZREQEN11": {
                "bit": 11,
                "description": "Snooze Request Enable 11Enable IRQ11 pin snooze request"
              },
              "SNZREQEN10": {
                "bit": 10,
                "description": "Snooze Request Enable 10Enable IRQ10 pin snooze request"
              },
              "SNZREQEN9": {
                "bit": 9,
                "description": "Snooze Request Enable 9Enable IRQ9 pin snooze request"
              },
              "SNZREQEN8": {
                "bit": 8,
                "description": "Snooze Request Enable 8Enable IRQ8 pin snooze request"
              },
              "SNZREQEN7": {
                "bit": 7,
                "description": "Snooze Request Enable 7Enable IRQ7 pin snooze request"
              },
              "SNZREQEN6": {
                "bit": 6,
                "description": "Snooze Request Enable 6Enable IRQ6 pin snooze request"
              },
              "SNZREQEN5": {
                "bit": 5,
                "description": "Snooze Request Enable 5Enable IRQ5 pin snooze request"
              },
              "SNZREQEN4": {
                "bit": 4,
                "description": "Snooze Request Enable 4Enable IRQ4 pin snooze request"
              },
              "SNZREQEN3": {
                "bit": 3,
                "description": "Snooze Request Enable 3Enable IRQ3 pin snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Snooze Request Enable 2Enable IRQ2 pin snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Snooze Request Enable 1Enable IRQ1 pin snooze request"
              },
              "SNZREQEN0": {
                "bit": 0,
                "description": "Snooze Request Enable 0Enable IRQ0 pin snooze request"
              }
            },
            "PSMCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PSMC": {
                "bit": 0,
                "description": "Power save memory control.",
                "width": 2
              }
            },
            "FLSTOP": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "FLSTPF": {
                "bit": 4,
                "description": "Flash Memory Operation Status Flag"
              },
              "FLSTOP": {
                "bit": 0,
                "description": "Selecting ON/OFF of the Flash Memory Operation"
              }
            },
            "OPCCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "OPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              },
              "OPCM": {
                "bit": 0,
                "description": "Operating Power Control Mode Select",
                "width": 2
              }
            },
            "SOPCCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "SOPCMTSF": {
                "bit": 4,
                "description": "Sub Operating Power Control Mode Transition Status Flag"
              },
              "SOPCM": {
                "bit": 0,
                "description": "Sub Operating Power Control Mode Select"
              }
            },
            "SYOCDCR": {
              "DBGEN": {
                "bit": 7,
                "description": "Debugger Enable bit"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              }
            },
            "SCKDIVCR": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "FCK": {
                "bit": 28,
                "description": "Flash IF Clock (FCLK) Select",
                "width": 3
              },
              "ICK": {
                "bit": 24,
                "description": "System Clock (ICLK) Select",
                "width": 3
              },
              "BCK": {
                "bit": 16,
                "description": "External Bus Clock (BCLK) Select",
                "width": 3
              },
              "PCKA": {
                "bit": 12,
                "description": "Peripheral Module Clock A (PCLKA) Select",
                "width": 3
              },
              "PCKB": {
                "bit": 8,
                "description": "Peripheral Module Clock B (PCLKB) Select",
                "width": 3
              },
              "PCKC": {
                "bit": 4,
                "description": "Peripheral Module Clock C (PCLKC) Select",
                "width": 3
              },
              "PCKD": {
                "bit": 0,
                "description": "Peripheral Module Clock D (PCLKD) Select",
                "width": 3
              }
            },
            "SCKSCR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "CKSEL": {
                "bit": 0,
                "description": "Clock Source SelectSelecting the system clock source faster than 32MHz(system clock source > 32MHz ) is prohibit when SCKDIVCR.ICK[2:0] bits select the division-by-1 and MEMWAIT.MEMWAIT =0.",
                "width": 3
              }
            },
            "PLLCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PLLSTP": {
                "bit": 0,
                "description": "PLL Stop Control"
              }
            },
            "PLLCCR2": {
              "PLODIV": {
                "bit": 6,
                "description": "PLL Output Frequency Division Ratio Select",
                "width": 2
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PLLMUL": {
                "bit": 0,
                "description": "PLL Frequency Multiplication Factor Select",
                "width": 5
              }
            },
            "BCKCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "BCLKDIV": {
                "bit": 0,
                "description": "EBCLK Pin Output Select"
              }
            },
            "MEMWAIT": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "MEMWAIT": {
                "bit": 0,
                "description": "Memory Wait Cycle SelectNote: Writing 0 to the MEMWAIT is prohibited when SCKDIVCR.ICK selects division by 1 and SCKSCR.CKSEL[2:0] bits select thesystem clock source that is faster than 32 MHz (ICLK > 32 MHz)."
              }
            },
            "MOSCCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "MOSTP": {
                "bit": 0,
                "description": "Main Clock Oscillator StopNote: MOMCR register must be set before setting MOSTP to 0."
              }
            },
            "HOCOCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "HCSTP": {
                "bit": 0,
                "description": "HOCO Stop"
              }
            },
            "MOCOCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "MCSTP": {
                "bit": 0,
                "description": "MOCO Stop"
              }
            },
            "OSCSF": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00.",
                "width": 2
              },
              "PLLSF": {
                "bit": 5,
                "description": "PLL Clock Oscillation Stabilization Flag"
              },
              "MOSCSF": {
                "bit": 3,
                "description": "Main Clock Oscillation Stabilization Flag"
              },
              "HOCOSF": {
                "bit": 0,
                "description": "HOCO Clock Oscillation Stabilization FlagNOTE: The HOCOSF bit value after a reset is 1 when the OFS1.HOCOEN bit is 0. It is 0 when the OFS1.HOCOEN bit is 1."
              }
            },
            "CKOCR": {
              "CKOEN": {
                "bit": 7,
                "description": "Clock out enable"
              },
              "CKODIV": {
                "bit": 4,
                "description": "Clock out input frequency Division Select",
                "width": 3
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CKOSEL": {
                "bit": 0,
                "description": "Clock out source select",
                "width": 3
              }
            },
            "TRCKCR": {
              "TRCKEN": {
                "bit": 7,
                "description": "Trace Clock operating enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "TRCK": {
                "bit": 0,
                "description": "Trace Clock operating frequency select",
                "width": 4
              }
            },
            "OSTDCR": {
              "OSTDE": {
                "bit": 7,
                "description": "Oscillation Stop Detection Function Enable"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "OSTDIE": {
                "bit": 0,
                "description": "Oscillation Stop Detection Interrupt Enable"
              }
            },
            "OSTDSR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OSTDF": {
                "bit": 0,
                "description": "Oscillation Stop Detection Flag"
              }
            },
            "SLCDSCKCR": {
              "LCDSCKEN": {
                "bit": 7,
                "description": "LCD Source Clock Out Enable"
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "LCDSCKSEL": {
                "bit": 0,
                "description": "LCD Source Clock (LCDSRCCLK) Select",
                "width": 3
              }
            },
            "EBCKOCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "EBCKOEN": {
                "bit": 0,
                "description": "EBCLK Pin Output Control"
              }
            },
            "MOCOUTCR": {
              "MOCOUTRM": {
                "bit": 0,
                "description": "MOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original MOCO trimming bits",
                "width": 8
              }
            },
            "HOCOUTCR": {
              "HOCOUTRM": {
                "bit": 0,
                "description": "HOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original HOCO trimming bits",
                "width": 8
              }
            },
            "MOSCWTCR": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "MSTS": {
                "bit": 0,
                "description": "Main clock oscillator wait time setting",
                "width": 4
              }
            },
            "HOCOWTCR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "HSTS": {
                "bit": 0,
                "description": "HOCO wait time setting",
                "width": 3
              }
            },
            "USBCKCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "HSTS": {
                "bit": 0,
                "description": "USB Clock Source Select"
              }
            },
            "MOMCR": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MOSEL": {
                "bit": 6,
                "description": "Main Clock Oscillator Switching"
              },
              "MODRV1": {
                "bit": 3,
                "description": "Main Clock Oscillator Drive Capability 1 Switching"
              }
            },
            "SOSCCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "SOSTP": {
                "bit": 0,
                "description": "Sub-Clock Oscillator Stop"
              }
            },
            "SOMCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "SODRV": {
                "bit": 0,
                "description": "Sub-Clock Oscillator Drive Capability Switching",
                "width": 2
              }
            },
            "LOCOCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "LCSTP": {
                "bit": 0,
                "description": "LOCO Stop"
              }
            },
            "LOCOUTCR": {
              "LOCOUTRM": {
                "bit": 0,
                "description": "LOCO User Trimming  1000_0000 : -128   1000_0001 : -127   1000_0010 : -126   . . .  1111_1111 : -1  0000_0000 : Center Code  0000_0001 : +1  . . .  0111_1101 : +125  0111_1110 : +126  0111_1111 : +127These bits are added to original LOCO trimming bits",
                "width": 8
              }
            },
            "BKRACR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "BKRACS": {
                "bit": 0,
                "description": "Backup Register Access Control Register",
                "width": 3
              }
            },
            "LVCMPCR": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "LVD2E": {
                "bit": 6,
                "description": "Voltage Detection 2 Enable"
              },
              "LVD1E": {
                "bit": 5,
                "description": "Voltage Detection 1 Enable"
              }
            },
            "LVDLVLR": {
              "LVD2LVL": {
                "bit": 5,
                "description": "Voltage Detection 2 Level Select (Standard voltage during drop in voltage)",
                "width": 3
              },
              "LVD1LVL": {
                "bit": 0,
                "description": "Voltage Detection 1 Level Select (Standard voltage during drop in voltage)",
                "width": 5
              }
            },
            "LVD%sCR0": {
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor Reset Negate Select"
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor Circuit Mode Select"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor Circuit Comparison Result Output Enable"
              },
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor Interrupt/Reset Enable"
              }
            },
            "LVD%sCR1": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor Interrupt Type Select"
              },
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor Interrupt Generation Condition Select",
                "width": 2
              }
            },
            "LVD%sSR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 1 Signal Monitor Flag"
              },
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor Voltage Change Detection Flag NOTE: Only 0 can be written to this bit. After writing 0 to this bit, it takes 2 system clock cycles for the bit to be read as 0."
              }
            }
          }
        },
        "MSTP": {
          "instances": [
            {
              "name": "MSTP",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "MSTPCRB": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Stop Control Register B"
            },
            "MSTPCRC": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Stop Control Register C"
            },
            "MSTPCRD": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Stop Control Register D"
            }
          },
          "bits": {
            "MSTPCRB": {
              "MSTPB31": {
                "bit": 31,
                "description": "Serial Communication Interface 0 Module Stop"
              },
              "MSTPB30": {
                "bit": 30,
                "description": "Serial Communication Interface 1 Module Stop"
              },
              "MSTPB29": {
                "bit": 29,
                "description": "Serial Communication Interface 2 Module Stop"
              },
              "MSTPB28": {
                "bit": 28,
                "description": "Serial Communication Interface 3 Module Stop"
              },
              "MSTPB27": {
                "bit": 27,
                "description": "Serial Communication Interface 4 Module Stop"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 11. The write value should be 11.",
                "width": 2
              },
              "MSTPB22": {
                "bit": 22,
                "description": "Serial Communication Interface 9 Module Stop"
              },
              "MSTPB19": {
                "bit": 19,
                "description": "Serial Peripheral Interface 0 Module Stop"
              },
              "MSTPB18": {
                "bit": 18,
                "description": "Serial Peripheral Interface 1 Module Stop"
              },
              "MSTPB11": {
                "bit": 11,
                "description": "Universal Serial Bus 2.0 FS Interface Module Stop"
              },
              "MSTPB9": {
                "bit": 9,
                "description": "I2C Bus Interface 0 Module Stop"
              },
              "MSTPB8": {
                "bit": 8,
                "description": "I2C Bus Interface 1 Module Stop"
              },
              "MSTPB7": {
                "bit": 7,
                "description": "I2C Bus Interface 2 Module Stop"
              },
              "MSTPB6": {
                "bit": 6,
                "description": "Queued Serial Peripheral Interface Module Stop"
              },
              "MSTPB2": {
                "bit": 2,
                "description": "Controller Area Network Module Stop"
              }
            },
            "MSTPCRC": {
              "MSTPC31": {
                "bit": 31,
                "description": "TSIP Module Stop"
              },
              "Reserved": {
                "bit": 2,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "MSTPC14": {
                "bit": 14,
                "description": "Event Link Controller Module Stop"
              },
              "MSTPC13": {
                "bit": 13,
                "description": "Data Operation Circuit Module Stop"
              },
              "MSTPC12": {
                "bit": 12,
                "description": "Secure Digital Host Interface/Multi Media Card Interface ModuleStop"
              },
              "MSTPC8": {
                "bit": 8,
                "description": "Synchronous Serial Interface 0 Module Stop"
              },
              "MSTPC4": {
                "bit": 4,
                "description": "Segment LCD Controller Module Stop"
              },
              "MSTPC3": {
                "bit": 3,
                "description": "Capacitive Touch Sensing Unit Module Stop"
              },
              "MSTPC1": {
                "bit": 1,
                "description": "Cyclic Redundancy Check Calculator Module Stop"
              },
              "MSTPC0": {
                "bit": 0,
                "description": "Clock Frequency Accuracy Measurement Circuit Module Stop"
              }
            },
            "MSTPCRD": {
              "MSTPD31": {
                "bit": 31,
                "description": "Operational Amplifier Module Stop"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 11. The write value should be 11.",
                "width": 2
              },
              "MSTPD29": {
                "bit": 29,
                "description": "Low-Power Analog Comparator Module Stop"
              },
              "MSTPD20": {
                "bit": 20,
                "description": "12-Bit D/A Converter Module Stop"
              },
              "MSTPD19": {
                "bit": 19,
                "description": "8-bit D/A Converter Module Stop"
              },
              "MSTPD16": {
                "bit": 16,
                "description": "14-Bit A/D Converter Module Stop"
              },
              "MSTPD14": {
                "bit": 14,
                "description": "Port Output Enable for GPT Module Stop"
              },
              "MSTPD6": {
                "bit": 6,
                "description": "General PWM Timer 169 to 164 Module Stop"
              },
              "MSTPD5": {
                "bit": 5,
                "description": "General PWM Timer 323 to 320 Module Stop"
              },
              "MSTPD3": {
                "bit": 3,
                "description": "Asynchronous General Purpose Timer 0 Module Stop"
              },
              "MSTPD2": {
                "bit": 2,
                "description": "Asynchronous General Purpose Timer 1 Module Stop"
              }
            }
          }
        },
        "FCACHE": {
          "instances": [
            {
              "name": "FCACHE",
              "base": "0x4001C000"
            }
          ],
          "registers": {
            "FCACHEE": {
              "offset": "0x100",
              "size": 16,
              "description": "Flash Cache Enable Register"
            },
            "FCACHEIV": {
              "offset": "0x104",
              "size": 16,
              "description": "Flash Cache Invalidate Register"
            },
            "FLWT": {
              "offset": "0x11C",
              "size": 8,
              "description": "Flash Wait Cycle Register"
            }
          },
          "bits": {
            "FCACHEE": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              },
              "FCACHEEN": {
                "bit": 0,
                "description": "FCACHE Enable"
              }
            },
            "FCACHEIV": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              },
              "FCACHEIV": {
                "bit": 0,
                "description": "FCACHE Invalidation"
              }
            },
            "FLWT": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "FLWT": {
                "bit": 0,
                "description": "These bits represent the ratio of the CPU clock period to the Flash memory access time.",
                "width": 3
              }
            }
          }
        },
        "ICU": {
          "instances": [
            {
              "name": "ICU",
              "base": "0x40006000",
              "irq": 0
            }
          ],
          "registers": {
            "IRQCR%s": {
              "offset": "0x00",
              "size": 8,
              "description": "IRQ Control Register %s"
            },
            "NMISR": {
              "offset": "0x140",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Register"
            },
            "NMIER": {
              "offset": "0x120",
              "size": 16,
              "description": "Non-Maskable Interrupt Enable Register"
            },
            "NMICLR": {
              "offset": "0x130",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Clear Register"
            },
            "NMICR": {
              "offset": "0x100",
              "size": 8,
              "description": "NMI Pin Interrupt Control Register"
            },
            "IELSR%s": {
              "offset": "0x300",
              "size": 32,
              "description": "ICU Event Link Setting Register %s"
            },
            "DELSR%s": {
              "offset": "0x280",
              "size": 16,
              "description": "DMAC Event Link Setting Register %s"
            },
            "SELSR0": {
              "offset": "0x200",
              "size": 16,
              "description": "Snooze Event Link Setting Register"
            },
            "WUPEN": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Wake Up Interrupt Enable Register"
            }
          },
          "bits": {
            "IRQCR%s": {
              "FLTEN": {
                "bit": 7,
                "description": "IRQ Digital Filter Enable"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "FCLKSEL": {
                "bit": 4,
                "description": "IRQ Digital Filter Sampling Clock Select",
                "width": 2
              },
              "IRQMD": {
                "bit": 0,
                "description": "IRQ Detection Sense Select",
                "width": 2
              }
            },
            "NMISR": {
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0."
              },
              "SPEST": {
                "bit": 12,
                "description": "CPU Stack pointer monitor  Interrupt Status Flag"
              },
              "BUSMST": {
                "bit": 11,
                "description": "MPU Bus Master Error Interrupt Status Flag"
              },
              "BUSSST": {
                "bit": 10,
                "description": "MPU Bus Slave Error Interrupt Status Flag"
              },
              "RECCST": {
                "bit": 9,
                "description": "RAM ECC Error Interrupt Status Flag"
              },
              "RPEST": {
                "bit": 8,
                "description": "RAM Parity Error Interrupt Status Flag"
              },
              "NMIST": {
                "bit": 7,
                "description": "NMI Status Flag"
              },
              "OSTST": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Status Flag"
              },
              "VBATTST": {
                "bit": 4,
                "description": "VBATT monitor Interrupt Status Flag"
              },
              "LVD2ST": {
                "bit": 3,
                "description": "Voltage-Monitoring 2 Interrupt Status Flag"
              },
              "LVD1ST": {
                "bit": 2,
                "description": "Voltage-Monitoring 1 Interrupt Status Flag"
              },
              "WDTST": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Status Flag"
              },
              "IWDTST": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Status Flag"
              }
            },
            "NMIER": {
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SPEEN": {
                "bit": 12,
                "description": "CPU Stack pointer monitor Interrupt Enable"
              },
              "BUSMEN": {
                "bit": 11,
                "description": "MPU Bus Master Error Interrupt Enable"
              },
              "BUSSEN": {
                "bit": 10,
                "description": "MPU Bus Slave Error Interrupt Enable"
              },
              "RECCEN": {
                "bit": 9,
                "description": "RAM ECC Error Interrupt Enable"
              },
              "RPEEN": {
                "bit": 8,
                "description": "RAM Parity Error Interrupt Enable"
              },
              "NMIEN": {
                "bit": 7,
                "description": "NMI Pin Interrupt Enable"
              },
              "OSTEN": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Enable"
              },
              "VBATTEN": {
                "bit": 4,
                "description": "VBATT monitor Interrupt Enable"
              },
              "LVD2EN": {
                "bit": 3,
                "description": "Voltage-Monitoring 2 Interrupt Enable"
              },
              "LVD1EN": {
                "bit": 2,
                "description": "Voltage-Monitoring 1 Interrupt Enable"
              },
              "WDTEN": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Enable"
              },
              "IWDTEN": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Enable"
              }
            },
            "NMICLR": {
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SPECLR": {
                "bit": 12,
                "description": "CPU Stack Pointer Monitor Interrupt Clear"
              },
              "BUSMCLR": {
                "bit": 11,
                "description": "Bus Master Error Clear"
              },
              "BUSSCLR": {
                "bit": 10,
                "description": "Bus Slave Error Clear"
              },
              "RECCCLR": {
                "bit": 9,
                "description": "SRAM ECC Error Clear"
              },
              "RPECLR": {
                "bit": 8,
                "description": "SRAM Parity Error Clear"
              },
              "NMICLR": {
                "bit": 7,
                "description": "NMI Clear"
              },
              "OSTCLR": {
                "bit": 6,
                "description": "OST Clear"
              },
              "VBATTCLR": {
                "bit": 4,
                "description": "VBATT Clear"
              },
              "LVD2CLR": {
                "bit": 3,
                "description": "LVD2 Clear"
              },
              "LVD1CLR": {
                "bit": 2,
                "description": "LVD1 Clear"
              },
              "WDTCLR": {
                "bit": 1,
                "description": "WDT Clear"
              },
              "IWDTCLR": {
                "bit": 0,
                "description": "IWDT Clear"
              }
            },
            "NMICR": {
              "NFLTEN": {
                "bit": 7,
                "description": "NMI Digital Filter Enable"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "NFCLKSEL": {
                "bit": 4,
                "description": "NMI Digital Filter Sampling Clock Select",
                "width": 2
              },
              "NMIMD": {
                "bit": 0,
                "description": "NMI Detection Set"
              }
            },
            "IELSR%s": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "DTCE": {
                "bit": 24,
                "description": "DTC Activation Enable"
              },
              "IR": {
                "bit": 16,
                "description": "Interrupt Status Flag"
              },
              "IELS": {
                "bit": 0,
                "description": "ICU Event selection to NVICSet the number for the event signal to be linked .",
                "width": 8
              }
            },
            "DELSR%s": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "DELS": {
                "bit": 0,
                "description": "Event selection to DMAC Start request",
                "width": 8
              }
            },
            "SELSR0": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "SELS": {
                "bit": 0,
                "description": "SYS Event Link Select",
                "width": 8
              }
            },
            "WUPEN": {
              "IIC0WUPEN": {
                "bit": 31,
                "description": "IIC0 address match interrupt S/W standby returns enable"
              },
              "AGT1CBWUPEN": {
                "bit": 30,
                "description": "AGT1 compare match B interrupt S/W standby returns enable"
              },
              "AGT1CAWUPEN": {
                "bit": 29,
                "description": "AGT1 compare match A interrupt S/W standby returns enable"
              },
              "AGT1UDWUPEN": {
                "bit": 28,
                "description": "AGT1 underflow interrupt S/W standby returns enable"
              },
              "USBFSWUPEN": {
                "bit": 27,
                "description": "USBFS interrupt S/W standby returns enable"
              },
              "Reserved": {
                "bit": 21,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "RTCPRDWUPEN": {
                "bit": 25,
                "description": "RCT period interrupt S/W standby returns enable"
              },
              "RTCALMWUPEN": {
                "bit": 24,
                "description": "RTC alarm interrupt S/W standby returns enable"
              },
              "ACMPLP0WUPEN": {
                "bit": 23,
                "description": "ACMPLP0 interrupt S/W standby returns enable"
              },
              "VBATTWUPEN": {
                "bit": 20,
                "description": "VBATT monitor interrupt S/W standby returns enable"
              },
              "LVD2WUPEN": {
                "bit": 19,
                "description": "LVD2 interrupt S/W standby returns enable"
              },
              "LVD1WUPEN": {
                "bit": 18,
                "description": "LVD1 interrupt S/W standby returns enable"
              },
              "KEYWUPEN": {
                "bit": 17,
                "description": "Key interrupt S/W standby returns enable"
              },
              "IWDTWUPEN": {
                "bit": 16,
                "description": "IWDT interrupt S/W standby returns enable"
              },
              "IRQWUPEN15": {
                "bit": 15,
                "description": "IRQ15 interrupt S/W standby returns enable"
              },
              "IRQWUPEN14": {
                "bit": 14,
                "description": "IRQ14 interrupt S/W standby returns enable"
              },
              "IRQWUPEN13": {
                "bit": 13,
                "description": "IRQ13 interrupt S/W standby returns enable"
              },
              "IRQWUPEN12": {
                "bit": 12,
                "description": "IRQ12 interrupt S/W standby returns enable"
              },
              "IRQWUPEN11": {
                "bit": 11,
                "description": "IRQ11 interrupt S/W standby returns enable"
              },
              "IRQWUPEN10": {
                "bit": 10,
                "description": "IRQ10 interrupt S/W standby returns enable"
              },
              "IRQWUPEN9": {
                "bit": 9,
                "description": "IRQ9 interrupt S/W standby returns enable"
              },
              "IRQWUPEN8": {
                "bit": 8,
                "description": "IRQ8 interrupt S/W standby returns enable"
              },
              "IRQWUPEN7": {
                "bit": 7,
                "description": "IRQ7 interrupt S/W standby returns enable"
              },
              "IRQWUPEN6": {
                "bit": 6,
                "description": "IRQ6 interrupt S/W standby returns enable"
              },
              "IRQWUPEN5": {
                "bit": 5,
                "description": "IRQ5 interrupt S/W standby returns enable"
              },
              "IRQWUPEN4": {
                "bit": 4,
                "description": "IRQ4 interrupt S/W standby returns enable"
              },
              "IRQWUPEN3": {
                "bit": 3,
                "description": "IRQ3 interrupt S/W standby returns enable"
              },
              "IRQWUPEN2": {
                "bit": 2,
                "description": "IRQ2 interrupt S/W standby returns enable"
              },
              "IRQWUPEN1": {
                "bit": 1,
                "description": "IRQ1 interrupt S/W standby returns enable"
              },
              "IRQWUPEN0": {
                "bit": 0,
                "description": "IRQ0 interrupt S/W standby returns enable"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC0",
              "base": "0x40005000"
            },
            {
              "name": "DMAC1",
              "base": "0x40005040"
            },
            {
              "name": "DMAC2",
              "base": "0x40005080"
            },
            {
              "name": "DMAC3",
              "base": "0x400050C0"
            },
            {
              "name": "DMA",
              "base": "0x40005200"
            }
          ],
          "registers": {
            "DMSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Source Address Register"
            },
            "DMDAR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Destination Address Register"
            },
            "DMCRA": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Transfer Count Register"
            },
            "DMCRB": {
              "offset": "0x0C",
              "size": 16,
              "description": "DMA Block Transfer Count Register"
            },
            "DMTMD": {
              "offset": "0x10",
              "size": 16,
              "description": "DMA Transfer Mode Register"
            },
            "DMINT": {
              "offset": "0x13",
              "size": 8,
              "description": "DMA Interrupt Setting Register"
            },
            "DMAMD": {
              "offset": "0x14",
              "size": 16,
              "description": "DMA Address Mode Register"
            },
            "DMOFR": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Offset Register"
            },
            "DMCNT": {
              "offset": "0x1C",
              "size": 8,
              "description": "DMA Transfer Enable Register"
            },
            "DMREQ": {
              "offset": "0x1D",
              "size": 8,
              "description": "DMA Software Start Register"
            },
            "DMSTS": {
              "offset": "0x1E",
              "size": 8,
              "description": "DMA Status Register"
            }
          },
          "bits": {
            "DMSAR": {
              "DMSAR": {
                "bit": 0,
                "description": "Specifies the transfer source start address.",
                "width": 32
              }
            },
            "DMDAR": {
              "DMDAR": {
                "bit": 0,
                "description": "Specifies the transfer destination start address.",
                "width": 32
              }
            },
            "DMCRA": {
              "Reserved": {
                "bit": 26,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "DMCRAH": {
                "bit": 16,
                "description": "Upper bits of transfer count",
                "width": 10
              },
              "DMCRAL": {
                "bit": 0,
                "description": "Lower bits of transfer count",
                "width": 16
              }
            },
            "DMCRB": {
              "DMCRB": {
                "bit": 0,
                "description": "Specifies the number of block transfer operations or repeat transfer operations.",
                "width": 16
              }
            },
            "DMTMD": {
              "MD": {
                "bit": 14,
                "description": "Transfer Mode Select",
                "width": 2
              },
              "DTS": {
                "bit": 12,
                "description": "Repeat Area Select",
                "width": 2
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "SZ": {
                "bit": 8,
                "description": "Transfer Data Size Select",
                "width": 2
              },
              "DCTG": {
                "bit": 0,
                "description": "Transfer Request Source Select",
                "width": 2
              }
            },
            "DMINT": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "DTIE": {
                "bit": 4,
                "description": "Transfer End Interrupt Enable"
              },
              "ESIE": {
                "bit": 3,
                "description": "Transfer Escape End Interrupt Enable"
              },
              "RPTIE": {
                "bit": 2,
                "description": "Repeat Size End Interrupt Enable"
              },
              "SARIE": {
                "bit": 1,
                "description": "Source Address Extended Repeat Area Overflow Interrupt Enable"
              },
              "DARIE": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area Overflow Interrupt Enable"
              }
            },
            "DMAMD": {
              "SM": {
                "bit": 14,
                "description": "Source Address Update Mode",
                "width": 2
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SARA": {
                "bit": 8,
                "description": "Source Address Extended Repeat Area Specifies the extended repeat area on the source address. For details on the settings.",
                "width": 5
              },
              "DM": {
                "bit": 6,
                "description": "Destination Address Update Mode",
                "width": 2
              },
              "DARA": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area Specifies the extended repeat area on the destination address. For details on the settings.",
                "width": 5
              }
            },
            "DMOFR": {
              "DMOFR": {
                "bit": 0,
                "description": "Specifies the offset when offset addition is selected as the address update mode for transfer source or destination.",
                "width": 32
              }
            },
            "DMCNT": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "DTE": {
                "bit": 0,
                "description": "DMA Transfer Enable"
              }
            },
            "DMREQ": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "CLRS": {
                "bit": 4,
                "description": "DMA Software Start Bit Auto Clear Select"
              },
              "SWREQ": {
                "bit": 0,
                "description": "DMA Software Start"
              }
            },
            "DMSTS": {
              "ACT": {
                "bit": 7,
                "description": "DMA Active Flag"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "DTIF": {
                "bit": 4,
                "description": "Transfer End Interrupt Flag"
              },
              "ESIF": {
                "bit": 0,
                "description": "Transfer Escape End Interrupt Flag"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "DBGSTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Status Register"
            },
            "DBGSTOPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Stop Control Register"
            },
            "TRACECTR": {
              "offset": "0x20",
              "size": 32,
              "description": "Trace Control Register"
            }
          },
          "bits": {
            "DBGSTR": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000000000000000000000000.",
                "width": 28
              },
              "CDBGPWRUPACK": {
                "bit": 29,
                "description": "Debug power-up acknowledge"
              },
              "CDBGPWRUPREQ": {
                "bit": 28,
                "description": "Debug power-up request"
              }
            },
            "DBGSTOPCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00000000000000. The write value should be 00000000000000.",
                "width": 14
              },
              "DBGSTOP_RECCR": {
                "bit": 25,
                "description": "Mask bit for RAM ECC error reset/interrupt"
              },
              "DBGSTOP_RPER": {
                "bit": 24,
                "description": "Mask bit for RAM parity error reset/interrupt"
              },
              "DBGSTOP_LVD": {
                "bit": 16,
                "description": "b18:  Mask bit for LVD2 reset/interrupt (0:enable / 1:Mask)b17:  Mask bit for LVD1 reset/interrupt (0:enable / 1:Mask)b16:  Mask bit for LVD0 reset             (0:enable / 1:Mask)",
                "width": 3
              },
              "DBGSTOP_WDT": {
                "bit": 1,
                "description": "Mask bit for WDT reset/interrupt"
              },
              "DBGSTOP_IWDT": {
                "bit": 0,
                "description": "Mask bit for IWDT reset/interrupt"
              }
            },
            "TRACECTR": {
              "ENETBFULL": {
                "bit": 31,
                "description": "Enable bit for halt request by ETB full"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000000000000000000000000000. The write value should be 0000000000000000000000000000000.",
                "width": 31
              }
            }
          }
        },
        "BUS": {
          "instances": [
            {
              "name": "BUS",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "CS%sMOD": {
              "offset": "0x02",
              "size": 16,
              "description": "CS%s Mode Register"
            },
            "CS%sWCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "CS%s Wait Control Register 1"
            },
            "CS%sWCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "CS%s Wait Control Register 2"
            },
            "CS0CR": {
              "offset": "0x802",
              "size": 16,
              "description": "CS0 Control Register"
            },
            "CS%sREC": {
              "offset": "0x80A",
              "size": 16,
              "description": "CS%s Recovery Cycle Register"
            },
            "CS%sCR": {
              "offset": "0x812",
              "size": 16,
              "description": "CS%s Control Register"
            },
            "CSRECEN": {
              "offset": "0x880",
              "size": 16,
              "description": "CS Recovery Cycle Insertion Enable Register"
            },
            "BUSMCNT%s": {
              "offset": "0x1000",
              "size": 16,
              "description": "Master Bus Control Register %s"
            },
            "BUSSCNTFLI": {
              "offset": "0x1100",
              "size": 16,
              "description": "Slave Bus Control Register FLI"
            },
            "BUSSCNT%s": {
              "offset": "0x1130",
              "size": 16,
              "description": "Slave Bus Control Register %s"
            },
            "BUSSCNTP6B": {
              "offset": "0x1128",
              "size": 16,
              "description": "Slave Bus Control Register P6B"
            },
            "BUS%sERRADD": {
              "offset": "0x1800",
              "size": 32,
              "description": "Bus Error Address Register %s"
            },
            "BUS%sERRSTAT": {
              "offset": "0x1804",
              "size": 8,
              "description": "Bus Error Status Register %s"
            }
          },
          "bits": {
            "CS%sMOD": {
              "PRDMOD": {
                "bit": 15,
                "description": "Page Read Access Mode Select"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "PWENB": {
                "bit": 9,
                "description": "Page Write Access Enable"
              },
              "PRENB": {
                "bit": 8,
                "description": "Page Read Access Enable"
              },
              "EWENB": {
                "bit": 3,
                "description": "External Wait Enable"
              },
              "WRMOD": {
                "bit": 0,
                "description": "Write Access Mode Select"
              }
            },
            "CS%sWCR1": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "CSRWAIT": {
                "bit": 24,
                "description": "Normal Read Cycle Wait Select",
                "width": 5
              },
              "CSWWAIT": {
                "bit": 16,
                "description": "Normal Write Cycle Wait Select",
                "width": 5
              },
              "CSPRWAIT": {
                "bit": 8,
                "description": "Page Read Cycle Wait SelectNOTE: The CSPRWAIT value is valid only when the PRENB bit in CSnMOD is set to 1.",
                "width": 3
              },
              "CSPWWAIT": {
                "bit": 0,
                "description": "Page Write Cycle Wait SelectNOTE: The CSPWWAIT value is valid only when the PWENB bit in CSnMOD is set to 1.",
                "width": 3
              }
            },
            "CS%sWCR2": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CSON": {
                "bit": 28,
                "description": "CS Assert Wait Select",
                "width": 3
              },
              "WDON": {
                "bit": 24,
                "description": "Write Data Output Wait Select",
                "width": 3
              },
              "WRON": {
                "bit": 20,
                "description": "WR Assert Wait Select",
                "width": 3
              },
              "RDON": {
                "bit": 16,
                "description": "RD Assert Wait Select",
                "width": 3
              },
              "AWAIT": {
                "bit": 12,
                "description": "Address Cycle Wait Select",
                "width": 2
              },
              "WDOFF": {
                "bit": 8,
                "description": "Write Data Output Extension Cycle Select",
                "width": 3
              },
              "CSWOFF": {
                "bit": 4,
                "description": "Write-Access CS Extension Cycle Select",
                "width": 3
              },
              "CSROFF": {
                "bit": 0,
                "description": "Read-Access CS Extension Cycle Select",
                "width": 3
              }
            },
            "CS0CR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CS%sREC": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "WRCV": {
                "bit": 8,
                "description": "Write Recovery",
                "width": 4
              },
              "RRCV": {
                "bit": 0,
                "description": "Read Recovery",
                "width": 4
              }
            },
            "CS%sCR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MPXEN": {
                "bit": 12,
                "description": "Address/Data Multiplexed I/O Interface Select"
              },
              "EMODE": {
                "bit": 8,
                "description": "Endian Mode"
              },
              "BSIZE": {
                "bit": 4,
                "description": "External Bus Width Select",
                "width": 2
              },
              "EXENB": {
                "bit": 0,
                "description": "Operation Enable"
              }
            },
            "CSRECEN": {
              "RECVENM7": {
                "bit": 15,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 7"
              },
              "RECVENM6": {
                "bit": 14,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 6"
              },
              "RECVENM5": {
                "bit": 13,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 5"
              },
              "RECVENM4": {
                "bit": 12,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 4"
              },
              "RECVENM3": {
                "bit": 11,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 3"
              },
              "RECVENM2": {
                "bit": 10,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 2"
              },
              "RECVENM1": {
                "bit": 9,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 1"
              },
              "RECVENM0": {
                "bit": 8,
                "description": "Multiplexed Bus Recovery Cycle Insertion Enable 0"
              },
              "RECVEN7": {
                "bit": 7,
                "description": "Separate Bus Recovery Cycle Insertion Enable 7"
              },
              "RECVEN6": {
                "bit": 6,
                "description": "Separate Bus Recovery Cycle Insertion Enable 6"
              },
              "RECVEN5": {
                "bit": 5,
                "description": "Separate Bus Recovery Cycle Insertion Enable 5"
              },
              "RECVEN4": {
                "bit": 4,
                "description": "Separate Bus Recovery Cycle Insertion Enable 4"
              },
              "RECVEN3": {
                "bit": 3,
                "description": "Separate Bus Recovery Cycle Insertion Enable 3"
              },
              "RECVEN2": {
                "bit": 2,
                "description": "Separate Bus Recovery Cycle Insertion Enable 2"
              },
              "RECVEN1": {
                "bit": 1,
                "description": "Separate Bus Recovery Cycle Insertion Enable 1"
              },
              "RECVEN0": {
                "bit": 0,
                "description": "Separate Bus Recovery Cycle Insertion Enable 0"
              }
            },
            "BUSMCNT%s": {
              "IERES": {
                "bit": 15,
                "description": "Ignore Error Responses"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000. The write value should be 000000000000000.",
                "width": 15
              }
            },
            "BUSSCNTFLI": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration MethodSpecify the priority between groups",
                "width": 2
              }
            },
            "BUSSCNT%s": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration MethodSpecify the priority between groups",
                "width": 2
              }
            },
            "BUSSCNTP6B": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ARBMET": {
                "bit": 4,
                "description": "Arbitration MethodSpecify the priority between groups",
                "width": 2
              }
            },
            "BUS%sERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error AddressWhen a bus error occurs, It stores an error address.",
                "width": 32
              }
            },
            "BUS%sERRSTAT": {
              "ERRSTAT": {
                "bit": 7,
                "description": "Bus Error StatusWhen bus error assert, error flag occurs."
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000.",
                "width": 6
              },
              "ACCSTST": {
                "bit": 0,
                "description": "Error Access StatusThe status at the time of the error"
              }
            }
          }
        },
        "SRAM": {
          "instances": [
            {
              "name": "SRAM",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "PARIOAD": {
              "offset": "0x00",
              "size": 8,
              "description": "SRAM Parity Error Operation After Detection Register"
            },
            "SRAMPRCR": {
              "offset": "0x04",
              "size": 8,
              "description": "SRAM Protection Register"
            },
            "ECCMODE": {
              "offset": "0xC0",
              "size": 8,
              "description": "ECC Operating Mode Control Register"
            },
            "ECC2STS": {
              "offset": "0xC1",
              "size": 8,
              "description": "ECC 2-Bit Error Status Register"
            },
            "ECC1STSEN": {
              "offset": "0xC2",
              "size": 8,
              "description": "ECC 1-Bit Error Information Update Enable Register"
            },
            "ECC1STS": {
              "offset": "0xC3",
              "size": 8,
              "description": "ECC 1-Bit Error Status Register"
            },
            "ECCPRCR": {
              "offset": "0xC4",
              "size": 8,
              "description": "ECC Protection Register"
            },
            "ECCPRCR2": {
              "offset": "0xD0",
              "size": 8,
              "description": "ECC Protection Register 2"
            },
            "ECCETST": {
              "offset": "0xD4",
              "size": 8,
              "description": "ECC Test Control Register"
            },
            "ECCOAD": {
              "offset": "0xD8",
              "size": 8,
              "description": "SRAM ECC Error Operation After Detection Register"
            }
          },
          "bits": {
            "PARIOAD": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            },
            "SRAMPRCR": {
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "SRAMPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              }
            },
            "ECCMODE": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "ECCMOD": {
                "bit": 0,
                "description": "ECC Operating Mode Select",
                "width": 2
              }
            },
            "ECC2STS": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ECC2ERR": {
                "bit": 0,
                "description": "ECC 2-Bit Error Status"
              }
            },
            "ECC1STSEN": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "E1STSEN": {
                "bit": 0,
                "description": "ECC 1-Bit Error Information Update Enable"
              }
            },
            "ECC1STS": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ECC1ERR": {
                "bit": 0,
                "description": "ECC 1-Bit Error Status"
              }
            },
            "ECCPRCR": {
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "ECCPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              }
            },
            "ECCPRCR2": {
              "KW2": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              },
              "ECCPRCR2": {
                "bit": 0,
                "description": "Register Write Control"
              }
            },
            "ECCETST": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "TSTBYP": {
                "bit": 0,
                "description": "ECC Bypass Select"
              }
            },
            "ECCOAD": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            }
          }
        },
        "MMPU": {
          "instances": [
            {
              "name": "MMPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MMPUCTLA": {
              "offset": "0x00",
              "size": 16,
              "description": "Bus Master MPU Control Register A"
            },
            "MMPUACA%s": {
              "offset": "0x200",
              "size": 16,
              "description": "Group A Region %s Access Control Register"
            },
            "MMPUSA%s": {
              "offset": "0x204",
              "size": 32,
              "description": "Group A Region %s Start Address Register"
            },
            "MMPUEA%s": {
              "offset": "0x208",
              "size": 32,
              "description": "Group A Region %s End Address Register"
            },
            "MMPUPTA": {
              "offset": "0x102",
              "size": 16,
              "description": "Group A Protection of Register"
            }
          },
          "bits": {
            "MMPUCTLA": {
              "KEY": {
                "bit": 8,
                "description": "Key CodeThese bits are used to enable or disable writing of the OAD and ENABLE bit.",
                "width": 8
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "OAD": {
                "bit": 1,
                "description": "Operation after detection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Master Group enable"
              }
            },
            "MMPUACA%s": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000000000000. The write value should be 0000000000000.",
                "width": 13
              },
              "WP": {
                "bit": 2,
                "description": "Write protection"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              }
            },
            "MMPUSA%s": {
              "MMPUSA": {
                "bit": 0,
                "description": "Address where the region starts, for use in region determination.NOTE: The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MMPUEA%s": {
              "MMPUEA": {
                "bit": 0,
                "description": "Region end address registerAddress where the region end, for use in region determination.NOTE: The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            },
            "MMPUPTA": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register(MMPUSAn, MMPUEAn and MMPUACAn)"
              }
            }
          }
        },
        "SMPU": {
          "instances": [
            {
              "name": "SMPU",
              "base": "0x40000C00"
            }
          ],
          "registers": {
            "SMPUCTL": {
              "offset": "0x00",
              "size": 16,
              "description": "Slave MPU Control Register"
            },
            "SMPUMBIU": {
              "offset": "0x10",
              "size": 16,
              "description": "Access Control Register for MBIU"
            },
            "SMPUFBIU": {
              "offset": "0x14",
              "size": 16,
              "description": "Access Control Register for FBIU"
            },
            "SMPUSRAM0": {
              "offset": "0x18",
              "size": 16,
              "description": "Access Control Register for SRAM0"
            },
            "SMPUP%sBIU": {
              "offset": "0x20",
              "size": 16,
              "description": "Access Control Register for P%sBIU"
            },
            "SMPUEXBIU": {
              "offset": "0x30",
              "size": 16,
              "description": "Access Control Register for EXBIU"
            },
            "SMPUEXBIU2": {
              "offset": "0x34",
              "size": 16,
              "description": "Access Control Register for EXBIU2"
            }
          },
          "bits": {
            "SMPUCTL": {
              "KEY": {
                "bit": 8,
                "description": "Key Code This bit is used to enable or disable rewriting of the PROTECT and OAD bit.",
                "width": 8
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "PROTECT": {
                "bit": 1,
                "description": "Protection of register   Protected register    SMPUMBIU, SMPUFBIU, SMPUSRAM0, SMPUP0BIU, SMPUP2BIU, SMPUP6BIU,SMPUEXBIU, SMPUEXBIU2",
                "width": 2
              },
              "OAD": {
                "bit": 0,
                "description": "Master Group enable"
              }
            },
            "SMPUMBIU": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              }
            },
            "SMPUFBIU": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUSRAM0": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUP%sBIU": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUEXBIU": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            },
            "SMPUEXBIU2": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "WPGRPA": {
                "bit": 3,
                "description": "Master Group A Write protection"
              },
              "RPGRPA": {
                "bit": 2,
                "description": "Master Group A Read protection"
              },
              "WPCPU": {
                "bit": 1,
                "description": "CPU Write protection"
              },
              "RPCPU": {
                "bit": 0,
                "description": "CPU Read protection"
              }
            }
          }
        },
        "SPMON": {
          "instances": [
            {
              "name": "SPMON",
              "base": "0x40000D00"
            }
          ],
          "registers": {
            "MSPMPUOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "MSPMPUCTL": {
              "offset": "0x04",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "MSPMPUPT": {
              "offset": "0x06",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "MSPMPUSA": {
              "offset": "0x08",
              "size": 32,
              "description": "Main Stack Pointer (MSP) Monitor Start Address Register"
            },
            "MSPMPUEA": {
              "offset": "0x0C",
              "size": 32,
              "description": "Main Stack Pointer (MSP) Monitor End Address Register"
            },
            "PSPMPUOAD": {
              "offset": "0x10",
              "size": 16,
              "description": "Stack Pointer Monitor Operation After Detection Register"
            },
            "PSPMPUCTL": {
              "offset": "0x14",
              "size": 16,
              "description": "Stack Pointer Monitor Access Control Register"
            },
            "PSPMPUPT": {
              "offset": "0x16",
              "size": 16,
              "description": "Stack Pointer Monitor Protection Register"
            },
            "PSPMPUSA": {
              "offset": "0x18",
              "size": 32,
              "description": "Process Stack Pointer (PSP) Monitor Start Address Register"
            },
            "PSPMPUEA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Process Stack Pointer (PSP) Monitor End Address Register"
            }
          },
          "bits": {
            "MSPMPUOAD": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "MSPMPUCTL": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ERROR": {
                "bit": 8,
                "description": "Stack Pointer Monitor Error Flag"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Stack Pointer Monitor Enable"
              }
            },
            "MSPMPUPT": {
              "KEY": {
                "bit": 8,
                "description": "Write Keyword The data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register (MSPMPUAC, MSPMPUSA and MSPMPUSE)"
              }
            },
            "MSPMPUSA": {
              "MSPMPUSA": {
                "bit": 0,
                "description": "Region start address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00000-0x200FFFFC         The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "MSPMPUEA": {
              "MSPMPUEA": {
                "bit": 0,
                "description": "Region end address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00003-0x200FFFFF         The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            },
            "PSPMPUOAD": {
              "KEY": {
                "bit": 8,
                "description": "Key CodeThe data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              }
            },
            "PSPMPUCTL": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "ERROR": {
                "bit": 8,
                "description": "Stack Pointer Monitor Error Flag"
              },
              "ENABLE": {
                "bit": 0,
                "description": "Stack Pointer Monitor Enable"
              }
            },
            "PSPMPUPT": {
              "KEY": {
                "bit": 8,
                "description": "Key CodeThe data written to these bits are not stored.",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "PROTECT": {
                "bit": 0,
                "description": "Protection register (PSPMPUAC, PSPMPUSA and PSPMPUSE)"
              }
            },
            "PSPMPUSA": {
              "PSPMPUSA": {
                "bit": 0,
                "description": "Region start address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00000-0x200FFFFC         The low-order 2 bits are fixed to 0.",
                "width": 32
              }
            },
            "PSPMPUEA": {
              "PSPMPUEA": {
                "bit": 0,
                "description": "Region end address register Address where the region starts, for use in region determination.NOTE: Range: 0x1FF00003-0x200FFFFF         The low-order 2 bits are fixed to 1.",
                "width": 32
              }
            }
          }
        },
        "MMF": {
          "instances": [
            {
              "name": "MMF",
              "base": "0x40001000"
            }
          ],
          "registers": {
            "MMSFR": {
              "offset": "0x00",
              "size": 32,
              "description": "MemMirror Special Function Register"
            },
            "MMEN": {
              "offset": "0x04",
              "size": 32,
              "description": "MemMirror Enable Register"
            }
          },
          "bits": {
            "MMSFR": {
              "KEY": {
                "bit": 24,
                "description": "MMSFR Key Code",
                "width": 8
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "MEMMIRADDR": {
                "bit": 7,
                "description": "Specifies the memory mirror address.NOTE: A value cannot be set in the low-order 7 bits. These bits are fixed to 0.",
                "width": 16
              }
            },
            "MMEN": {
              "KEY": {
                "bit": 24,
                "description": "MMEN Key Code",
                "width": 8
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00000000000000000000000. The write value should be 00000000000000000000000.",
                "width": 23
              },
              "EN": {
                "bit": 0,
                "description": "Memory Mirror Function Enable"
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40072000"
            },
            {
              "name": "SPI1",
              "base": "0x40072100"
            }
          ],
          "registers": {
            "SPCR": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Control Register"
            },
            "SSLP": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Slave Select Polarity Register"
            },
            "SPPCR": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI Pin Control Register"
            },
            "SPSR": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Status Register"
            },
            "SPDR": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Data Register"
            },
            "SPDR_HA": {
              "offset": "0x04",
              "size": 16,
              "description": "SPI Data Register ( halfword access )"
            },
            "SPSCR": {
              "offset": "0x08",
              "size": 8,
              "description": "SPI Sequence Control Register"
            },
            "SPSSR": {
              "offset": "0x09",
              "size": 8,
              "description": "SPI Sequence Status Register"
            },
            "SPBR": {
              "offset": "0x0A",
              "size": 8,
              "description": "SPI Bit Rate Register"
            },
            "SPDCR": {
              "offset": "0x0B",
              "size": 8,
              "description": "SPI Data Control Register"
            },
            "SPCKD": {
              "offset": "0x0C",
              "size": 8,
              "description": "SPI Clock Delay Register"
            },
            "SSLND": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Slave Select Negation Delay Register"
            },
            "SPND": {
              "offset": "0x0E",
              "size": 8,
              "description": "SPI Next-Access Delay Register"
            },
            "SPCR2": {
              "offset": "0x0F",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "SPCMD%s": {
              "offset": "0x10",
              "size": 16,
              "description": "SPI Command Register %s"
            }
          },
          "bits": {
            "SPCR": {
              "SPRIE": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI Function Enable"
              },
              "SPTIE": {
                "bit": 5,
                "description": "Transmit Buffer Empty Interrupt Enable"
              },
              "SPEIE": {
                "bit": 4,
                "description": "SPI Error Interrupt Enable"
              },
              "MSTR": {
                "bit": 3,
                "description": "SPI Master/Slave Mode Select"
              },
              "MODFEN": {
                "bit": 2,
                "description": "Mode Fault Error Detection Enable"
              },
              "TXMD": {
                "bit": 1,
                "description": "Communications Operating Mode Select"
              },
              "SPMS": {
                "bit": 0,
                "description": "SPI Mode Select"
              }
            },
            "SSLP": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "SSL3P": {
                "bit": 3,
                "description": "SSL3 Signal Polarity Setting"
              },
              "SSL2P": {
                "bit": 2,
                "description": "SSL2 Signal Polarity Setting"
              },
              "SSL1P": {
                "bit": 1,
                "description": "SSL1 Signal Polarity Setting"
              },
              "SSL0P": {
                "bit": 0,
                "description": "SSL0 Signal Polarity Setting"
              }
            },
            "SPPCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "MOIFE": {
                "bit": 5,
                "description": "MOSI Idle Value Fixing Enable"
              },
              "MOIFV": {
                "bit": 4,
                "description": "MOSI Idle Fixed Value"
              },
              "SPLP2": {
                "bit": 1,
                "description": "RSPI Loopback 2"
              },
              "SPLP": {
                "bit": 0,
                "description": "RSPI Loopback"
              }
            },
            "SPSR": {
              "SPRF": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Flag"
              },
              "Reserved": {
                "bit": 6,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag"
              },
              "UDRF": {
                "bit": 4,
                "description": "Underrun Error Flag(When MODF is 0,  This bit is invalid.)"
              },
              "PERF": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Flag"
              },
              "IDLNF": {
                "bit": 1,
                "description": "SPI Idle Flag"
              },
              "OVRF": {
                "bit": 0,
                "description": "Overrun Error Flag"
              }
            },
            "SPDR": {
              "SPDR": {
                "bit": 0,
                "description": "SPDR is the interface with the buffers that hold data for transmission and reception by the RSPI.When accessing in word (SPDCR.SPLW=1), access SPDR.",
                "width": 32
              }
            },
            "SPDR_HA": {
              "SPDR_HA": {
                "bit": 0,
                "description": "SPDR is the interface with the buffers that hold data for transmission and reception by the RSPI.When accessing in halfword (SPDCR.SPLW=0), access SPDR_HA.",
                "width": 16
              }
            },
            "SPSCR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SPSLN": {
                "bit": 0,
                "description": "RSPI Sequence Length SpecificationThe order in which the SPCMD0 to SPCMD07 registers are to be referenced is changed in accordance with the sequence length that is set in these bits. The relationship among the setting of these bits, sequence length, and SPCMD0 to SPCMD7 registers referenced by the RSPI is shown above. However, the RSPI in slave mode always references SPCMD0.",
                "width": 3
              }
            },
            "SPSSR": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0."
              },
              "SPECM": {
                "bit": 4,
                "description": "SPI Error Command",
                "width": 3
              },
              "SPCP": {
                "bit": 0,
                "description": "SPI Command Pointer",
                "width": 3
              }
            },
            "SPBR": {
              "SPR": {
                "bit": 0,
                "description": "SPBR sets the bit rate in master mode.",
                "width": 8
              }
            },
            "SPDCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "SPLW": {
                "bit": 5,
                "description": "SPI Word Access/Halfword Access Specification"
              },
              "SPRDTD": {
                "bit": 4,
                "description": "RSPI Receive/Transmit Data Selection"
              },
              "SPFC": {
                "bit": 0,
                "description": "Number of Frames Specification",
                "width": 2
              }
            },
            "SPCKD": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SCKDL": {
                "bit": 0,
                "description": "RSPCK Delay Setting",
                "width": 3
              }
            },
            "SSLND": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SLNDL": {
                "bit": 0,
                "description": "SSL Negation Delay Setting",
                "width": 3
              }
            },
            "SPND": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SPNDL": {
                "bit": 0,
                "description": "SPI Next-Access Delay Setting",
                "width": 3
              }
            },
            "SPCR2": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "SCKASE": {
                "bit": 4,
                "description": "RSPCK Auto-Stop Function Enable"
              },
              "PTE": {
                "bit": 3,
                "description": "Parity Self-Testing"
              },
              "SPIIE": {
                "bit": 2,
                "description": "SPI Idle Interrupt Enable"
              },
              "SPOE": {
                "bit": 1,
                "description": "Parity Mode"
              },
              "SPPE": {
                "bit": 0,
                "description": "Parity Enable"
              }
            },
            "SPCMD%s": {
              "SCKDEN": {
                "bit": 15,
                "description": "RSPCK Delay Setting Enable"
              },
              "SLNDEN": {
                "bit": 14,
                "description": "SSL Negation Delay Setting Enable"
              },
              "SPNDEN": {
                "bit": 13,
                "description": "RSPI Next-Access Delay Enable"
              },
              "LSBF": {
                "bit": 12,
                "description": "RSPI LSB First"
              },
              "SPB": {
                "bit": 8,
                "description": "RSPI Data Length Setting",
                "width": 4
              },
              "SSLKP": {
                "bit": 7,
                "description": "SSL Signal Level Keeping"
              },
              "SSLA": {
                "bit": 4,
                "description": "SSL Signal Assertion Setting",
                "width": 3
              },
              "BRDV": {
                "bit": 2,
                "description": "Bit Rate Division Setting",
                "width": 2
              },
              "CPOL": {
                "bit": 1,
                "description": "RSPCK Polarity Setting"
              },
              "CPHA": {
                "bit": 0,
                "description": "RSPCK Phase Setting"
              }
            }
          }
        },
        "SCI0": {
          "instances": [
            {
              "name": "SCI0",
              "base": "0x40070000"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial mode register (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF =1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=1)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 1)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit 9-bit Data Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register HL"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register H"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register L"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive 9-bit Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register HL"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register H"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register L"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            }
          },
          "bits": {
            "SMR": {
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length(Valid only in asynchronous mode)"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode (Valid only when the PE bit is 1)"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length(Valid only in asynchronous mode)"
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode(Valid only in asynchronous mode)"
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "SMR_SMCI": {
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode (Valid only when the PE bit is 1)"
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse(Valid only in asynchronous mode)",
                "width": 2
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR is an 8-bit register that adjusts the bit rate.",
                "width": 8
              }
            },
            "SCR": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable(Valid in asynchronous mode when SMR.MP = 1)"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "SCR_SMCI": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "TDR is an 8-bit register that stores transmit data.",
                "width": 8
              }
            },
            "SSR": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              }
            },
            "SSR_FIFO": {
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO data empty flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO data full flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready flag(Valid only in asynchronous mode(including multi-processor) and FIFO selected)"
              }
            },
            "SSR_SMCI": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-ProcessorThis bit should be 0 in smart card interface mode."
              },
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit TransferThis bit should be 0 in smart card interface mode."
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "RDR is an 8-bit register that stores receive data.",
                "width": 8
              }
            },
            "SCMR": {
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2Selects the number of base clock cycles in combination with the SMR.BCP[1:0] bits"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1(Only valid in asynchronous mode)"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer DirectionNOTE: The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.Set this bit to 1 if operation is to be in simple I2C mode."
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data InvertSet this bit to 0 if operation is to be in simple I2C mode."
              },
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              }
            },
            "SEMR": {
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select(Valid only in asynchronous mode)"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select(Only valid the CKE[1] bit in SCR is 0 in asynchronous mode)."
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable(The NFEN bit should be 0 without simple I2C mode and asynchronous mode.)In asynchronous mode, for RXDn input only. In simple I2C mode, for RXDn/TxDn input."
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select(Valid only in asynchronous mode)"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1(Valid only in asynchronous mode and SCR.CKE[1]=0)"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              }
            },
            "SNFR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICDL": {
                "bit": 3,
                "description": "SDA Delay Output SelectCycles below are of the clock signal from the on-chip baud rate generator.",
                "width": 5
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "IICM": {
                "bit": 0,
                "description": "Simple I2C Mode Select"
              }
            },
            "SIMR2": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICINTM": {
                "bit": 0,
                "description": "I2C Interrupt Mode Select"
              }
            },
            "SIMR3": {
              "IICSCLS": {
                "bit": 6,
                "description": "SCL Output Select",
                "width": 2
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDA Output Select",
                "width": 2
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag(When 0 is written to IICSTIF, it is cleared to 0.)"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              }
            },
            "SISR": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0."
              },
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              }
            },
            "TDRHL": {
              "TDRHL": {
                "bit": 0,
                "description": "TDRHL is a 16-bit register that stores transmit data.",
                "width": 16
              }
            },
            "FTDRHL": {
              "Reserved": {
                "bit": 10,
                "description": "The write value should be 111111.",
                "width": 6
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-processor transfer bit flag(Valid only in asynchronous mode and SMR.MP=1 and FIFO selected)"
              },
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 9
              }
            },
            "FTDRH": {
              "Reserved": {
                "bit": 2,
                "description": "The write value should be 111111.",
                "width": 6
              },
              "MPBT": {
                "bit": 1,
                "description": "Multi-processor transfer bit flag(Valid only in asynchronous mode and SMR.MP=1 and FIFO selected)"
              },
              "TDATH": {
                "bit": 0,
                "description": "Serial transmit data (b8) (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "FTDRL": {
              "TDATL": {
                "bit": 0,
                "description": "Serial transmit data(b7-b0) (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 8
              }
            },
            "RDRHL": {
              "RDRHL": {
                "bit": 0,
                "description": "RDRHL is an 16-bit register that stores receive data.",
                "width": 16
              }
            },
            "FRDRHL": {
              "Reserved": {
                "bit": 15,
                "description": "This bit is read as 0."
              },
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO data full flag(It is same as SSR.RDF)"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun error flag(It is same as SSR.ORER)"
              },
              "FER": {
                "bit": 12,
                "description": "Framing error flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity error flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive data ready flag(It is same as SSR.DR)"
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-processor bit flag(Valid only in asynchronous mode with SMR.MP=1 and FIFO selected) It can read multi-processor bit corresponded to serial receive data(RDATA[8:0])"
              },
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)",
                "width": 9
              }
            },
            "FRDRH": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0."
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO data full flag(It is same as SSR.RDF)"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun error flag(It is same as SSR.ORER)"
              },
              "FER": {
                "bit": 4,
                "description": "Framing error flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity error flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive data ready flag(It is same as SSR.DR)"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-processor bit flag(Valid only in asynchronous mode with SMR.MP=1 and FIFO selected) It can read multi-processor bit corresponded to serial receive data(RDATA[8:0])"
              },
              "RDATH": {
                "bit": 0,
                "description": "Serial receive data(b8)(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "FRDRL": {
              "RDATL": {
                "bit": 0,
                "description": "Serial receive data(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)NOTE: When reading both of FRDRH register and FRDRL register, please read by an order of the FRDRH register and the FRDRL register.",
                "width": 8
              }
            },
            "MDDR": {
              "MDDR": {
                "bit": 0,
                "description": "MDDR corrects the bit rate adjusted by the BRR register.",
                "width": 8
              }
            },
            "DCCR": {
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable(Valid only in asynchronous mode(including multi-processor)"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID frame select(Valid only in asynchronous mode(including multi-processor)"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              }
            },
            "FCR": {
              "RSTRG": {
                "bit": 12,
                "description": "RTS Output Active Trigger Number Select(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO data trigger number(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)",
                "width": 4
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO data trigger number(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)",
                "width": 4
              },
              "DRES": {
                "bit": 3,
                "description": "Receive data ready error select bit(When detecting a reception data ready, the interrupt request is selected.)"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset(Valid only in FCR.FM=1)"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset(Valid only in FCR.FM=1)"
              },
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode)"
              }
            },
            "FDR": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000.",
                "width": 3
              },
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data CountIndicate the quantity of non-transmit data stored in FTDRH and FTDRL(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, while FCR.FM=1)",
                "width": 5
              },
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data CountIndicate the quantity of receive data stored in FRDRH and FRDRL(Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, while FCR.FM=1)",
                "width": 5
              }
            },
            "LSR": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0."
              },
              "PNUM": {
                "bit": 8,
                "description": "Parity Error CountIndicates the quantity of data with a parity error among the receive data stored in the receive FIFO data register (FRDRH and FRDRL).",
                "width": 5
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error CountIndicates the quantity of data with a framing error among the receive data stored in the receive FIFO data register (FRDRH and FRDRL).",
                "width": 5
              },
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag (Valid only in asynchronous mode(including multi-processor) or clock synchronous mode, and FIFO selected)"
              }
            },
            "CDR": {
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPD": {
                "bit": 0,
                "description": "Compare Match DataCompare data pattern for address match wake-up function",
                "width": 9
              }
            },
            "SPTR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial port break I/O bit(It's selected whether the value of SPB2DT is output to TxD terminal.)"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial port break data select bit(The output level of TxD terminal is selected when SCR.TE = 0.)"
              },
              "RXDMON": {
                "bit": 0,
                "description": "Serial input data monitor bit(The state of the RXD terminal is shown.)"
              }
            }
          }
        },
        "SCI1": {
          "instances": [
            {
              "name": "SCI1",
              "base": "0x40070020"
            }
          ],
          "registers": {}
        },
        "SCI2": {
          "instances": [
            {
              "name": "SCI2",
              "base": "0x40070040"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial mode register (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register (SCMR.SMIF =1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 0 and FCR.FM=0)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register(SCMR.SMIF = 1)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit 9-bit Data Register"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive 9-bit Data Register"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            }
          },
          "bits": {
            "SMR": {
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length(Valid only in asynchronous mode)"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode (Valid only when the PE bit is 1)"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length(Valid only in asynchronous mode)"
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode(Valid only in asynchronous mode)"
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "SMR_SMCI": {
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable(Valid only in asynchronous mode)"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode (Valid only when the PE bit is 1)"
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse(Valid only in asynchronous mode)",
                "width": 2
              },
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR is an 8-bit register that adjusts the bit rate.",
                "width": 8
              }
            },
            "SCR": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable(Valid in asynchronous mode when SMR.MP = 1)"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "SCR_SMCI": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "TDR is an 8-bit register that stores transmit data.",
                "width": 8
              }
            },
            "SSR": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              }
            },
            "SSR_SMCI": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-ProcessorThis bit should be 0 in smart card interface mode."
              },
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit TransferThis bit should be 0 in smart card interface mode."
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "RDR is an 8-bit register that stores receive data.",
                "width": 8
              }
            },
            "SCMR": {
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2Selects the number of base clock cycles in combination with the SMR.BCP[1:0] bits"
              },
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1(Only valid in asynchronous mode)"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer DirectionNOTE: The setting is invalid and a fixed data length of 8 bits is used in modes other than asynchronous mode.Set this bit to 1 if operation is to be in simple I2C mode."
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data InvertSet this bit to 0 if operation is to be in simple I2C mode."
              },
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              }
            },
            "SEMR": {
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select(Valid only in asynchronous mode)"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select(Only valid the CKE[1] bit in SCR is 0 in asynchronous mode)."
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable(The NFEN bit should be 0 without simple I2C mode and asynchronous mode.)In asynchronous mode, for RXDn input only. In simple I2C mode, for RXDn/TxDn input."
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select(Valid only in asynchronous mode)"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1(Valid only in asynchronous mode and SCR.CKE[1]=0)"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              }
            },
            "SNFR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICDL": {
                "bit": 3,
                "description": "SDA Delay Output SelectCycles below are of the clock signal from the on-chip baud rate generator.",
                "width": 5
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "IICM": {
                "bit": 0,
                "description": "Simple I2C Mode Select"
              }
            },
            "SIMR2": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICINTM": {
                "bit": 0,
                "description": "I2C Interrupt Mode Select"
              }
            },
            "SIMR3": {
              "IICSCLS": {
                "bit": 6,
                "description": "SCL Output Select",
                "width": 2
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDA Output Select",
                "width": 2
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag(When 0 is written to IICSTIF, it is cleared to 0.)"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              }
            },
            "SISR": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 0."
              },
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              }
            },
            "TDRHL": {
              "TDRHL": {
                "bit": 0,
                "description": "TDRHL is a 16-bit register that stores transmit data.",
                "width": 16
              }
            },
            "RDRHL": {
              "RDRHL": {
                "bit": 0,
                "description": "RDRHL is an 16-bit register that stores receive data.",
                "width": 16
              }
            },
            "MDDR": {
              "MDDR": {
                "bit": 0,
                "description": "MDDR corrects the bit rate adjusted by the BRR register.",
                "width": 8
              }
            },
            "DCCR": {
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable(Valid only in asynchronous mode(including multi-processor)"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID frame select(Valid only in asynchronous mode(including multi-processor)"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              }
            },
            "CDR": {
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPD": {
                "bit": 0,
                "description": "Compare Match DataCompare data pattern for address match wake-up function",
                "width": 9
              }
            },
            "SPTR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial port break I/O bit(It's selected whether the value of SPB2DT is output to TxD terminal.)"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial port break data select bit(The output level of TxD terminal is selected when SCR.TE = 0.)"
              },
              "RXDMON": {
                "bit": 0,
                "description": "Serial input data monitor bit(The state of the RXD terminal is shown.)"
              }
            }
          }
        },
        "SCI3": {
          "instances": [
            {
              "name": "SCI3",
              "base": "0x40070060"
            }
          ],
          "registers": {}
        },
        "SCI4": {
          "instances": [
            {
              "name": "SCI4",
              "base": "0x40070080"
            }
          ],
          "registers": {}
        },
        "SCI9": {
          "instances": [
            {
              "name": "SCI9",
              "base": "0x40070120"
            }
          ],
          "registers": {}
        },
        "IIC0": {
          "instances": [
            {
              "name": "IIC0",
              "base": "0x40053000"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register L%s"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register U%s"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            },
            "ICWUR": {
              "offset": "0x16",
              "size": 8,
              "description": "I2C Bus Wake Up Unit Register"
            },
            "ICWUR2": {
              "offset": "0x17",
              "size": 8,
              "description": "I2C Bus Wake up Unit Register 2"
            }
          },
          "bits": {
            "ICCR1": {
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal ResetNote:If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information)."
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              }
            },
            "ICCR2": {
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance RequestNote: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).Note: Do not set the SP bit to 1 while a restart condition is being issued."
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance RequestNote: Do not set the RS bit to 1 while issuing a stop condition."
              },
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance RequestSet the ST bit to 1 (start condition issuance request) when the BBSY flag is set to 0 (bus free state)."
              }
            },
            "ICMR1": {
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock (fIIC) Selection ( fIIC = PCLKB / 2^CKS )",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect(This bit is read as 1.)"
              },
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              }
            },
            "ICMR2": {
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Select"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Select"
              }
            },
            "ICMR3": {
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Selection"
              },
              "WAIT": {
                "bit": 6,
                "description": "WAITNote: When the value of the WAIT bit is to be read, be sure to read the ICDRR beforehand."
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Selection"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Selection",
                "width": 2
              }
            },
            "ICFER": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              }
            },
            "ICSER": {
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              }
            },
            "ICIER": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request  Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              }
            },
            "ICSR2": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              }
            },
            "SARL%s": {
              "SVA": {
                "bit": 0,
                "description": "A slave address is set.7-Bit Address = SVA[7:1] 10-Bit Address = { SVA9,SVA8,SVA[7:0] }",
                "width": 8
              }
            },
            "SARU%s": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SVA9": {
                "bit": 2,
                "description": "10-Bit Address(bit9)"
              },
              "SVA8": {
                "bit": 1,
                "description": "10-Bit Address(bit8)"
              },
              "FS": {
                "bit": 0,
                "description": "7-Bit/10-Bit Address Format Selection"
              }
            },
            "ICBRL": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 111. The write value should be 111.",
                "width": 3
              },
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period(Low-level period of SCL clock)",
                "width": 5
              }
            },
            "ICBRH": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 111. The write value should be 111.",
                "width": 3
              },
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period(High-level period of SCL clock)",
                "width": 5
              }
            },
            "ICDRT": {
              "ICDRT": {
                "bit": 0,
                "description": "8-bit read-write register that stores transmit data.",
                "width": 8
              }
            },
            "ICDRR": {
              "ICDRR": {
                "bit": 0,
                "description": "8-bit register that stores the received data",
                "width": 8
              }
            },
            "ICWUR": {
              "WUE": {
                "bit": 7,
                "description": "Wakeup Function Enable"
              },
              "WUIE": {
                "bit": 6,
                "description": "Wakeup Interrupt Request Enable"
              },
              "WUF": {
                "bit": 5,
                "description": "Wakeup Event Occurrence Flag"
              },
              "WUACK": {
                "bit": 4,
                "description": "ACK bit for Wakeup Mode"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "WUAFA": {
                "bit": 0,
                "description": "Wakeup Analog Filter Additional Selection"
              }
            },
            "ICWUR2": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 11111. The write value should be 11111.",
                "width": 5
              },
              "WUSYF": {
                "bit": 2,
                "description": "Wake-up Function Synchronous Operation Status Flag"
              },
              "WUASYF": {
                "bit": 1,
                "description": "Wake-up Function Asynchronous Operation Status Flag"
              },
              "WUSEN": {
                "bit": 0,
                "description": "Wake-up Function Synchronous Enable"
              }
            }
          }
        },
        "IIC1": {
          "instances": [
            {
              "name": "IIC1",
              "base": "0x40053100"
            }
          ],
          "registers": {
            "ICCR1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Bus Control Register 1"
            },
            "ICCR2": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register 2"
            },
            "ICMR1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Bus Mode Register 1"
            },
            "ICMR2": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Bus Mode Register 2"
            },
            "ICMR3": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Mode Register 3"
            },
            "ICFER": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Bus Function Enable Register"
            },
            "ICSER": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Bus Status Enable Register"
            },
            "ICIER": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Bus Interrupt Enable Register"
            },
            "ICSR1": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C Bus Status Register 1"
            },
            "ICSR2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Bus Status Register 2"
            },
            "SARL%s": {
              "offset": "0x0A",
              "size": 8,
              "description": "Slave Address Register L%s"
            },
            "SARU%s": {
              "offset": "0x0B",
              "size": 8,
              "description": "Slave Address Register U%s"
            },
            "ICBRL": {
              "offset": "0x10",
              "size": 8,
              "description": "I2C Bus Bit Rate Low-Level Register"
            },
            "ICBRH": {
              "offset": "0x11",
              "size": 8,
              "description": "I2C Bus Bit Rate High-Level Register"
            },
            "ICDRT": {
              "offset": "0x12",
              "size": 8,
              "description": "I2C Bus Transmit Data Register"
            },
            "ICDRR": {
              "offset": "0x13",
              "size": 8,
              "description": "I2C Bus Receive Data Register"
            }
          },
          "bits": {
            "ICCR1": {
              "ICE": {
                "bit": 7,
                "description": "I2C Bus Interface Enable"
              },
              "IICRST": {
                "bit": 6,
                "description": "I2C Bus Interface Internal ResetNote:If an internal reset is initiated using the IICRST bit for a bus hang-up occurred during communication with the master device in slave mode, the states may become different between the slave device and the master device (due to the difference in the bit counter information)."
              },
              "CLO": {
                "bit": 5,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SOWP": {
                "bit": 4,
                "description": "SCLO/SDAO Write Protect"
              },
              "SCLO": {
                "bit": 3,
                "description": "SCL Output Control/Monitor"
              },
              "SDAO": {
                "bit": 2,
                "description": "SDA Output Control/Monitor"
              },
              "SCLI": {
                "bit": 1,
                "description": "SCL Line Monitor"
              },
              "SDAI": {
                "bit": 0,
                "description": "SDA Line Monitor"
              }
            },
            "ICCR2": {
              "BBSY": {
                "bit": 7,
                "description": "Bus Busy Detection Flag"
              },
              "MST": {
                "bit": 6,
                "description": "Master/Slave Mode"
              },
              "TRS": {
                "bit": 5,
                "description": "Transmit/Receive Mode"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SP": {
                "bit": 3,
                "description": "Stop Condition Issuance RequestNote: Writing to the SP bit is not possible while the setting of the BBSY flag is 0 (bus free state).Note: Do not set the SP bit to 1 while a restart condition is being issued."
              },
              "RS": {
                "bit": 2,
                "description": "Restart Condition Issuance RequestNote: Do not set the RS bit to 1 while issuing a stop condition."
              },
              "ST": {
                "bit": 1,
                "description": "Start Condition Issuance RequestSet the ST bit to 1 (start condition issuance request) when the BBSY flag is set to 0 (bus free state)."
              }
            },
            "ICMR1": {
              "MTWP": {
                "bit": 7,
                "description": "MST/TRS Write Protect"
              },
              "CKS": {
                "bit": 4,
                "description": "Internal Reference Clock (fIIC) Selection ( fIIC = PCLKB / 2^CKS )",
                "width": 3
              },
              "BCWP": {
                "bit": 3,
                "description": "BC Write Protect(This bit is read as 1.)"
              },
              "BC": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 3
              }
            },
            "ICMR2": {
              "DLCS": {
                "bit": 7,
                "description": "SDA Output Delay Clock Source Select"
              },
              "SDDL": {
                "bit": 4,
                "description": "SDA Output Delay Counter",
                "width": 3
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "TMOH": {
                "bit": 2,
                "description": "Timeout H Count Control"
              },
              "TMOL": {
                "bit": 1,
                "description": "Timeout L Count Control"
              },
              "TMOS": {
                "bit": 0,
                "description": "Timeout Detection Time Select"
              }
            },
            "ICMR3": {
              "SMBS": {
                "bit": 7,
                "description": "SMBus/I2C Bus Selection"
              },
              "WAIT": {
                "bit": 6,
                "description": "WAITNote: When the value of the WAIT bit is to be read, be sure to read the ICDRR beforehand."
              },
              "RDRFS": {
                "bit": 5,
                "description": "RDRF Flag Set Timing Selection"
              },
              "ACKWP": {
                "bit": 4,
                "description": "ACKBT Write Protect"
              },
              "ACKBT": {
                "bit": 3,
                "description": "Transmit Acknowledge"
              },
              "ACKBR": {
                "bit": 2,
                "description": "Receive Acknowledge"
              },
              "NF": {
                "bit": 0,
                "description": "Noise Filter Stage Selection",
                "width": 2
              }
            },
            "ICFER": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SCLE": {
                "bit": 6,
                "description": "SCL Synchronous Circuit Enable"
              },
              "NFE": {
                "bit": 5,
                "description": "Digital Noise Filter Circuit Enable"
              },
              "NACKE": {
                "bit": 4,
                "description": "NACK Reception Transfer Suspension Enable"
              },
              "SALE": {
                "bit": 3,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 2,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "MALE": {
                "bit": 1,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "TMOE": {
                "bit": 0,
                "description": "Timeout Function Enable"
              }
            },
            "ICSER": {
              "HOAE": {
                "bit": 7,
                "description": "Host Address Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DIDE": {
                "bit": 5,
                "description": "Device-ID Address Detection Enable"
              },
              "GCAE": {
                "bit": 3,
                "description": "General Call Address Enable"
              },
              "SAR2E": {
                "bit": 2,
                "description": "Slave Address Register 2 Enable"
              },
              "SAR1E": {
                "bit": 1,
                "description": "Slave Address Register 1 Enable"
              },
              "SAR0E": {
                "bit": 0,
                "description": "Slave Address Register 0 Enable"
              }
            },
            "ICIER": {
              "TIE": {
                "bit": 7,
                "description": "Transmit Data Empty Interrupt Request Enable"
              },
              "TEIE": {
                "bit": 6,
                "description": "Transmit End Interrupt Request  Enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive Data Full Interrupt Request Enable"
              },
              "NAKIE": {
                "bit": 4,
                "description": "NACK Reception Interrupt Request Enable"
              },
              "SPIE": {
                "bit": 3,
                "description": "Stop Condition Detection Interrupt Request Enable"
              },
              "STIE": {
                "bit": 2,
                "description": "Start Condition Detection Interrupt Request Enable"
              },
              "ALIE": {
                "bit": 1,
                "description": "Arbitration-Lost Interrupt Request Enable"
              },
              "TMOIE": {
                "bit": 0,
                "description": "Timeout Interrupt Request Enable"
              }
            },
            "ICSR1": {
              "HOA": {
                "bit": 7,
                "description": "Host Address Detection Flag"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DID": {
                "bit": 5,
                "description": "Device-ID Address Detection Flag"
              },
              "GCA": {
                "bit": 3,
                "description": "General Call Address Detection Flag"
              },
              "AAS2": {
                "bit": 2,
                "description": "Slave Address 2 Detection Flag"
              },
              "AAS1": {
                "bit": 1,
                "description": "Slave Address 1 Detection Flag"
              },
              "AAS0": {
                "bit": 0,
                "description": "Slave Address 0 Detection Flag"
              }
            },
            "ICSR2": {
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              },
              "TEND": {
                "bit": 6,
                "description": "Transmit End Flag"
              },
              "RDRF": {
                "bit": 5,
                "description": "Receive Data Full Flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Condition Detection Flag"
              },
              "START": {
                "bit": 2,
                "description": "Start Condition Detection Flag"
              },
              "AL": {
                "bit": 1,
                "description": "Arbitration-Lost Flag"
              },
              "TMOF": {
                "bit": 0,
                "description": "Timeout Detection Flag"
              }
            },
            "SARL%s": {
              "SVA": {
                "bit": 0,
                "description": "A slave address is set.7-Bit Address = SVA[7:1] 10-Bit Address = { SVA9,SVA8,SVA[7:0] }",
                "width": 8
              }
            },
            "SARU%s": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SVA9": {
                "bit": 2,
                "description": "10-Bit Address(bit9)"
              },
              "SVA8": {
                "bit": 1,
                "description": "10-Bit Address(bit8)"
              },
              "FS": {
                "bit": 0,
                "description": "7-Bit/10-Bit Address Format Selection"
              }
            },
            "ICBRL": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 111. The write value should be 111.",
                "width": 3
              },
              "BRL": {
                "bit": 0,
                "description": "Bit Rate Low-Level Period(Low-level period of SCL clock)",
                "width": 5
              }
            },
            "ICBRH": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 111. The write value should be 111.",
                "width": 3
              },
              "BRH": {
                "bit": 0,
                "description": "Bit Rate High-Level Period(High-level period of SCL clock)",
                "width": 5
              }
            },
            "ICDRT": {
              "ICDRT": {
                "bit": 0,
                "description": "8-bit read-write register that stores transmit data.",
                "width": 8
              }
            },
            "ICDRR": {
              "ICDRR": {
                "bit": 0,
                "description": "8-bit register that stores the received data",
                "width": 8
              }
            }
          }
        },
        "IIC2": {
          "instances": [
            {
              "name": "IIC2",
              "base": "0x40053200"
            }
          ],
          "registers": {}
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN0",
              "base": "0x40050000"
            }
          ],
          "registers": {
            "MB%s_ID": {
              "offset": "0x200",
              "size": 32,
              "description": "Mailbox Register"
            },
            "MB%s_DL": {
              "offset": "0x204",
              "size": 16,
              "description": "Mailbox Register"
            },
            "MB%s_D0": {
              "offset": "0x206",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D1": {
              "offset": "0x207",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D2": {
              "offset": "0x208",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D3": {
              "offset": "0x209",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D4": {
              "offset": "0x20A",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D5": {
              "offset": "0x20B",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D6": {
              "offset": "0x20C",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_D7": {
              "offset": "0x20D",
              "size": 8,
              "description": "Mailbox Register"
            },
            "MB%s_TS": {
              "offset": "0x20E",
              "size": 16,
              "description": "Mailbox Register"
            },
            "MKR[%s]": {
              "offset": "0x400",
              "size": 32,
              "description": "Mask Register"
            },
            "FIDCR%s": {
              "offset": "0x420",
              "size": 32,
              "description": "FIFO Received ID Compare Registers"
            },
            "MKIVLR": {
              "offset": "0x428",
              "size": 32,
              "description": "Mask Invalid Register"
            },
            "MIER": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register"
            },
            "MIER_FIFO": {
              "offset": "0x42C",
              "size": 32,
              "description": "Mailbox Interrupt Enable Register for FIFO Mailbox Mode"
            },
            "MCTL_TX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Transmit"
            },
            "MCTL_RX[%s]": {
              "offset": "0x820",
              "size": 8,
              "description": "Message Control Register for Receive"
            },
            "CTLR": {
              "offset": "0x840",
              "size": 16,
              "description": "Control Register"
            },
            "STR": {
              "offset": "0x842",
              "size": 16,
              "description": "Status Register"
            },
            "BCR": {
              "offset": "0x844",
              "size": 32,
              "description": "Bit Configuration Register"
            },
            "RFCR": {
              "offset": "0x848",
              "size": 8,
              "description": "Receive FIFO Control Register"
            },
            "RFPCR": {
              "offset": "0x849",
              "size": 8,
              "description": "Receive FIFO Pointer Control Register"
            },
            "TFCR": {
              "offset": "0x84A",
              "size": 8,
              "description": "Transmit FIFO Control Register"
            },
            "TFPCR": {
              "offset": "0x84B",
              "size": 8,
              "description": "Transmit FIFO Pointer Control Register"
            },
            "EIER": {
              "offset": "0x84C",
              "size": 8,
              "description": "Error Interrupt Enable Register"
            },
            "EIFR": {
              "offset": "0x84D",
              "size": 8,
              "description": "Error Interrupt Factor Judge Register"
            },
            "RECR": {
              "offset": "0x84E",
              "size": 8,
              "description": "Receive Error Count Register"
            },
            "TECR": {
              "offset": "0x84F",
              "size": 8,
              "description": "Transmit Error Count Register"
            },
            "ECSR": {
              "offset": "0x850",
              "size": 8,
              "description": "Error Code Store Register"
            },
            "CSSR": {
              "offset": "0x851",
              "size": 8,
              "description": "Channel Search Support Register"
            },
            "MSSR": {
              "offset": "0x852",
              "size": 8,
              "description": "Mailbox Search Status Register"
            },
            "MSMR": {
              "offset": "0x853",
              "size": 8,
              "description": "Mailbox Search Mode Register"
            },
            "TSR": {
              "offset": "0x854",
              "size": 16,
              "description": "Time Stamp Register"
            },
            "AFSR": {
              "offset": "0x856",
              "size": 16,
              "description": "Acceptance Filter Support Register"
            },
            "TCR": {
              "offset": "0x858",
              "size": 8,
              "description": "Test Control Register"
            }
          },
          "bits": {
            "MB%s_ID": {
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "Reserved": {
                "bit": 29,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "MB%s_DL": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "DLC": {
                "bit": 0,
                "description": "Data Length Code",
                "width": 4
              }
            },
            "MB%s_D0": {
              "DATA0": {
                "bit": 0,
                "description": "Data Bytes 0.DATA0  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D1": {
              "DATA1": {
                "bit": 0,
                "description": "Data Bytes 1DATA1  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D2": {
              "DATA2": {
                "bit": 0,
                "description": "Data Bytes 2DATA2  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D3": {
              "DATA3": {
                "bit": 0,
                "description": "Data Bytes 3DATA3  store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D4": {
              "DATA4": {
                "bit": 0,
                "description": "Data Bytes 4DATA4 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D5": {
              "DATA5": {
                "bit": 0,
                "description": "Data Bytes 5DATA5 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D6": {
              "DATA6": {
                "bit": 0,
                "description": "Data Bytes 6DATA6 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_D7": {
              "DATA7": {
                "bit": 0,
                "description": "Data Bytes 7DATA7 store the transmitted or received CAN message data. Transmission or reception starts from DATA0. The bit order on the CAN bus is MSB first, and transmission or reception starts from bit 7.",
                "width": 8
              }
            },
            "MB%s_TS": {
              "TSH": {
                "bit": 8,
                "description": "Time Stamp Lower ByteBits TSH[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.",
                "width": 8
              },
              "TSL": {
                "bit": 0,
                "description": "Time Stamp Higher ByteBits TSL[7:0] store the counter value of the time stamp when received messages are stored in the mailbox.",
                "width": 8
              }
            },
            "MKR[%s]": {
              "Reserved": {
                "bit": 29,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "FIDCR%s": {
              "IDE": {
                "bit": 31,
                "description": "ID Extension"
              },
              "RTR": {
                "bit": 30,
                "description": "Remote Transmission Request"
              },
              "Reserved": {
                "bit": 29,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SID": {
                "bit": 18,
                "description": "Standard ID",
                "width": 11
              },
              "EID": {
                "bit": 0,
                "description": "Extended ID",
                "width": 18
              }
            },
            "MKIVLR": {
              "MB31": {
                "bit": 31,
                "description": "mailbox 31 Mask Invalid"
              },
              "MB30": {
                "bit": 30,
                "description": "mailbox 30 Mask Invalid"
              },
              "MB29": {
                "bit": 29,
                "description": "mailbox 29 Mask Invalid"
              },
              "MB28": {
                "bit": 28,
                "description": "mailbox 28 Mask Invalid"
              },
              "MB27": {
                "bit": 27,
                "description": "mailbox 27 Mask Invalid"
              },
              "MB26": {
                "bit": 26,
                "description": "mailbox 26 Mask Invalid"
              },
              "MB25": {
                "bit": 25,
                "description": "mailbox 25 Mask Invalid"
              },
              "MB24": {
                "bit": 24,
                "description": "mailbox 24 Mask Invalid"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Mask Invalid"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Mask Invalid"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Mask Invalid"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Mask Invalid"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Mask Invalid"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Mask Invalid"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Mask Invalid"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Mask Invalid"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Mask Invalid"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Mask Invalid"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Mask Invalid"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Mask Invalid"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Mask Invalid"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Mask Invalid"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Mask Invalid"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Mask Invalid"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Mask Invalid"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Mask Invalid"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Mask Invalid"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Mask Invalid"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Mask Invalid"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Mask Invalid"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Mask Invalid"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Mask Invalid"
              }
            },
            "MIER": {
              "MB31": {
                "bit": 31,
                "description": "mailbox 31 Interrupt Enable"
              },
              "MB30": {
                "bit": 30,
                "description": "mailbox 30 Interrupt Enable"
              },
              "MB29": {
                "bit": 29,
                "description": "mailbox 29 Interrupt Enable"
              },
              "MB28": {
                "bit": 28,
                "description": "mailbox 28 Interrupt Enable"
              },
              "MB27": {
                "bit": 27,
                "description": "mailbox 27 Interrupt Enable"
              },
              "MB26": {
                "bit": 26,
                "description": "mailbox 26 Interrupt Enable"
              },
              "MB25": {
                "bit": 25,
                "description": "mailbox 25 Interrupt Enable"
              },
              "MB24": {
                "bit": 24,
                "description": "mailbox 24 Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Interrupt Enable"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Interrupt Enable"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Interrupt Enable"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Interrupt Enable"
              }
            },
            "MIER_FIFO": {
              "MB29": {
                "bit": 29,
                "description": "Receive FIFO Interrupt Generation Timing Control"
              },
              "MB28": {
                "bit": 28,
                "description": "Receive FIFO Interrupt Enable"
              },
              "Reserved": {
                "bit": 26,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "MB25": {
                "bit": 25,
                "description": "Transmit FIFO Interrupt Generation Timing Control"
              },
              "MB24": {
                "bit": 24,
                "description": "Transmit FIFO Interrupt Enable"
              },
              "MB23": {
                "bit": 23,
                "description": "mailbox 23 Interrupt Enable"
              },
              "MB22": {
                "bit": 22,
                "description": "mailbox 22 Interrupt Enable"
              },
              "MB21": {
                "bit": 21,
                "description": "mailbox 21 Interrupt Enable"
              },
              "MB20": {
                "bit": 20,
                "description": "mailbox 20 Interrupt Enable"
              },
              "MB19": {
                "bit": 19,
                "description": "mailbox 19 Interrupt Enable"
              },
              "MB18": {
                "bit": 18,
                "description": "mailbox 18 Interrupt Enable"
              },
              "MB17": {
                "bit": 17,
                "description": "mailbox 17 Interrupt Enable"
              },
              "MB16": {
                "bit": 16,
                "description": "mailbox 16 Interrupt Enable"
              },
              "MB15": {
                "bit": 15,
                "description": "mailbox 15 Interrupt Enable"
              },
              "MB14": {
                "bit": 14,
                "description": "mailbox 14 Interrupt Enable"
              },
              "MB13": {
                "bit": 13,
                "description": "mailbox 13 Interrupt Enable"
              },
              "MB12": {
                "bit": 12,
                "description": "mailbox 12 Interrupt Enable"
              },
              "MB11": {
                "bit": 11,
                "description": "mailbox 11 Interrupt Enable"
              },
              "MB10": {
                "bit": 10,
                "description": "mailbox 10 Interrupt Enable"
              },
              "MB9": {
                "bit": 9,
                "description": "mailbox 9 Interrupt Enable"
              },
              "MB8": {
                "bit": 8,
                "description": "mailbox 8 Interrupt Enable"
              },
              "MB7": {
                "bit": 7,
                "description": "mailbox 7 Interrupt Enable"
              },
              "MB6": {
                "bit": 6,
                "description": "mailbox 6 Interrupt Enable"
              },
              "MB5": {
                "bit": 5,
                "description": "mailbox 5 Interrupt Enable"
              },
              "MB4": {
                "bit": 4,
                "description": "mailbox 4 Interrupt Enable"
              },
              "MB3": {
                "bit": 3,
                "description": "mailbox 3 Interrupt Enable"
              },
              "MB2": {
                "bit": 2,
                "description": "mailbox 2 Interrupt Enable"
              },
              "MB1": {
                "bit": 1,
                "description": "mailbox 1 Interrupt Enable"
              },
              "MB0": {
                "bit": 0,
                "description": "mailbox 0 Interrupt Enable"
              }
            },
            "MCTL_TX[%s]": {
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "TRMABT": {
                "bit": 2,
                "description": "Transmission Abort Complete Flag (Transmit mailbox setting enabled)"
              },
              "TRMACTIVE": {
                "bit": 1,
                "description": "Transmission-in-Progress Status Flag (Transmit mailbox setting enabled)"
              },
              "SENTDATA": {
                "bit": 0,
                "description": "Transmission Complete Flag"
              }
            },
            "MCTL_RX[%s]": {
              "TRMREQ": {
                "bit": 7,
                "description": "Transmit Mailbox Request"
              },
              "RECREQ": {
                "bit": 6,
                "description": "Receive Mailbox Request"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ONESHOT": {
                "bit": 4,
                "description": "One-Shot Enable"
              },
              "MSGLOST": {
                "bit": 2,
                "description": "Message Lost Flag(Receive mailbox setting enabled)"
              },
              "INVALDATA": {
                "bit": 1,
                "description": "Reception-in-Progress Status Flag (Receive mailbox setting enabled)"
              },
              "NEWDATA": {
                "bit": 0,
                "description": "Reception Complete Flag"
              }
            },
            "CTLR": {
              "Reserved": {
                "bit": 14,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "RBOC": {
                "bit": 13,
                "description": "Forcible Return From Bus-Off"
              },
              "BOM": {
                "bit": 11,
                "description": "Bus-Off Recovery Mode by a program request",
                "width": 2
              },
              "SLPM": {
                "bit": 10,
                "description": "CAN Sleep Mode"
              },
              "CANM": {
                "bit": 8,
                "description": "CAN Operating Mode Select",
                "width": 2
              },
              "TSPS": {
                "bit": 6,
                "description": "Time Stamp Prescaler Select",
                "width": 2
              },
              "TSRC": {
                "bit": 5,
                "description": "Time Stamp Counter Reset Command"
              },
              "TPM": {
                "bit": 4,
                "description": "Transmission Priority Mode Select"
              },
              "MLM": {
                "bit": 3,
                "description": "Message Lost Mode Select"
              },
              "IDFM": {
                "bit": 1,
                "description": "ID Format Mode Select",
                "width": 2
              },
              "MBM": {
                "bit": 0,
                "description": "CAN Mailbox Mode Select"
              }
            },
            "STR": {
              "Reserved": {
                "bit": 15,
                "description": "This bit is read as 0."
              },
              "RECST": {
                "bit": 14,
                "description": "Receive Status Flag (receiver)"
              },
              "TRMST": {
                "bit": 13,
                "description": "Transmit Status Flag (transmitter)"
              },
              "BOST": {
                "bit": 12,
                "description": "Bus-Off Status Flag"
              },
              "EPST": {
                "bit": 11,
                "description": "Error-Passive Status Flag"
              },
              "SLPST": {
                "bit": 10,
                "description": "CAN Sleep Status Flag"
              },
              "HLTST": {
                "bit": 9,
                "description": "CAN Halt Status Flag"
              },
              "RSTST": {
                "bit": 8,
                "description": "CAN Reset Status Flag"
              },
              "EST": {
                "bit": 7,
                "description": "Error Status Flag"
              },
              "TABST": {
                "bit": 6,
                "description": "Transmission Abort Status Flag"
              },
              "FMLST": {
                "bit": 5,
                "description": "FIFO Mailbox Message Lost Status Flag"
              },
              "NMLST": {
                "bit": 4,
                "description": "Normal Mailbox Message Lost Status Flag"
              },
              "TFST": {
                "bit": 3,
                "description": "Transmit FIFO Status Flag"
              },
              "RFST": {
                "bit": 2,
                "description": "Receive FIFO Status Flag"
              },
              "SDST": {
                "bit": 1,
                "description": "SENTDATA Status Flag"
              },
              "NDST": {
                "bit": 0,
                "description": "NEWDATA Status Flag"
              }
            },
            "BCR": {
              "TSEG1": {
                "bit": 28,
                "description": "Time Segment 1 Control",
                "width": 4
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "BRP": {
                "bit": 16,
                "description": "Prescaler Division Ratio Select . These bits set the frequency of the CAN communication clock (fCANCLK).",
                "width": 10
              },
              "SJW": {
                "bit": 12,
                "description": "Resynchronization Jump Width Control",
                "width": 2
              },
              "TSEG2": {
                "bit": 8,
                "description": "Time Segment 2 Control",
                "width": 3
              },
              "CCLKS": {
                "bit": 0,
                "description": "CAN Clock Source Selection"
              }
            },
            "RFCR": {
              "RFEST": {
                "bit": 7,
                "description": "Receive FIFO Empty Status Flag"
              },
              "RFWST": {
                "bit": 6,
                "description": "Receive FIFO Buffer Warning Status Flag"
              },
              "RFFST": {
                "bit": 5,
                "description": "Receive FIFO Full Status Flag"
              },
              "RFMLF": {
                "bit": 4,
                "description": "Receive FIFO Message Lost Flag"
              },
              "RFUST": {
                "bit": 1,
                "description": "Receive FIFO Unread Message Number Status",
                "width": 3
              },
              "RFE": {
                "bit": 0,
                "description": "Receive FIFO Enable"
              }
            },
            "RFPCR": {
              "RFPCR": {
                "bit": 0,
                "description": "The CPU-side pointer for the receive FIFO is incremented by writing FFh to RFPCR.",
                "width": 8
              }
            },
            "TFCR": {
              "TFEST": {
                "bit": 7,
                "description": "Transmit FIFO Empty Status"
              },
              "TFFST": {
                "bit": 6,
                "description": "Transmit FIFO Full Status"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "TFUST": {
                "bit": 1,
                "description": "Transmit FIFO Unsent Message Number Status",
                "width": 3
              },
              "TFE": {
                "bit": 0,
                "description": "Transmit FIFO Enable"
              }
            },
            "TFPCR": {
              "TFPCR": {
                "bit": 0,
                "description": "The CPU-side pointer for the transmit FIFO is incremented by writing FFh to TFPCR.",
                "width": 8
              }
            },
            "EIER": {
              "BLIE": {
                "bit": 7,
                "description": "Bus Lock Interrupt Enable"
              },
              "OLIE": {
                "bit": 6,
                "description": "Overload Frame Transmit Interrupt Enable"
              },
              "ORIE": {
                "bit": 5,
                "description": "Overrun Interrupt Enable"
              },
              "BORIE": {
                "bit": 4,
                "description": "Bus-Off Recovery Interrupt Enable"
              },
              "BOEIE": {
                "bit": 3,
                "description": "Bus-Off Entry Interrupt Enable"
              },
              "EPIE": {
                "bit": 2,
                "description": "Error-Passive Interrupt Enable"
              },
              "EWIE": {
                "bit": 1,
                "description": "Error-Warning Interrupt Enable"
              },
              "BEIE": {
                "bit": 0,
                "description": "Bus Error Interrupt Enable"
              }
            },
            "EIFR": {
              "BLIF": {
                "bit": 7,
                "description": "Bus Lock Detect Flag"
              },
              "OLIF": {
                "bit": 6,
                "description": "Overload Frame Transmission Detect Flag"
              },
              "ORIF": {
                "bit": 5,
                "description": "Receive Overrun Detect Flag"
              },
              "BORIF": {
                "bit": 4,
                "description": "Bus-Off Recovery Detect Flag"
              },
              "BOEIF": {
                "bit": 3,
                "description": "Bus-Off Entry Detect Flag"
              },
              "EPIF": {
                "bit": 2,
                "description": "Error-Passive Detect Flag"
              },
              "EWIF": {
                "bit": 1,
                "description": "Error-Warning Detect Flag"
              },
              "BEIF": {
                "bit": 0,
                "description": "Bus Error Detect Flag"
              }
            },
            "RECR": {
              "RECR": {
                "bit": 0,
                "description": "Receive error count functionRECR increments or decrements the counter value according to the error status of the CAN module during reception.",
                "width": 8
              }
            },
            "TECR": {
              "TECR": {
                "bit": 0,
                "description": "Transmit error count functionTECR increments or decrements the counter value according to the error status of the CAN module during transmission.",
                "width": 8
              }
            },
            "ECSR": {
              "EDPM": {
                "bit": 7,
                "description": "Error Display Mode Select"
              },
              "ADEF": {
                "bit": 6,
                "description": "ACK Delimiter Error Flag"
              },
              "BE0F": {
                "bit": 5,
                "description": "Bit Error (dominant) Flag"
              },
              "BE1F": {
                "bit": 4,
                "description": "Bit Error (recessive) Flag"
              },
              "CEF": {
                "bit": 3,
                "description": "CRC Error Flag"
              },
              "AEF": {
                "bit": 2,
                "description": "ACK Error Flag"
              },
              "FEF": {
                "bit": 1,
                "description": "Form Error Flag"
              },
              "SEF": {
                "bit": 0,
                "description": "Stuff Error Flag"
              }
            },
            "CSSR": {
              "CSSR": {
                "bit": 0,
                "description": "When the value for the channel search is input, the channel number is output to MSSR.",
                "width": 8
              }
            },
            "MSSR": {
              "SEST": {
                "bit": 7,
                "description": "Search Result Status"
              },
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 00.",
                "width": 2
              },
              "MBNST": {
                "bit": 0,
                "description": "Search Result Mailbox Number Status These bits output the smallest mailbox number that is searched in each mode of MSMR.",
                "width": 5
              }
            },
            "MSMR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "MBSM": {
                "bit": 0,
                "description": "Mailbox Search Mode Select",
                "width": 2
              }
            },
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Free-running counter value for the time stamp function",
                "width": 16
              }
            },
            "AFSR": {
              "AFSR": {
                "bit": 0,
                "description": "After the standard ID of a received message is written, the value converted for data table search can be read.",
                "width": 16
              }
            },
            "TCR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "TSTM": {
                "bit": 1,
                "description": "CAN Test Mode Select",
                "width": 2
              },
              "TSTE": {
                "bit": 0,
                "description": "CAN Test Mode Enable"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40044200"
            },
            {
              "name": "IWDT",
              "base": "0x40044400"
            }
          ],
          "registers": {
            "WDTRR": {
              "offset": "0x00",
              "size": 8,
              "description": "WDT Refresh Register"
            },
            "WDTCR": {
              "offset": "0x02",
              "size": 16,
              "description": "WDT Control Register"
            },
            "WDTSR": {
              "offset": "0x04",
              "size": 16,
              "description": "WDT Status Register"
            },
            "WDTRCR": {
              "offset": "0x06",
              "size": 8,
              "description": "WDT Reset Control Register"
            },
            "WDTCSTPR": {
              "offset": "0x08",
              "size": 8,
              "description": "WDT Count Stop Control Register"
            }
          },
          "bits": {
            "WDTRR": {
              "WDTRR": {
                "bit": 0,
                "description": "WDTRR is an 8-bit register that  refreshes the down-counter of the WDT.",
                "width": 8
              }
            },
            "WDTCR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "RPSS": {
                "bit": 12,
                "description": "Window Start Position Selection",
                "width": 2
              },
              "RPES": {
                "bit": 8,
                "description": "Window End Position Selection",
                "width": 2
              },
              "CKS": {
                "bit": 4,
                "description": "Clock Division Ratio Selection",
                "width": 4
              },
              "TOPS": {
                "bit": 0,
                "description": "Timeout Period Selection",
                "width": 2
              }
            },
            "WDTSR": {
              "REFEF": {
                "bit": 15,
                "description": "Refresh Error Flag"
              },
              "UNDFF": {
                "bit": 14,
                "description": "Underflow Flag"
              },
              "CNTVAL": {
                "bit": 0,
                "description": "Down-Counter ValueValue counted by the down-counter",
                "width": 14
              }
            },
            "WDTRCR": {
              "RSTIRQS": {
                "bit": 7,
                "description": "Reset Interrupt Request Selection"
              }
            },
            "WDTCSTPR": {
              "SLCSTP": {
                "bit": 7,
                "description": "Sleep-Mode Count Stop Control"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBFS",
              "base": "0x40090000"
            }
          ],
          "registers": {
            "SYSCFG": {
              "offset": "0x00",
              "size": 16,
              "description": "System Configuration Control Register"
            },
            "SYSSTS0": {
              "offset": "0x04",
              "size": 16,
              "description": "System Configuration Status Register 0"
            },
            "DVSTCTR0": {
              "offset": "0x08",
              "size": 16,
              "description": "Device State Control Register 0"
            },
            "CFIFO": {
              "offset": "0x14",
              "size": 16,
              "description": "CFIFO Port Register"
            },
            "CFIFOL": {
              "offset": "0x14",
              "size": 8,
              "description": "CFIFO Port Register L"
            },
            "D0FIFO": {
              "offset": "0x18",
              "size": 16,
              "description": "D0FIFO Port Register"
            },
            "D0FIFOL": {
              "offset": "0x18",
              "size": 8,
              "description": "D0FIFO Port Register L"
            },
            "D1FIFO": {
              "offset": "0x1C",
              "size": 16,
              "description": "D1FIFO Port Register"
            },
            "D1FIFOL": {
              "offset": "0x1C",
              "size": 8,
              "description": "D1FIFO Port Register L"
            },
            "CFIFOSEL": {
              "offset": "0x20",
              "size": 16,
              "description": "CFIFO Port Select Register"
            },
            "CFIFOCTR": {
              "offset": "0x22",
              "size": 16,
              "description": "CFIFO Port Control Register"
            },
            "D0FIFOSEL": {
              "offset": "0x28",
              "size": 16,
              "description": "D0FIFO Port Select Register"
            },
            "D0FIFOCTR": {
              "offset": "0x2A",
              "size": 16,
              "description": "D0FIFO Port Control Register"
            },
            "D1FIFOSEL": {
              "offset": "0x2C",
              "size": 16,
              "description": "D1FIFO Port Select Register"
            },
            "D1FIFOCTR": {
              "offset": "0x2E",
              "size": 16,
              "description": "D1FIFO Port Control Register"
            },
            "INTENB0": {
              "offset": "0x30",
              "size": 16,
              "description": "Interrupt Enable Register 0"
            },
            "INTENB1": {
              "offset": "0x32",
              "size": 16,
              "description": "Interrupt Enable Register 1"
            },
            "BRDYENB": {
              "offset": "0x36",
              "size": 16,
              "description": "BRDY Interrupt Enable Register"
            },
            "NRDYENB": {
              "offset": "0x38",
              "size": 16,
              "description": "NRDY Interrupt Enable Register"
            },
            "BEMPENB": {
              "offset": "0x3A",
              "size": 16,
              "description": "BEMP Interrupt Enable Register"
            },
            "SOFCFG": {
              "offset": "0x3C",
              "size": 16,
              "description": "SOF Output Configuration Register"
            },
            "INTSTS0": {
              "offset": "0x40",
              "size": 16,
              "description": "Interrupt Status Register 0"
            },
            "INTSTS1": {
              "offset": "0x42",
              "size": 16,
              "description": "Interrupt Status Register 1"
            },
            "BRDYSTS": {
              "offset": "0x46",
              "size": 16,
              "description": "BRDY Interrupt Status Register"
            },
            "NRDYSTS": {
              "offset": "0x48",
              "size": 16,
              "description": "NRDY Interrupt Status Register"
            },
            "BEMPSTS": {
              "offset": "0x4A",
              "size": 16,
              "description": "BEMP Interrupt Status Register"
            },
            "FRMNUM": {
              "offset": "0x4C",
              "size": 16,
              "description": "Frame Number Register"
            },
            "USBREQ": {
              "offset": "0x54",
              "size": 16,
              "description": "USB Request Type Register"
            },
            "USBVAL": {
              "offset": "0x56",
              "size": 16,
              "description": "USB Request Value Register"
            },
            "USBINDX": {
              "offset": "0x58",
              "size": 16,
              "description": "USB Request Index Register"
            },
            "USBLENG": {
              "offset": "0x5A",
              "size": 16,
              "description": "USB Request Length Register"
            },
            "DCPCFG": {
              "offset": "0x5C",
              "size": 16,
              "description": "DCP Configuration Register"
            },
            "DCPMAXP": {
              "offset": "0x5E",
              "size": 16,
              "description": "DCP Maximum Packet Size Register"
            },
            "DCPCTR": {
              "offset": "0x60",
              "size": 16,
              "description": "DCP Control Register"
            },
            "PIPESEL": {
              "offset": "0x64",
              "size": 16,
              "description": "Pipe Window Select Register"
            },
            "PIPECFG": {
              "offset": "0x68",
              "size": 16,
              "description": "Pipe Configuration Register"
            },
            "PIPEMAXP": {
              "offset": "0x6C",
              "size": 16,
              "description": "Pipe Maximum Packet Size Register"
            },
            "PIPEPERI": {
              "offset": "0x6E",
              "size": 16,
              "description": "Pipe Cycle Control Register"
            },
            "PIPE%sCTR": {
              "offset": "0x7A",
              "size": 16,
              "description": "Pipe %s Control Register"
            },
            "PIPE%sTRE": {
              "offset": "0x90",
              "size": 16,
              "description": "Pipe %s Transaction Counter Enable Register"
            },
            "PIPE%sTRN": {
              "offset": "0x92",
              "size": 16,
              "description": "Pipe %s Transaction Counter Register"
            },
            "DEVADD%s": {
              "offset": "0xD0",
              "size": 16,
              "description": "Device Address %s Configuration Register"
            },
            "USBMC": {
              "offset": "0xCC",
              "size": 16,
              "description": "USB Module Control Register"
            },
            "USBBCCTRL0": {
              "offset": "0xB0",
              "size": 16,
              "description": "BC Control Register 0"
            }
          },
          "bits": {
            "SYSCFG": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "SCKE": {
                "bit": 10,
                "description": "USB Clock Enable"
              },
              "CNEN": {
                "bit": 8,
                "description": "CNEN Single End Receiver Enable"
              },
              "DCFM": {
                "bit": 6,
                "description": "Controller Function Select"
              },
              "DRPD": {
                "bit": 5,
                "description": "D+/D- Line Resistor Control"
              },
              "DPRPU": {
                "bit": 4,
                "description": "D+ Line Resistor Control"
              },
              "DMRPU": {
                "bit": 3,
                "description": "D- Line Resistor Control"
              },
              "USBE": {
                "bit": 0,
                "description": "USB Operation Enable"
              }
            },
            "SYSSTS0": {
              "OVCMON": {
                "bit": 14,
                "description": "External USB0_OVRCURA/ USB0_OVRCURB Input Pin MonitorThe OCVMON[1] bit indicates the status of the USBHS_OVRCURA pin. The OCVMON[0] bit indicates the status of the USBHS_OVRCURB pin.",
                "width": 2
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 000.",
                "width": 3
              },
              "HTACT": {
                "bit": 6,
                "description": "USB Host Sequencer Status Monitor"
              },
              "IDMON": {
                "bit": 2,
                "description": "External ID0 Input Pin Monitor"
              },
              "LNST": {
                "bit": 0,
                "description": "USB Data Line Status Monitor",
                "width": 2
              }
            },
            "DVSTCTR0": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "HNPBTOA": {
                "bit": 11,
                "description": "Host Negotiation Protocol (HNP) Control     This bit is used when switching from device B to device A while in OTG mode. If the HNPBTOA bit is 1, the internal function control keeps the suspended state until the HNP processing ends even  though SYSCFG.DPRPU = 0 or SYSCFG.DCFM = 1 is set."
              },
              "EXICEN": {
                "bit": 10,
                "description": "USB_EXICEN Output Pin Control"
              },
              "VBUSEN": {
                "bit": 9,
                "description": "USB_VBUSEN Output Pin Control"
              },
              "WKUP": {
                "bit": 8,
                "description": "Wakeup Output"
              },
              "RWUPE": {
                "bit": 7,
                "description": "Wakeup Detection Enable"
              },
              "USBRST": {
                "bit": 6,
                "description": "USB Bus Reset Output"
              },
              "RESUME": {
                "bit": 5,
                "description": "Resume Output"
              },
              "UACT": {
                "bit": 4,
                "description": "USB Bus Enable"
              },
              "RHST": {
                "bit": 0,
                "description": "USB Bus Reset Status",
                "width": 3
              }
            },
            "CFIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO PortRead receive data from the FIFO buffer or write transmit data to the FIFO buffer by accessing these bits.",
                "width": 16
              }
            },
            "D0FIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO PortRead receive data from the FIFO buffer or write transmit data to the FIFO buffer by accessing these bits.",
                "width": 16
              }
            },
            "D1FIFO": {
              "FIFOPORT": {
                "bit": 0,
                "description": "FIFO PortRead receive data from the FIFO buffer or write transmit data to the FIFO buffer by accessing these bits.",
                "width": 16
              }
            },
            "CFIFOSEL": {
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "Reserved": {
                "bit": 4,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "MBW": {
                "bit": 10,
                "description": "CFIFO Port Access Bit Width"
              },
              "BIGEND": {
                "bit": 8,
                "description": "CFIFO Port Endian Control"
              },
              "ISEL": {
                "bit": 5,
                "description": "CFIFO Port Access Direction When DCP is Selected"
              },
              "CURPIPE": {
                "bit": 0,
                "description": "CFIFO Port Access Pipe Specification",
                "width": 4
              }
            },
            "CFIFOCTR": {
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer ClearNote: Only 0 can be read."
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port Ready"
              },
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "DTLN": {
                "bit": 0,
                "description": "Receive Data LengthIndicates the length of the receive data.",
                "width": 9
              }
            },
            "D0FIFOSEL": {
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer RewindNote: Only 0 can be read."
              },
              "DCLRM": {
                "bit": 13,
                "description": "Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read"
              },
              "DREQE": {
                "bit": 12,
                "description": "DMA/DTC Transfer Request Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "MBW": {
                "bit": 10,
                "description": "FIFO Port Access Bit Width"
              },
              "BIGEND": {
                "bit": 8,
                "description": "FIFO Port Endian Control"
              },
              "CURPIPE": {
                "bit": 0,
                "description": "FIFO Port Access Pipe Specification",
                "width": 4
              }
            },
            "D0FIFOCTR": {
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer ClearNote: Only 0 can be read."
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port Ready"
              },
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "DTLN": {
                "bit": 0,
                "description": "Receive Data LengthIndicates the length of the receive data.",
                "width": 9
              }
            },
            "D1FIFOSEL": {
              "RCNT": {
                "bit": 15,
                "description": "Read Count Mode"
              },
              "REW": {
                "bit": 14,
                "description": "Buffer Pointer Rewind"
              },
              "DCLRM": {
                "bit": 13,
                "description": "Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read"
              },
              "DREQE": {
                "bit": 12,
                "description": "DMA/DTC Transfer Request Enable"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "MBW": {
                "bit": 10,
                "description": "FIFO Port Access Bit Width"
              },
              "BIGEND": {
                "bit": 8,
                "description": "FIFO Port Endian Control"
              },
              "CURPIPE": {
                "bit": 0,
                "description": "FIFO Port Access Pipe Specification",
                "width": 4
              }
            },
            "D1FIFOCTR": {
              "BVAL": {
                "bit": 15,
                "description": "Buffer Memory Valid Flag"
              },
              "BCLR": {
                "bit": 14,
                "description": "CPU Buffer ClearNote: Only 0 can be read."
              },
              "FRDY": {
                "bit": 13,
                "description": "FIFO Port Ready"
              },
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "DTLN": {
                "bit": 0,
                "description": "Receive Data LengthIndicates the length of the receive data.",
                "width": 9
              }
            },
            "INTENB0": {
              "VBSE": {
                "bit": 15,
                "description": "VBUS Interrupt Enable"
              },
              "RSME": {
                "bit": 14,
                "description": "Resume Interrupt Enable"
              },
              "SOFE": {
                "bit": 13,
                "description": "Frame Number Update Interrupt Enable"
              },
              "DVSE": {
                "bit": 12,
                "description": "Device State Transition Interrupt Enable"
              },
              "CTRE": {
                "bit": 11,
                "description": "Control Transfer Stage Transition Interrupt Enable"
              },
              "BEMPE": {
                "bit": 10,
                "description": "Buffer Empty Interrupt Enable"
              },
              "NRDYE": {
                "bit": 9,
                "description": "Buffer Not Ready Response Interrupt Enable"
              },
              "BRDYE": {
                "bit": 8,
                "description": "Buffer Ready Interrupt Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              }
            },
            "INTENB1": {
              "OVRCRE": {
                "bit": 15,
                "description": "Overcurrent Input Change Interrupt Enable"
              },
              "BCHGE": {
                "bit": 14,
                "description": "USB Bus Change Interrupt Enable"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "DTCHE": {
                "bit": 12,
                "description": "Disconnection Detection Interrupt Enable"
              },
              "ATTCHE": {
                "bit": 11,
                "description": "Connection Detection Interrupt Enable"
              },
              "EOFERRE": {
                "bit": 6,
                "description": "EOF Error Detection Interrupt Enable"
              },
              "SIGNE": {
                "bit": 5,
                "description": "Setup Transaction Error Interrupt Enable"
              },
              "SACKE": {
                "bit": 4,
                "description": "Setup Transaction Normal Response Interrupt Enable"
              },
              "PDDETINTE0": {
                "bit": 0,
                "description": "PDDETINT0 Detection Interrupt Enable"
              }
            },
            "BRDYENB": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PIPE9BRDYE": {
                "bit": 9,
                "description": "BRDY Interrupt Enable for PIPE9"
              },
              "PIPE8BRDYE": {
                "bit": 8,
                "description": "BRDY Interrupt Enable for PIPE8"
              },
              "PIPE7BRDYE": {
                "bit": 7,
                "description": "BRDY Interrupt Enable for PIPE7"
              },
              "PIPE6BRDYE": {
                "bit": 6,
                "description": "BRDY Interrupt Enable for PIPE6"
              },
              "PIPE5BRDYE": {
                "bit": 5,
                "description": "BRDY Interrupt Enable for PIPE5"
              },
              "PIPE4BRDYE": {
                "bit": 4,
                "description": "BRDY Interrupt Enable for PIPE4"
              },
              "PIPE3BRDYE": {
                "bit": 3,
                "description": "BRDY Interrupt Enable for PIPE3"
              },
              "PIPE2BRDYE": {
                "bit": 2,
                "description": "BRDY Interrupt Enable for PIPE2"
              },
              "PIPE1BRDYE": {
                "bit": 1,
                "description": "BRDY Interrupt Enable for PIPE1"
              },
              "PIPE0BRDYE": {
                "bit": 0,
                "description": "BRDY Interrupt Enable for PIPE0"
              }
            },
            "NRDYENB": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PIPE9NRDYE": {
                "bit": 9,
                "description": "NRDY Interrupt Enable for PIPE9"
              },
              "PIPE8NRDYE": {
                "bit": 8,
                "description": "NRDY Interrupt Enable for PIPE8"
              },
              "PIPE7NRDYE": {
                "bit": 7,
                "description": "NRDY Interrupt Enable for PIPE7"
              },
              "PIPE6NRDYE": {
                "bit": 6,
                "description": "NRDY Interrupt Enable for PIPE6"
              },
              "PIPE5NRDYE": {
                "bit": 5,
                "description": "NRDY Interrupt Enable for PIPE5"
              },
              "PIPE4NRDYE": {
                "bit": 4,
                "description": "NRDY Interrupt Enable for PIPE4"
              },
              "PIPE3NRDYE": {
                "bit": 3,
                "description": "NRDY Interrupt Enable for PIPE3"
              },
              "PIPE2NRDYE": {
                "bit": 2,
                "description": "NRDY Interrupt Enable for PIPE2"
              },
              "PIPE1NRDYE": {
                "bit": 1,
                "description": "NRDY Interrupt Enable for PIPE1"
              },
              "PIPE0NRDYE": {
                "bit": 0,
                "description": "NRDY Interrupt Enable for PIPE0"
              }
            },
            "BEMPENB": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PIPE9BEMPE": {
                "bit": 9,
                "description": "BEMP Interrupt Enable for PIPE9"
              },
              "PIPE8BEMPE": {
                "bit": 8,
                "description": "BEMP Interrupt Enable for PIPE8"
              },
              "PIPE7BEMPE": {
                "bit": 7,
                "description": "BEMP Interrupt Enable for PIPE7"
              },
              "PIPE6BEMPE": {
                "bit": 6,
                "description": "BEMP Interrupt Enable for PIPE6"
              },
              "PIPE5BEMPE": {
                "bit": 5,
                "description": "BEMP Interrupt Enable for PIPE5"
              },
              "PIPE4BEMPE": {
                "bit": 4,
                "description": "BEMP Interrupt Enable for PIPE4"
              },
              "PIPE3BEMPE": {
                "bit": 3,
                "description": "BEMP Interrupt Enable for PIPE3"
              },
              "PIPE2BEMPE": {
                "bit": 2,
                "description": "BEMP Interrupt Enable for PIPE2"
              },
              "PIPE1BEMPE": {
                "bit": 1,
                "description": "BEMP Interrupt Enable for PIPE1"
              },
              "PIPE0BEMPE": {
                "bit": 0,
                "description": "BEMP Interrupt Enable for PIPE0"
              }
            },
            "SOFCFG": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "TRNENSEL": {
                "bit": 8,
                "description": "Transaction-Enabled Time Select"
              },
              "BRDYM": {
                "bit": 6,
                "description": "BRDY Interrupt Status Clear Timing"
              },
              "EDGESTS": {
                "bit": 4,
                "description": "Edge Interrupt Output Status Monitor"
              }
            },
            "INTSTS0": {
              "VBINT": {
                "bit": 15,
                "description": "VBUS Interrupt Status"
              },
              "RESM": {
                "bit": 14,
                "description": "Resume Interrupt Status"
              },
              "SOFR": {
                "bit": 13,
                "description": "Frame Number Refresh Interrupt Status"
              },
              "DVST": {
                "bit": 12,
                "description": "Device State Transition Interrupt Status"
              },
              "CTRT": {
                "bit": 11,
                "description": "Control Transfer Stage Transition Interrupt Status"
              },
              "BEMP": {
                "bit": 10,
                "description": "Buffer Empty Interrupt Status"
              },
              "NRDY": {
                "bit": 9,
                "description": "Buffer Not Ready Interrupt Status"
              },
              "BRDY": {
                "bit": 8,
                "description": "Buffer Ready Interrupt Status"
              },
              "VBSTS": {
                "bit": 7,
                "description": "VBUS Input Status"
              },
              "DVSQ": {
                "bit": 4,
                "description": "Device State",
                "width": 3
              },
              "VALID": {
                "bit": 3,
                "description": "USB Request Reception"
              },
              "CTSQ": {
                "bit": 0,
                "description": "Control Transfer Stage",
                "width": 3
              }
            },
            "INTSTS1": {
              "OVRCR": {
                "bit": 15,
                "description": "Overcurrent Input Change Interrupt Status"
              },
              "BCHG": {
                "bit": 14,
                "description": "USB Bus Change Interrupt Status"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "DTCH": {
                "bit": 12,
                "description": "USB Disconnection Detection Interrupt Status"
              },
              "ATTCH": {
                "bit": 11,
                "description": "ATTCH Interrupt Status"
              },
              "EOFERR": {
                "bit": 6,
                "description": "EOF Error Detection Interrupt Status"
              },
              "SIGN": {
                "bit": 5,
                "description": "Setup Transaction Error Interrupt Status"
              },
              "SACK": {
                "bit": 4,
                "description": "Setup Transaction Normal Response Interrupt Status"
              },
              "PDDETINT0": {
                "bit": 0,
                "description": "PDDET0 Detection Interrupt Status"
              }
            },
            "BRDYSTS": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PIPE9BRDY": {
                "bit": 9,
                "description": "BRDY Interrupt Status for PIPE9"
              },
              "PIPE8BRDY": {
                "bit": 8,
                "description": "BRDY Interrupt Status for PIPE8"
              },
              "PIPE7BRDY": {
                "bit": 7,
                "description": "BRDY Interrupt Status for PIPE7"
              },
              "PIPE6BRDY": {
                "bit": 6,
                "description": "BRDY Interrupt Status for PIPE6"
              },
              "PIPE5BRDY": {
                "bit": 5,
                "description": "BRDY Interrupt Status for PIPE5"
              },
              "PIPE4BRDY": {
                "bit": 4,
                "description": "BRDY Interrupt Status for PIPE4"
              },
              "PIPE3BRDY": {
                "bit": 3,
                "description": "BRDY Interrupt Status for PIPE3"
              },
              "PIPE2BRDY": {
                "bit": 2,
                "description": "BRDY Interrupt Status for PIPE2"
              },
              "PIPE1BRDY": {
                "bit": 1,
                "description": "BRDY Interrupt Status for PIPE1"
              },
              "PIPE0BRDY": {
                "bit": 0,
                "description": "BRDY Interrupt Status for PIPE0"
              }
            },
            "NRDYSTS": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PIPE9NRDY": {
                "bit": 9,
                "description": "NRDY Interrupt Status for PIPE9"
              },
              "PIPE8NRDY": {
                "bit": 8,
                "description": "NRDY Interrupt Status for PIPE8"
              },
              "PIPE7NRDY": {
                "bit": 7,
                "description": "NRDY Interrupt Status for PIPE7"
              },
              "PIPE6NRDY": {
                "bit": 6,
                "description": "NRDY Interrupt Status for PIPE6"
              },
              "PIPE5NRDY": {
                "bit": 5,
                "description": "NRDY Interrupt Status for PIPE5"
              },
              "PIPE4NRDY": {
                "bit": 4,
                "description": "NRDY Interrupt Status for PIPE4"
              },
              "PIPE3NRDY": {
                "bit": 3,
                "description": "NRDY Interrupt Status for PIPE3"
              },
              "PIPE2NRDY": {
                "bit": 2,
                "description": "NRDY Interrupt Status for PIPE2"
              },
              "PIPE1NRDY": {
                "bit": 1,
                "description": "NRDY Interrupt Status for PIPE1"
              },
              "PIPE0NRDY": {
                "bit": 0,
                "description": "NRDY Interrupt Status for PIPE0"
              }
            },
            "BEMPSTS": {
              "Reserved": {
                "bit": 10,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "PIPE9BEMP": {
                "bit": 9,
                "description": "BEMP Interrupt Status for PIPE9"
              },
              "PIPE8BEMP": {
                "bit": 8,
                "description": "BEMP Interrupt Status for PIPE8"
              },
              "PIPE7BEMP": {
                "bit": 7,
                "description": "BEMP Interrupt Status for PIPE7"
              },
              "PIPE6BEMP": {
                "bit": 6,
                "description": "BEMP Interrupt Status for PIPE6"
              },
              "PIPE5BEMP": {
                "bit": 5,
                "description": "BEMP Interrupt Status for PIPE5"
              },
              "PIPE4BEMP": {
                "bit": 4,
                "description": "BEMP Interrupt Status for PIPE4"
              },
              "PIPE3BEMP": {
                "bit": 3,
                "description": "BEMP Interrupt Status for PIPE3"
              },
              "PIPE2BEMP": {
                "bit": 2,
                "description": "BEMP Interrupt Status for PIPE2"
              },
              "PIPE1BEMP": {
                "bit": 1,
                "description": "BEMP Interrupt Status for PIPE1"
              },
              "PIPE0BEMP": {
                "bit": 0,
                "description": "BEMP Interrupt Status for PIPE0"
              }
            },
            "FRMNUM": {
              "OVRN": {
                "bit": 15,
                "description": "Overrun/Underrun Detection Status"
              },
              "CRCE": {
                "bit": 14,
                "description": "Receive Data Error"
              },
              "Reserved": {
                "bit": 11,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "FRNM": {
                "bit": 0,
                "description": "Frame NumberLatest frame number",
                "width": 11
              }
            },
            "USBREQ": {
              "BREQUEST": {
                "bit": 8,
                "description": "RequestThese bits store the USB request bRequest value.",
                "width": 8
              },
              "BMREQUESTTYPE": {
                "bit": 0,
                "description": "Request TypeThese bits store the USB request bmRequestType value.",
                "width": 8
              }
            },
            "USBVAL": {
              "WVALUE": {
                "bit": 0,
                "description": "ValueThese bits store the USB request Value value.",
                "width": 16
              }
            },
            "USBINDX": {
              "WINDEX": {
                "bit": 0,
                "description": "IndexThese bits store the USB request wIndex value.",
                "width": 16
              }
            },
            "USBLENG": {
              "WLENGTH": {
                "bit": 0,
                "description": "LengthThese bits store the USB request wLength value.",
                "width": 16
              }
            },
            "DCPCFG": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "SHTNAK": {
                "bit": 7,
                "description": "Pipe Disabled at End of Transfer"
              },
              "DIR": {
                "bit": 4,
                "description": "Transfer Direction"
              }
            },
            "DCPMAXP": {
              "DEVSEL": {
                "bit": 12,
                "description": "Device Select",
                "width": 4
              },
              "Reserved": {
                "bit": 7,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "MXPS": {
                "bit": 0,
                "description": "Maximum Packet SizeThese bits set the maximum amount of data (maximum packet size) in payloads for the DCP.",
                "width": 7
              }
            },
            "DCPCTR": {
              "BSTS": {
                "bit": 15,
                "description": "Buffer Status"
              },
              "SUREQ": {
                "bit": 14,
                "description": "Setup Token Transmission"
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "SUREQCLR": {
                "bit": 11,
                "description": "SUREQ Bit Clear"
              },
              "SQCLR": {
                "bit": 8,
                "description": "Sequence Toggle Bit Clear"
              },
              "SQSET": {
                "bit": 7,
                "description": "Sequence Toggle Bit Set"
              },
              "SQMON": {
                "bit": 6,
                "description": "Sequence Toggle Bit Monitor"
              },
              "PBUSY": {
                "bit": 5,
                "description": "Pipe Busy"
              },
              "CCPL": {
                "bit": 2,
                "description": "Control Transfer End Enable"
              },
              "PID": {
                "bit": 0,
                "description": "Response PID",
                "width": 2
              }
            },
            "PIPESEL": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000000000000. The write value should be 000000000000.",
                "width": 12
              },
              "PIPESEL": {
                "bit": 0,
                "description": "Pipe Window Select",
                "width": 4
              }
            },
            "PIPECFG": {
              "TYPE": {
                "bit": 14,
                "description": "Transfer Type",
                "width": 2
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "BFRE": {
                "bit": 10,
                "description": "BRDY Interrupt Operation Specification"
              },
              "DBLB": {
                "bit": 9,
                "description": "Double Buffer Mode"
              },
              "SHTNAK": {
                "bit": 7,
                "description": "Pipe Disabled at End of Transfer"
              },
              "DIR": {
                "bit": 4,
                "description": "Transfer Direction"
              },
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint NumberThese bits specify the endpoint number for the selected pipe.Setting 0000b means unused pipe.",
                "width": 4
              }
            },
            "PIPEMAXP": {
              "DEVSEL": {
                "bit": 12,
                "description": "Device Select",
                "width": 4
              },
              "Reserved": {
                "bit": 9,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "MXPS": {
                "bit": 0,
                "description": "Maximum Packet SizePIPE1 and PIPE2:  1 byte (001h) to 256 bytes (100h)PIPE3 to PIPE5:   8 bytes (008h), 16 bytes (010h),  32 bytes (020h), 64 bytes (040h)   (Bits [8:7] and [2:0] are not provided.)PIPE6 to PIPE9:  1 byte (001h) to 64 bytes (040h)  (Bits [8:7] are not provided.)",
                "width": 9
              }
            },
            "PIPEPERI": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 000000000. The write value should be 000000000.",
                "width": 9
              },
              "IFIS": {
                "bit": 12,
                "description": "Isochronous IN Buffer Flush"
              },
              "IITV": {
                "bit": 0,
                "description": "Interval Error Detection IntervalSpecifies the interval error detection timing for the selected pipe in terms of frames, which is expressed as nth power of 2.",
                "width": 3
              }
            },
            "PIPE%sCTR": {
              "BSTS": {
                "bit": 15,
                "description": "Buffer Status"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "ACLRM": {
                "bit": 9,
                "description": "Auto Buffer Clear Mode"
              },
              "SQCLR": {
                "bit": 8,
                "description": "Sequence Toggle Bit Clear"
              },
              "SQSET": {
                "bit": 7,
                "description": "Sequence Toggle Bit Set"
              },
              "SQMON": {
                "bit": 6,
                "description": "Sequence Toggle Bit Confirmation"
              },
              "PBUSY": {
                "bit": 5,
                "description": "Pipe Busy"
              },
              "PID": {
                "bit": 0,
                "description": "Response PID",
                "width": 2
              }
            },
            "PIPE%sTRE": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "TRENB": {
                "bit": 9,
                "description": "Transaction Counter Enable"
              },
              "TRCLR": {
                "bit": 8,
                "description": "Transaction Counter Clear"
              }
            },
            "PIPE%sTRN": {
              "TRNCNT": {
                "bit": 0,
                "description": "Transaction Counter",
                "width": 16
              }
            },
            "DEVADD%s": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "USBSPD": {
                "bit": 6,
                "description": "Transfer Speed of Communication Target Device",
                "width": 2
              }
            },
            "USBMC": {
              "Reserved": {
                "bit": 1,
                "description": "This bit is read as 1. The write value should be 1."
              },
              "VDCEN": {
                "bit": 7,
                "description": "USB Regulator On/Off Control"
              },
              "VDDUSBE": {
                "bit": 0,
                "description": "USB Reference Power Supply Circuit On/Off Control"
              }
            },
            "USBBCCTRL0": {
              "Reserved": {
                "bit": 6,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PDDETSTS0": {
                "bit": 9,
                "description": "D+ Pin 0.6 V Input Detection Status"
              },
              "CHGDETSTS0": {
                "bit": 8,
                "description": "D- Pin 0.6 V Input Detection Status"
              },
              "BATCHGE0": {
                "bit": 7,
                "description": "BC (Battery Charger) Function Ch0 General Enable Control"
              },
              "VDMSRCE0": {
                "bit": 5,
                "description": "D- Pin VDMSRC (0.6 V) Output Control"
              },
              "IDPSINKE0": {
                "bit": 4,
                "description": "D+ Pin 0.6 V Input Detection (Comparator and Sink) Control"
              },
              "VDPSRCE0": {
                "bit": 3,
                "description": "D+ Pin VDPSRC (0.6 V) Output Control"
              },
              "IDMSINKE0": {
                "bit": 2,
                "description": "D- Pin 0.6 V Input Detection (Comparator and Sink) Control"
              },
              "IDPSRCE0": {
                "bit": 1,
                "description": "D+ Pin IDPSRC Output Control"
              },
              "RPDME0": {
                "bit": 0,
                "description": "D- Pin Pull-Down Control"
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40040000"
            },
            {
              "name": "PORT1",
              "base": "0x40040020"
            },
            {
              "name": "PORT2",
              "base": "0x40040040"
            },
            {
              "name": "PORT3",
              "base": "0x40040060"
            },
            {
              "name": "PORT4",
              "base": "0x40040080"
            },
            {
              "name": "PORT5",
              "base": "0x400400A0"
            },
            {
              "name": "PORT6",
              "base": "0x400400C0"
            },
            {
              "name": "PORT7",
              "base": "0x400400E0"
            },
            {
              "name": "PORT8",
              "base": "0x40040100"
            },
            {
              "name": "PORT9",
              "base": "0x40040120"
            }
          ],
          "registers": {
            "PCNTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Control Register 1"
            },
            "PODR": {
              "offset": "0x00",
              "size": 16,
              "description": "Output data register"
            },
            "PDR": {
              "offset": "0x02",
              "size": 16,
              "description": "Data direction register"
            },
            "PCNTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Control Register 2"
            },
            "PIDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Input data register"
            },
            "PCNTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Control Register 3"
            },
            "PORR": {
              "offset": "0x08",
              "size": 16,
              "description": "Output reset register"
            },
            "POSR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Output set register"
            }
          },
          "bits": {
            "PCNTR1": {
              "PODR": {
                "bit": 16,
                "description": "Pmn Output Data",
                "width": 16
              },
              "PDR": {
                "bit": 0,
                "description": "Pmn Direction",
                "width": 16
              }
            },
            "PODR": {
              "PODR": {
                "bit": 0,
                "description": "Pmn Output Data",
                "width": 16
              }
            },
            "PDR": {
              "PDR": {
                "bit": 0,
                "description": "Pmn Direction",
                "width": 16
              }
            },
            "PCNTR2": {
              "EIDR": {
                "bit": 16,
                "description": "Pmn Event Input Data",
                "width": 16
              },
              "PIDR": {
                "bit": 0,
                "description": "Pmn Input Data",
                "width": 16
              }
            },
            "PIDR": {
              "PIDR": {
                "bit": 0,
                "description": "Pmn Input Data",
                "width": 16
              }
            },
            "PCNTR3": {
              "PORR": {
                "bit": 16,
                "description": "Pmn Output Reset",
                "width": 16
              },
              "POSR": {
                "bit": 0,
                "description": "Pmn Output Set",
                "width": 16
              }
            },
            "PORR": {
              "PORR": {
                "bit": 0,
                "description": "Pmn Output Reset",
                "width": 16
              }
            },
            "POSR": {
              "POSR": {
                "bit": 0,
                "description": "Pmn Output Set",
                "width": 16
              }
            }
          }
        },
        "PFS": {
          "instances": [
            {
              "name": "PFS",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "P000PFS": {
              "offset": "0x00",
              "size": 32,
              "description": "P000 Pin Function Control Register"
            },
            "P000PFS_HA": {
              "offset": "0x02",
              "size": 16,
              "description": "P000 Pin Function Control Register"
            },
            "P000PFS_BY": {
              "offset": "0x03",
              "size": 8,
              "description": "P000 Pin Function Control Register"
            },
            "P00%sPFS": {
              "offset": "0x04",
              "size": 32,
              "description": "P00%s Pin Function Control Register"
            },
            "P00%sPFS_HA": {
              "offset": "0x06",
              "size": 16,
              "description": "P00%s Pin Function Control Register"
            },
            "P00%sPFS_BY": {
              "offset": "0x07",
              "size": 8,
              "description": "P00%s Pin Function Control Register"
            },
            "P0%sPFS": {
              "offset": "0x28",
              "size": 32,
              "description": "P0%s Pin Function Control Register"
            },
            "P0%sPFS_HA": {
              "offset": "0x2A",
              "size": 16,
              "description": "P0%s Pin Function Control Register"
            },
            "P0%sPFS_BY": {
              "offset": "0x2B",
              "size": 8,
              "description": "P0%s Pin Function Control Register"
            },
            "P10%sPFS": {
              "offset": "0x40",
              "size": 32,
              "description": "P10%s Pin Function Control Register"
            },
            "P10%sPFS_HA": {
              "offset": "0x42",
              "size": 16,
              "description": "P10%s Pin Function Control Register"
            },
            "P10%sPFS_BY": {
              "offset": "0x43",
              "size": 8,
              "description": "P10%s Pin Function Control Register"
            },
            "P108PFS": {
              "offset": "0x60",
              "size": 32,
              "description": "P108 Pin Function Control Register"
            },
            "P108PFS_HA": {
              "offset": "0x62",
              "size": 16,
              "description": "P108 Pin Function Control Register"
            },
            "P108PFS_BY": {
              "offset": "0x63",
              "size": 8,
              "description": "P108 Pin Function Control Register"
            },
            "P109PFS": {
              "offset": "0x64",
              "size": 32,
              "description": "P109 Pin Function Control Register"
            },
            "P109PFS_HA": {
              "offset": "0x66",
              "size": 16,
              "description": "P109 Pin Function Control Register"
            },
            "P109PFS_BY": {
              "offset": "0x67",
              "size": 8,
              "description": "P109 Pin Function Control Register"
            },
            "P110PFS": {
              "offset": "0x68",
              "size": 32,
              "description": "P110 Pin Function Control Register"
            },
            "P110PFS_HA": {
              "offset": "0x6A",
              "size": 16,
              "description": "P110 Pin Function Control Register"
            },
            "P110PFS_BY": {
              "offset": "0x6B",
              "size": 8,
              "description": "P110 Pin Function Control Register"
            },
            "P1%sPFS": {
              "offset": "0x6C",
              "size": 32,
              "description": "P1%s Pin Function Control Register"
            },
            "P1%sPFS_HA": {
              "offset": "0x6E",
              "size": 16,
              "description": "P1%s Pin Function Control Register"
            },
            "P1%sPFS_BY": {
              "offset": "0x6F",
              "size": 8,
              "description": "P1%s Pin Function Control Register"
            },
            "P200PFS": {
              "offset": "0x80",
              "size": 32,
              "description": "P200 Pin Function Control Register"
            },
            "P200PFS_HA": {
              "offset": "0x82",
              "size": 16,
              "description": "P200 Pin Function Control Register"
            },
            "P200PFS_BY": {
              "offset": "0x83",
              "size": 8,
              "description": "P200 Pin Function Control Register"
            },
            "P201PFS": {
              "offset": "0x84",
              "size": 32,
              "description": "P201 Pin Function Control Register"
            },
            "P201PFS_HA": {
              "offset": "0x86",
              "size": 16,
              "description": "P201 Pin Function Control Register"
            },
            "P201PFS_BY": {
              "offset": "0x87",
              "size": 8,
              "description": "P201 Pin Function Control Register"
            },
            "P20%sPFS": {
              "offset": "0x88",
              "size": 32,
              "description": "P20%s Pin Function Control Register"
            },
            "P20%sPFS_HA": {
              "offset": "0x8A",
              "size": 16,
              "description": "P20%s Pin Function Control Register"
            },
            "P20%sPFS_BY": {
              "offset": "0x8B",
              "size": 8,
              "description": "P20%s Pin Function Control Register"
            },
            "P2%sPFS": {
              "offset": "0xB0",
              "size": 32,
              "description": "P2%s Pin Function Control Register"
            },
            "P2%sPFS_HA": {
              "offset": "0xB2",
              "size": 16,
              "description": "P2%s Pin Function Control Register"
            },
            "P2%sPFS_BY": {
              "offset": "0xB3",
              "size": 8,
              "description": "P2%s Pin Function Control Register"
            },
            "P300PFS": {
              "offset": "0xC0",
              "size": 32,
              "description": "P300 Pin Function Control Register"
            },
            "P300PFS_HA": {
              "offset": "0xC2",
              "size": 16,
              "description": "P300 Pin Function Control Register"
            },
            "P300PFS_BY": {
              "offset": "0xC3",
              "size": 8,
              "description": "P300 Pin Function Control Register"
            },
            "P30%sPFS": {
              "offset": "0xC4",
              "size": 32,
              "description": "P30%s Pin Function Control Register"
            },
            "P30%sPFS_HA": {
              "offset": "0xC6",
              "size": 16,
              "description": "P30%s Pin Function Control Register"
            },
            "P30%sPFS_BY": {
              "offset": "0xC7",
              "size": 8,
              "description": "P30%s Pin Function Control Register"
            },
            "P3%sPFS": {
              "offset": "0xE8",
              "size": 32,
              "description": "P3%s Pin Function Control Register"
            },
            "P3%sPFS_HA": {
              "offset": "0xEA",
              "size": 16,
              "description": "P3%s Pin Function Control Register"
            },
            "P3%sPFS_BY": {
              "offset": "0xEB",
              "size": 8,
              "description": "P3%s Pin Function Control Register"
            },
            "P40%sPFS": {
              "offset": "0x100",
              "size": 32,
              "description": "P40%s Pin Function Control Register"
            },
            "P40%sPFS_HA": {
              "offset": "0x102",
              "size": 16,
              "description": "P40%s Pin Function Control Register"
            },
            "P40%sPFS_BY": {
              "offset": "0x103",
              "size": 8,
              "description": "P40%s Pin Function Control Register"
            },
            "P408PFS": {
              "offset": "0x120",
              "size": 32,
              "description": "P408 Pin Function Control Register"
            },
            "P408PFS_HA": {
              "offset": "0x122",
              "size": 16,
              "description": "P408 Pin Function Control Register"
            },
            "P408PFS_BY": {
              "offset": "0x123",
              "size": 8,
              "description": "P408 Pin Function Control Register"
            },
            "P409PFS": {
              "offset": "0x124",
              "size": 32,
              "description": "P409 Pin Function Control Register"
            },
            "P409PFS_HA": {
              "offset": "0x126",
              "size": 16,
              "description": "P409 Pin Function Control Register"
            },
            "P409PFS_BY": {
              "offset": "0x127",
              "size": 8,
              "description": "P409 Pin Function Control Register"
            },
            "P4%sPFS": {
              "offset": "0x128",
              "size": 32,
              "description": "P4%s Pin Function Control Register"
            },
            "P4%sPFS_HA": {
              "offset": "0x12A",
              "size": 16,
              "description": "P4%s Pin Function Control Register"
            },
            "P4%sPFS_BY": {
              "offset": "0x12B",
              "size": 8,
              "description": "P4%s Pin Function Control Register"
            },
            "P50%sPFS": {
              "offset": "0x140",
              "size": 32,
              "description": "P50%s Pin Function Control Register"
            },
            "P50%sPFS_HA": {
              "offset": "0x142",
              "size": 16,
              "description": "P50%s Pin Function Control Register"
            },
            "P50%sPFS_BY": {
              "offset": "0x143",
              "size": 8,
              "description": "P50%s Pin Function Control Register"
            },
            "P5%sPFS": {
              "offset": "0x16C",
              "size": 32,
              "description": "P5%s Pin Function Control Register"
            },
            "P5%sPFS_HA": {
              "offset": "0x16E",
              "size": 16,
              "description": "P5%s Pin Function Control Register"
            },
            "P5%sPFS_BY": {
              "offset": "0x16F",
              "size": 8,
              "description": "P5%s Pin Function Control Register"
            },
            "P60%sPFS": {
              "offset": "0x1A0",
              "size": 32,
              "description": "P60%s Pin Function Control Register"
            },
            "P60%sPFS_HA": {
              "offset": "0x1A2",
              "size": 16,
              "description": "P60%s Pin Function Control Register"
            },
            "P60%sPFS_BY": {
              "offset": "0x1A3",
              "size": 8,
              "description": "P60%s Pin Function Control Register"
            },
            "P6%sPFS": {
              "offset": "0x1A8",
              "size": 32,
              "description": "P6%s Pin Function Control Register"
            },
            "P6%sPFS_HA": {
              "offset": "0x1AA",
              "size": 16,
              "description": "P6%s Pin Function Control Register"
            },
            "P6%sPFS_BY": {
              "offset": "0x1AB",
              "size": 8,
              "description": "P6%s Pin Function Control Register"
            },
            "P70%sPFS": {
              "offset": "0x1E0",
              "size": 32,
              "description": "P70%s Pin Function Control Register"
            },
            "P70%sPFS_HA": {
              "offset": "0x1E2",
              "size": 16,
              "description": "P70%s Pin Function Control Register"
            },
            "P70%sPFS_BY": {
              "offset": "0x1E3",
              "size": 8,
              "description": "P70%s Pin Function Control Register"
            },
            "P7%sPFS": {
              "offset": "0x1E8",
              "size": 32,
              "description": "P7%s Pin Function Control Register"
            },
            "P7%sPFS_HA": {
              "offset": "0x1EA",
              "size": 16,
              "description": "P7%s Pin Function Control Register"
            },
            "P7%sPFS_BY": {
              "offset": "0x1EB",
              "size": 8,
              "description": "P7%s Pin Function Control Register"
            },
            "P80%sPFS": {
              "offset": "0x200",
              "size": 32,
              "description": "P80%s Pin Function Control Register"
            },
            "P80%sPFS_HA": {
              "offset": "0x202",
              "size": 16,
              "description": "P80%s Pin Function Control Register"
            },
            "P80%sPFS_BY": {
              "offset": "0x203",
              "size": 8,
              "description": "P80%s Pin Function Control Register"
            },
            "P90%sPFS": {
              "offset": "0x240",
              "size": 32,
              "description": "P90%s Pin Function Control Register"
            },
            "P90%sPFS_HA": {
              "offset": "0x242",
              "size": 16,
              "description": "P90%s Pin Function Control Register"
            },
            "P90%sPFS_BY": {
              "offset": "0x243",
              "size": 8,
              "description": "P90%s Pin Function Control Register"
            },
            "P9%sPFS": {
              "offset": "0x278",
              "size": 32,
              "description": "P9%s Pin Function Control Register"
            },
            "P9%sPFS_HA": {
              "offset": "0x27A",
              "size": 16,
              "description": "P9%s Pin Function Control Register"
            },
            "P9%sPFS_BY": {
              "offset": "0x27B",
              "size": 8,
              "description": "P9%s Pin Function Control Register"
            }
          },
          "bits": {
            "P000PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function SelectThese bits select the peripheral function. For individual pin functions, see the MPC table",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Failing"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P000PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Failing"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P000PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select These bits select the peripheral function. For individual pin functions, see the setting table.",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Failing"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Failing"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P108PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P109PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select These bits select the peripheral function. For individual pin functions, see the setting table.",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Failing"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P109PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Failing"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P109PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select These bits select the peripheral function. For individual pin functions, see the setting table.",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P201PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P408PFS": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "PSEL": {
                "bit": 24,
                "description": "Port Function Select These bits select the peripheral function. For individual pin functions, see the setting table.",
                "width": 5
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR1": {
                "bit": 11,
                "description": "Drive Strength Control Register"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P408PFS_HA": {
              "ASEL": {
                "bit": 15,
                "description": "Analog Input enable"
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ input enable"
              },
              "EOF": {
                "bit": 13,
                "description": "Event on Falling"
              },
              "EOR": {
                "bit": 12,
                "description": "Event on Rising"
              },
              "DSCR1": {
                "bit": 11,
                "description": "Drive Strength Control Register"
              },
              "DSCR": {
                "bit": 10,
                "description": "Drive Strength Control Register"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            },
            "P408PFS_BY": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open Drain Control"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port Input Data"
              },
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              }
            }
          }
        },
        "PMISC": {
          "instances": [
            {
              "name": "PMISC",
              "base": "0x40040D00"
            }
          ],
          "registers": {
            "PWPR": {
              "offset": "0x03",
              "size": 8,
              "description": "Write-Protect Register"
            }
          },
          "bits": {
            "PWPR": {
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              },
              "PFSWE": {
                "bit": 6,
                "description": "PFS Register Write Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              }
            }
          }
        },
        "ELC": {
          "instances": [
            {
              "name": "ELC",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "ELCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Link Controller Register"
            },
            "ELSEGR%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Link Software Event Generation Register %s"
            },
            "ELSR%s": {
              "offset": "0x48",
              "size": 16,
              "description": "Event Link Setting Register %s"
            },
            "ELSR12": {
              "offset": "0x40",
              "size": 16,
              "description": "Event Link Setting Register 12"
            }
          },
          "bits": {
            "ELCR": {
              "ELCON": {
                "bit": 7,
                "description": "All Event Link Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              }
            },
            "ELSEGR%s": {
              "WI": {
                "bit": 7,
                "description": "ELSEGR Register Write Disable"
              },
              "WE": {
                "bit": 6,
                "description": "SEG Bit Write Enable"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00000. The write value should be 00000.",
                "width": 5
              },
              "SEG": {
                "bit": 0,
                "description": "Software Event Generation"
              }
            },
            "ELSR%s": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 8
              }
            },
            "ELSR12": {
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 8
              }
            }
          }
        },
        "DOC": {
          "instances": [
            {
              "name": "DOC",
              "base": "0x40054100"
            }
          ],
          "registers": {
            "DOCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DOC Control Register"
            },
            "DODIR": {
              "offset": "0x02",
              "size": 16,
              "description": "DOC Data Input Register"
            },
            "DODSR": {
              "offset": "0x04",
              "size": 16,
              "description": "DOC Data Setting Register"
            }
          },
          "bits": {
            "DOCR": {
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "DOPCFCL": {
                "bit": 6,
                "description": "DOPCF Clear"
              },
              "DOPCF": {
                "bit": 5,
                "description": "Data Operation Circuit FlagIndicates the result of an operation."
              },
              "DCSEL": {
                "bit": 2,
                "description": "Detection Condition Select"
              },
              "OMS": {
                "bit": 0,
                "description": "Operating Mode Select",
                "width": 2
              }
            },
            "DODIR": {
              "DODIR": {
                "bit": 0,
                "description": "16-bit read-write register in which 16-bit data for use in the operations are stored.",
                "width": 16
              }
            },
            "DODSR": {
              "DODSR": {
                "bit": 0,
                "description": "This register stores 16-bit data for use as a reference in data comparison mode. This register also stores the results of operations in data addition and data subtraction modes.",
                "width": 16
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "CRCCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register0"
            },
            "CRCCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC Control Register1"
            },
            "CRCDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input Register"
            },
            "CRCDIR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC Data Input Register (byte access)"
            },
            "CRCDOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_HA": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC Data Output Register (halfword access)"
            },
            "CRCDOR_BY": {
              "offset": "0x08",
              "size": 8,
              "description": "CRC Data Output Register(byte access)"
            },
            "CRCSAR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Snoop Address Register"
            }
          },
          "bits": {
            "CRCCR0": {
              "DORCIR": {
                "bit": 7,
                "description": "CRCDOR Register Clear"
              },
              "LMS": {
                "bit": 6,
                "description": "CRC Calculation Switching"
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "GPS": {
                "bit": 0,
                "description": "CRC Generating Polynomial Switching",
                "width": 3
              }
            },
            "CRCCR1": {
              "CRCSEN": {
                "bit": 7,
                "description": "Snoop enable bit"
              },
              "CRCSWR": {
                "bit": 6,
                "description": "Snoop-on-write/read switch bit"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              }
            },
            "CRCDIR": {
              "CRCDIR": {
                "bit": 0,
                "description": "Calculation input Data (Case of CRC-32, CRC-32C )",
                "width": 32
              }
            },
            "CRCDIR_BY": {
              "CRCDIR_BY": {
                "bit": 0,
                "description": "Calculation input Data ( Case of CRC-8, CRC-16 or CRC-CCITT )",
                "width": 8
              }
            },
            "CRCDOR": {
              "CRCDOR": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-32, CRC-32C )",
                "width": 32
              }
            },
            "CRCDOR_HA": {
              "CRCDOR_HA": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-16 or CRC-CCITT )",
                "width": 16
              }
            },
            "CRCDOR_BY": {
              "CRCDOR_BY": {
                "bit": 0,
                "description": "Calculation output Data (Case of CRC-8 )",
                "width": 8
              }
            },
            "CRCSAR": {
              "Reserved": {
                "bit": 14,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "CRCSA": {
                "bit": 0,
                "description": "snoop address bitSet the I/O register address to snoop",
                "width": 14
              }
            }
          }
        },
        "CAC": {
          "instances": [
            {
              "name": "CAC",
              "base": "0x40044600"
            }
          ],
          "registers": {
            "CACR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CAC Control Register 0"
            },
            "CACR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CAC Control Register 1"
            },
            "CACR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CAC Control Register 2"
            },
            "CAICR": {
              "offset": "0x03",
              "size": 8,
              "description": "CAC Interrupt Control Register"
            },
            "CASTR": {
              "offset": "0x04",
              "size": 8,
              "description": "CAC Status Register"
            },
            "CAULVR": {
              "offset": "0x06",
              "size": 16,
              "description": "CAC Upper-Limit Value Setting Register"
            },
            "CALLVR": {
              "offset": "0x08",
              "size": 16,
              "description": "CAC Lower-Limit Value Setting Register"
            },
            "CACNTBR": {
              "offset": "0x0A",
              "size": 16,
              "description": "CAC Counter Buffer Register"
            }
          },
          "bits": {
            "CACR0": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CFME": {
                "bit": 0,
                "description": "Clock Frequency Measurement Enable."
              }
            },
            "CACR1": {
              "EDGES": {
                "bit": 6,
                "description": "Valid Edge Select",
                "width": 2
              },
              "TCSS": {
                "bit": 4,
                "description": "Measurement Target Clock Frequency Division Ratio Select",
                "width": 2
              },
              "FMCS": {
                "bit": 1,
                "description": "Measurement Target Clock Select",
                "width": 3
              },
              "CACREFE": {
                "bit": 0,
                "description": "CACREF Pin Input Enable"
              }
            },
            "CACR2": {
              "DFS": {
                "bit": 6,
                "description": "Digital Filter Selection",
                "width": 2
              },
              "RCDS": {
                "bit": 4,
                "description": "Measurement Reference Clock Frequency Division Ratio Select",
                "width": 2
              },
              "RSCS": {
                "bit": 1,
                "description": "Measurement Reference Clock Select",
                "width": 3
              },
              "RPS": {
                "bit": 0,
                "description": "Reference Signal Select"
              }
            },
            "CAICR": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "OVFFCL": {
                "bit": 6,
                "description": "OVFF Clear"
              },
              "MENDFCL": {
                "bit": 5,
                "description": "MENDF Clear"
              },
              "FERRFCL": {
                "bit": 4,
                "description": "FERRF Clear"
              },
              "OVFIE": {
                "bit": 2,
                "description": "Overflow Interrupt Request  Enable"
              },
              "MENDIE": {
                "bit": 1,
                "description": "Measurement End Interrupt Request Enable"
              },
              "FERRIE": {
                "bit": 0,
                "description": "Frequency Error Interrupt Request Enable"
              }
            },
            "CASTR": {
              "OVFF": {
                "bit": 2,
                "description": "Counter Overflow Flag"
              },
              "MENDF": {
                "bit": 1,
                "description": "Measurement End Flag"
              },
              "FERRF": {
                "bit": 0,
                "description": "Frequency Error Flag"
              }
            },
            "CAULVR": {
              "CAULVR": {
                "bit": 0,
                "description": "CAULVR is a 16-bit readable/writable register that stores the upper-limit value of the frequency.",
                "width": 16
              }
            },
            "CALLVR": {
              "CALLVR": {
                "bit": 0,
                "description": "CALLVR is a 16-bit readable/writable register that stores the lower-limit value of the frequency.",
                "width": 16
              }
            },
            "CACNTBR": {
              "CACNTBR": {
                "bit": 0,
                "description": "CACNTBR is a 16-bit read-only register that retains the counter value at the time a valid reference signal edge is input",
                "width": 16
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC8",
              "base": "0x4009E000"
            },
            {
              "name": "DAC12",
              "base": "0x4005E000"
            }
          ],
          "registers": {
            "DACS%s": {
              "offset": "0x00",
              "size": 8,
              "description": "D/A Conversion Value Setting Register %s"
            },
            "DAM": {
              "offset": "0x03",
              "size": 8,
              "description": "D/A Converter Mode Register"
            }
          },
          "bits": {
            "DACS%s": {
              "DACS": {
                "bit": 0,
                "description": "DACS D/A conversion store data note: When 8-bit D/A Converter output is selected as the reference input for the ACMPLP in the COMPSEL1 register, and ACMPLP operation is enabled (COMPMDR.CnENB = 1), changing the DACS[7:0] bits for the channel in use isprohibited.",
                "width": 8
              }
            },
            "DAM": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "DACE1": {
                "bit": 5,
                "description": "D/A Operation Enable 1"
              },
              "DACE0": {
                "bit": 4,
                "description": "D/A Operation Enable 0"
              }
            }
          }
        },
        "CTSU": {
          "instances": [
            {
              "name": "CTSU",
              "base": "0x40081000"
            }
          ],
          "registers": {
            "CTSUCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CTSU Control Register 0"
            },
            "CTSUCR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CTSU Control Register 1"
            },
            "CTSUSDPRS": {
              "offset": "0x02",
              "size": 8,
              "description": "CTSU Synchronous Noise Reduction Setting Register"
            },
            "CTSUSST": {
              "offset": "0x03",
              "size": 8,
              "description": "CTSU Sensor Stabilization Wait Control Register"
            },
            "CTSUMCH0": {
              "offset": "0x04",
              "size": 8,
              "description": "CTSU Measurement Channel Register 0"
            },
            "CTSUMCH1": {
              "offset": "0x05",
              "size": 8,
              "description": "CTSU Measurement Channel Register 1"
            },
            "CTSUCHAC0": {
              "offset": "0x06",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 0"
            },
            "CTSUCHAC1": {
              "offset": "0x07",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 1"
            },
            "CTSUCHAC2": {
              "offset": "0x08",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 2"
            },
            "CTSUCHAC3": {
              "offset": "0x09",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 3"
            },
            "CTSUCHAC4": {
              "offset": "0x0A",
              "size": 8,
              "description": "CTSU Channel Enable Control Register 4"
            },
            "CTSUCHTRC0": {
              "offset": "0x0B",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 0"
            },
            "CTSUCHTRC1": {
              "offset": "0x0C",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 1"
            },
            "CTSUCHTRC2": {
              "offset": "0x0D",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 3"
            },
            "CTSUCHTRC3": {
              "offset": "0x0E",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 3"
            },
            "CTSUCHTRC4": {
              "offset": "0x0F",
              "size": 8,
              "description": "CTSU Channel Transmit/Receive Control Register 4"
            },
            "CTSUDCLKC": {
              "offset": "0x10",
              "size": 8,
              "description": "CTSU High-Pass Noise Reduction Control Register"
            },
            "CTSUST": {
              "offset": "0x11",
              "size": 8,
              "description": "CTSU Status Register"
            },
            "CTSUSSC": {
              "offset": "0x12",
              "size": 16,
              "description": "CTSU High-Pass Noise Reduction Spectrum Diffusion Control Register"
            },
            "CTSUSO0": {
              "offset": "0x14",
              "size": 16,
              "description": "CTSU Sensor Offset Register 0"
            },
            "CTSUSO1": {
              "offset": "0x16",
              "size": 16,
              "description": "CTSU Sensor Offset Register 1"
            },
            "CTSUSC": {
              "offset": "0x18",
              "size": 16,
              "description": "CTSU Sensor Counter"
            },
            "CTSURC": {
              "offset": "0x1A",
              "size": 16,
              "description": "CTSU Reference Counter"
            },
            "CTSUERRS": {
              "offset": "0x1C",
              "size": 16,
              "description": "CTSU Error Status Register"
            }
          },
          "bits": {
            "CTSUCR0": {
              "CTSUINIT": {
                "bit": 4,
                "description": "CTSU Control Block Initialization"
              },
              "CTSUIOC": {
                "bit": 3,
                "description": "CTSU Transmit Pin Control"
              },
              "CTSUSNZ": {
                "bit": 2,
                "description": "CTSU Wait State Power-Saving Enable"
              },
              "CTSUCAP": {
                "bit": 1,
                "description": "CTSU Measurement Operation Start Trigger Select"
              },
              "CTSUSTRT": {
                "bit": 0,
                "description": "CTSU Measurement Operation Start"
              }
            },
            "CTSUCR1": {
              "CTSUMD": {
                "bit": 6,
                "description": "CTSU Measurement Mode Select",
                "width": 2
              },
              "CTSUCLK": {
                "bit": 4,
                "description": "CTSU Operating Clock Select",
                "width": 2
              },
              "CTSUATUNE1": {
                "bit": 3,
                "description": "CTSU Power Supply Capacity Adjustment"
              },
              "CTSUATUNE0": {
                "bit": 2,
                "description": "CTSU Power Supply Operating Mode Setting"
              },
              "CTSUCSW": {
                "bit": 1,
                "description": "CTSU LPF Capacitance Charging Control"
              },
              "CTSUPON": {
                "bit": 0,
                "description": "CTSU Power Supply Enable"
              }
            },
            "CTSUSDPRS": {
              "Reserved": {
                "bit": 7,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CTSUSOFF": {
                "bit": 6,
                "description": "CTSU High-Pass Noise Reduction Function Off Setting"
              },
              "CTSUPRMODE": {
                "bit": 4,
                "description": "CTSU Base Period and Pulse Count Setting",
                "width": 2
              },
              "CTSUPRRATIO": {
                "bit": 0,
                "description": "CTSU Measurement Time and Pulse Count AdjustmentRecommended setting: 3 (0011b)",
                "width": 4
              }
            },
            "CTSUSST": {
              "CTSUSST": {
                "bit": 0,
                "description": "CTSU Sensor Stabilization Wait ControlNOTE: The value of these bits should be fixed to 00010000b.",
                "width": 8
              }
            },
            "CTSUMCH0": {
              "Reserved": {
                "bit": 6,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "CTSUMCH0": {
                "bit": 0,
                "description": "CTSU Measurement Channel 0.Note1: Writing to these bits is only enabled in self-capacitance single-scan mode (CTSUCR1.CTSUMD[1:0] bits = 00b).Note2: If  the value of CTSUMCH0 was set to b'111111 in  mode other than self-capacitor single scan mode, the measurement is stopped.",
                "width": 6
              }
            },
            "CTSUMCH1": {
              "Reserved": {
                "bit": 6,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "CTSUMCH1": {
                "bit": 0,
                "description": "CTSU Measurement Channel 1Note1: If  the value of CTSUMCH1 was set to b'111111, the measurement is stopped.",
                "width": 6
              }
            },
            "CTSUCHAC0": {
              "CTSUCHAC0": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 0.0: Not measurement target1: Measurement targetNote: CTSUCHAC0[0] corresponds to TS00 and CTSUCHAC0[7] corresponds to TS07. but the write value of CTSUCHAC0[2] should be 0.",
                "width": 8
              }
            },
            "CTSUCHAC1": {
              "CTSUCHAC1": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 1.0: Not measurement target1: Measurement targetNote: CTSUCHAC1[0] corresponds to TS08 and CTSUCHAC1[7] corresponds to TS15.",
                "width": 8
              }
            },
            "CTSUCHAC2": {
              "CTSUCHAC2": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 2.0: Not measurement target1: Measurement targetNote: CTSUCHAC2[0] corresponds to TS16 and CTSUCHAC2[7] corresponds to TS23.",
                "width": 8
              }
            },
            "CTSUCHAC3": {
              "CTSUCHAC3": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 3.0: Not measurement target1: Measurement targetNote: CTSUCHAC3[0] corresponds to TS24 and CTSUCHAC3[7] corresponds to TS31.",
                "width": 8
              }
            },
            "CTSUCHAC4": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CTSUCHAC4": {
                "bit": 0,
                "description": "CTSU Channel Enable Control 4.0: Not measurement target1: Measurement targetNote: CTSUCHAC4[0] corresponds to TS32 and CTSUCHAC4[3] corresponds to TS35.  but the write value of CTSUCHAC0[4],CTSUCHAC4[5],CTSUCHAC4[6],CTSUCHAC4[7] should be 0.",
                "width": 4
              }
            },
            "CTSUCHTRC0": {
              "CTSUCHTRC0": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 0",
                "width": 8
              }
            },
            "CTSUCHTRC1": {
              "CTSUCHTRC1": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 1",
                "width": 8
              }
            },
            "CTSUCHTRC2": {
              "CTSUCHTRC2": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 2",
                "width": 8
              }
            },
            "CTSUCHTRC3": {
              "CTSUCHTRC3": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 3",
                "width": 8
              }
            },
            "CTSUCHTRC4": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CTSUCHAC4": {
                "bit": 0,
                "description": "CTSU Channel Transmit/Receive Control 4",
                "width": 4
              }
            },
            "CTSUDCLKC": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "CTSUSSCNT": {
                "bit": 4,
                "description": "CTSU Diffusion Clock Mode ControlNOTE: This bit  should be set to 11b.",
                "width": 2
              },
              "CTSUSSMOD": {
                "bit": 0,
                "description": "CTSU Diffusion Clock Mode SelectNOTE: This bit  should be set to 00b.",
                "width": 2
              }
            },
            "CTSUST": {
              "CTSUPS": {
                "bit": 7,
                "description": "CTSU Mutual Capacitance Status Flag"
              },
              "CTSUROVF": {
                "bit": 6,
                "description": "CTSU Reference Counter Overflow Flag"
              },
              "CTSUSOVF": {
                "bit": 5,
                "description": "CTSU Sensor Counter Overflow Flag"
              },
              "CTSUDTSR": {
                "bit": 4,
                "description": "CTSU Data Transfer Status Flag"
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CTSUSTC": {
                "bit": 0,
                "description": "CTSU Measurement Status Counter",
                "width": 3
              }
            },
            "CTSUSSC": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 00000000. The write value should be 00000000.",
                "width": 8
              },
              "CTSUSSDIV": {
                "bit": 8,
                "description": "CTSU Spectrum Diffusion Frequency Division Setting",
                "width": 4
              }
            },
            "CTSUSO0": {
              "CTSUSNUM": {
                "bit": 10,
                "description": "CTSU Measurement Count Setting",
                "width": 6
              },
              "CTSUSO": {
                "bit": 0,
                "description": "CTSU Sensor Offset AdjustmentCurrent offset amount is CTSUSO ( 0 to 1023 )",
                "width": 10
              }
            },
            "CTSUSO1": {
              "Reserved": {
                "bit": 15,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CTSUICOG": {
                "bit": 13,
                "description": "CTSU ICO Gain Adjustment",
                "width": 2
              },
              "CTSUSDPA": {
                "bit": 8,
                "description": "CTSU Base Clock SettingOperating clock divided by ( CTSUSDPA + 1 ) x 2",
                "width": 5
              },
              "CTSURICOA": {
                "bit": 0,
                "description": "CTSU Reference ICO Current AdjustmentCurrent offset amount is CTSUSO ( 0 to 255 )",
                "width": 8
              }
            },
            "CTSUSC": {
              "CTSUSC": {
                "bit": 0,
                "description": "CTSU Sensor CounterThese bits indicate the measurement result of the CTSU. These bits indicate FFFFh when an overflow occurs.",
                "width": 16
              }
            },
            "CTSURC": {
              "CTSURC": {
                "bit": 0,
                "description": "CTSU Reference CounterThese bits indicate the measurement result of the reference ICO.These bits indicate FFFFh when an overflow occurs.",
                "width": 16
              }
            },
            "CTSUERRS": {
              "CTSUICOMP": {
                "bit": 15,
                "description": "TSCAP Voltage Error Monitor"
              },
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000000000000000.",
                "width": 15
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC140",
              "base": "0x4005C000"
            }
          ],
          "registers": {
            "ADCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "A/D Control Register"
            },
            "ADANSA0": {
              "offset": "0x04",
              "size": 16,
              "description": "A/D Channel Select Register A0"
            },
            "ADANSA1": {
              "offset": "0x06",
              "size": 16,
              "description": "A/D Channel Select Register A1"
            },
            "ADADS0": {
              "offset": "0x08",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 0"
            },
            "ADADS1": {
              "offset": "0x0A",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 1"
            },
            "ADADC": {
              "offset": "0x0C",
              "size": 8,
              "description": "A/D-Converted Value Addition/Average Count Select Register"
            },
            "ADCER": {
              "offset": "0x0E",
              "size": 16,
              "description": "A/D Control Extended Register"
            },
            "ADSTRGR": {
              "offset": "0x10",
              "size": 16,
              "description": "A/D Conversion Start Trigger Select Register"
            },
            "ADEXICR": {
              "offset": "0x12",
              "size": 16,
              "description": "A/D Conversion Extended Input Control Register"
            },
            "ADANSB0": {
              "offset": "0x14",
              "size": 16,
              "description": "A/D Channel Select Register B0"
            },
            "ADANSB1": {
              "offset": "0x16",
              "size": 16,
              "description": "A/D Channel Select Register B1"
            },
            "ADDBLDR": {
              "offset": "0x18",
              "size": 16,
              "description": "A/D Data Duplication Register"
            },
            "ADTSDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "A/D Temperature Sensor Data Register"
            },
            "ADOCDR": {
              "offset": "0x1C",
              "size": 16,
              "description": "A/D Internal Reference Voltage Data Register"
            },
            "ADRD": {
              "offset": "0x1E",
              "size": 16,
              "description": "A/D Self-Diagnosis Data Register"
            },
            "ADDR%s": {
              "offset": "0x20",
              "size": 16,
              "description": "A/D Data Register %s"
            },
            "ADDISCR": {
              "offset": "0x7A",
              "size": 8,
              "description": "A/D Disconnection Detection Control Register"
            },
            "ADGSPCR": {
              "offset": "0x80",
              "size": 16,
              "description": "A/D Group Scan Priority Control Register"
            },
            "ADDBLDRA": {
              "offset": "0x84",
              "size": 16,
              "description": "A/D Data Duplexing Register A"
            },
            "ADDBLDRB": {
              "offset": "0x86",
              "size": 16,
              "description": "A/D Data Duplexing Register B"
            },
            "ADHVREFCNT": {
              "offset": "0x8A",
              "size": 8,
              "description": "A/D High-Potential/Low-Potential Reference Voltage Control Register"
            },
            "ADWINMON": {
              "offset": "0x8C",
              "size": 8,
              "description": "A/D Compare Function Window A/B Status Monitor Register"
            },
            "ADCMPCR": {
              "offset": "0x90",
              "size": 16,
              "description": "A/D Compare Function Control Register"
            },
            "ADCMPANSER": {
              "offset": "0x92",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Select Register"
            },
            "ADCMPLER": {
              "offset": "0x93",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Comparison Condition Setting Register"
            },
            "ADCMPANSR0": {
              "offset": "0x94",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 0"
            },
            "ADCMPANSR1": {
              "offset": "0x96",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 1"
            },
            "ADCMPLR0": {
              "offset": "0x98",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 0"
            },
            "ADCMPLR1": {
              "offset": "0x9A",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 1"
            },
            "ADCMPDR0": {
              "offset": "0x9C",
              "size": 16,
              "description": "A/D Compare Function Window A Lower-Side Level Setting Register"
            },
            "ADCMPDR1": {
              "offset": "0x9E",
              "size": 16,
              "description": "A/D Compare Function Window A Upper-Side Level Setting Register"
            },
            "ADCMPSR0": {
              "offset": "0xA0",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 0"
            },
            "ADCMPSR1": {
              "offset": "0xA2",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 1"
            },
            "ADCMPSER": {
              "offset": "0xA4",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Channel Status Register"
            },
            "ADCMPBNSR": {
              "offset": "0xA6",
              "size": 8,
              "description": "A/D Compare Function Window B Channel Selection Register"
            },
            "ADWINLLB": {
              "offset": "0xA8",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side Level Setting Register"
            },
            "ADWINULB": {
              "offset": "0xAA",
              "size": 16,
              "description": "A/D Compare Function Window B Upper-Side Level Setting Register"
            },
            "ADCMPBSR": {
              "offset": "0xAC",
              "size": 8,
              "description": "A/D Compare Function Window B Status Register"
            },
            "ADSSTRL": {
              "offset": "0xDD",
              "size": 8,
              "description": "A/D Sampling State Register L"
            },
            "ADSSTRT": {
              "offset": "0xDE",
              "size": 8,
              "description": "A/D Sampling State Register T"
            },
            "ADSSTRO": {
              "offset": "0xDF",
              "size": 8,
              "description": "A/D Sampling State Register O"
            },
            "ADSSTR%s": {
              "offset": "0xE0",
              "size": 8,
              "description": "A/D Sampling State Register %s"
            }
          },
          "bits": {
            "ADCSR": {
              "ADST": {
                "bit": 15,
                "description": "A/D Conversion Start"
              },
              "ADCS": {
                "bit": 13,
                "description": "Scan Mode Select",
                "width": 2
              },
              "Reserved": {
                "bit": 5,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "ADHSC": {
                "bit": 10,
                "description": "A/D Conversion Operation Mode Select"
              },
              "TRGE": {
                "bit": 9,
                "description": "Trigger Start Enable"
              },
              "EXTRG": {
                "bit": 8,
                "description": "Trigger Select"
              },
              "DBLE": {
                "bit": 7,
                "description": "Double Trigger Mode Select"
              },
              "GBADIE": {
                "bit": 6,
                "description": "Group B Scan End Interrupt Enable"
              },
              "DBLANS": {
                "bit": 0,
                "description": "Double Trigger Channel SelectThese bits select one analog input channel for double triggered operation. The setting is only effective while double trigger mode is selected.",
                "width": 5
              }
            },
            "ADANSA0": {
              "ANSA015": {
                "bit": 15,
                "description": "AN015 Select"
              },
              "ANSA014": {
                "bit": 14,
                "description": "AN014 Select"
              },
              "ANSA013": {
                "bit": 13,
                "description": "AN013 Select"
              },
              "ANSA012": {
                "bit": 12,
                "description": "AN012 Select"
              },
              "ANSA011": {
                "bit": 11,
                "description": "AN011 Select"
              },
              "ANSA010": {
                "bit": 10,
                "description": "AN010 Select"
              },
              "ANSA09": {
                "bit": 9,
                "description": "AN009 Select"
              },
              "ANSA08": {
                "bit": 8,
                "description": "AN008 Select"
              },
              "ANSA07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "ANSA06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "ANSA05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "ANSA04": {
                "bit": 4,
                "description": "AN004 Select"
              },
              "ANSA03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "ANSA02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "ANSA01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "ANSA00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADANSA1": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ANSA27": {
                "bit": 11,
                "description": "AN027 Select"
              },
              "ANSA26": {
                "bit": 10,
                "description": "AN026 Select"
              },
              "ANSA25": {
                "bit": 9,
                "description": "AN025 Select"
              },
              "ANSA24": {
                "bit": 8,
                "description": "AN024 Select"
              },
              "ANSA23": {
                "bit": 7,
                "description": "AN023 Select"
              },
              "ANSA22": {
                "bit": 6,
                "description": "AN022 Select"
              },
              "ANSA21": {
                "bit": 5,
                "description": "AN021 Select"
              },
              "ANSA20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "ANSA19": {
                "bit": 3,
                "description": "AN019 Select"
              },
              "ANSA18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "ANSA17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "ANSA16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADADS0": {
              "ADS15": {
                "bit": 15,
                "description": "A/D-Converted Value Addition/Average Channel AN015 Select"
              },
              "ADS14": {
                "bit": 14,
                "description": "A/D-Converted Value Addition/Average Channel AN014 Select"
              },
              "ADS13": {
                "bit": 13,
                "description": "A/D-Converted Value Addition/Average Channel AN013 Select"
              },
              "ADS12": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel AN012 Select"
              },
              "ADS11": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel AN011 Select"
              },
              "ADS10": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel AN010 Select"
              },
              "ADS09": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel AN009 Select"
              },
              "ADS08": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel AN008 Select"
              },
              "ADS07": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel AN007 Select"
              },
              "ADS06": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel AN006 Select"
              },
              "ADS05": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel AN005 Select"
              },
              "ADS04": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel AN004 Select"
              },
              "ADS03": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel AN003 Select"
              },
              "ADS02": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel AN002 Select"
              },
              "ADS01": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel AN001 Select"
              },
              "ADS00": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel AN000 Select"
              }
            },
            "ADADS1": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ADS27": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel AN027 Select"
              },
              "ADS26": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel AN026 Select"
              },
              "ADS25": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel AN025 Select"
              },
              "ADS24": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel AN024 Select"
              },
              "ADS23": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel AN023 Select"
              },
              "ADS22": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel AN022 Select"
              },
              "ADS21": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel AN021 Select"
              },
              "ADS20": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel AN020 Select"
              },
              "ADS19": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel AN019 Select"
              },
              "ADS18": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel AN018 Select"
              },
              "ADS17": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel AN017 Select"
              },
              "ADS16": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel AN016 Select"
              }
            },
            "ADADC": {
              "AVEE": {
                "bit": 7,
                "description": "Average mode enable bit.Note: The AVEE bit converts twice, and only when converting it four times, is effective. Please do not set (ADADC.AVEE=1) to conversion (ADADC.ADC 2:0=010b) three times when you select the average mode."
              },
              "Reserved": {
                "bit": 3,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ADC": {
                "bit": 0,
                "description": "Addition frequency selection bit.NOTE: AVEE bit is valid at the only setting of ADC[2:0] bits = 001b or 011b. When average mode is selected by setting the ADADC.AVEE bit to 1, do not set the addition count to three times (ADADC.ADC[2:0] = 010b)",
                "width": 3
              }
            },
            "ADCER": {
              "ADRFMT": {
                "bit": 15,
                "description": "A/D Data Register Format Select"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "DIAGM": {
                "bit": 11,
                "description": "Self-Diagnosis Enable"
              },
              "DIAGLD": {
                "bit": 10,
                "description": "Self-Diagnosis Mode Select"
              },
              "DIAGVAL": {
                "bit": 8,
                "description": "Self-Diagnosis Conversion Voltage Select",
                "width": 2
              },
              "ACE": {
                "bit": 5,
                "description": "A/D Data Register Automatic Clearing Enable"
              },
              "ADPRC": {
                "bit": 1,
                "description": "A/D Conversion Accuracy Specify",
                "width": 2
              }
            },
            "ADSTRGR": {
              "Reserved": {
                "bit": 6,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "TRSA": {
                "bit": 8,
                "description": "A/D Conversion Start Trigger SelectSelect the A/D conversion start trigger in single scan mode and continuous mode. In group scan mode, the A/D conversion start trigger for group A is selected.",
                "width": 6
              },
              "TRSB": {
                "bit": 0,
                "description": "A/D Conversion Start Trigger Select for Group BSelect the A/D conversion start trigger for group B in group scan mode.",
                "width": 6
              }
            },
            "ADEXICR": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "OCSA": {
                "bit": 9,
                "description": "Internal Reference Voltage A/D Conversion Select"
              },
              "TSSA": {
                "bit": 8,
                "description": "Temperature Sensor Output A/D Conversion Select"
              },
              "OCSAD": {
                "bit": 1,
                "description": "Internal Reference Voltage A/D converted Value Addition/Average Mode Select"
              },
              "TSSAD": {
                "bit": 0,
                "description": "Temperature Sensor Output A/D converted Value Addition/Average Mode Select"
              }
            },
            "ADANSB0": {
              "ANSB15": {
                "bit": 15,
                "description": "AN015 Select"
              },
              "ANSB14": {
                "bit": 14,
                "description": "AN014 Select"
              },
              "ANSB13": {
                "bit": 13,
                "description": "AN013 Select"
              },
              "ANSB12": {
                "bit": 12,
                "description": "AN012 Select"
              },
              "ANSB11": {
                "bit": 11,
                "description": "AN011 Select"
              },
              "ANSB10": {
                "bit": 10,
                "description": "AN010 Select"
              },
              "ANSB09": {
                "bit": 9,
                "description": "AN009 Select"
              },
              "ANSB08": {
                "bit": 8,
                "description": "AN008 Select"
              },
              "ANSB07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "ANSB06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "ANSB05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "ANSB04": {
                "bit": 4,
                "description": "AN004 Select"
              },
              "ANSB03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "ANSB02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "ANSB01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "ANSB00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADANSB1": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "ANSB27": {
                "bit": 11,
                "description": "AN027 Select"
              },
              "ANSB26": {
                "bit": 10,
                "description": "AN026 Select"
              },
              "ANSB25": {
                "bit": 9,
                "description": "AN025 Select"
              },
              "ANSB24": {
                "bit": 8,
                "description": "AN024 Select"
              },
              "ANSB23": {
                "bit": 7,
                "description": "AN023 Select"
              },
              "ANSB22": {
                "bit": 6,
                "description": "AN022 Select"
              },
              "ANSB21": {
                "bit": 5,
                "description": "AN021 Select"
              },
              "ANSB20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "ANSB19": {
                "bit": 3,
                "description": "AN019 Select"
              },
              "ANSB18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "ANSB17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "ANSB16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADDBLDR": {
              "ADDBLDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the result of A/D conversion in response to the second trigger in double trigger mode.",
                "width": 16
              }
            },
            "ADTSDR": {
              "ADTSDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the A/D conversion result of temperature sensor output.",
                "width": 16
              }
            },
            "ADOCDR": {
              "ADOCDR": {
                "bit": 0,
                "description": "This is a 16-bit read-only register for storing the A/D result of internal reference voltage.",
                "width": 16
              }
            },
            "ADRD": {
              "DIAGST": {
                "bit": 14,
                "description": "Self-Diagnosis Status",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "A/D-converted value (right-justified)The format for data determine ADCER.ADRFMT and ADCER.ADPRC.",
                "width": 14
              }
            },
            "ADDR%s": {
              "ADDR": {
                "bit": 0,
                "description": "The ADDR register is a 16-bit read-only registers for storing the result of A/D conversion.",
                "width": 16
              }
            },
            "ADDISCR": {
              "Reserved": {
                "bit": 5,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "ADNDIS": {
                "bit": 0,
                "description": "The charging time",
                "width": 5
              }
            },
            "ADGSPCR": {
              "GBRP": {
                "bit": 15,
                "description": "Group B Single Scan Continuous Start(Enabled only when PGS = 1. Reserved when PGS = 0.)Note: When the GBRP bit has been set to 1, single scan is performed continuously for group B regardless of the setting of the GBRSCN bit."
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "GBRSCN": {
                "bit": 1,
                "description": "Group B Restart Setting(Enabled only when PGS = 1. Reserved when PGS = 0.)"
              },
              "PGS": {
                "bit": 0,
                "description": "Group A priority control setting bit.Note: When the PGS bit is to be set to 1, the ADCSR.ADCS[1:0] bits must be set to 01b (group scan mode). If the bits are set to any other values, proper operation is not guaranteed."
              }
            },
            "ADDBLDRA": {
              "ADDBLDRA": {
                "bit": 0,
                "description": "This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.",
                "width": 16
              }
            },
            "ADDBLDRB": {
              "ADDBLDRB": {
                "bit": 0,
                "description": "This register is a 16-bit read-only registers for storing the result of A/D conversion in response to the respective triggers during extended operation in double trigger mode.",
                "width": 16
              }
            },
            "ADHVREFCNT": {
              "ADSLP": {
                "bit": 7,
                "description": "Sleep"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "LVSEL": {
                "bit": 2,
                "description": "Low-Potential Reference Voltage Select",
                "width": 3
              },
              "CMPAB": {
                "bit": 0,
                "description": "High-Potential Reference Voltage Select",
                "width": 2
              }
            },
            "ADWINMON": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000.",
                "width": 3
              },
              "MONCMPB": {
                "bit": 5,
                "description": "Comparison Result Monitor B"
              },
              "MONCMPA": {
                "bit": 4,
                "description": "Comparison Result Monitor A"
              },
              "MONCOMB": {
                "bit": 0,
                "description": "Combination result monitorThis bit indicates the combination result.This bit is valid when both window A operation and window B operation are enabled."
              }
            },
            "ADCMPCR": {
              "CMPAIE": {
                "bit": 15,
                "description": "Compare A Interrupt Enable"
              },
              "WCMPE": {
                "bit": 14,
                "description": "Window Function Setting"
              },
              "CMPBIE": {
                "bit": 13,
                "description": "Compare B Interrupt Enable"
              },
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPAE": {
                "bit": 11,
                "description": "Compare Window A Operation Enable"
              },
              "CMPBE": {
                "bit": 9,
                "description": "Compare Window B Operation Enable"
              },
              "CMPAB": {
                "bit": 0,
                "description": "Window A/B Composite Conditions SettingNOTE: These bits are valid when both window A and window B are enabled (CMPAE = 1 and CMPBE = 1).",
                "width": 2
              }
            },
            "ADCMPANSER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "CMPOCA": {
                "bit": 1,
                "description": "Internal reference voltage Compare selection bit."
              },
              "CMPTSA": {
                "bit": 0,
                "description": "Temperature sensor output Compare selection bit."
              }
            },
            "ADCMPLER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "CMPLOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage ComparisonCondition Select"
              },
              "CMPLTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Comparison Condition Select"
              }
            },
            "ADCMPANSR0": {
              "CMPCHA15": {
                "bit": 15,
                "description": "AN015 Select"
              },
              "CMPCHA14": {
                "bit": 14,
                "description": "AN014 Select"
              },
              "CMPCHA13": {
                "bit": 13,
                "description": "AN013 Select"
              },
              "CMPCHA12": {
                "bit": 12,
                "description": "AN012 Select"
              },
              "CMPCHA11": {
                "bit": 11,
                "description": "AN011 Select"
              },
              "CMPCHA10": {
                "bit": 10,
                "description": "AN010 Select"
              },
              "CMPCHA09": {
                "bit": 9,
                "description": "AN009 Select"
              },
              "CMPCHA08": {
                "bit": 8,
                "description": "AN008 Select"
              },
              "CMPCHA07": {
                "bit": 7,
                "description": "AN007 Select"
              },
              "CMPCHA06": {
                "bit": 6,
                "description": "AN006 Select"
              },
              "CMPCHA05": {
                "bit": 5,
                "description": "AN005 Select"
              },
              "CMPCHA04": {
                "bit": 4,
                "description": "AN004 Select"
              },
              "CMPCHA03": {
                "bit": 3,
                "description": "AN003 Select"
              },
              "CMPCHA02": {
                "bit": 2,
                "description": "AN002 Select"
              },
              "CMPCHA01": {
                "bit": 1,
                "description": "AN001 Select"
              },
              "CMPCHA00": {
                "bit": 0,
                "description": "AN000 Select"
              }
            },
            "ADCMPANSR1": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CMPCHA27": {
                "bit": 11,
                "description": "AN027 Select"
              },
              "CMPCHA26": {
                "bit": 10,
                "description": "AN026 Select"
              },
              "CMPCHA25": {
                "bit": 9,
                "description": "AN025 Select"
              },
              "CMPCHA24": {
                "bit": 8,
                "description": "AN024 Select"
              },
              "CMPCHA23": {
                "bit": 7,
                "description": "AN023 Select"
              },
              "CMPCHA22": {
                "bit": 6,
                "description": "AN022 Select"
              },
              "CMPCHA21": {
                "bit": 5,
                "description": "AN021 Select"
              },
              "CMPCHA20": {
                "bit": 4,
                "description": "AN020 Select"
              },
              "CMPCHA19": {
                "bit": 3,
                "description": "AN019 Select"
              },
              "CMPCHA18": {
                "bit": 2,
                "description": "AN018 Select"
              },
              "CMPCHA17": {
                "bit": 1,
                "description": "AN017 Select"
              },
              "CMPCHA16": {
                "bit": 0,
                "description": "AN016 Select"
              }
            },
            "ADCMPLR0": {
              "CMPLCHA15": {
                "bit": 15,
                "description": "Comparison condition of AN015"
              },
              "CMPLCHA14": {
                "bit": 14,
                "description": "Comparison condition of AN014"
              },
              "CMPLCHA13": {
                "bit": 13,
                "description": "Comparison condition of AN013"
              },
              "CMPLCHA12": {
                "bit": 12,
                "description": "Comparison condition of AN012"
              },
              "CMPLCHA11": {
                "bit": 11,
                "description": "Comparison condition of AN011"
              },
              "CMPLCHA10": {
                "bit": 10,
                "description": "Comparison condition of AN010"
              },
              "CMPLCHA09": {
                "bit": 9,
                "description": "Comparison condition of AN009"
              },
              "CMPLCHA08": {
                "bit": 8,
                "description": "Comparison condition of AN008"
              },
              "CMPLCHA07": {
                "bit": 7,
                "description": "Comparison condition of AN007"
              },
              "CMPLCHA06": {
                "bit": 6,
                "description": "Comparison condition of AN006"
              },
              "CMPLCHA05": {
                "bit": 5,
                "description": "Comparison condition of AN005"
              },
              "CMPLCHA04": {
                "bit": 4,
                "description": "Comparison condition of AN004"
              },
              "CMPLCHA03": {
                "bit": 3,
                "description": "Comparison condition of AN003"
              },
              "CMPLCHA02": {
                "bit": 2,
                "description": "Comparison condition of AN002"
              },
              "CMPLCHA01": {
                "bit": 1,
                "description": "Comparison condition of AN001"
              },
              "CMPLCHA00": {
                "bit": 0,
                "description": "Comparison condition of AN000"
              }
            },
            "ADCMPLR1": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CMPLCHA27": {
                "bit": 11,
                "description": "Comparison condition of AN027"
              },
              "CMPLCHA26": {
                "bit": 10,
                "description": "Comparison condition of AN026"
              },
              "CMPLCHA25": {
                "bit": 9,
                "description": "Comparison condition of AN025"
              },
              "CMPLCHA24": {
                "bit": 8,
                "description": "Comparison condition of AN024"
              },
              "CMPLCHA23": {
                "bit": 7,
                "description": "Comparison condition of AN023"
              },
              "CMPLCHA22": {
                "bit": 6,
                "description": "Comparison condition of AN022"
              },
              "CMPLCHA21": {
                "bit": 5,
                "description": "Comparison condition of AN021"
              },
              "CMPLCHA20": {
                "bit": 4,
                "description": "Comparison condition of AN020"
              },
              "CMPLCHA19": {
                "bit": 3,
                "description": "Comparison condition of AN019"
              },
              "CMPLCHA18": {
                "bit": 2,
                "description": "Comparison condition of AN018"
              },
              "CMPLCHA17": {
                "bit": 1,
                "description": "Comparison condition of AN017"
              },
              "CMPLCHA16": {
                "bit": 0,
                "description": "Comparison condition of AN016"
              }
            },
            "ADCMPDR0": {
              "ADCMPDR0": {
                "bit": 0,
                "description": "The ADCMPDR0 register sets the reference data when the compare window A function is used. ADCMPDR0 sets the lower-side level of window A.",
                "width": 16
              }
            },
            "ADCMPDR1": {
              "ADCMPDR1": {
                "bit": 0,
                "description": "The ADCMPDR1 register sets the reference data when the compare window A function is used. ADCMPDR1 sets the upper-side level of window A..",
                "width": 16
              }
            },
            "ADCMPSR0": {
              "CMPSTCHA15": {
                "bit": 15,
                "description": "Compare window A flag of AN015"
              },
              "CMPSTCHA14": {
                "bit": 14,
                "description": "Compare window A flag of AN014"
              },
              "CMPSTCHA13": {
                "bit": 13,
                "description": "Compare window A flag of AN013"
              },
              "CMPSTCHA12": {
                "bit": 12,
                "description": "Compare window A flag of AN012"
              },
              "CMPSTCHA11": {
                "bit": 11,
                "description": "Compare window A flag of AN011"
              },
              "CMPSTCHA10": {
                "bit": 10,
                "description": "Compare window A flag of AN010"
              },
              "CMPSTCHA09": {
                "bit": 9,
                "description": "Compare window A flag of AN009"
              },
              "CMPSTCHA08": {
                "bit": 8,
                "description": "Compare window A flag of AN008"
              },
              "CMPSTCHA07": {
                "bit": 7,
                "description": "Compare window A flag of AN007"
              },
              "CMPSTCHA06": {
                "bit": 6,
                "description": "Compare window A flag of AN006"
              },
              "CMPSTCHA05": {
                "bit": 5,
                "description": "Compare window A flag of AN005"
              },
              "CMPSTCHA04": {
                "bit": 4,
                "description": "Compare window A flag of AN004"
              },
              "CMPSTCHA03": {
                "bit": 3,
                "description": "Compare window A flag of AN003"
              },
              "CMPSTCHA02": {
                "bit": 2,
                "description": "Compare window A flag of AN002"
              },
              "CMPSTCHA01": {
                "bit": 1,
                "description": "Compare window A flag of AN001"
              },
              "CMPSTCHA00": {
                "bit": 0,
                "description": "Compare window A flag of AN000"
              }
            },
            "ADCMPSR1": {
              "Reserved": {
                "bit": 12,
                "description": "These bits are read as 0000. The write value should be 0000.",
                "width": 4
              },
              "CMPSTCHA27": {
                "bit": 11,
                "description": "Compare window A flag of AN027"
              },
              "CMPSTCHA26": {
                "bit": 10,
                "description": "Compare window A flag of AN026"
              },
              "CMPSTCHA25": {
                "bit": 9,
                "description": "Compare window A flag of AN025"
              },
              "CMPSTCHA24": {
                "bit": 8,
                "description": "Compare window A flag of AN024"
              },
              "CMPSTCHA23": {
                "bit": 7,
                "description": "Compare window A flag of AN023"
              },
              "CMPSTCHA22": {
                "bit": 6,
                "description": "Compare window A flag of AN022"
              },
              "CMPSTCHA21": {
                "bit": 5,
                "description": "Compare window A flag of AN021"
              },
              "CMPSTCHA20": {
                "bit": 4,
                "description": "Compare window A flag of AN020"
              },
              "CMPSTCHA19": {
                "bit": 3,
                "description": "Compare window A flag of AN019"
              },
              "CMPSTCHA18": {
                "bit": 2,
                "description": "Compare window A flag of AN018"
              },
              "CMPSTCHA17": {
                "bit": 1,
                "description": "Compare window A flag of AN017"
              },
              "CMPSTCHA16": {
                "bit": 0,
                "description": "Compare window A flag of AN016"
              }
            },
            "ADCMPSER": {
              "Reserved": {
                "bit": 2,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "CMPSTOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Compare Flag When window A operation is enabled (ADCMPCR.CMPAE = 1b), this bit indicates the temperature sensor output comparison result. When window A operation is disabled (ADCMPCR.CMPAE = 0b), comparison conditions for CMPSTTSA are not met any time."
              },
              "CMPSTTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Compare Flag When window A operation is enabled (ADCMPCR.CMPAE = 1b), this bit indicates the temperature sensor output comparison result. When window A operation is disabled (ADCMPCR.CMPAE = 0b), comparison conditions for CMPSTTSA are not met any time."
              }
            },
            "ADCMPBNSR": {
              "CMPLB": {
                "bit": 7,
                "description": "Compare window B Compare condition setting bit."
              },
              "Reserved": {
                "bit": 6,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPCHB": {
                "bit": 0,
                "description": "Compare window B channel selection bit.The channel that compares it on the condition of compare window B is selected.",
                "width": 6
              }
            },
            "ADWINLLB": {
              "ADWINLLB": {
                "bit": 0,
                "description": "This register is used to compare A window function is used to set the lower level of the window B.",
                "width": 16
              }
            },
            "ADWINULB": {
              "ADWINULB": {
                "bit": 0,
                "description": "This register is used to compare A window function is used to set the higher level of the window B.",
                "width": 16
              }
            },
            "ADCMPBSR": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "CMPSTB": {
                "bit": 0,
                "description": "Compare window B flag.It is a status flag that shows the comparative result of CH (AN000-AN027, temperature sensor, and internal reference voltage) made the object of window B relation condition."
              }
            },
            "ADSSTRL": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (AN016-AN027)",
                "width": 8
              }
            },
            "ADSSTRT": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (temperature sensor output)",
                "width": 8
              }
            },
            "ADSSTRO": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting (Internal reference voltage)",
                "width": 8
              }
            },
            "ADSSTR%s": {
              "SST": {
                "bit": 0,
                "description": "Sampling time setting",
                "width": 8
              }
            }
          }
        },
        "ACMPLP": {
          "instances": [
            {
              "name": "ACMPLP",
              "base": "0x40085E00"
            }
          ],
          "registers": {
            "COMPMDR": {
              "offset": "0x00",
              "size": 8,
              "description": "ACMPLP Mode Setting Register"
            },
            "COMPFIR": {
              "offset": "0x01",
              "size": 8,
              "description": "ACMPLP Filter Control Register"
            },
            "COMPOCR": {
              "offset": "0x02",
              "size": 8,
              "description": "ACMPLP Output Control Register"
            },
            "COMPSEL0": {
              "offset": "0x04",
              "size": 8,
              "description": "Comparator Input Select Register"
            },
            "COMPSEL1": {
              "offset": "0x05",
              "size": 8,
              "description": "Comparator Reference Voltage Select Register"
            }
          },
          "bits": {
            "COMPMDR": {
              "C1MON": {
                "bit": 7,
                "description": "ACMPLP1 Monitor Flag"
              },
              "C1VRF": {
                "bit": 6,
                "description": "ACMPLP1 Reference Voltage Selection"
              },
              "C1WDE": {
                "bit": 5,
                "description": "ACMPLP1 Window Function Mode Enable"
              },
              "C1ENB": {
                "bit": 4,
                "description": "ACMPLP1 Operation Enable"
              },
              "C0MON": {
                "bit": 3,
                "description": "ACMPLP0 Monitor Flag"
              },
              "C0VRF": {
                "bit": 2,
                "description": "ACMPLP0 Reference Voltage Selection"
              },
              "C0WDE": {
                "bit": 1,
                "description": "ACMPLP0 Window Function Mode Enable"
              },
              "C0ENB": {
                "bit": 0,
                "description": "ACMPLP0 Operation Enable"
              }
            },
            "COMPFIR": {
              "C1EDG": {
                "bit": 7,
                "description": "ACMPLP1 Edge Detection Selection"
              },
              "C1EPO": {
                "bit": 6,
                "description": "ACMPLP1 Edge Polarity Switching"
              },
              "C1FCK": {
                "bit": 4,
                "description": "ACMPLP1 Filter Select",
                "width": 2
              },
              "C0EDG": {
                "bit": 3,
                "description": "ACMPLP0 Edge Detection Selection"
              },
              "C0EPO": {
                "bit": 2,
                "description": "ACMPLP0 Edge Polarity Switching"
              },
              "C0FCK": {
                "bit": 0,
                "description": "ACMPLP0 Filter Select",
                "width": 2
              }
            },
            "COMPOCR": {
              "SPDMD": {
                "bit": 7,
                "description": "ACMPLP0/ACMPLP1 Speed Selection"
              },
              "C1OP": {
                "bit": 6,
                "description": "ACMPLP1 VCOUT Output Polarity Selection"
              },
              "C1OE": {
                "bit": 5,
                "description": "ACMPLP1 VCOUT Pin Output Enable"
              },
              "Reserved": {
                "bit": 0,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "C0OP": {
                "bit": 2,
                "description": "ACMPLP0 VCOUT Output Polarity Selection"
              },
              "C0OE": {
                "bit": 1,
                "description": "ACMPLP0 VCOUT Pin Output Enable"
              }
            },
            "COMPSEL0": {
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CMPSEL64": {
                "bit": 4,
                "description": "ACMPLP1 Input (IVCMP1) Selection",
                "width": 3
              },
              "CMPSEL20": {
                "bit": 0,
                "description": "ACMPLP0 Input(IVCMP0) Selection",
                "width": 3
              }
            },
            "COMPSEL1": {
              "C1VRF2": {
                "bit": 7,
                "description": "ACMPLP1 Reference Voltage Selection"
              },
              "CRVS64": {
                "bit": 4,
                "description": "ACMPLP1 Reference Voltage(IVREF1) Selection",
                "width": 3
              },
              "Reserved": {
                "bit": 3,
                "description": "This bit is read as 0. The write value should be 0."
              },
              "CRVS20": {
                "bit": 0,
                "description": "ACMPLP0 Reference Voltage(IVREF0) Selection*",
                "width": 3
              }
            }
          }
        },
        "TSN": {
          "instances": [
            {
              "name": "TSN",
              "base": "0x407EC000"
            }
          ],
          "registers": {
            "TSCDRH": {
              "offset": "0x228",
              "size": 8,
              "description": "Temperature Sensor Calibration Data Register H"
            },
            "TSCDRL": {
              "offset": "0x229",
              "size": 8,
              "description": "Temperature Sensor Calibration Data Register L"
            }
          },
          "bits": {
            "TSCDRH": {
              "TSCDRH": {
                "bit": 0,
                "description": "The calibration data stores the higher 8 bits of the convertedvalue.",
                "width": 8
              }
            },
            "TSCDRL": {
              "TSCDRL": {
                "bit": 0,
                "description": "The calibration data stores the lower 8 bits of the convertedvalue.",
                "width": 8
              }
            }
          }
        },
        "SLCDC": {
          "instances": [
            {
              "name": "SLCDC",
              "base": "0x40082000"
            }
          ],
          "registers": {
            "LCDM0": {
              "offset": "0x00",
              "size": 8,
              "description": "LCD Mode Register 0"
            },
            "LCDM1": {
              "offset": "0x01",
              "size": 8,
              "description": "LCD Mode Register 1"
            },
            "LCDC0": {
              "offset": "0x02",
              "size": 8,
              "description": "LCD Clock Control Register 0"
            },
            "VLCD": {
              "offset": "0x03",
              "size": 8,
              "description": "LCD Boost Level Control Register"
            },
            "SEG%s": {
              "offset": "0x100",
              "size": 8,
              "description": "LCD Display Data Register %s"
            }
          },
          "bits": {
            "LCDM0": {
              "MDSET": {
                "bit": 6,
                "description": "LCD drive voltage generator selection",
                "width": 2
              },
              "LWAVE": {
                "bit": 5,
                "description": "LCD display waveform selection"
              },
              "LDTY": {
                "bit": 2,
                "description": "Time Slice of LCD Display Select",
                "width": 3
              },
              "LBAS": {
                "bit": 0,
                "description": "LCD Display Bias Method Select",
                "width": 2
              }
            },
            "LCDM1": {
              "LCDON": {
                "bit": 7,
                "description": "LCD Display Enable/Disable"
              },
              "SCOC": {
                "bit": 6,
                "description": "LCD Display Enable/Disable"
              },
              "VLCON": {
                "bit": 5,
                "description": "Voltage boost circuit or capacitor split circuit operation enable/disable"
              },
              "BLON": {
                "bit": 4,
                "description": "Display data area control"
              },
              "LCDSEL": {
                "bit": 3,
                "description": "Display data area control"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 00. The write value should be 00.",
                "width": 2
              },
              "LCDVLM": {
                "bit": 0,
                "description": "Voltage Boosting Pin Initial Value Switching Control"
              }
            },
            "LCDC0": {
              "LCDC": {
                "bit": 0,
                "description": "LCD clock (LCDCL)",
                "width": 6
              }
            },
            "VLCD": {
              "VLCD": {
                "bit": 0,
                "description": "Reference Voltage(Contrast Adjustment) Select",
                "width": 5
              }
            },
            "SEG%s": {
              "SEG": {
                "bit": 0,
                "description": "LCD Display Data",
                "width": 8
              }
            }
          }
        },
        "OPAMP": {
          "instances": [
            {
              "name": "OPAMP",
              "base": "0x40086000"
            }
          ],
          "registers": {
            "AMPMC": {
              "offset": "0x08",
              "size": 8,
              "description": "Operational amplifier mode control register"
            },
            "AMPTRM": {
              "offset": "0x09",
              "size": 8,
              "description": "Operational amplifier trigger mode control register"
            },
            "AMPTRS": {
              "offset": "0x0A",
              "size": 8,
              "description": "Operational Amplifier Activation Trigger Select Register"
            },
            "AMPC": {
              "offset": "0x0B",
              "size": 8,
              "description": "Operational amplifier control register"
            },
            "AMPMON": {
              "offset": "0x0C",
              "size": 8,
              "description": "Operational amplifier monitor register"
            }
          },
          "bits": {
            "AMPMC": {
              "AMPSP": {
                "bit": 7,
                "description": "Operation mode selection"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "AMPPC3": {
                "bit": 3,
                "description": "Operational amplifier precharge control status"
              },
              "AMPPC2": {
                "bit": 2,
                "description": "Operational amplifier precharge control status"
              },
              "AMPPC1": {
                "bit": 1,
                "description": "Operational amplifier precharge control status"
              },
              "AMPPC0": {
                "bit": 0,
                "description": "Operational amplifier precharge control status"
              }
            },
            "AMPTRM": {
              "AMPTRM31": {
                "bit": 7,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM30": {
                "bit": 6,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM21": {
                "bit": 5,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM20": {
                "bit": 4,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM11": {
                "bit": 3,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM10": {
                "bit": 2,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM01": {
                "bit": 1,
                "description": "Operational amplifier function activation/stop trigger control"
              },
              "AMPTRM00": {
                "bit": 0,
                "description": "Operational amplifier function activation/stop trigger control"
              }
            },
            "AMPTRS": {
              "AMPTRS": {
                "bit": 0,
                "description": "ELC trigger selection Do not change the value of the AMPTRS register after setting the AMPTRM register.",
                "width": 2
              }
            },
            "AMPC": {
              "IREFE": {
                "bit": 7,
                "description": "Operation control of operational amplifier reference current circuit"
              },
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "AMPE3": {
                "bit": 3,
                "description": "Operation control of operational amplifier(UNIT3)"
              },
              "AMPE2": {
                "bit": 2,
                "description": "Operation control of operational amplifier(UNIT2)"
              },
              "AMPE1": {
                "bit": 1,
                "description": "Operation control of operational amplifier(UNIT1)"
              },
              "AMPE0": {
                "bit": 0,
                "description": "Operation control of operational amplifier(UNIT0)"
              }
            },
            "AMPMON": {
              "Reserved": {
                "bit": 4,
                "description": "These bits are read as 0000.",
                "width": 4
              },
              "AMPMON3": {
                "bit": 3,
                "description": "Operational amplifier status(UNIT3)"
              },
              "AMPMON2": {
                "bit": 2,
                "description": "Operational amplifier status(UNIT2)"
              },
              "AMPMON1": {
                "bit": 1,
                "description": "Operational amplifier status(UNIT1)"
              },
              "AMPMON0": {
                "bit": 0,
                "description": "Operational amplifier status(UNIT0)"
              }
            }
          }
        },
        "DTC": {
          "instances": [
            {
              "name": "DTC",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "DTCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DTC Control Register"
            },
            "DTCVBR": {
              "offset": "0x04",
              "size": 32,
              "description": "DTC Vector Base Register"
            },
            "DTCST": {
              "offset": "0x0C",
              "size": 8,
              "description": "DTC Module Start Register"
            },
            "DTCSTS": {
              "offset": "0x0E",
              "size": 16,
              "description": "DTC Status Register"
            }
          },
          "bits": {
            "DTCCR": {
              "Reserved": {
                "bit": 0,
                "description": "These bits are read as 000. The write value should be 000.",
                "width": 3
              },
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable."
              }
            },
            "DTCVBR": {
              "DTCVBR": {
                "bit": 0,
                "description": "DTC Vector Base Address.Note: A value cannot be set in the lower-order 10 bits. These bits are fixed to 0.",
                "width": 32
              }
            },
            "DTCST": {
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 0000000. The write value should be 0000000.",
                "width": 7
              },
              "DTCST": {
                "bit": 0,
                "description": "DTC Module Start"
              }
            },
            "DTCSTS": {
              "ACT": {
                "bit": 15,
                "description": "DTC Active Flag"
              },
              "Reserved": {
                "bit": 8,
                "description": "These bits are read as 0000000.",
                "width": 7
              },
              "VECN": {
                "bit": 0,
                "description": "DTC-Activating Vector Number MonitoringThese bits indicate the vector number for the activating source when DTC transfer is in progress.The value is only valid if DTC transfer is in progress (the value of the ACT flag is 1)",
                "width": 8
              }
            }
          }
        },
        "KINT": {
          "instances": [
            {
              "name": "KINT",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "KRCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "KEY Return Control Register"
            },
            "KRF": {
              "offset": "0x04",
              "size": 8,
              "description": "KEY Return Flag Register"
            },
            "KRM": {
              "offset": "0x08",
              "size": 8,
              "description": "KEY Return Mode Register"
            }
          },
          "bits": {
            "KRCTL": {
              "KRMD": {
                "bit": 7,
                "description": "Usage of Key Interrupt Flags(KR0 to KR7)"
              },
              "Reserved": {
                "bit": 1,
                "description": "These bits are read as 000000. The write value should be 000000.",
                "width": 6
              },
              "KREG": {
                "bit": 0,
                "description": "Detection Edge Selection (KRF0 to KRF7)"
              }
            },
            "KRF": {
              "KRF7": {
                "bit": 7,
                "description": "Key interrupt flag 7"
              },
              "KRF6": {
                "bit": 6,
                "description": "Key interrupt flag 6"
              },
              "KRF5": {
                "bit": 5,
                "description": "Key interrupt flag 5"
              },
              "KRF4": {
                "bit": 4,
                "description": "Key interrupt flag 4"
              },
              "KRF3": {
                "bit": 3,
                "description": "Key interrupt flag 3"
              },
              "KRF2": {
                "bit": 2,
                "description": "Key interrupt flag 2"
              },
              "KRF1": {
                "bit": 1,
                "description": "Key interrupt flag 1"
              },
              "KRF0": {
                "bit": 0,
                "description": "Key interrupt flag 0"
              }
            },
            "KRM": {
              "KRM7": {
                "bit": 7,
                "description": "Key interrupt mode control 7"
              },
              "KRM6": {
                "bit": 6,
                "description": "Key interrupt mode control 6"
              },
              "KRM5": {
                "bit": 5,
                "description": "Key interrupt mode control 5"
              },
              "KRM4": {
                "bit": 4,
                "description": "Key interrupt mode control 4"
              },
              "KRM3": {
                "bit": 3,
                "description": "Key interrupt mode control 3"
              },
              "KRM2": {
                "bit": 2,
                "description": "Key interrupt mode control 2"
              },
              "KRM1": {
                "bit": 1,
                "description": "Key interrupt mode control 1"
              },
              "KRM0": {
                "bit": 0,
                "description": "Key interrupt mode control 0"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IEL0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IEL1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IEL2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IEL3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IEL4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IEL5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IEL6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IEL7_IRQHandler"
          },
          {
            "number": 24,
            "name": "IEL8_IRQHandler"
          },
          {
            "number": 25,
            "name": "IEL9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IEL10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IEL11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IEL12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IEL13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IEL14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IEL15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IEL16_IRQHandler"
          },
          {
            "number": 33,
            "name": "IEL17_IRQHandler"
          },
          {
            "number": 34,
            "name": "IEL18_IRQHandler"
          },
          {
            "number": 35,
            "name": "IEL19_IRQHandler"
          },
          {
            "number": 36,
            "name": "IEL20_IRQHandler"
          },
          {
            "number": 37,
            "name": "IEL21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IEL22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IEL23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IEL24_IRQHandler"
          },
          {
            "number": 41,
            "name": "IEL25_IRQHandler"
          },
          {
            "number": 42,
            "name": "IEL26_IRQHandler"
          },
          {
            "number": 43,
            "name": "IEL27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IEL28_IRQHandler"
          },
          {
            "number": 45,
            "name": "IEL29_IRQHandler"
          },
          {
            "number": 46,
            "name": "IEL30_IRQHandler"
          },
          {
            "number": 47,
            "name": "IEL31_IRQHandler"
          }
        ]
      }
    }
  }
}