Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 53c29dcdd4cd4c36bed83ee98a70c13a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot experiment3_tb_behav xil_defaultlib.experiment3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.MUX
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.with_MUX
Compiling module xil_defaultlib.experiment3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot experiment3_tb_behav
