Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jan 23 12:04:20 2023
| Host         : DESKTOP-AOS9A1G running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_inv_matrix_se_wrapper_utilization_placed.rpt -pb design_1_inv_matrix_se_wrapper_utilization_placed.pb
| Design       : design_1_inv_matrix_se_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  8889 |     0 |          0 |     70560 | 12.60 |
|   LUT as Logic             |  7775 |     0 |          0 |     70560 | 11.02 |
|   LUT as Memory            |  1114 |     0 |          0 |     28800 |  3.87 |
|     LUT as Distributed RAM |   794 |     0 |            |           |       |
|     LUT as Shift Register  |   320 |     0 |            |           |       |
| CLB Registers              | 11444 |     0 |          0 |    141120 |  8.11 |
|   Register as Flip Flop    | 11444 |     0 |          0 |    141120 |  8.11 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |   228 |     0 |          0 |      8820 |  2.59 |
| F7 Muxes                   |    13 |     0 |          0 |     35280 |  0.04 |
| F8 Muxes                   |     0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 114   |          Yes |           - |        Reset |
| 300   |          Yes |         Set |            - |
| 10997 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  1752 |     0 |          0 |      8820 | 19.86 |
|   CLBL                                     |  1093 |     0 |            |           |       |
|   CLBM                                     |   659 |     0 |            |           |       |
| LUT as Logic                               |  7775 |     0 |          0 |     70560 | 11.02 |
|   using O5 output only                     |   295 |       |            |           |       |
|   using O6 output only                     |  5569 |       |            |           |       |
|   using O5 and O6                          |  1911 |       |            |           |       |
| LUT as Memory                              |  1114 |     0 |          0 |     28800 |  3.87 |
|   LUT as Distributed RAM                   |   794 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    38 |       |            |           |       |
|     using O5 and O6                        |   756 |       |            |           |       |
|   LUT as Shift Register                    |   320 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   241 |       |            |           |       |
|     using O5 and O6                        |    79 |       |            |           |       |
| CLB Registers                              | 11444 |     0 |          0 |    141120 |  8.11 |
|   Register driven from within the CLB      |  6032 |       |            |           |       |
|   Register driven from outside the CLB     |  5412 |       |            |           |       |
|     LUT in front of the register is unused |  3179 |       |            |           |       |
|     LUT in front of the register is used   |  2233 |       |            |           |       |
| Unique Control Sets                        |   497 |       |          0 |     17640 |  2.82 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  4.5 |     0 |          0 |       216 |  2.08 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       216 |  1.85 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       432 |  0.23 |
|     RAMB18E2 only |    1 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   37 |     0 |          0 |       360 | 10.28 |
|   DSP48E2 only |   37 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |          0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |          0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 10997 |            Register |
| LUT6     |  2891 |                 CLB |
| LUT3     |  2848 |                 CLB |
| LUT4     |  1429 |                 CLB |
| LUT5     |  1423 |                 CLB |
| RAMD32   |  1104 |                 CLB |
| LUT2     |   886 |                 CLB |
| RAMS32   |   414 |                 CLB |
| SRL16E   |   364 |                 CLB |
| FDSE     |   300 |            Register |
| CARRY8   |   228 |                 CLB |
| LUT1     |   209 |                 CLB |
| FDCE     |   114 |            Register |
| DSP48E2  |    37 |          Arithmetic |
| SRLC32E  |    35 |                 CLB |
| FDPE     |    33 |            Register |
| RAMS64E  |    32 |                 CLB |
| MUXF7    |    13 |                 CLB |
| RAMB36E2 |     4 |            BLOCKRAM |
| RAMB18E2 |     1 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------------+------+
|                     Ref Name                    | Used |
+-------------------------------------------------+------+
| design_1_inv_matrix_se_zynq_ultra_ps_e_0_0      |    1 |
| design_1_inv_matrix_se_xbar_0                   |    1 |
| design_1_inv_matrix_se_rst_ps8_0_100M_0         |    1 |
| design_1_inv_matrix_se_inverse_matrix_hw_wr_0_0 |    1 |
| design_1_inv_matrix_se_axi_timer_0_0            |    1 |
| design_1_inv_matrix_se_axi_smc_0                |    1 |
| design_1_inv_matrix_se_axi_dma_0_0              |    1 |
| design_1_inv_matrix_se_auto_pc_0                |    1 |
| design_1_inv_matrix_se_auto_ds_0                |    1 |
+-------------------------------------------------+------+


