\section{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\-:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1____attribute____}{intel\-::hexl\-::fpga\-::\-\_\-\-\_\-attribute\-\_\-\-\_\-} \\*Struct Dyadmult\-Keys1\-\_\-t }{\pageref{structintel_1_1hexl_1_1fpga_1_1____attribute____}}{}
\item\contentsline{section}{\hyperlink{classhetest_1_1utils_1_1AlignedAllocator}{hetest\-::utils\-::\-Aligned\-Allocator$<$ T, Alignment $>$} }{\pageref{classhetest_1_1utils_1_1AlignedAllocator}}{}
\item\contentsline{section}{\hyperlink{structhetest_1_1utils_1_1NTT_1_1AllocatorAdapter}{hetest\-::utils\-::\-N\-T\-T\-::\-Allocator\-Adapter$<$ Adaptee, Args $>$} }{\pageref{structhetest_1_1utils_1_1NTT_1_1AllocatorAdapter}}{}
\item\contentsline{section}{\hyperlink{structhetest_1_1utils_1_1AllocatorBase}{hetest\-::utils\-::\-Allocator\-Base} }{\pageref{structhetest_1_1utils_1_1AllocatorBase}}{}
\item\contentsline{section}{\hyperlink{structhetest_1_1utils_1_1AllocatorInterface}{hetest\-::utils\-::\-Allocator\-Interface$<$ Allocator\-Impl $>$} }{\pageref{structhetest_1_1utils_1_1AllocatorInterface}}{}
\item\contentsline{section}{\hyperlink{classintel_1_1hexl_1_1fpga_1_1Buffer}{intel\-::hexl\-::fpga\-::\-Buffer} \\*Struct \hyperlink{classintel_1_1hexl_1_1fpga_1_1Buffer}{Buffer} Structure containing information for the polynomial operations }{\pageref{classintel_1_1hexl_1_1fpga_1_1Buffer}}{}
\item\contentsline{section}{\hyperlink{structhetest_1_1utils_1_1details_1_1CustomAllocStrategy}{hetest\-::utils\-::details\-::\-Custom\-Alloc\-Strategy} }{\pageref{structhetest_1_1utils_1_1details_1_1CustomAllocStrategy}}{}
\item\contentsline{section}{\hyperlink{classintel_1_1hexl_1_1fpga_1_1Device}{intel\-::hexl\-::fpga\-::\-Device} \\*Class \hyperlink{classintel_1_1hexl_1_1fpga_1_1Device}{Device} }{\pageref{classintel_1_1hexl_1_1fpga_1_1Device}}{}
\item\contentsline{section}{\hyperlink{classintel_1_1hexl_1_1fpga_1_1DevicePool}{intel\-::hexl\-::fpga\-::\-Device\-Pool} \\*Class \hyperlink{classintel_1_1hexl_1_1fpga_1_1DevicePool}{Device\-Pool} }{\pageref{classintel_1_1hexl_1_1fpga_1_1DevicePool}}{}
\item\contentsline{section}{\hyperlink{classdyadic__multiply}{dyadic\-\_\-multiply} }{\pageref{classdyadic__multiply}}{}
\item\contentsline{section}{\hyperlink{classdyadic__multiply__keyswitch__test}{dyadic\-\_\-multiply\-\_\-keyswitch\-\_\-test} }{\pageref{classdyadic__multiply__keyswitch__test}}{}
\item\contentsline{section}{\hyperlink{classdyadic__multiply__test}{dyadic\-\_\-multiply\-\_\-test} }{\pageref{classdyadic__multiply__test}}{}
\item\contentsline{section}{\hyperlink{classdyadic__multiply__keyswitch__test_1_1dyadic__multiply__test}{dyadic\-\_\-multiply\-\_\-keyswitch\-\_\-test\-::dyadic\-\_\-multiply\-\_\-test} }{\pageref{classdyadic__multiply__keyswitch__test_1_1dyadic__multiply__test}}{}
\item\contentsline{section}{\hyperlink{classexample__dyadic__multiply}{example\-\_\-dyadic\-\_\-multiply} }{\pageref{classexample__dyadic__multiply}}{}
\item\contentsline{section}{\hyperlink{classfpga__context}{fpga\-\_\-context} }{\pageref{classfpga__context}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object} \\*Parent Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject}{F\-P\-G\-A\-Object} stores the blob of objects to be transfered to the F\-P\-G\-A }{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}{F\-P\-G\-A\-Object\-\_\-\-Dyadic\-Multiply} Stores the multiplication blob of objects to be transfered to the F\-P\-G\-A }{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT}{F\-P\-G\-A\-Object\-\_\-\-I\-N\-T\-T} stores the I\-N\-T\-T blob of objects to be transfered to the F\-P\-G\-A }{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__KeySwitch}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-Key\-Switch} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__KeySwitch}{F\-P\-G\-A\-Object\-\_\-\-Key\-Switch} Stores the keyswitch blob of objects to be transfered to the F\-P\-G\-A }{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__KeySwitch}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT}{intel\-::hexl\-::fpga\-::\-F\-P\-G\-A\-Object\-\_\-\-N\-T\-T} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT}{F\-P\-G\-A\-Object\-\_\-\-N\-T\-T} stores the N\-T\-T blob of objects to be transfered to the F\-P\-G\-A }{\pageref{structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT}}{}
\item\contentsline{section}{\hyperlink{classfwd__ntt__test}{fwd\-\_\-ntt\-\_\-test} }{\pageref{classfwd__ntt__test}}{}
\item\contentsline{section}{\hyperlink{classinv__ntt}{inv\-\_\-ntt} }{\pageref{classinv__ntt}}{}
\item\contentsline{section}{\hyperlink{classinv__ntt__test}{inv\-\_\-ntt\-\_\-test} }{\pageref{classinv__ntt__test}}{}
\item\contentsline{section}{\hyperlink{classkeyswitch}{keyswitch} }{\pageref{classkeyswitch}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1KeySwitch__invn__t}{intel\-::hexl\-::fpga\-::\-Key\-Switch\-\_\-invn\-\_\-t} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1KeySwitch__invn__t}{Key\-Switch\-\_\-invn\-\_\-t} }{\pageref{structintel_1_1hexl_1_1fpga_1_1KeySwitch__invn__t}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1KeySwitch__modulus__t}{intel\-::hexl\-::fpga\-::\-Key\-Switch\-\_\-modulus\-\_\-t} \\*Struct Key\-Switch\-\_\-moduli\-\_\-t }{\pageref{structintel_1_1hexl_1_1fpga_1_1KeySwitch__modulus__t}}{}
\item\contentsline{section}{\hyperlink{classdyadic__multiply__keyswitch__test_1_1keyswitch__test}{dyadic\-\_\-multiply\-\_\-keyswitch\-\_\-test\-::keyswitch\-\_\-test} }{\pageref{classdyadic__multiply__keyswitch__test_1_1keyswitch__test}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1KeySwitchMemKeys}{intel\-::hexl\-::fpga\-::\-Key\-Switch\-Mem\-Keys} }{\pageref{structintel_1_1hexl_1_1fpga_1_1KeySwitchMemKeys}}{}
\item\contentsline{section}{\hyperlink{structKeySwitchTestVector}{Key\-Switch\-Test\-Vector} }{\pageref{structKeySwitchTestVector}}{}
\item\contentsline{section}{\hyperlink{structhetest_1_1utils_1_1details_1_1MallocStrategy}{hetest\-::utils\-::details\-::\-Malloc\-Strategy} }{\pageref{structhetest_1_1utils_1_1details_1_1MallocStrategy}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{intel\-::hexl\-::fpga\-::moduli\-\_\-info\-\_\-t} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}{moduli\-\_\-info\-\_\-t} }{\pageref{structintel_1_1hexl_1_1fpga_1_1moduli__info__t}}{}
\item\contentsline{section}{\hyperlink{classintel_1_1hexl_1_1fpga_1_1MultiplyFactor}{intel\-::hexl\-::fpga\-::\-Multiply\-Factor} }{\pageref{classintel_1_1hexl_1_1fpga_1_1MultiplyFactor}}{}
\item\contentsline{section}{\hyperlink{classhetest_1_1utils_1_1MultiplyFactor}{hetest\-::utils\-::\-Multiply\-Factor} }{\pageref{classhetest_1_1utils_1_1MultiplyFactor}}{}
\item\contentsline{section}{\hyperlink{classhetest_1_1utils_1_1NTT}{hetest\-::utils\-::\-N\-T\-T} \\*Performs negacyclic forward and inverse number-\/theoretic transform (\hyperlink{classhetest_1_1utils_1_1NTT}{N\-T\-T}), commonly used in R\-L\-W\-E cryptography }{\pageref{classhetest_1_1utils_1_1NTT}}{}
\item\contentsline{section}{\hyperlink{classntt}{ntt} }{\pageref{classntt}}{}
\item\contentsline{section}{\hyperlink{classhetest_1_1utils_1_1NTT_1_1NTTImpl}{hetest\-::utils\-::\-N\-T\-T\-::\-N\-T\-T\-Impl} }{\pageref{classhetest_1_1utils_1_1NTT_1_1NTTImpl}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{intel\-::hexl\-::fpga\-::\-Object} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} }{\pageref{structintel_1_1hexl_1_1fpga_1_1Object}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{Object\-\_\-\-Dyadic\-Multiply} Stores the parameters for the multiplication }{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT}{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} I\-N\-T\-T Stores the Inverse Number Theoretic Transform parameters }{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__INTT}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__KeySwitch}{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Key\-Switch} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__KeySwitch}{Object\-\_\-\-Key\-Switch} Stores the parameters for the keyswitch }{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__KeySwitch}}{}
\item\contentsline{section}{\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT}{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T} \\*Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} N\-T\-T Stores the Number Theoretic Transform parameters }{\pageref{structintel_1_1hexl_1_1fpga_1_1Object__NTT}}{}
\item\contentsline{section}{\hyperlink{structhetest_1_1utils_1_1AlignedAllocator_1_1rebind}{hetest\-::utils\-::\-Aligned\-Allocator$<$ T, Alignment $>$\-::rebind$<$ U $>$} }{\pageref{structhetest_1_1utils_1_1AlignedAllocator_1_1rebind}}{}
\item\contentsline{section}{\hyperlink{classintel_1_1hexl_1_1fpga_1_1StackTrace}{intel\-::hexl\-::fpga\-::\-Stack\-Trace} \\*Class \hyperlink{classintel_1_1hexl_1_1fpga_1_1StackTrace}{Stack\-Trace} Allows the investigation of the traces  dump Dumps the traces }{\pageref{classintel_1_1hexl_1_1fpga_1_1StackTrace}}{}
\end{DoxyCompactList}
