Input file is circuit.v which contains verilog description of the design. The tcl script should be run and the input file should be kept in the present working directory.
