=====
SETUP
-6.966
29.291
22.324
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_18_s0
29.291
=====
SETUP
-6.960
29.275
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2275_s4
8.284
8.745
cpu_1/ALUInB_1_s3
10.619
10.881
cpu_1/ALUInB_1_s2
11.793
12.208
cpu_1/cpu_alu/n102_s2
13.151
13.644
cpu_1/cpu_alu/n101_s2
13.644
13.694
cpu_1/cpu_alu/n100_s2
13.694
13.744
cpu_1/cpu_alu/n99_s2
13.744
13.794
cpu_1/cpu_alu/n98_s2
13.794
13.844
cpu_1/cpu_alu/n97_s2
13.844
13.894
cpu_1/cpu_alu/n96_s3
13.894
13.944
cpu_1/cpu_alu/n95_s3
13.944
13.994
cpu_1/cpu_alu/n94_s3
13.994
14.044
cpu_1/cpu_alu/n93_s2
14.044
14.094
cpu_1/cpu_alu/n92_s2
14.094
14.144
cpu_1/cpu_alu/n91_s2
14.144
14.194
cpu_1/cpu_alu/n90_s2
14.194
14.244
cpu_1/cpu_alu/n89_s2
14.244
14.294
cpu_1/cpu_alu/n88_s2
14.294
14.344
cpu_1/cpu_alu/n87_s2
14.344
14.394
cpu_1/cpu_alu/n86_s2
14.394
14.444
cpu_1/cpu_alu/n85_s2
14.444
14.494
cpu_1/cpu_alu/n84_s2
14.494
14.544
cpu_1/cpu_alu/n83_s2
14.544
14.594
cpu_1/cpu_alu/n82_s2
14.594
14.890
cpu_1/n2185_s19
16.085
16.546
cpu_1/n2185_s17
16.704
17.165
cpu_1/n2185_s7
17.303
17.718
cpu_1/n2185_s3
17.875
18.138
cpu_1/n2277_s10
20.253
20.515
usb/data_out_23_s15
21.956
22.418
usb/data_out_23_s10
22.765
23.030
usb/data_out_23_s19
24.035
24.298
usb/n784_s2
27.856
28.121
usb/temp_data_out_20_s0
29.275
=====
SETUP
-6.960
29.275
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2275_s4
8.284
8.745
cpu_1/ALUInB_1_s3
10.619
10.881
cpu_1/ALUInB_1_s2
11.793
12.208
cpu_1/cpu_alu/n102_s2
13.151
13.644
cpu_1/cpu_alu/n101_s2
13.644
13.694
cpu_1/cpu_alu/n100_s2
13.694
13.744
cpu_1/cpu_alu/n99_s2
13.744
13.794
cpu_1/cpu_alu/n98_s2
13.794
13.844
cpu_1/cpu_alu/n97_s2
13.844
13.894
cpu_1/cpu_alu/n96_s3
13.894
13.944
cpu_1/cpu_alu/n95_s3
13.944
13.994
cpu_1/cpu_alu/n94_s3
13.994
14.044
cpu_1/cpu_alu/n93_s2
14.044
14.094
cpu_1/cpu_alu/n92_s2
14.094
14.144
cpu_1/cpu_alu/n91_s2
14.144
14.194
cpu_1/cpu_alu/n90_s2
14.194
14.244
cpu_1/cpu_alu/n89_s2
14.244
14.294
cpu_1/cpu_alu/n88_s2
14.294
14.344
cpu_1/cpu_alu/n87_s2
14.344
14.394
cpu_1/cpu_alu/n86_s2
14.394
14.444
cpu_1/cpu_alu/n85_s2
14.444
14.494
cpu_1/cpu_alu/n84_s2
14.494
14.544
cpu_1/cpu_alu/n83_s2
14.544
14.594
cpu_1/cpu_alu/n82_s2
14.594
14.890
cpu_1/n2185_s19
16.085
16.546
cpu_1/n2185_s17
16.704
17.165
cpu_1/n2185_s7
17.303
17.718
cpu_1/n2185_s3
17.875
18.138
cpu_1/n2277_s10
20.253
20.515
usb/data_out_23_s15
21.956
22.418
usb/data_out_23_s10
22.765
23.030
usb/data_out_23_s19
24.035
24.298
usb/n784_s2
27.856
28.121
usb/temp_data_out_22_s0
29.275
=====
SETUP
-6.953
29.261
22.308
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_19_s0
29.261
=====
SETUP
-6.953
29.261
22.308
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_21_s0
29.261
=====
SETUP
-6.953
29.261
22.308
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_23_s0
29.261
=====
SETUP
-6.894
29.228
22.334
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2275_s4
8.284
8.745
cpu_1/ALUInB_1_s3
10.619
10.881
cpu_1/ALUInB_1_s2
11.793
12.208
cpu_1/cpu_alu/n102_s2
13.151
13.644
cpu_1/cpu_alu/n101_s2
13.644
13.694
cpu_1/cpu_alu/n100_s2
13.694
13.744
cpu_1/cpu_alu/n99_s2
13.744
13.794
cpu_1/cpu_alu/n98_s2
13.794
13.844
cpu_1/cpu_alu/n97_s2
13.844
13.894
cpu_1/cpu_alu/n96_s3
13.894
13.944
cpu_1/cpu_alu/n95_s3
13.944
13.994
cpu_1/cpu_alu/n94_s3
13.994
14.044
cpu_1/cpu_alu/n93_s2
14.044
14.094
cpu_1/cpu_alu/n92_s2
14.094
14.144
cpu_1/cpu_alu/n91_s2
14.144
14.194
cpu_1/cpu_alu/n90_s2
14.194
14.244
cpu_1/cpu_alu/n89_s2
14.244
14.294
cpu_1/cpu_alu/n88_s2
14.294
14.344
cpu_1/cpu_alu/n87_s2
14.344
14.394
cpu_1/cpu_alu/n86_s2
14.394
14.444
cpu_1/cpu_alu/n85_s2
14.444
14.494
cpu_1/cpu_alu/n84_s2
14.494
14.544
cpu_1/cpu_alu/n83_s2
14.544
14.594
cpu_1/cpu_alu/n82_s2
14.594
14.890
cpu_1/n2185_s19
16.085
16.546
cpu_1/n2185_s17
16.704
17.165
cpu_1/n2185_s7
17.303
17.718
cpu_1/n2185_s3
17.875
18.138
cpu_1/n2277_s10
20.253
20.515
usb/data_out_23_s15
21.956
22.418
usb/data_out_23_s10
22.765
23.030
usb/data_out_23_s19
24.035
24.298
usb/n784_s2
27.856
28.121
usb/temp_data_out_17_s0
29.228
=====
SETUP
-6.890
29.205
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2275_s4
8.284
8.745
cpu_1/ALUInB_1_s3
10.619
10.881
cpu_1/ALUInB_1_s2
11.793
12.208
cpu_1/cpu_alu/n102_s2
13.151
13.644
cpu_1/cpu_alu/n101_s2
13.644
13.694
cpu_1/cpu_alu/n100_s2
13.694
13.744
cpu_1/cpu_alu/n99_s2
13.744
13.794
cpu_1/cpu_alu/n98_s2
13.794
13.844
cpu_1/cpu_alu/n97_s2
13.844
13.894
cpu_1/cpu_alu/n96_s3
13.894
13.944
cpu_1/cpu_alu/n95_s3
13.944
13.994
cpu_1/cpu_alu/n94_s3
13.994
14.044
cpu_1/cpu_alu/n93_s2
14.044
14.094
cpu_1/cpu_alu/n92_s2
14.094
14.144
cpu_1/cpu_alu/n91_s2
14.144
14.194
cpu_1/cpu_alu/n90_s2
14.194
14.244
cpu_1/cpu_alu/n89_s2
14.244
14.294
cpu_1/cpu_alu/n88_s2
14.294
14.344
cpu_1/cpu_alu/n87_s2
14.344
14.394
cpu_1/cpu_alu/n86_s2
14.394
14.444
cpu_1/cpu_alu/n85_s2
14.444
14.494
cpu_1/cpu_alu/n84_s2
14.494
14.544
cpu_1/cpu_alu/n83_s2
14.544
14.594
cpu_1/cpu_alu/n82_s2
14.594
14.890
cpu_1/n2185_s19
16.085
16.546
cpu_1/n2185_s17
16.704
17.165
cpu_1/n2185_s7
17.303
17.718
cpu_1/n2185_s3
17.875
18.138
cpu_1/n2277_s10
20.253
20.515
usb/data_out_23_s15
21.956
22.418
usb/data_out_23_s10
22.765
23.030
usb/data_out_23_s19
24.035
24.298
usb/n784_s2
27.856
28.121
usb/temp_data_out_18_s0
29.205
=====
SETUP
-6.890
29.205
22.315
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2275_s4
8.284
8.745
cpu_1/ALUInB_1_s3
10.619
10.881
cpu_1/ALUInB_1_s2
11.793
12.208
cpu_1/cpu_alu/n102_s2
13.151
13.644
cpu_1/cpu_alu/n101_s2
13.644
13.694
cpu_1/cpu_alu/n100_s2
13.694
13.744
cpu_1/cpu_alu/n99_s2
13.744
13.794
cpu_1/cpu_alu/n98_s2
13.794
13.844
cpu_1/cpu_alu/n97_s2
13.844
13.894
cpu_1/cpu_alu/n96_s3
13.894
13.944
cpu_1/cpu_alu/n95_s3
13.944
13.994
cpu_1/cpu_alu/n94_s3
13.994
14.044
cpu_1/cpu_alu/n93_s2
14.044
14.094
cpu_1/cpu_alu/n92_s2
14.094
14.144
cpu_1/cpu_alu/n91_s2
14.144
14.194
cpu_1/cpu_alu/n90_s2
14.194
14.244
cpu_1/cpu_alu/n89_s2
14.244
14.294
cpu_1/cpu_alu/n88_s2
14.294
14.344
cpu_1/cpu_alu/n87_s2
14.344
14.394
cpu_1/cpu_alu/n86_s2
14.394
14.444
cpu_1/cpu_alu/n85_s2
14.444
14.494
cpu_1/cpu_alu/n84_s2
14.494
14.544
cpu_1/cpu_alu/n83_s2
14.544
14.594
cpu_1/cpu_alu/n82_s2
14.594
14.890
cpu_1/n2185_s19
16.085
16.546
cpu_1/n2185_s17
16.704
17.165
cpu_1/n2185_s7
17.303
17.718
cpu_1/n2185_s3
17.875
18.138
cpu_1/n2277_s10
20.253
20.515
usb/data_out_23_s15
21.956
22.418
usb/data_out_23_s10
22.765
23.030
usb/data_out_23_s19
24.035
24.298
usb/n784_s2
27.856
28.121
usb/temp_data_out_21_s0
29.205
=====
SETUP
-6.880
29.401
22.521
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.661
cpu_1/n2188_s25
15.201
15.491
cpu_1/n2188_s18
15.496
16.022
cpu_1/n2188_s10
16.632
16.897
cpu_1/n2188_s8
17.926
18.188
clint_inst/n708_s17
18.573
19.034
clint_inst/n708_s12
19.989
20.516
mem/saved_data_addr_c_0_s2
22.334
22.597
mem/saved_data_addr_c_0_s1
23.849
24.112
mem/data_mem_0_s11
25.027
25.289
mem/data_mem_0_s8
25.292
25.813
mem/data_mem_1_s5
27.068
27.331
mem/data_mem_1_data_mem_1_0_0_s
29.401
=====
SETUP
-6.869
29.205
22.336
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2275_s4
8.284
8.745
cpu_1/ALUInB_1_s3
10.619
10.881
cpu_1/ALUInB_1_s2
11.793
12.208
cpu_1/cpu_alu/n102_s2
13.151
13.644
cpu_1/cpu_alu/n101_s2
13.644
13.694
cpu_1/cpu_alu/n100_s2
13.694
13.744
cpu_1/cpu_alu/n99_s2
13.744
13.794
cpu_1/cpu_alu/n98_s2
13.794
13.844
cpu_1/cpu_alu/n97_s2
13.844
13.894
cpu_1/cpu_alu/n96_s3
13.894
13.944
cpu_1/cpu_alu/n95_s3
13.944
13.994
cpu_1/cpu_alu/n94_s3
13.994
14.044
cpu_1/cpu_alu/n93_s2
14.044
14.094
cpu_1/cpu_alu/n92_s2
14.094
14.144
cpu_1/cpu_alu/n91_s2
14.144
14.194
cpu_1/cpu_alu/n90_s2
14.194
14.244
cpu_1/cpu_alu/n89_s2
14.244
14.294
cpu_1/cpu_alu/n88_s2
14.294
14.344
cpu_1/cpu_alu/n87_s2
14.344
14.394
cpu_1/cpu_alu/n86_s2
14.394
14.444
cpu_1/cpu_alu/n85_s2
14.444
14.494
cpu_1/cpu_alu/n84_s2
14.494
14.544
cpu_1/cpu_alu/n83_s2
14.544
14.594
cpu_1/cpu_alu/n82_s2
14.594
14.890
cpu_1/n2185_s19
16.085
16.546
cpu_1/n2185_s17
16.704
17.165
cpu_1/n2185_s7
17.303
17.718
cpu_1/n2185_s3
17.875
18.138
cpu_1/n2277_s10
20.253
20.515
usb/data_out_23_s15
21.956
22.418
usb/data_out_23_s10
22.765
23.030
usb/data_out_23_s19
24.035
24.298
usb/n784_s2
27.856
28.121
usb/temp_data_out_16_s0
29.205
=====
SETUP
-6.862
29.396
22.534
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
bu/data_read_31_s12
22.818
23.279
bu/data_read_31_s7
24.167
24.628
bu/data_read_9_s1
27.601
28.117
bu/data_read_9_s
28.869
29.396
cpu_1/MEMWB_DMemOut_9_s0
29.396
=====
SETUP
-6.835
29.378
22.543
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.661
cpu_1/n2188_s25
15.201
15.491
cpu_1/n2188_s18
15.496
16.022
cpu_1/n2188_s10
16.632
16.897
cpu_1/n2188_s8
17.926
18.188
clint_inst/n708_s17
18.573
19.034
clint_inst/n708_s12
19.989
20.516
mem/saved_data_addr_c_0_s2
22.334
22.597
programMemory_inst/n427_s4
24.072
24.487
bu/data_read_19_s4
25.757
26.278
bu/data_read_19_s1
26.281
26.807
bu/data_read_19_s
28.852
29.378
cpu_1/MEMWB_DMemOut_19_s0
29.378
=====
SETUP
-6.823
29.109
22.286
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
bu/data_read_31_s12
22.818
23.279
bu/data_read_31_s11
23.629
24.127
bu/data_read_31_s5
24.474
24.737
mem/n355_s4
25.818
26.233
mem/data_out_31_s5
26.808
27.269
mem/data_out_12_s0
29.109
=====
SETUP
-6.817
29.122
22.305
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
bu/data_read_31_s12
22.818
23.279
bu/data_read_31_s11
23.629
24.127
bu/data_read_31_s5
24.474
24.737
mem/n355_s4
25.818
26.233
mem/data_out_31_s5
26.808
27.269
mem/data_out_1_s0
29.122
=====
SETUP
-6.817
29.122
22.305
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
bu/data_read_31_s12
22.818
23.279
bu/data_read_31_s11
23.629
24.127
bu/data_read_31_s5
24.474
24.737
mem/n355_s4
25.818
26.233
mem/data_out_31_s5
26.808
27.269
mem/data_out_14_s0
29.122
=====
SETUP
-6.815
29.371
22.556
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.661
cpu_1/n2188_s25
15.201
15.491
cpu_1/n2188_s18
15.496
16.022
cpu_1/n2188_s10
16.632
16.897
cpu_1/n2188_s8
17.926
18.188
clint_inst/n708_s17
18.573
19.034
clint_inst/n708_s12
19.989
20.516
mem/saved_data_addr_c_0_s2
22.334
22.597
programMemory_inst/n427_s4
24.072
24.487
bu/data_read_0_s6
25.172
25.688
bu/data_read_0_s8
26.288
26.804
bu/data_read_0_s
28.854
29.371
cpu_1/MEMWB_DMemOut_0_s0
29.371
=====
SETUP
-6.803
29.092
22.289
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_11_s0
29.092
=====
SETUP
-6.798
29.358
22.559
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2276_s3
8.206
8.668
cpu_1/ALUInB_0_s3
9.936
10.434
cpu_1/ALUInB_0_s2
11.304
11.569
cpu_1/cpu_alu/n45_s5
13.293
13.819
cpu_1/cpu_alu/n43_s7
14.194
14.484
cpu_1/data_addr_Z_6_s39
15.266
15.793
cpu_1/data_addr_Z_6_s33
15.930
16.456
cpu_1/data_addr_Z_6_s24
17.069
17.331
cpu_1/data_addr_Z_6_s17
17.969
18.485
cpu_1/data_addr_Z_6_s15
19.160
19.621
flashController/n7_s14
21.736
22.026
flashController/n7_s8
22.031
22.446
flashController/n7_s3
22.796
23.323
bu/data_read_31_s18
24.226
24.724
bu/data_read_31_s0
25.689
25.954
bu/data_read_13_s
28.841
29.358
cpu_1/MEMWB_DMemOut_13_s0
29.358
=====
SETUP
-6.795
29.334
22.539
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2276_s3
8.206
8.668
cpu_1/ALUInB_0_s3
9.936
10.434
cpu_1/ALUInB_0_s2
11.304
11.569
cpu_1/cpu_alu/n45_s5
13.293
13.819
cpu_1/cpu_alu/n43_s7
14.194
14.484
cpu_1/data_addr_Z_6_s39
15.266
15.793
cpu_1/data_addr_Z_6_s33
15.930
16.456
cpu_1/data_addr_Z_6_s24
17.069
17.331
cpu_1/data_addr_Z_6_s17
17.969
18.485
cpu_1/data_addr_Z_6_s15
19.160
19.621
flashController/n7_s14
21.736
22.026
flashController/n7_s8
22.031
22.446
flashController/n7_s3
22.796
23.323
bu/data_read_31_s18
24.226
24.724
bu/data_read_31_s0
25.689
25.979
bu/data_read_2_s
28.873
29.334
cpu_1/MEMWB_DMemOut_2_s0
29.334
=====
SETUP
-6.793
29.092
22.299
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_7_s0
29.092
=====
SETUP
-6.793
29.092
22.299
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_8_s0
29.092
=====
SETUP
-6.793
29.092
22.299
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_10_s0
29.092
=====
SETUP
-6.793
29.092
22.299
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_0_s1
2.604
2.987
cpu_1/control_bypass_ex/n28_s0
4.747
5.309
cpu_1/control_bypass_ex/n29_s0
5.309
5.359
cpu_1/control_bypass_ex/n30_s0
5.359
5.409
cpu_1/control_bypass_ex/n31_s0
5.409
5.459
cpu_1/control_bypass_ex/n32_s0
5.459
5.509
cpu_1/n2276_s10
6.428
6.718
cpu_1/n2274_s8
7.923
8.186
cpu_1/n2274_s7
9.053
9.316
cpu_1/ALUInB_2_s3
9.881
10.143
cpu_1/ALUInB_2_s1
11.777
12.039
cpu_1/cpu_alu/unsigned_sub_2_s
13.072
13.564
cpu_1/cpu_alu/unsigned_sub_3_s
13.564
13.614
cpu_1/cpu_alu/unsigned_sub_4_s
13.614
13.664
cpu_1/cpu_alu/unsigned_sub_5_s
13.664
13.714
cpu_1/cpu_alu/unsigned_sub_6_s
13.714
13.764
cpu_1/cpu_alu/unsigned_sub_7_s
13.764
13.814
cpu_1/cpu_alu/unsigned_sub_8_s
13.814
13.864
cpu_1/cpu_alu/unsigned_sub_9_s
13.864
13.914
cpu_1/cpu_alu/unsigned_sub_10_s
13.914
13.964
cpu_1/cpu_alu/unsigned_sub_11_s
13.964
14.014
cpu_1/cpu_alu/unsigned_sub_12_s
14.014
14.064
cpu_1/cpu_alu/unsigned_sub_13_s
14.064
14.114
cpu_1/cpu_alu/unsigned_sub_14_s
14.114
14.164
cpu_1/cpu_alu/unsigned_sub_15_s
14.164
14.214
cpu_1/cpu_alu/unsigned_sub_16_s
14.214
14.264
cpu_1/cpu_alu/unsigned_sub_17_s
14.264
14.314
cpu_1/cpu_alu/unsigned_sub_18_s
14.314
14.364
cpu_1/cpu_alu/unsigned_sub_19_s
14.364
14.414
cpu_1/cpu_alu/unsigned_sub_20_s
14.414
14.464
cpu_1/cpu_alu/unsigned_sub_21_s
14.464
14.514
cpu_1/cpu_alu/unsigned_sub_22_s
14.514
14.564
cpu_1/cpu_alu/unsigned_sub_23_s
14.564
14.614
cpu_1/cpu_alu/unsigned_sub_24_s
14.614
14.664
cpu_1/cpu_alu/unsigned_sub_25_s
14.664
14.714
cpu_1/cpu_alu/unsigned_sub_26_s
14.714
14.764
cpu_1/cpu_alu/unsigned_sub_27_s
14.764
14.814
cpu_1/cpu_alu/unsigned_sub_28_s
14.814
14.864
cpu_1/cpu_alu/unsigned_sub_29_s
14.864
14.914
cpu_1/cpu_alu/unsigned_sub_30_s
14.914
14.964
cpu_1/cpu_alu/unsigned_sub_31_s
14.964
15.261
cpu_1/n2176_s24
15.418
15.708
cpu_1/n2176_s21
15.851
16.312
cpu_1/n2176_s15
16.802
17.064
cpu_1/n2176_s8
17.709
17.972
cpu_1/n2176_s3
18.109
18.372
cpu_1/n2277_s12
19.054
19.317
ppu_inst/n33525_s8
21.106
21.368
ppu_inst/n33525_s3
22.856
23.118
bu/btn_ren_Z_s1
23.886
24.347
usb/data_out_23_s3
27.748
28.163
usb/data_out_14_s0
29.092
=====
SETUP
-6.787
29.330
22.543
clk_ibuf
0.000
0.683
cpu_1/IDEX_instr_rs2_1_s1
2.636
3.019
cpu_1/control_bypass_ex/n50_s0
4.104
4.666
cpu_1/control_bypass_ex/n51_s0
4.666
4.716
cpu_1/control_bypass_ex/n52_s0
4.716
4.766
cpu_1/control_bypass_ex/n53_s0
4.766
4.816
cpu_1/control_bypass_ex/n54_s0
4.816
4.866
cpu_1/control_bypass_ex/n55_s0
4.866
4.916
cpu_1/control_bypass_ex/n56_s0
4.916
4.966
cpu_1/control_bypass_ex/n57_s0
4.966
5.016
cpu_1/control_bypass_ex/n58_s0
5.016
5.066
cpu_1/control_bypass_ex/n59_s0
5.066
5.116
cpu_1/control_bypass_ex/n60_s0
5.116
5.166
cpu_1/n2270_s7
5.950
6.476
cpu_1/n2270_s4
6.479
6.940
cpu_1/n2276_s3
8.206
8.668
cpu_1/ALUInB_0_s3
9.936
10.434
cpu_1/ALUInB_0_s2
11.304
11.569
cpu_1/cpu_alu/n45_s5
13.293
13.819
cpu_1/cpu_alu/n43_s7
14.194
14.484
cpu_1/data_addr_Z_6_s39
15.266
15.793
cpu_1/data_addr_Z_6_s33
15.930
16.456
cpu_1/data_addr_Z_6_s24
17.069
17.331
cpu_1/data_addr_Z_6_s17
17.969
18.485
cpu_1/data_addr_Z_6_s15
19.160
19.621
flashController/n7_s14
21.736
22.026
flashController/n7_s8
22.031
22.446
flashController/n7_s3
22.796
23.323
bu/data_read_31_s18
24.226
24.724
bu/data_read_22_s1
27.075
27.490
bu/data_read_22_s
28.804
29.330
cpu_1/MEMWB_DMemOut_22_s0
29.330
=====
HOLD
-0.358
2.326
2.684
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/dmi_s0
2.326
=====
HOLD
-0.358
2.327
2.686
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/dpi_s0
2.327
=====
HOLD
-0.358
2.309
2.666
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/dmid_s0
2.309
=====
HOLD
-0.354
2.326
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_0_s0
2.326
=====
HOLD
-0.354
2.326
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_13_s0
2.326
=====
HOLD
-0.351
2.305
2.657
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/save_s0
2.305
=====
HOLD
-0.348
2.332
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_1_s0
2.332
=====
HOLD
-0.348
2.332
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_2_s0
2.332
=====
HOLD
-0.348
2.332
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_3_s0
2.332
=====
HOLD
-0.348
2.332
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_4_s0
2.332
=====
HOLD
-0.348
2.332
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_5_s0
2.332
=====
HOLD
-0.348
2.332
2.680
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_6_s0
2.332
=====
HOLD
-0.347
2.308
2.654
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_19_s0
2.308
=====
HOLD
-0.347
2.308
2.654
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_20_s0
2.308
=====
HOLD
-0.347
2.308
2.654
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_21_s0
2.308
=====
HOLD
-0.347
2.308
2.654
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_22_s0
2.308
=====
HOLD
-0.347
2.308
2.654
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/conct_23_s0
2.308
=====
HOLD
-0.344
2.306
2.650
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/ukprdyd_s0
2.306
=====
HOLD
-0.344
2.332
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_7_s0
2.332
=====
HOLD
-0.344
2.332
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_8_s0
2.332
=====
HOLD
-0.344
2.332
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_9_s0
2.332
=====
HOLD
-0.344
2.332
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_10_s0
2.332
=====
HOLD
-0.344
2.332
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_11_s0
2.332
=====
HOLD
-0.344
2.332
2.676
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/interval_12_s0
2.332
=====
HOLD
-0.344
2.308
2.653
clk_ibuf
0.000
0.675
reset_s2
1.368
1.513
usb/usb_host/ukp/ukprdy_s0
2.308
