
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.02000000000000000000;
2.02000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30  132182.0      0.65     112.5    1621.2                          
    0:00:30  132182.0      0.65     112.5    1621.2                          
    0:00:30  132517.2      0.65     112.5    1621.2                          
    0:00:30  132844.4      0.65     112.5    1621.2                          
    0:00:30  133171.6      0.65     112.5    1621.2                          
    0:00:30  133498.7      0.65     112.5    1621.2                          
    0:00:42  135185.5      0.41      69.0       0.0                          
    0:00:42  135169.5      0.41      69.0       0.0                          
    0:00:42  135169.5      0.41      69.0       0.0                          
    0:00:43  135170.0      0.41      69.0       0.0                          
    0:00:43  135170.0      0.41      69.0       0.0                          
    0:00:58  110878.1      0.79      64.6       0.0                          
    0:00:59  110865.9      0.43      60.5       0.0                          
    0:01:04  110872.8      0.41      59.6       0.0                          
    0:01:04  110883.7      0.41      58.3       0.0                          
    0:01:05  110899.7      0.40      56.7       0.0                          
    0:01:06  110905.8      0.38      56.2       0.0                          
    0:01:06  110913.8      0.38      55.4       0.0                          
    0:01:07  110927.3      0.37      54.4       0.0                          
    0:01:07  110935.3      0.35      54.1       0.0                          
    0:01:07  110942.7      0.35      53.5       0.0                          
    0:01:08  110954.5      0.35      51.7       0.0                          
    0:01:08  110966.2      0.35      49.8       0.0                          
    0:01:09  110978.9      0.35      48.0       0.0                          
    0:01:09  110851.0      0.35      48.0       0.0                          
    0:01:09  110851.0      0.35      48.0       0.0                          
    0:01:09  110851.0      0.35      48.0       0.0                          
    0:01:09  110851.0      0.35      48.0       0.0                          
    0:01:09  110851.0      0.35      48.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09  110851.0      0.35      48.0       0.0                          
    0:01:10  110877.3      0.34      46.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:10  110899.1      0.34      46.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:10  110914.3      0.33      46.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:10  110935.3      0.33      45.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:10  110944.3      0.32      45.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:10  110966.4      0.32      44.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:10  110988.5      0.31      44.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:10  110998.6      0.31      43.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111017.0      0.30      43.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111030.3      0.30      43.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111045.7      0.30      43.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111058.7      0.30      42.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111060.6      0.30      42.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111080.5      0.29      42.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111095.2      0.29      42.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111109.0      0.29      41.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111130.3      0.28      41.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111152.1      0.28      40.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111159.3      0.27      40.8       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:11  111165.1      0.27      40.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111173.1      0.27      40.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111183.5      0.27      40.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111188.5      0.27      40.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111214.6      0.26      40.0      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111268.9      0.26      39.4     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111323.1      0.26      38.7     242.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111333.8      0.26      38.6     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111354.8      0.26      38.3     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111374.5      0.26      38.1     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111384.3      0.26      37.8     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111399.5      0.26      37.6     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111428.7      0.26      36.7     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111458.0      0.26      35.8     242.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111475.8      0.26      35.4     242.2 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111495.5      0.25      35.2     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111506.9      0.25      35.0     242.2 path/path/path/genblk1.add_in_reg[23]/D
    0:01:12  111518.6      0.25      34.9     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111528.7      0.24      34.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111575.8      0.24      34.3     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111595.8      0.24      34.0     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111607.2      0.24      33.7     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111616.5      0.24      33.6     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111645.3      0.24      32.8     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111674.0      0.24      32.0     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111682.0      0.23      31.8     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111692.6      0.23      31.7     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111704.8      0.23      31.5     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111713.9      0.23      31.4     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111721.1      0.23      31.3     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111733.8      0.23      31.2     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111736.5      0.23      31.1     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111747.4      0.22      31.0     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111751.9      0.22      30.9     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111780.4      0.22      30.8     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  111791.8      0.22      30.7     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111813.1      0.22      30.2     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  111830.1      0.22      29.9     411.7 path/path/path/genblk1.add_in_reg[23]/D
    0:01:14  111840.8      0.22      29.6     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111856.5      0.22      29.5     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111866.3      0.22      29.3     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  111881.7      0.22      28.9     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111884.9      0.21      28.8     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111893.2      0.21      28.7     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111907.0      0.21      28.7     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111916.6      0.21      28.5     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111933.9      0.21      28.3     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  111952.2      0.21      28.0     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  111968.2      0.21      27.7     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  111981.2      0.21      27.6     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:15  111995.6      0.21      27.4     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112008.1      0.21      27.2     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112028.6      0.21      26.7     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112037.6      0.21      26.6     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112055.4      0.21      26.2     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112063.4      0.20      26.1     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112069.8      0.20      26.0     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112085.2      0.20      25.8     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112095.6      0.20      25.6     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112111.6      0.20      25.2     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112116.1      0.20      25.2     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:15  112128.8      0.20      25.0     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112150.1      0.20      24.5     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112168.5      0.20      24.3     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112179.9      0.19      24.2     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112190.6      0.19      24.0     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112209.7      0.19      23.7     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112229.7      0.19      23.2     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112244.0      0.19      23.0     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112261.0      0.19      22.8     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112265.3      0.19      22.7     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112279.9      0.19      22.5     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112291.4      0.18      22.4     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112303.1      0.18      22.2     435.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112318.8      0.18      21.9     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:16  112332.3      0.18      21.6     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112345.6      0.18      21.3     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112354.7      0.18      21.2     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112372.2      0.18      21.0     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112382.6      0.18      20.8     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112398.8      0.18      20.5     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112406.8      0.18      20.4     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:17  112419.0      0.18      20.2     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112438.7      0.17      19.8     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112449.9      0.17      19.7     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112461.1      0.17      19.6     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112475.7      0.17      19.4     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112487.4      0.17      19.3     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:17  112502.3      0.17      19.1     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112512.9      0.17      19.0     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112524.6      0.17      18.7     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:17  112535.3      0.17      18.7     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112543.3      0.17      18.6     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112551.2      0.17      18.4     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112556.6      0.16      18.3     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112569.6      0.16      18.2     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112579.7      0.16      18.0     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112600.5      0.16      17.5     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112603.1      0.16      17.4     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112607.9      0.16      17.3     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112616.4      0.16      17.2     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112623.6      0.16      17.0     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:18  112639.8      0.16      16.6     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112653.9      0.16      16.4     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112659.5      0.15      16.2     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112671.7      0.15      15.9     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112691.7      0.15      15.8     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112696.5      0.15      15.7     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112702.3      0.15      15.6     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112702.6      0.15      15.5     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112719.9      0.15      15.4     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112724.4      0.15      15.3     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112730.5      0.15      15.3     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112740.1      0.15      15.2     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112751.8      0.15      14.9     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112752.9      0.15      14.9     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112764.0      0.15      14.8     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112772.3      0.15      14.7     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  112778.1      0.14      14.6     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112793.6      0.14      14.4     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  112801.8      0.14      14.3     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:19  112817.8      0.14      14.1     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112828.4      0.14      14.1     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112841.7      0.14      13.9     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112855.0      0.14      13.8     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112872.3      0.14      13.6     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112877.4      0.14      13.5     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112886.9      0.14      13.3     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112899.2      0.14      13.2     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112905.8      0.13      13.0     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112918.3      0.13      12.9     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112924.4      0.13      12.8     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112929.8      0.13      12.8     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112943.9      0.13      12.6     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112949.7      0.13      12.6     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112961.7      0.13      12.3     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112963.8      0.13      12.3     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112983.0      0.13      12.0     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112991.7      0.13      11.8     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113002.4      0.13      11.6     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113023.1      0.12      11.3     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113027.7      0.12      11.3     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113035.6      0.12      11.2     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113044.9      0.12      11.1     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113045.5      0.12      11.1     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113056.1      0.12      11.0     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113063.3      0.12      10.9     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113080.1      0.12      10.8     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113087.8      0.12      10.8     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113090.7      0.12      10.7     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113101.9      0.12      10.6     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113106.1      0.12      10.5     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113117.3      0.12      10.5     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113123.9      0.12      10.4     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:21  113125.0      0.11      10.4     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113126.1      0.11      10.3     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113137.5      0.11      10.2     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113136.2      0.11      10.2     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113137.0      0.11      10.2     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113141.5      0.11      10.1     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113143.4      0.11      10.1     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113150.0      0.11      10.1     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113154.5      0.11      10.0     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113157.7      0.11      10.0     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113164.9      0.11       9.9     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113171.3      0.11       9.8     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113186.2      0.11       9.6     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113188.6      0.11       9.6     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:23  113189.4      0.11       9.6     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113200.0      0.11       9.4     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113205.9      0.11       9.3     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113216.0      0.11       9.2     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113215.5      0.11       9.2     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113222.1      0.11       9.1     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113236.7      0.10       8.9     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113246.8      0.10       8.8     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113256.4      0.10       8.8     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113259.9      0.10       8.7     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113275.8      0.10       8.6     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113284.9      0.10       8.4     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113288.6      0.10       8.4     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113297.6      0.10       8.3     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:24  113308.6      0.10       8.1     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113312.0      0.10       8.1     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113321.3      0.10       8.0     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113322.9      0.10       8.0     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113332.0      0.10       7.8     435.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113334.9      0.10       7.8     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113335.7      0.10       7.8     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113344.2      0.09       7.7     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113346.9      0.09       7.7     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113357.2      0.09       7.6     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113366.5      0.09       7.4     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113372.4      0.09       7.4     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113375.1      0.09       7.4     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113382.8      0.09       7.3     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113383.0      0.09       7.3     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113389.4      0.09       7.2     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113391.8      0.09       7.2     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113391.8      0.09       7.2     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113403.8      0.09       7.0     435.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113407.0      0.09       6.9     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113411.2      0.09       6.9     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113415.2      0.09       6.9     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113416.5      0.09       6.8     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113427.7      0.09       6.7     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113434.1      0.09       6.6     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113437.3      0.08       6.5     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113447.1      0.08       6.4     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113455.1      0.08       6.3     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113462.8      0.08       6.3     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113465.2      0.08       6.2     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113472.1      0.08       6.1     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113476.4      0.08       6.1     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113482.5      0.08       6.0     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[22]/D
    0:01:26  113483.8      0.08       6.0     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:26  113489.7      0.08       5.9     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113492.4      0.08       5.9     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113493.7      0.08       5.8     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113500.1      0.08       5.8     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113502.2      0.08       5.8     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113503.0      0.08       5.7     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:26  113508.1      0.08       5.7     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113516.6      0.08       5.5     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113528.0      0.08       5.5     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113530.9      0.07       5.5     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113533.3      0.07       5.4     435.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113542.1      0.07       5.3     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113544.2      0.07       5.3     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  113546.9      0.07       5.2     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113553.3      0.07       5.2     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113561.5      0.07       5.2     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113561.8      0.07       5.2     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113563.6      0.07       5.2     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:27  113564.2      0.07       5.1     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113569.8      0.07       5.1     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113572.4      0.07       5.1     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113573.5      0.07       5.1     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113582.5      0.07       5.0     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113588.4      0.07       4.9     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113602.5      0.07       4.8     435.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113602.5      0.07       4.8     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  113614.5      0.07       4.7     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113614.5      0.07       4.7     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113626.2      0.07       4.6     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:28  113631.2      0.07       4.6     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113632.8      0.07       4.6     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113637.1      0.07       4.5     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113644.0      0.07       4.4     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113644.2      0.07       4.4     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113644.8      0.07       4.4     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113648.8      0.07       4.4     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113659.9      0.07       4.3     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113659.9      0.07       4.3     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113663.1      0.06       4.2     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113666.6      0.06       4.2     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113666.6      0.06       4.2     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113669.8      0.06       4.2     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113670.6      0.06       4.2     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113676.4      0.06       4.1     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113677.0      0.06       4.1     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113682.8      0.06       4.0     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113689.2      0.06       4.0     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:29  113698.0      0.06       3.9     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  113705.4      0.06       3.9     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113712.1      0.06       3.9     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113715.8      0.06       3.8     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113719.3      0.06       3.8     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113723.2      0.06       3.7     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113728.6      0.06       3.7     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113733.9      0.05       3.7     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113738.4      0.05       3.6     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113745.1      0.05       3.6     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113750.1      0.05       3.5     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113754.6      0.05       3.5     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113764.5      0.05       3.4     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113772.5      0.05       3.3     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113777.8      0.05       3.3     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113783.9      0.05       3.2     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113784.7      0.05       3.2     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113791.3      0.05       3.2     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113796.7      0.05       3.2     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113808.9      0.05       3.1     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:30  113815.3      0.05       3.0     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113816.9      0.05       3.0     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113822.5      0.05       2.9     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113828.6      0.05       2.9     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113839.8      0.04       2.8     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113844.5      0.04       2.8     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:31  113850.1      0.04       2.7     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  113852.5      0.04       2.7     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113858.9      0.04       2.7     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113862.9      0.04       2.7     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113869.5      0.04       2.6     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  113876.7      0.04       2.5     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113887.1      0.04       2.4     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113893.5      0.04       2.4     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113898.8      0.04       2.3     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113904.7      0.04       2.3     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113911.6      0.04       2.2     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:31  113914.5      0.04       2.2     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:31  113916.1      0.04       2.2     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:31  113922.2      0.04       2.2     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  113932.9      0.04       2.1     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  113939.8      0.04       2.0     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:32  113943.8      0.04       2.0     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:32  113951.7      0.03       1.9     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:32  113960.5      0.03       1.9     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:32  113964.8      0.03       1.8     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:32  113973.6      0.03       1.8     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:32  113993.5      0.03       1.7     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114002.3      0.03       1.7     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114007.9      0.03       1.6     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114016.1      0.03       1.5     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  114029.7      0.03       1.5     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114036.6      0.03       1.4     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114043.8      0.03       1.4     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:32  114048.3      0.03       1.4     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:32  114055.2      0.03       1.3     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  114064.8      0.02       1.2     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114070.6      0.02       1.2     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114078.6      0.02       1.1     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114083.1      0.02       1.1     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  114087.9      0.02       1.1     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114093.3      0.02       1.1     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114107.6      0.02       1.0     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114112.7      0.02       1.0     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114124.6      0.02       0.9     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114132.9      0.02       0.9     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114140.1      0.02       0.9     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114141.4      0.02       0.9     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114146.7      0.02       0.8     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114154.4      0.02       0.8     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114163.7      0.02       0.8     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114170.7      0.02       0.7     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114174.4      0.02       0.7     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:33  114177.8      0.02       0.7     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114185.3      0.02       0.7     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  114191.1      0.01       0.7     435.9 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114196.2      0.01       0.6     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  114199.7      0.01       0.6     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114205.5      0.01       0.6     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114212.7      0.01       0.6     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  114216.9      0.01       0.5     435.9 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114220.1      0.01       0.5     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114224.4      0.01       0.5     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114231.0      0.01       0.5     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  114232.4      0.01       0.5     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114233.2      0.01       0.5     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114236.6      0.01       0.4     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  114236.9      0.01       0.4     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:34  114239.6      0.01       0.4     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114242.5      0.01       0.4     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114245.9      0.01       0.4     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  114248.3      0.01       0.4     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114253.1      0.01       0.3     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114256.3      0.01       0.3     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:35  114261.1      0.01       0.3     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114267.7      0.01       0.3     435.9 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114275.2      0.01       0.3     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  114281.3      0.01       0.3     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  114287.4      0.01       0.2     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114287.7      0.01       0.2     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114287.4      0.01       0.2     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114287.2      0.01       0.2     435.9 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114290.9      0.01       0.2     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114294.9      0.01       0.2     435.9 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114295.9      0.01       0.2     435.9 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:35  114299.7      0.01       0.2     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  114304.2      0.00       0.1     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:36  114310.8      0.00       0.1     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114315.6      0.00       0.1     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114322.3      0.00       0.1     435.9 path/path/path/genblk1.add_in_reg[23]/D
    0:01:36  114327.1      0.00       0.1     435.9 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114329.2      0.00       0.1     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114332.4      0.00       0.1     435.9 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114334.2      0.00       0.0     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114342.2      0.00       0.0     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  114342.5      0.00       0.0     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114347.5      0.00       0.0     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114350.2      0.00       0.0     435.9 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114350.2      0.00       0.0     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114355.5      0.00       0.0     435.9 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114359.3      0.00       0.0     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:36  114360.8      0.00       0.0     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  114360.8      0.00       0.0     435.9                          
    0:01:40  113034.0      0.00       0.0     435.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:40  113034.0      0.00       0.0     435.9                          
    0:01:40  112885.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:40  112885.6      0.00       0.0       0.0                          
    0:01:40  112885.6      0.00       0.0       0.0                          
    0:01:44  110419.3      0.07       0.4       0.0                          
    0:01:46  108628.0      0.07       0.4       0.0                          
    0:01:47  108615.8      0.07       0.4       0.0                          
    0:01:47  108603.5      0.07       0.4       0.0                          
    0:01:47  108591.3      0.07       0.4       0.0                          
    0:01:47  108579.6      0.07       0.4       0.0                          
    0:01:47  108567.9      0.07       0.4       0.0                          
    0:01:48  108556.2      0.07       0.4       0.0                          
    0:01:48  108545.0      0.07       0.4       0.0                          
    0:01:48  108533.9      0.07       0.4       0.0                          
    0:01:48  108522.7      0.07       0.4       0.0                          
    0:01:48  108511.5      0.07       0.4       0.0                          
    0:01:48  108511.5      0.07       0.4       0.0                          
    0:01:49  108516.0      0.06       0.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108520.0      0.05       0.3       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108523.7      0.04       0.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108526.1      0.03       0.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108527.7      0.03       0.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108529.9      0.03       0.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108532.3      0.03       0.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108533.9      0.03       0.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108535.2      0.03       0.2       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108535.2      0.02       0.1       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108535.2      0.02       0.1       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:49  108536.8      0.02       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108542.6      0.02       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  108545.0      0.02       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:50  108547.2      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:50  108553.3      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:50  108554.1      0.01       0.1       0.0                          
    0:01:50  108481.4      0.02       0.2       0.0                          
    0:01:51  108478.8      0.02       0.2       0.0                          
    0:01:51  108478.8      0.02       0.2       0.0                          
    0:01:51  108478.8      0.02       0.2       0.0                          
    0:01:51  108478.8      0.02       0.2       0.0                          
    0:01:51  108478.8      0.02       0.2       0.0                          
    0:01:51  108478.8      0.02       0.2       0.0                          
    0:01:51  108480.1      0.01       0.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:51  108482.8      0.01       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  108486.2      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:51  108486.8      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108488.4      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108493.4      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108493.4      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:52  108481.4      0.01       0.1       0.0                          
    0:01:54  108394.5      0.01       0.1       0.0                          
    0:01:54  108328.8      0.01       0.1       0.0                          
    0:01:55  108175.5      0.01       0.1       0.0                          
    0:01:55  108023.1      0.01       0.1       0.0                          
    0:01:56  107870.7      0.01       0.1       0.0                          
    0:01:56  107717.5      0.01       0.1       0.0                          
    0:01:56  107601.3      0.01       0.1       0.0                          
    0:01:56  107592.2      0.01       0.1       0.0                          
    0:01:57  107584.8      0.01       0.1       0.0                          
    0:01:57  107583.2      0.01       0.1       0.0                          
    0:01:57  107578.4      0.01       0.1       0.0                          
    0:01:57  107576.8      0.01       0.1       0.0                          
    0:01:57  107558.4      0.01       0.1       0.0                          
    0:01:58  107548.9      0.01       0.1       0.0                          
    0:01:59  107538.7      0.01       0.1       0.0                          
    0:01:59  107536.9      0.01       0.1       0.0                          
    0:02:01  107534.2      0.01       0.1       0.0                          
    0:02:01  107525.7      0.01       0.1       0.0                          
    0:02:02  107525.7      0.01       0.1       0.0                          
    0:02:02  107525.7      0.01       0.1       0.0                          
    0:02:02  107525.7      0.01       0.1       0.0                          
    0:02:02  107525.7      0.01       0.1       0.0                          
    0:02:02  107525.7      0.01       0.1       0.0                          
    0:02:02  107528.1      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107529.7      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:02  107535.0      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107538.7      0.00       0.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107544.6      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:02  107549.7      0.00       0.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107549.7      0.00       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107552.3      0.00       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107553.1      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107554.4      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107555.2      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  107559.0      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107559.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:03  107559.0      0.00       0.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107561.9      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107565.3      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:03  107565.3      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107570.4      0.00       0.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107576.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:04  107577.0      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  107579.4      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107581.8      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107585.3      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107589.3      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:02:04  107593.5      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107596.7      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107596.7      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107603.1      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:04  107603.9      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  107605.5      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:03:15 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45010.126358
Buf/Inv area:                     2440.549995
Noncombinational area:           62595.383816
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107605.510175
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:03:21 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.2601 mW   (93%)
  Net Switching Power  =   2.7282 mW    (7%)
                         ---------
Total Dynamic Power    =  38.9883 mW  (100%)

Cell Leakage Power     =   2.2503 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5156e+04          486.2312        1.0613e+06        3.6705e+04  (  89.01%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1020e+03        2.2420e+03        1.1890e+06        4.5329e+03  (  10.99%)
--------------------------------------------------------------------------------------------------
Total          3.6258e+04 uW     2.7283e+03 uW     2.2503e+06 nW     4.1238e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:03:21 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U453/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[2] (memory_b12_SIZE20_LOGSIZE5_22)
                                                          0.00       0.23 f
  path/genblk1[9].path/Mat_a_Mem/data_out[2] (seqMemory_b12_SIZE20_22)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/in0[2] (mac_b12_g1_11)        0.00       0.23 f
  path/genblk1[9].path/path/mult_21/a[2] (mac_b12_g1_11_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/mult_21/U338/Z (CLKBUF_X1)
                                                          0.04       0.28 f
  path/genblk1[9].path/path/mult_21/U379/ZN (XNOR2_X1)
                                                          0.05       0.33 r
  path/genblk1[9].path/path/mult_21/U346/ZN (INV_X1)      0.04       0.37 f
  path/genblk1[9].path/path/mult_21/U585/ZN (OAI22_X1)
                                                          0.06       0.44 r
  path/genblk1[9].path/path/mult_21/U80/S (FA_X1)         0.13       0.56 f
  path/genblk1[9].path/path/mult_21/U476/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[9].path/path/mult_21/U360/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[9].path/path/mult_21/U464/ZN (NAND2_X1)
                                                          0.04       0.68 r
  path/genblk1[9].path/path/mult_21/U364/ZN (NAND3_X1)
                                                          0.04       0.72 f
  path/genblk1[9].path/path/mult_21/U392/ZN (NAND2_X1)
                                                          0.04       0.75 r
  path/genblk1[9].path/path/mult_21/U395/ZN (NAND3_X1)
                                                          0.04       0.79 f
  path/genblk1[9].path/path/mult_21/U510/ZN (NAND2_X1)
                                                          0.04       0.82 r
  path/genblk1[9].path/path/mult_21/U512/ZN (NAND3_X1)
                                                          0.04       0.86 f
  path/genblk1[9].path/path/mult_21/U538/ZN (NAND2_X1)
                                                          0.04       0.90 r
  path/genblk1[9].path/path/mult_21/U540/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[9].path/path/mult_21/U544/ZN (NAND2_X1)
                                                          0.04       0.97 r
  path/genblk1[9].path/path/mult_21/U376/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[9].path/path/mult_21/U419/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[9].path/path/mult_21/U347/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[9].path/path/mult_21/U333/ZN (NAND2_X1)
                                                          0.04       1.12 r
  path/genblk1[9].path/path/mult_21/U361/ZN (NAND3_X1)
                                                          0.03       1.15 f
  path/genblk1[9].path/path/mult_21/U369/ZN (NAND2_X1)
                                                          0.03       1.19 r
  path/genblk1[9].path/path/mult_21/U372/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[9].path/path/mult_21/U449/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[9].path/path/mult_21/U451/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[9].path/path/mult_21/U456/ZN (NAND2_X1)
                                                          0.04       1.33 r
  path/genblk1[9].path/path/mult_21/U458/ZN (NAND3_X1)
                                                          0.04       1.37 f
  path/genblk1[9].path/path/mult_21/U433/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[9].path/path/mult_21/U380/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[9].path/path/mult_21/U439/ZN (NAND2_X1)
                                                          0.03       1.47 r
  path/genblk1[9].path/path/mult_21/U442/ZN (NAND3_X1)
                                                          0.03       1.50 f
  path/genblk1[9].path/path/mult_21/U9/CO (FA_X1)         0.10       1.60 f
  path/genblk1[9].path/path/mult_21/U527/ZN (NAND2_X1)
                                                          0.04       1.64 r
  path/genblk1[9].path/path/mult_21/U522/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[9].path/path/mult_21/U334/ZN (NAND2_X1)
                                                          0.03       1.72 r
  path/genblk1[9].path/path/mult_21/U533/ZN (NAND3_X1)
                                                          0.04       1.76 f
  path/genblk1[9].path/path/mult_21/U384/ZN (NAND2_X1)
                                                          0.04       1.79 r
  path/genblk1[9].path/path/mult_21/U378/ZN (NAND3_X1)
                                                          0.04       1.83 f
  path/genblk1[9].path/path/mult_21/U516/ZN (NAND2_X1)
                                                          0.04       1.87 r
  path/genblk1[9].path/path/mult_21/U518/ZN (NAND3_X1)
                                                          0.04       1.90 f
  path/genblk1[9].path/path/mult_21/U520/ZN (NAND2_X1)
                                                          0.03       1.93 r
  path/genblk1[9].path/path/mult_21/U504/ZN (AND3_X1)     0.05       1.98 r
  path/genblk1[9].path/path/mult_21/product[23] (mac_b12_g1_11_DW_mult_tc_0)
                                                          0.00       1.98 r
  path/genblk1[9].path/path/genblk1.add_in_reg[23]/D (DFF_X1)
                                                          0.01       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   2.02       2.02
  clock network delay (ideal)                             0.00       2.02
  path/genblk1[9].path/path/genblk1.add_in_reg[23]/CK (DFF_X1)
                                                          0.00       2.02 r
  library setup time                                     -0.03       1.99
  data required time                                                 1.99
  --------------------------------------------------------------------------
  data required time                                                 1.99
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
