Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 17 17:58:00 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.947        0.000                      0                  544        0.165        0.000                      0                  544        2.865        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}       40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 3.365}        6.731           148.571         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          32.261        0.000                      0                  246        0.165        0.000                      0                  246       19.500        0.000                       0                    96  
  clk_vga_design_1_clk_wiz_0_0           0.947        0.000                      0                  298        0.171        0.000                      0                  298        2.865        0.000                       0                   126  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.826ns (40.176%)  route 4.208ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.246     4.760    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.590    37.158    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.103    37.544    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524    37.020    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.826ns (40.176%)  route 4.208ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.246     4.760    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.590    37.158    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.103    37.544    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524    37.020    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.826ns (40.176%)  route 4.208ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.246     4.760    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.590    37.158    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.103    37.544    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524    37.020    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.826ns (40.176%)  route 4.208ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.246     4.760    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.590    37.158    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.103    37.544    
    SLICE_X84Y137        FDRE (Setup_fdre_C_R)       -0.524    37.020    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.826ns (40.176%)  route 4.208ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.246     4.760    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.590    37.158    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X85Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.103    37.544    
    SLICE_X85Y137        FDRE (Setup_fdre_C_R)       -0.429    37.115    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         37.115    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 32.356    

Slack (MET) :             32.356ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.826ns (40.176%)  route 4.208ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          1.246     4.760    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X85Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.590    37.158    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X85Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.489    37.647    
                         clock uncertainty           -0.103    37.544    
    SLICE_X85Y137        FDRE (Setup_fdre_C_R)       -0.429    37.115    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         37.115    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 32.356    

Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.826ns (41.934%)  route 3.913ns (58.066%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.951     4.465    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y135        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.589    37.157    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y135        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.489    37.646    
                         clock uncertainty           -0.103    37.543    
    SLICE_X83Y135        FDRE (Setup_fdre_C_R)       -0.429    37.114    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -4.465    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.802ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.826ns (42.907%)  route 3.760ns (57.093%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.798     4.312    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.589    37.157    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.489    37.646    
                         clock uncertainty           -0.103    37.543    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429    37.114    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 32.802    

Slack (MET) :             32.802ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.826ns (42.907%)  route 3.760ns (57.093%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.798     4.312    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.589    37.157    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.489    37.646    
                         clock uncertainty           -0.103    37.543    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429    37.114    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 32.802    

Slack (MET) :             32.802ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.826ns (42.907%)  route 3.760ns (57.093%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.843ns = ( 37.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.274ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.747    -2.274    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.180 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.502     1.682    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X81Y136        LUT4 (Prop_lut4_I1_O)        0.124     1.806 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.804     2.609    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X80Y137        LUT5 (Prop_lut5_I0_O)        0.124     2.733 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.656     3.390    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X81Y137        LUT3 (Prop_lut3_I0_O)        0.124     3.514 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.798     4.312    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.589    37.157    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.489    37.646    
                         clock uncertainty           -0.103    37.543    
    SLICE_X83Y136        FDRE (Setup_fdre_C_R)       -0.429    37.114    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                 32.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.597    -0.817    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.102    -0.574    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.868    -1.243    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.441    -0.802    
    SLICE_X84Y137        FDRE (Hold_fdre_C_D)         0.063    -0.739    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.597    -0.817    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X84Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y137        FDRE (Prop_fdre_C_Q)         0.164    -0.653 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.099    -0.554    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.866    -1.244    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.441    -0.803    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.072    -0.731    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.596    -0.818    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.097    -0.580    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X82Y136        LUT3 (Prop_lut3_I0_O)        0.045    -0.535 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.535    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X82Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.866    -1.244    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.439    -0.805    
    SLICE_X82Y136        FDRE (Hold_fdre_C_D)         0.091    -0.714    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.833%)  route 0.302ns (68.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.596    -0.818    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X82Y134        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.302    -0.375    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[6]
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.908    -1.202    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.739    
    RAMB18_X3Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.556    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.419%)  route 0.308ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.596    -0.818    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X82Y134        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y134        FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.308    -0.369    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[5]
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.908    -1.202    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X3Y54         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.739    
    RAMB18_X3Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.556    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.822    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X78Y138        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y138        FDSE (Prop_fdse_C_Q)         0.164    -0.658 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/Q
                         net (fo=2, routed)           0.093    -0.565    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[10]
    SLICE_X79Y138        LUT2 (Prop_lut2_I0_O)        0.045    -0.520 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.520    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[11]_i_1_n_0
    SLICE_X79Y138        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.864    -1.247    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X79Y138        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
                         clock pessimism              0.438    -0.809    
    SLICE_X79Y138        FDSE (Hold_fdse_C_D)         0.091    -0.718    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.596    -0.818    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/Q
                         net (fo=1, routed)           0.143    -0.534    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[20]
    SLICE_X83Y135        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.866    -1.244    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y135        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.441    -0.803    
    SLICE_X83Y135        FDRE (Hold_fdre_C_D)         0.070    -0.733    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.960%)  route 0.147ns (51.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.597    -0.817    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X82Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.147    -0.529    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.866    -1.244    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y136        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.441    -0.803    
    SLICE_X83Y136        FDRE (Hold_fdre_C_D)         0.066    -0.737    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.597    -0.817    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X83Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.153    -0.523    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X85Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.868    -1.243    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X85Y137        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.441    -0.802    
    SLICE_X85Y137        FDRE (Hold_fdre_C_D)         0.070    -0.732    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.822    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X79Y138        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDSE (Prop_fdse_C_Q)         0.128    -0.694 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.608    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg_n_0_[27]
    SLICE_X79Y138        LUT2 (Prop_lut2_I0_O)        0.102    -0.506 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[28]_i_1_n_0
    SLICE_X79Y138        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.864    -1.247    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X79Y138        FDSE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]/C
                         clock pessimism              0.425    -0.822    
    SLICE_X79Y138        FDSE (Hold_fdse_C_D)         0.107    -0.715    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y54     design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y137    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X78Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y131    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/resd_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y137    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y137    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y137    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[23]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[24]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[25]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y137    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X78Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y138    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.020ns (36.907%)  route 3.453ns (63.093%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 3.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.655     3.067    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.506     3.805    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/C
                         clock pessimism              0.489     4.294    
                         clock uncertainty           -0.076     4.218    
    SLICE_X63Y85         FDRE (Setup_fdre_C_CE)      -0.205     4.013    design_1_i/vga_0/U0/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          4.013    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.020ns (36.907%)  route 3.453ns (63.093%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 3.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.655     3.067    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.506     3.805    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
                         clock pessimism              0.489     4.294    
                         clock uncertainty           -0.076     4.218    
    SLICE_X63Y85         FDRE (Setup_fdre_C_CE)      -0.205     4.013    design_1_i/vga_0/U0/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.013    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 2.020ns (36.907%)  route 3.453ns (63.093%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 3.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.655     3.067    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.506     3.805    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[1]/C
                         clock pessimism              0.489     4.294    
                         clock uncertainty           -0.076     4.218    
    SLICE_X63Y85         FDRE (Setup_fdre_C_CE)      -0.205     4.013    design_1_i/vga_0/U0/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.013    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.020ns (37.481%)  route 3.369ns (62.519%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 3.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.571     2.983    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y86         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.506     3.805    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y86         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/C
                         clock pessimism              0.489     4.294    
                         clock uncertainty           -0.076     4.218    
    SLICE_X63Y86         FDRE (Setup_fdre_C_CE)      -0.205     4.013    design_1_i/vga_0/U0/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.013    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 2.020ns (37.481%)  route 3.369ns (62.519%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 3.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.571     2.983    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y86         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.506     3.805    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y86         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/C
                         clock pessimism              0.489     4.294    
                         clock uncertainty           -0.076     4.218    
    SLICE_X63Y86         FDRE (Setup_fdre_C_CE)      -0.205     4.013    design_1_i/vga_0/U0/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.013    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.020ns (37.898%)  route 3.310ns (62.102%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 3.806 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.512     2.924    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.507     3.806    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/C
                         clock pessimism              0.489     4.295    
                         clock uncertainty           -0.076     4.219    
    SLICE_X63Y87         FDRE (Setup_fdre_C_CE)      -0.205     4.014    design_1_i/vga_0/U0/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.020ns (37.898%)  route 3.310ns (62.102%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 3.806 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.512     2.924    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.507     3.806    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/C
                         clock pessimism              0.489     4.295    
                         clock uncertainty           -0.076     4.219    
    SLICE_X63Y87         FDRE (Setup_fdre_C_CE)      -0.205     4.014    design_1_i/vga_0/U0/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          4.014    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.020ns (37.689%)  route 3.340ns (62.311%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 3.807 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.542     2.953    design_1_i/vga_0/U0/bg_red0
    SLICE_X62Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.508     3.807    design_1_i/vga_0/U0/pix_clk
    SLICE_X62Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/C
                         clock pessimism              0.489     4.296    
                         clock uncertainty           -0.076     4.220    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.169     4.051    design_1_i/vga_0/U0/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.051    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.020ns (37.898%)  route 3.310ns (62.102%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 3.806 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.512     2.924    design_1_i/vga_0/U0/bg_red0
    SLICE_X62Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.507     3.806    design_1_i/vga_0/U0/pix_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/C
                         clock pessimism              0.489     4.295    
                         clock uncertainty           -0.076     4.219    
    SLICE_X62Y87         FDRE (Setup_fdre_C_CE)      -0.169     4.050    design_1_i/vga_0/U0/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.050    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.209ns  (logic 2.020ns (38.779%)  route 3.189ns (61.221%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 3.807 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.615    -2.406    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y81         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518    -1.888 f  design_1_i/vga_0/U0/h_cnt_reg[1]/Q
                         net (fo=19, routed)          0.987    -0.901    design_1_i/vga_0/U0/h_cnt_reg[1]
    SLICE_X57Y87         LUT2 (Prop_lut2_I0_O)        0.124    -0.777 r  design_1_i/vga_0/U0/bg_red[3]_i_103/O
                         net (fo=1, routed)           0.000    -0.777    design_1_i/vga_0/U0/bg_red[3]_i_103_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.245 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    -0.245    design_1_i/vga_0/U0/bg_red_reg[3]_i_42_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    -0.088 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_12/CO[1]
                         net (fo=2, routed)           1.015     0.927    design_1_i/vga_0/U0/geqOp1_in
    SLICE_X62Y86         LUT4 (Prop_lut4_I2_O)        0.358     1.285 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           0.796     2.080    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I1_O)        0.331     2.411 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.391     2.802    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.508     3.807    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/C
                         clock pessimism              0.489     4.296    
                         clock uncertainty           -0.076     4.220    
    SLICE_X63Y88         FDRE (Setup_fdre_C_CE)      -0.205     4.015    design_1_i/vga_0/U0/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                  1.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/v_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.849    design_1_i/vga_0/U0/pix_clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/vga_0/U0/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  design_1_i/vga_0/U0/v_sync_reg/Q
                         net (fo=2, routed)           0.067    -0.618    design_1_i/vga_0/U0/v_sync
    SLICE_X58Y91         FDRE                                         r  design_1_i/vga_0/U0/v_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.836    -1.275    design_1_i/vga_0/U0/pix_clk
    SLICE_X58Y91         FDRE                                         r  design_1_i/vga_0/U0/v_sync_d_reg/C
                         clock pessimism              0.426    -0.849    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.060    -0.789    design_1_i/vga_0/U0/v_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_red_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.568    -0.846    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/vga_0/U0/bg_red_d_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.591    design_1_i/vga_0/U0/bg_red_d[2]
    SLICE_X64Y94         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y94         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[2]/C
                         clock pessimism              0.441    -0.830    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.066    -0.764    design_1_i/vga_0/U0/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_green_d_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.588    design_1_i/vga_0/U0/bg_green_d[3]
    SLICE_X64Y91         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[3]/C
                         clock pessimism              0.441    -0.831    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.070    -0.761    design_1_i/vga_0/U0/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.568    -0.846    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/vga_0/U0/bg_blue_d_reg[2]/Q
                         net (fo=1, routed)           0.121    -0.583    design_1_i/vga_0/U0/bg_blue_d[2]
    SLICE_X64Y94         FDRE                                         r  design_1_i/vga_0/U0/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y94         FDRE                                         r  design_1_i/vga_0/U0/vga_blue_reg[2]/C
                         clock pessimism              0.441    -0.830    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.070    -0.760    design_1_i/vga_0/U0/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.192%)  route 0.178ns (55.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_green_reg[3]/Q
                         net (fo=1, routed)           0.178    -0.529    design_1_i/vga_0/U0/bg_green_reg_n_0_[3]
    SLICE_X64Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.838    -1.273    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[3]/C
                         clock pessimism              0.463    -0.810    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.072    -0.738    design_1_i/vga_0/U0/bg_green_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.650%)  route 0.175ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.850    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/vga_0/U0/bg_green_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.534    design_1_i/vga_0/U0/bg_green_reg_n_0_[1]
    SLICE_X64Y84         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.834    -1.277    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y84         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[1]/C
                         clock pessimism              0.463    -0.814    
    SLICE_X64Y84         FDRE (Hold_fdre_C_D)         0.070    -0.744    design_1_i/vga_0/U0/bg_green_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.251%)  route 0.178ns (55.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.849    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y87         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/vga_0/U0/bg_blue_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.530    design_1_i/vga_0/U0/bg_blue[1]
    SLICE_X64Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.838    -1.273    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[1]/C
                         clock pessimism              0.463    -0.810    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.066    -0.744    design_1_i/vga_0/U0/bg_blue_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.589%)  route 0.182ns (56.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y88         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_red_reg[0]/Q
                         net (fo=1, routed)           0.182    -0.524    design_1_i/vga_0/U0/bg_red[0]
    SLICE_X64Y91         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[0]/C
                         clock pessimism              0.463    -0.809    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.070    -0.739    design_1_i/vga_0/U0/bg_red_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.739%)  route 0.181ns (56.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.850    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y85         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/vga_0/U0/bg_blue_reg[3]/Q
                         net (fo=1, routed)           0.181    -0.528    design_1_i/vga_0/U0/bg_blue[3]
    SLICE_X64Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.838    -1.273    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[3]/C
                         clock pessimism              0.463    -0.810    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.066    -0.744    design_1_i/vga_0/U0/bg_blue_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.523%)  route 0.169ns (54.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.566    -0.848    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y89         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  design_1_i/vga_0/U0/bg_green_d_reg[2]/Q
                         net (fo=1, routed)           0.169    -0.538    design_1_i/vga_0/U0/bg_green_d[2]
    SLICE_X64Y91         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X64Y91         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[2]/C
                         clock pessimism              0.441    -0.831    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.066    -0.765    design_1_i/vga_0/U0/vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.731       4.576      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y81     design_1_i/vga_0/U0/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y83     design_1_i/vga_0/U0/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y83     design_1_i/vga_0/U0/h_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y81     design_1_i/vga_0/U0/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y81     design_1_i/vga_0/U0/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y81     design_1_i/vga_0/U0/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y82     design_1_i/vga_0/U0/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X56Y82     design_1_i/vga_0/U0/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.731       206.629    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X60Y87     design_1_i/vga_0/U0/val_tmp_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X60Y87     design_1_i/vga_0/U0/val_tmp_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X60Y87     design_1_i/vga_0/U0/val_tmp_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y87     design_1_i/vga_0/U0/val_zoom_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y87     design_1_i/vga_0/U0/val_zoom_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y87     design_1_i/vga_0/U0/val_zoom_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X64Y88     design_1_i/vga_0/U0/bg_blue_d_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X64Y88     design_1_i/vga_0/U0/bg_red_d_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X59Y87     design_1_i/vga_0/U0/fr_address_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X59Y87     design_1_i/vga_0/U0/fr_address_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y82     design_1_i/vga_0/U0/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y82     design_1_i/vga_0/U0/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y82     design_1_i/vga_0/U0/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X56Y82     design_1_i/vga_0/U0/h_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y90     design_1_i/vga_0/U0/v_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y90     design_1_i/vga_0/U0/v_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y90     design_1_i/vga_0/U0/v_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y90     design_1_i/vga_0/U0/v_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y91     design_1_i/vga_0/U0/v_sync_d_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X58Y91     design_1_i/vga_0/U0/v_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



