{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484941841555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484941841557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 19:50:41 2017 " "Processing started: Fri Jan 20 19:50:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484941841557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484941841557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484941841558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484941841923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_state_generator-rtl " "Found design unit 1: t_state_generator-rtl" {  } { { "../state_generator/t_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842504 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_state_generator " "Found entity 1: t_state_generator" {  } { { "../state_generator/t_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_generator-rtl " "Found design unit 1: state_generator-rtl" {  } { { "../state_generator/state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842506 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_generator " "Found entity 1: state_generator" {  } { { "../state_generator/state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_state_generator-rtl " "Found design unit 1: s_state_generator-rtl" {  } { { "../state_generator/s_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842561 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_state_generator " "Found entity 1: s_state_generator" {  } { { "../state_generator/s_state_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_to_8-rtl " "Found design unit 1: decoder_3_to_8-rtl" {  } { { "../state_generator/decoder_3_to_8.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842563 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_to_8 " "Found entity 1: decoder_3_to_8" {  } { { "../state_generator/decoder_3_to_8.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/decoder_3_to_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3_bit_with_load-rtl " "Found design unit 1: counter_3_bit_with_load-rtl" {  } { { "../state_generator/counter_3_bit_with_load.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842566 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3_bit_with_load " "Found entity 1: counter_3_bit_with_load" {  } { { "../state_generator/counter_3_bit_with_load.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3_bit-rtl " "Found design unit 1: counter_3_bit-rtl" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842568 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3_bit " "Found entity 1: counter_3_bit" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_output_mux-behavior " "Found design unit 1: register_output_mux-behavior" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842571 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_output_mux " "Found entity 1: register_output_mux" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_subsystem-rtl " "Found design unit 1: control_subsystem-rtl" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842574 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_subsystem " "Found entity 1: control_subsystem" {  } { { "../control_subsystem/control_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-rtl " "Found design unit 1: control_logic-rtl" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842578 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front_panel_latches-rtl " "Found design unit 1: front_panel_latches-rtl" {  } { { "../clock_generator/front_panel_latches.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842580 ""} { "Info" "ISGN_ENTITY_NAME" "1 front_panel_latches " "Found entity 1: front_panel_latches" {  } { { "../clock_generator/front_panel_latches.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-rtl " "Found design unit 1: clock_generator-rtl" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842583 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_xor-rtl " "Found design unit 1: alu_xor-rtl" {  } { { "../alu_xor/alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_xor " "Found entity 1: alu_xor" {  } { { "../alu_xor/alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_subsystem-rtl " "Found design unit 1: alu_subsystem-rtl" {  } { { "../alu_subsystem/alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842588 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_subsystem " "Found entity 1: alu_subsystem" {  } { { "../alu_subsystem/alu_subsystem.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_shifter-rtl " "Found design unit 1: alu_shifter-rtl" {  } { { "../alu_shifter/alu_shifter.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842591 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter " "Found entity 1: alu_shifter" {  } { { "../alu_shifter/alu_shifter.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_shifter/alu_shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_output_mux-behavior " "Found design unit 1: alu_output_mux-behavior" {  } { { "../alu_output_mux/alu_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_output_mux " "Found entity 1: alu_output_mux" {  } { { "../alu_output_mux/alu_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_1_bit_full_adder-rtl " "Found design unit 1: nand_1_bit_full_adder-rtl" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842596 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_1_bit_full_adder " "Found entity 1: nand_1_bit_full_adder" {  } { { "../alu_main/nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_or-rtl " "Found design unit 1: alu_or-rtl" {  } { { "../alu_main/alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842598 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "../alu_main/alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mux-rtl " "Found design unit 1: alu_mux-rtl" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mux " "Found entity 1: alu_mux" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_main-rtl " "Found design unit 1: alu_main-rtl" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842603 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_main " "Found entity 1: alu_main" {  } { { "../alu_main/alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_and-rtl " "Found design unit 1: alu_and-rtl" {  } { { "../alu_main/alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842605 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "../alu_main/alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_add-rtl " "Found design unit 1: alu_add-rtl" {  } { { "../alu_main/alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842608 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "../alu_main/alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_incrementer-rtl " "Found design unit 1: alu_incrementer-rtl" {  } { { "../alu_inc/alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842611 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_incrementer " "Found entity 1: alu_incrementer" {  } { { "../alu_inc/alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_comparator-rtl " "Found design unit 1: alu_comparator-rtl" {  } { { "../alu_comparator/alu_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_comparator " "Found entity 1: alu_comparator" {  } { { "../alu_comparator/alu_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_comparator/alu_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_clr-rtl " "Found design unit 1: alu_clr-rtl" {  } { { "../alu_clear/alu_clear.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842614 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_clr " "Found entity 1: alu_clr" {  } { { "../alu_clear/alu_clear.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_clear/alu_clear.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_comparator-rtl " "Found design unit 1: address_comparator-rtl" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842617 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_comparator " "Found entity 1: address_comparator" {  } { { "../address_comparator/address_comparator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit_split-rtl " "Found design unit 1: register_12_bit_split-rtl" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842620 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit_split " "Found entity 1: register_12_bit_split" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_12_bit-rtl " "Found design unit 1: register_12_bit-rtl" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842622 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_12_bit " "Found entity 1: register_12_bit" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_5_bit-rtl " "Found design unit 1: register_5_bit-rtl" {  } { { "../12_bit_register/register_5_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842624 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_5_bit " "Found entity 1: register_5_bit" {  } { { "../12_bit_register/register_5_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1_bit-rtl " "Found design unit 1: register_1_bit-rtl" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842626 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1_bit " "Found entity 1: register_1_bit" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_array-rtl " "Found design unit 1: register_array-rtl" {  } { { "../register_array/register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842628 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "../register_array/register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md_input_mux-behavior " "Found design unit 1: md_input_mux-behavior" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842630 ""} { "Info" "ISGN_ENTITY_NAME" "1 md_input_mux " "Found entity 1: md_input_mux" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 20 10 " "Found 20 design units, including 10 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_3_gate-rtl " "Found design unit 8: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_gate-rtl " "Found design unit 9: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_gate-rtl " "Found design unit 10: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_3_gate " "Found entity 8: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_gate " "Found entity 9: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_gate " "Found entity 10: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-rtl " "Found design unit 1: top_level-rtl" {  } { { "../top_level/top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842637 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../top_level/top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_4k-SYN " "Found design unit 1: memory_4k-SYN" {  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842642 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_4k " "Found entity 1: memory_4k" {  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-rtl " "Found design unit 1: system-rtl" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842646 ""} { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941842646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941842646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484941842817 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_addr_bus_out system.vhd(10) " "VHDL Signal Declaration warning at system.vhd(10): used implicit default value for signal \"mem_addr_bus_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484941842821 "|system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WRITE system.vhd(65) " "VHDL Signal Declaration warning at system.vhd(65): used implicit default value for signal \"MEM_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484941842821 "|system"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_READ system.vhd(66) " "VHDL Signal Declaration warning at system.vhd(66): used implicit default value for signal \"MEM_READ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484941842821 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_4k memory_4k:memory_bank_0 " "Elaborating entity \"memory_4k\" for hierarchy \"memory_4k:memory_bank_0\"" {  } { { "system.vhd" "memory_bank_0" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_4k:memory_bank_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\"" {  } { { "../memory_4k/memory_4k.vhd" "altsyncram_component" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_4k:memory_bank_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\"" {  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_4k:memory_bank_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_state.mif " "Parameter \"init_file\" = \"initial_state.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941842963 ""}  } { { "../memory_4k/memory_4k.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/memory_4k/memory_4k.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484941842963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aie1 " "Found entity 1: altsyncram_aie1" {  } { { "db/altsyncram_aie1.tdf" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/db/altsyncram_aie1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484941843021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484941843021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aie1 memory_4k:memory_bank_0\|altsyncram:altsyncram_component\|altsyncram_aie1:auto_generated " "Elaborating entity \"altsyncram_aie1\" for hierarchy \"memory_4k:memory_bank_0\|altsyncram:altsyncram_component\|altsyncram_aie1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebsikora/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:cpu " "Elaborating entity \"top_level\" for hierarchy \"top_level:cpu\"" {  } { { "system.vhd" "cpu" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843030 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_READ top_level.vhd(200) " "Verilog HDL or VHDL warning at top_level.vhd(200): object \"MEM_READ\" assigned a value but never read" {  } { { "../top_level/top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843032 "|system|top_level:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WRITE top_level.vhd(201) " "Verilog HDL or VHDL warning at top_level.vhd(201): object \"MEM_WRITE\" assigned a value but never read" {  } { { "../top_level/top_level.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843032 "|system|top_level:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array top_level:cpu\|register_array:register_array_0 " "Elaborating entity \"register_array\" for hierarchy \"top_level:cpu\|register_array:register_array_0\"" {  } { { "../top_level/top_level.vhd" "register_array_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843033 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SR_register_output register_array.vhd(91) " "VHDL Signal Declaration warning at register_array.vhd(91): used implicit default value for signal \"SR_register_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../register_array/register_array.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1484941843035 "|system|top_level:cpu|register_array:register_array_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit_split top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register " "Elaborating entity \"register_12_bit_split\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\"" {  } { { "../register_array/register_array.vhd" "MA_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit_split.vhd(32) " "Verilog HDL or VHDL warning at register_12_bit_split.vhd(32): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit_split.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843037 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../12_bit_register/register_12_bit_split.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit_split.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md_input_mux top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0 " "Elaborating entity \"md_input_mux\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\"" {  } { { "../register_array/register_array.vhd" "md_input_mux_0" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_12_bit top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register " "Elaborating entity \"register_12_bit\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\"" {  } { { "../register_array/register_array.vhd" "MD_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_12_bit.vhd(29) " "Verilog HDL or VHDL warning at register_12_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_12_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_12_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843166 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1_bit top_level:cpu\|register_array:register_array_0\|register_1_bit:LINK_register " "Elaborating entity \"register_1_bit\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_1_bit:LINK_register\"" {  } { { "../register_array/register_array.vhd" "LINK_register" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843527 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_1_bit.vhd(28) " "Verilog HDL or VHDL warning at register_1_bit.vhd(28): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_1_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_1_bit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843528 "|system|top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_output_mux top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux " "Elaborating entity \"register_output_mux\" for hierarchy \"top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\"" {  } { { "../register_array/register_array.vhd" "output_mux" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/register_array.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_comparator top_level:cpu\|address_comparator:address_comparator_0 " "Elaborating entity \"address_comparator\" for hierarchy \"top_level:cpu\|address_comparator:address_comparator_0\"" {  } { { "../top_level/top_level.vhd" "address_comparator_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate top_level:cpu\|address_comparator:address_comparator_0\|OR_gate:or_0 " "Elaborating entity \"OR_gate\" for hierarchy \"top_level:cpu\|address_comparator:address_comparator_0\|OR_gate:or_0\"" {  } { { "../address_comparator/address_comparator.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate top_level:cpu\|address_comparator:address_comparator_0\|AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"top_level:cpu\|address_comparator:address_comparator_0\|AND_gate:and_0\"" {  } { { "../address_comparator/address_comparator.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/address_comparator/address_comparator.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_subsystem top_level:cpu\|control_subsystem:control_subsystem_0 " "Elaborating entity \"control_subsystem\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\"" {  } { { "../top_level/top_level.vhd" "control_subsystem_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_5_bit top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0 " "Elaborating entity \"register_5_bit\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\"" {  } { { "../control_subsystem/control_subsystem.vhd" "register_5_bit_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q register_5_bit.vhd(29) " "Verilog HDL or VHDL warning at register_5_bit.vhd(29): object \"not_q\" assigned a value but never read" {  } { { "../12_bit_register/register_5_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/12_bit_register/register_5_bit.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843555 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0 " "Elaborating entity \"clock_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\"" {  } { { "../control_subsystem/control_subsystem.vhd" "clock_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_0 clock_generator.vhd(69) " "Verilog HDL or VHDL warning at clock_generator.vhd(69): object \"ff_not_output_0\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843606 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_1 clock_generator.vhd(71) " "Verilog HDL or VHDL warning at clock_generator.vhd(71): object \"ff_not_output_1\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843607 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_not_output_2 clock_generator.vhd(73) " "Verilog HDL or VHDL warning at clock_generator.vhd(73): object \"ff_not_output_2\" assigned a value but never read" {  } { { "../clock_generator/clock_generator.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843607 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|AND_3_gate:and_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|AND_3_gate:and_0\"" {  } { { "../clock_generator/clock_generator.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_panel_latches top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank " "Elaborating entity \"front_panel_latches\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\"" {  } { { "../clock_generator/clock_generator.vhd" "fp_latch_bank" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/clock_generator.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q front_panel_latches.vhd(60) " "Verilog HDL or VHDL warning at front_panel_latches.vhd(60): object \"not_q\" assigned a value but never read" {  } { { "../clock_generator/front_panel_latches.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843647 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3_gate top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|OR_3_gate:or_3_0 " "Elaborating entity \"OR_3_gate\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|OR_3_gate:or_3_0\"" {  } { { "../clock_generator/front_panel_latches.vhd" "or_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/clock_generator/front_panel_latches.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_generator top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0 " "Elaborating entity \"state_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\"" {  } { { "../control_subsystem/control_subsystem.vhd" "state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_state_generator top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0 " "Elaborating entity \"s_state_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\"" {  } { { "../state_generator/state_generator.vhd" "s_state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_bit_with_load top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter " "Elaborating entity \"counter_3_bit_with_load\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\"" {  } { { "../state_generator/s_state_generator.vhd" "counter" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843695 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_3_bit_with_load.vhd(46) " "Verilog HDL or VHDL warning at counter_3_bit_with_load.vhd(46): object \"not_q\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit_with_load.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit_with_load.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843696 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_to_8 top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|decoder_3_to_8:decoder " "Elaborating entity \"decoder_3_to_8\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|decoder_3_to_8:decoder\"" {  } { { "../state_generator/s_state_generator.vhd" "decoder" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/s_state_generator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_state_generator top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0 " "Elaborating entity \"t_state_generator\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\"" {  } { { "../state_generator/state_generator.vhd" "t_state_generator_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/state_generator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3_bit top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0 " "Elaborating entity \"counter_3_bit\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\"" {  } { { "../state_generator/t_state_generator.vhd" "counter_3_0" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/t_state_generator.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_q counter_3_bit.vhd(36) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(36): object \"not_q\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843764 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_0 counter_3_bit.vhd(40) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(40): object \"not_ff_output_0\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843765 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_output_1 counter_3_bit.vhd(41) " "Verilog HDL or VHDL warning at counter_3_bit.vhd(41): object \"not_ff_output_1\" assigned a value but never read" {  } { { "../state_generator/counter_3_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/state_generator/counter_3_bit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843765 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix " "Elaborating entity \"control_logic\" for hierarchy \"top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\"" {  } { { "../control_subsystem/control_subsystem.vhd" "control_matrix" { Text "/home/sebsikora/altera/projects/pdp-8/control_subsystem/control_subsystem.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CARRY_MASTER control_logic.vhd(117) " "Verilog HDL or VHDL warning at control_logic.vhd(117): object \"CARRY_MASTER\" assigned a value but never read" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484941843819 "|system|top_level:cpu|control_subsystem:control_subsystem_0|control_logic:control_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_subsystem top_level:cpu\|alu_subsystem:alu_subsystem_0 " "Elaborating entity \"alu_subsystem\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\"" {  } { { "../top_level/top_level.vhd" "alu_subsystem_0" { Text "/home/sebsikora/altera/projects/pdp-8/top_level/top_level.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_main top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0 " "Elaborating entity \"alu_main\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_main_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0 " "Elaborating entity \"alu_mux\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_mux_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_and:alu_and_0 " "Elaborating entity \"alu_and\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_and:alu_and_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_and_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0 " "Elaborating entity \"alu_add\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_add_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_1_bit_full_adder top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0 " "Elaborating entity \"nand_1_bit_full_adder\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_add:alu_add_0\|nand_1_bit_full_adder:adder_0\"" {  } { { "../alu_main/alu_add.vhd" "adder_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_or:alu_or_0 " "Elaborating entity \"alu_or\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_or:alu_or_0\"" {  } { { "../alu_main/alu_main.vhd" "alu_or_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941843998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_clr top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_clr:alu_clr_0 " "Elaborating entity \"alu_clr\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_clr:alu_clr_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_clr_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941844014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_xor top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0 " "Elaborating entity \"alu_xor\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941844029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0\|XOR_gate:xor_0 " "Elaborating entity \"XOR_gate\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_xor:alu_xor_0\|XOR_gate:xor_0\"" {  } { { "../alu_xor/alu_xor.vhd" "xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941844030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_incrementer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_incrementer:alu_inc_0 " "Elaborating entity \"alu_incrementer\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_incrementer:alu_inc_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_inc_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941844096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shifter top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_shifter:alu_rot_0 " "Elaborating entity \"alu_shifter\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_shifter:alu_rot_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_rot_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941844178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_comparator top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_comparator:alu_comp_0 " "Elaborating entity \"alu_comparator\" for hierarchy \"top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_comparator:alu_comp_0\"" {  } { { "../alu_subsystem/alu_subsystem.vhd" "alu_comp_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_subsystem/alu_subsystem.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484941844233 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[0\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[0\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[1\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[1\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[3\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[3\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[4\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[4\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[4\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[4\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[11\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[11\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[10\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[10\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[10\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[10\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[6\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[6\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[7\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[7\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[7\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[7\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[8\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[8\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[8\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[8\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[9\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[9\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[9\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[9\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[11\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[11\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[9\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[9\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[5\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[5\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[5\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[5\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[5\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[5\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[6\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[6\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[6\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[6\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[2\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[2\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[2\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[2\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[1\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[1\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[1\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[1\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[0\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[0\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[0\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[0\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[8\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[8\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[7\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[7\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[10\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[10\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_output_mux:output_mux\|output~synth" {  } { { "../register_output_mux/register_output_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_output_mux/register_output_mux.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|register_output_mux:output_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[11\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[11\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[4\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[4\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[3\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output\[3\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_mux:alu_out_mux\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[3\] " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output\[3\]" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_main:alu_main_0\|alu_mux:alu_mux_0\|output~synth" {  } { { "../alu_main/alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[2\] " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|md_input_mux:md_input_mux_0\|output\[2\]" {  } { { "../register_array/md_input_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/register_array/md_input_mux.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844747 "|system|top_level:cpu|register_array:register_array_0|md_input_mux:md_input_mux_0|output[2]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1484941844747 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|LOAD~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|LOAD~synth" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 23 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844904 "|system|top_level:cpu|control_subsystem:control_subsystem_0|control_logic:control_matrix|LOAD"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|MD_LOAD~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|MD_LOAD~synth" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844904 "|system|top_level:cpu|control_subsystem:control_subsystem_0|control_logic:control_matrix|MD_LOAD"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|MEM_INST~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|MEM_INST~synth" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 115 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941844904 "|system|top_level:cpu|control_subsystem:control_subsystem_0|control_logic:control_matrix|MEM_INST"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1484941844904 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|t_state_generator:t_state_generator_0\|counter_3_bit:counter_3_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|state_generator:state_generator_0\|s_state_generator:s_state_generator_0\|counter_3_bit_with_load:counter\|ms_jk_ff:ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_1_bit:LINK_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_1_bit:LINK_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|ALU_ROT_2~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|control_logic:control_matrix\|ALU_ROT_2~synth" {  } { { "../control_logic/control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 58 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|control_logic:control_matrix|ALU_ROT_2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|register_5_bit:register_5_bit_0\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_comparator:alu_comp_0\|register_1_bit:register_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|alu_subsystem:alu_subsystem_0\|alu_comparator:alu_comp_0\|register_1_bit:register_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:MA_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:MD_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_6\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_9\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_8\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_7\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_5\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_10\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit:AC_register\|ms_jk_ff:ms_jk_ff_11\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|register_array:register_array_0\|register_12_bit_split:PC_register\|ms_jk_ff:ms_jk_ff_4\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|front_panel_latches:fp_latch_bank\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth " "Found clock multiplexer top_level:cpu\|control_subsystem:control_subsystem_0\|clock_generator:clock_generator_0\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_5\|output~synth" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484941845309 "|system|top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1484941845309 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[0\] GND " "Pin \"mem_addr_bus_out\[0\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[1\] GND " "Pin \"mem_addr_bus_out\[1\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[2\] GND " "Pin \"mem_addr_bus_out\[2\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[3\] GND " "Pin \"mem_addr_bus_out\[3\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[4\] GND " "Pin \"mem_addr_bus_out\[4\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[5\] GND " "Pin \"mem_addr_bus_out\[5\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[6\] GND " "Pin \"mem_addr_bus_out\[6\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[7\] GND " "Pin \"mem_addr_bus_out\[7\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[8\] GND " "Pin \"mem_addr_bus_out\[8\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[9\] GND " "Pin \"mem_addr_bus_out\[9\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[10\] GND " "Pin \"mem_addr_bus_out\[10\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_addr_bus_out\[11\] GND " "Pin \"mem_addr_bus_out\[11\]\" is stuck at GND" {  } { { "system.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/system/system.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484941845956 "|system|mem_addr_bus_out[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484941845956 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484941847200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484941847200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "614 " "Implemented 614 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484941847340 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484941847340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "555 " "Implemented 555 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484941847340 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1484941847340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484941847340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484941847369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 19:50:47 2017 " "Processing ended: Fri Jan 20 19:50:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484941847369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484941847369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484941847369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484941847369 ""}
