
*** Running vivado
    with args -log processor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.660 ; gain = 0.023 ; free physical = 1985 ; free virtual = 9693
Command: link_design -top processor -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1643.254 ; gain = 0.000 ; free physical = 1695 ; free virtual = 9407
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/konstantinos/Documents/Vivado/project_1/project_1.srcs/constrs_1/new/zedboard.xdc]
Finished Parsing XDC File [/home/konstantinos/Documents/Vivado/project_1/project_1.srcs/constrs_1/new/zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1774.703 ; gain = 0.000 ; free physical = 1587 ; free virtual = 9295
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (inverted pins: WCLK) (RAMD32(x2)): 4 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.703 ; gain = 436.043 ; free physical = 1587 ; free virtual = 9295
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1830.500 ; gain = 55.797 ; free physical = 1583 ; free virtual = 9292

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b63e0120

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2329.352 ; gain = 498.852 ; free physical = 1085 ; free virtual = 8841

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b63e0120

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2611.273 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2267fc910

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2611.273 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2203270da

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2611.273 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2203270da

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2643.289 ; gain = 32.016 ; free physical = 787 ; free virtual = 8539
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23f31ddd9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2643.289 ; gain = 32.016 ; free physical = 787 ; free virtual = 8539
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23f31ddd9

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2643.289 ; gain = 32.016 ; free physical = 787 ; free virtual = 8539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.289 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539
Ending Logic Optimization Task | Checksum: 23f31ddd9

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2643.289 ; gain = 32.016 ; free physical = 787 ; free virtual = 8539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23f31ddd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2643.289 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23f31ddd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.289 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.289 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539
Ending Netlist Obfuscation Task | Checksum: 23f31ddd9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.289 ; gain = 0.000 ; free physical = 787 ; free virtual = 8539
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2643.289 ; gain = 868.586 ; free physical = 787 ; free virtual = 8539
INFO: [runtcl-4] Executing : report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
Command: report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2683.309 ; gain = 32.016 ; free physical = 763 ; free virtual = 8516
INFO: [Common 17-1381] The checkpoint '/home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 764 ; free virtual = 8508
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 174987aa0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 764 ; free virtual = 8508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 764 ; free virtual = 8508

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1035b39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 755 ; free virtual = 8499

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16cff20d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 754 ; free virtual = 8500

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16cff20d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 754 ; free virtual = 8500
Phase 1 Placer Initialization | Checksum: 16cff20d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 753 ; free virtual = 8500

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 105768259

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 751 ; free virtual = 8499

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aad42ab2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 751 ; free virtual = 8499

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1aad42ab2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2683.309 ; gain = 0.000 ; free physical = 751 ; free virtual = 8499

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 183674a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 744 ; free virtual = 8493

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 47 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 741 ; free virtual = 8492

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d6a2a288

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 741 ; free virtual = 8493
Phase 2.4 Global Placement Core | Checksum: 25737489b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 741 ; free virtual = 8492
Phase 2 Global Placement | Checksum: 25737489b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 741 ; free virtual = 8493

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e96fa5e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 741 ; free virtual = 8493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 169ee9a1d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 740 ; free virtual = 8492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a87c32fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 740 ; free virtual = 8492

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1de3075fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 740 ; free virtual = 8492

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c92984c7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 738 ; free virtual = 8490

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 185d487ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 736 ; free virtual = 8488

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10d7729c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 736 ; free virtual = 8488

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: db4254c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 736 ; free virtual = 8488

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18179dd5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 735 ; free virtual = 8488
Phase 3 Detail Placement | Checksum: 18179dd5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 735 ; free virtual = 8488

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19aea714c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-3.258 |
Phase 1 Physical Synthesis Initialization | Checksum: 23afe65ab

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 735 ; free virtual = 8488
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23afe65ab

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 735 ; free virtual = 8488
Phase 4.1.1.1 BUFG Insertion | Checksum: 19aea714c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 735 ; free virtual = 8488

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.007. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a753cf35

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496
Phase 4.1 Post Commit Optimization | Checksum: 2a753cf35

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a753cf35

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a753cf35

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496
Phase 4.3 Placer Reporting | Checksum: 2a753cf35

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 734 ; free virtual = 8496

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 230082b0d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496
Ending Placer Task | Checksum: 1463d1897

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2694.324 ; gain = 11.016 ; free physical = 734 ; free virtual = 8496
INFO: [runtcl-4] Executing : report_io -file processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 738 ; free virtual = 8500
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_placed.rpt -pb processor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 736 ; free virtual = 8498
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 738 ; free virtual = 8503
INFO: [Common 17-1381] The checkpoint '/home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 708 ; free virtual = 8475
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.28s |  WALL: 0.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 708 ; free virtual = 8475

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
Phase 1 Physical Synthesis Initialization | Checksum: 2118efb1f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 703 ; free virtual = 8468
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2118efb1f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 703 ; free virtual = 8468

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.007 |
INFO: [Physopt 32-702] Processed net dp/ram_c/RAM_reg_0_31_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dp/register_si/PC_OBUF[1].  Re-placed instance dp/register_si/Q_reg[2]
INFO: [Physopt 32-735] Processed net dp/register_si/PC_OBUF[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 2118efb1f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 697 ; free virtual = 8461

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.001 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 2118efb1f

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 697 ; free virtual = 8461
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 697 ; free virtual = 8461
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.008  |          0.007  |            0  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total          |          0.008  |          0.007  |            0  |              0  |                     1  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 697 ; free virtual = 8461
Ending Physical Synthesis Task | Checksum: 20e3c892a

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2694.324 ; gain = 0.000 ; free physical = 697 ; free virtual = 8461
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2715.039 ; gain = 8.004 ; free physical = 687 ; free virtual = 8454
INFO: [Common 17-1381] The checkpoint '/home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eccd7cfb ConstDB: 0 ShapeSum: 56d5a8f6 RouteDB: 0
Post Restoration Checksum: NetGraph: 7ee5bfda | NumContArr: b6c556e5 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 14eb56c6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2818.629 ; gain = 80.973 ; free physical = 569 ; free virtual = 8334

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14eb56c6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2818.629 ; gain = 80.973 ; free physical = 569 ; free virtual = 8334

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14eb56c6c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2818.629 ; gain = 80.973 ; free physical = 569 ; free virtual = 8334
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b341d4e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2830.512 ; gain = 92.855 ; free physical = 556 ; free virtual = 8322
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.038  | TNS=0.000  | WHS=-0.065 | THS=-0.068 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0117014 %
  Global Horizontal Routing Utilization  = 0.0218053 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 893
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 884
  Number of Partially Routed Nets     = 9
  Number of Node Overlaps             = 33

Phase 2 Router Initialization | Checksum: d8307eee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 553 ; free virtual = 8319

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d8307eee

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 553 ; free virtual = 8319
Phase 3 Initial Routing | Checksum: 21ab8ca4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 553 ; free virtual = 8319

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.169 | TNS=-0.507 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c6f25dc8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 546 ; free virtual = 8313

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.098 | TNS=-0.248 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f5108fa4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 548 ; free virtual = 8343

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.074 | TNS=-0.122 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f63580b3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8292
Phase 4 Rip-up And Reroute | Checksum: f63580b3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8292

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16eaa146c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16eaa146c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8292

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16eaa146c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8292
Phase 5 Delay and Skew Optimization | Checksum: 16eaa146c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8292

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 122b3c3e2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.041  | TNS=0.000  | WHS=0.263  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 122b3c3e2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291
Phase 6 Post Hold Fix | Checksum: 122b3c3e2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.528943 %
  Global Horizontal Routing Utilization  = 0.346687 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bfd1655b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bfd1655b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 101db007e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.041  | TNS=0.000  | WHS=0.263  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 101db007e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: cb1ac41a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 95.980 ; free physical = 517 ; free virtual = 8291

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2833.637 ; gain = 110.594 ; free physical = 517 ; free virtual = 8291
INFO: [runtcl-4] Executing : report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
Command: report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
Command: report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
Command: report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processor_route_status.rpt -pb processor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file processor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processor_bus_skew_routed.rpt -pb processor_bus_skew_routed.pb -rpx processor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2910.246 ; gain = 0.000 ; free physical = 512 ; free virtual = 8291
INFO: [Common 17-1381] The checkpoint '/home/konstantinos/Documents/Vivado/project_1/project_1.runs/impl_1/processor_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Oct 15 20:39:51 2023...
