-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_ipv4_checksu is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ipDataMetaFifo_V_dat_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    ipDataMetaFifo_V_dat_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_V_dat_read : OUT STD_LOGIC;
    ipDataMetaFifo_V_kee_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    ipDataMetaFifo_V_kee_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_V_kee_read : OUT STD_LOGIC;
    ipDataMetaFifo_V_las_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ipDataMetaFifo_V_las_empty_n : IN STD_LOGIC;
    ipDataMetaFifo_V_las_read : OUT STD_LOGIC;
    ipDataCheckFifo_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    ipDataCheckFifo_V_full_n : IN STD_LOGIC;
    ipDataCheckFifo_V_write : OUT STD_LOGIC;
    iph_subSumsFifoOut_V_din : OUT STD_LOGIC_VECTOR (67 downto 0);
    iph_subSumsFifoOut_V_full_n : IN STD_LOGIC;
    iph_subSumsFifoOut_V_write : OUT STD_LOGIC );
end;


architecture behav of compute_ipv4_checksu is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op6 : STD_LOGIC;
    signal tmp_nbreadreq_fu_108_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_1204 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_reg_1204_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_1243 : STD_LOGIC_VECTOR (2 downto 0);
    signal cics_ipHeaderLen_V_l_reg_1257 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op198_write_state3 : BOOLEAN;
    signal icmp_ln879_reg_1291 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op204_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cics_wordCount_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cics_ipHeaderLen_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ipDataMetaFifo_V_dat_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ipDataMetaFifo_V_kee_blk_n : STD_LOGIC;
    signal ipDataMetaFifo_V_las_blk_n : STD_LOGIC;
    signal ipDataCheckFifo_V_blk_n : STD_LOGIC;
    signal iph_subSumsFifoOut_V_blk_n : STD_LOGIC;
    signal tmp_data_V_reg_1208 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_reg_1225 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_reg_1230 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_load_fu_373_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln700_2_fu_397_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln700_2_reg_1247 : STD_LOGIC_VECTOR (16 downto 0);
    signal cics_ip_sums_sum_V_3_1_reg_1252 : STD_LOGIC_VECTOR (15 downto 0);
    signal cics_ipHeaderLen_V_l_load_fu_409_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln214_25_fu_829_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_25_reg_1261 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_27_fu_872_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_27_reg_1266 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_17_fu_924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_17_reg_1271 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_19_fu_967_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_19_reg_1276 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_21_fu_1010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_21_reg_1281 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_23_fu_1053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_23_reg_1286 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln879_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_1_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln117_2_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_9_fu_452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_1_fu_642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_11_fu_495_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_3_fu_685_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_13_fu_538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_5_fu_728_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_15_fu_581_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_7_fu_771_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_fu_1083_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln117_1_fu_1095_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_2_fu_1102_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_3_fu_1114_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln117_4_fu_1121_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln701_1_fu_588_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln701_fu_778_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln701_2_fu_1066_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_sum_V_fu_1174_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal tmp_sum_V_1_fu_1199_p1 : STD_LOGIC_VECTOR (67 downto 0);
    signal trunc_ln647_4_fu_413_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_290_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_66_i_fu_416_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_fu_381_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln700_8_fu_424_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_4_fu_428_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_9_fu_442_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_8_fu_446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_308_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_299_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_66_1_i_fu_459_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_1_fu_389_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln700_9_fu_467_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_5_fu_471_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_10_fu_485_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_10_fu_489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_317_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_66_2_i_fu_502_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_10_fu_510_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_6_fu_514_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_11_fu_528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_12_fu_532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_344_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_335_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_66_3_i_fu_545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_3_fu_405_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln700_11_fu_553_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_7_fu_557_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_12_fu_571_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_14_fu_575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_3_fu_603_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_62_i_fu_606_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_4_fu_614_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_fu_618_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_5_fu_632_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_62_1_i_fu_649_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_5_fu_657_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_1_fu_661_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_28_fu_667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_6_fu_675_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_2_fu_679_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_62_2_i_fu_692_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_6_fu_700_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_2_fu_704_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_7_fu_718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_4_fu_722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_62_3_i_fu_735_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_7_fu_743_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_3_fu_747_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_8_fu_761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_6_fu_765_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_fu_600_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_fu_790_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_70_i_fu_793_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_16_fu_801_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_12_fu_805_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_fu_811_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_17_fu_819_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_24_fu_823_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_70_1_i_fu_836_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_17_fu_844_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_13_fu_848_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_854_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_18_fu_862_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_26_fu_866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_5_fu_885_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_74_i_fu_888_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_12_fu_896_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_8_fu_900_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_906_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_13_fu_914_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_16_fu_918_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_74_1_i_fu_931_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_13_fu_939_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_9_fu_943_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_14_fu_957_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_18_fu_961_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_74_2_i_fu_974_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_14_fu_982_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_10_fu_986_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_992_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_15_fu_1000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_20_fu_1004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_74_3_i_fu_1017_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln700_15_fu_1025_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln700_11_fu_1029_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_1035_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln214_16_fu_1043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_22_fu_1047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_4_fu_1161_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_3_fu_1158_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_1164_p5 : STD_LOGIC_VECTOR (66 downto 0);
    signal zext_ln214_2_fu_1185_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_1_fu_1182_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln214_fu_1179_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_1188_p5 : STD_LOGIC_VECTOR (66 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_869 : BOOLEAN;
    signal ap_condition_873 : BOOLEAN;
    signal ap_condition_138 : BOOLEAN;
    signal ap_condition_303 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    cics_ipHeaderLen_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_303)) then
                if ((ap_const_boolean_1 = ap_condition_873)) then 
                    cics_ipHeaderLen_V <= add_ln701_2_fu_1066_p2;
                elsif ((ap_const_boolean_1 = ap_condition_869)) then 
                    cics_ipHeaderLen_V <= ap_const_lv4_0;
                elsif ((t_V_load_fu_373_p1 = ap_const_lv3_0)) then 
                    cics_ipHeaderLen_V <= add_ln701_fu_778_p2;
                elsif ((t_V_load_fu_373_p1 = ap_const_lv3_1)) then 
                    cics_ipHeaderLen_V <= add_ln701_1_fu_588_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln214_17_reg_1271 <= add_ln214_17_fu_924_p2;
                add_ln214_19_reg_1276 <= add_ln214_19_fu_967_p2;
                add_ln214_21_reg_1281 <= add_ln214_21_fu_1010_p2;
                add_ln214_23_reg_1286 <= add_ln214_23_fu_1053_p2;
                icmp_ln879_reg_1291 <= icmp_ln879_fu_1060_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln214_25_reg_1261 <= add_ln214_25_fu_829_p2;
                add_ln214_27_reg_1266 <= add_ln214_27_fu_872_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1204 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ipHeaderLen_V_l_reg_1257 <= cics_ipHeaderLen_V;
                cics_ip_sums_sum_V_3_1_reg_1252 <= cics_ip_sums_sum_V_3;
                t_V_reg_1243 <= cics_wordCount_V;
                    zext_ln700_2_reg_1247(15 downto 0) <= zext_ln700_2_fu_397_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1204 = ap_const_lv1_1) and (or_ln117_1_fu_1090_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_0 <= select_ln117_1_fu_1095_p3;
                cics_ip_sums_sum_V_1 <= select_ln117_2_fu_1102_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1204 = ap_const_lv1_1) and (or_ln117_2_fu_1109_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_ip_sums_sum_V_2 <= select_ln117_3_fu_1114_p3;
                cics_ip_sums_sum_V_3 <= select_ln117_4_fu_1121_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_1204 = ap_const_lv1_1) and (or_ln117_fu_1078_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                cics_wordCount_V <= select_ln117_fu_1083_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_V_reg_1208 <= ipDataMetaFifo_V_dat_dout;
                tmp_keep_V_reg_1225 <= ipDataMetaFifo_V_kee_dout;
                tmp_last_V_reg_1230 <= ipDataMetaFifo_V_las_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_1204 <= tmp_nbreadreq_fu_108_p5;
                tmp_reg_1204_pp0_iter1_reg <= tmp_reg_1204;
            end if;
        end if;
    end process;
    zext_ln700_2_reg_1247(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln214_10_fu_489_p2 <= std_logic_vector(unsigned(zext_ln214_10_fu_485_p1) + unsigned(p_Result_66_1_i_fu_459_p3));
    add_ln214_11_fu_495_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_10_fu_489_p2));
    add_ln214_12_fu_532_p2 <= std_logic_vector(unsigned(zext_ln214_11_fu_528_p1) + unsigned(p_Result_66_2_i_fu_502_p3));
    add_ln214_13_fu_538_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(add_ln214_12_fu_532_p2));
    add_ln214_14_fu_575_p2 <= std_logic_vector(unsigned(zext_ln214_12_fu_571_p1) + unsigned(p_Result_66_3_i_fu_545_p3));
    add_ln214_15_fu_581_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(add_ln214_14_fu_575_p2));
    add_ln214_16_fu_918_p2 <= std_logic_vector(unsigned(zext_ln214_13_fu_914_p1) + unsigned(p_Result_74_i_fu_888_p3));
    add_ln214_17_fu_924_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_16_fu_918_p2));
    add_ln214_18_fu_961_p2 <= std_logic_vector(unsigned(zext_ln214_14_fu_957_p1) + unsigned(p_Result_74_1_i_fu_931_p3));
    add_ln214_19_fu_967_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_18_fu_961_p2));
    add_ln214_1_fu_642_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_fu_636_p2));
    add_ln214_20_fu_1004_p2 <= std_logic_vector(unsigned(zext_ln214_15_fu_1000_p1) + unsigned(p_Result_74_2_i_fu_974_p3));
    add_ln214_21_fu_1010_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(add_ln214_20_fu_1004_p2));
    add_ln214_22_fu_1047_p2 <= std_logic_vector(unsigned(zext_ln214_16_fu_1043_p1) + unsigned(p_Result_74_3_i_fu_1017_p3));
    add_ln214_23_fu_1053_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(add_ln214_22_fu_1047_p2));
    add_ln214_24_fu_823_p2 <= std_logic_vector(unsigned(zext_ln214_17_fu_819_p1) + unsigned(p_Result_70_i_fu_793_p3));
    add_ln214_25_fu_829_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_24_fu_823_p2));
    add_ln214_26_fu_866_p2 <= std_logic_vector(unsigned(zext_ln214_18_fu_862_p1) + unsigned(p_Result_70_1_i_fu_836_p3));
    add_ln214_27_fu_872_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_26_fu_866_p2));
    add_ln214_2_fu_679_p2 <= std_logic_vector(unsigned(zext_ln214_6_fu_675_p1) + unsigned(p_Result_62_1_i_fu_649_p3));
    add_ln214_3_fu_685_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(add_ln214_2_fu_679_p2));
    add_ln214_4_fu_722_p2 <= std_logic_vector(unsigned(zext_ln214_7_fu_718_p1) + unsigned(p_Result_62_2_i_fu_692_p3));
    add_ln214_5_fu_728_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(add_ln214_4_fu_722_p2));
    add_ln214_6_fu_765_p2 <= std_logic_vector(unsigned(zext_ln214_8_fu_761_p1) + unsigned(p_Result_62_3_i_fu_735_p3));
    add_ln214_7_fu_771_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(add_ln214_6_fu_765_p2));
    add_ln214_8_fu_446_p2 <= std_logic_vector(unsigned(zext_ln214_9_fu_442_p1) + unsigned(p_Result_66_i_fu_416_p3));
    add_ln214_9_fu_452_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(add_ln214_8_fu_446_p2));
    add_ln214_fu_636_p2 <= std_logic_vector(unsigned(zext_ln214_5_fu_632_p1) + unsigned(p_Result_62_i_fu_606_p3));
    add_ln700_10_fu_986_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_397_p1) + unsigned(zext_ln700_14_fu_982_p1));
    add_ln700_11_fu_1029_p2 <= std_logic_vector(unsigned(zext_ln700_3_fu_405_p1) + unsigned(zext_ln700_15_fu_1025_p1));
    add_ln700_12_fu_805_p2 <= std_logic_vector(unsigned(zext_ln700_fu_381_p1) + unsigned(zext_ln700_16_fu_801_p1));
    add_ln700_13_fu_848_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_389_p1) + unsigned(zext_ln700_17_fu_844_p1));
    add_ln700_1_fu_661_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_389_p1) + unsigned(zext_ln700_5_fu_657_p1));
    add_ln700_2_fu_704_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_397_p1) + unsigned(zext_ln700_6_fu_700_p1));
    add_ln700_3_fu_747_p2 <= std_logic_vector(unsigned(zext_ln700_3_fu_405_p1) + unsigned(zext_ln700_7_fu_743_p1));
    add_ln700_4_fu_428_p2 <= std_logic_vector(unsigned(zext_ln700_fu_381_p1) + unsigned(zext_ln700_8_fu_424_p1));
    add_ln700_5_fu_471_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_389_p1) + unsigned(zext_ln700_9_fu_467_p1));
    add_ln700_6_fu_514_p2 <= std_logic_vector(unsigned(zext_ln700_2_fu_397_p1) + unsigned(zext_ln700_10_fu_510_p1));
    add_ln700_7_fu_557_p2 <= std_logic_vector(unsigned(zext_ln700_3_fu_405_p1) + unsigned(zext_ln700_11_fu_553_p1));
    add_ln700_8_fu_900_p2 <= std_logic_vector(unsigned(zext_ln700_fu_381_p1) + unsigned(zext_ln700_12_fu_896_p1));
    add_ln700_9_fu_943_p2 <= std_logic_vector(unsigned(zext_ln700_1_fu_389_p1) + unsigned(zext_ln700_13_fu_939_p1));
    add_ln700_fu_618_p2 <= std_logic_vector(unsigned(zext_ln700_fu_381_p1) + unsigned(zext_ln700_4_fu_614_p1));
    add_ln701_1_fu_588_p2 <= std_logic_vector(signed(ap_const_lv4_E) + signed(cics_ipHeaderLen_V));
    add_ln701_2_fu_1066_p2 <= std_logic_vector(unsigned(cics_ipHeaderLen_V) + unsigned(ap_const_lv4_E));
    add_ln701_fu_778_p2 <= std_logic_vector(signed(ap_const_lv4_E) + signed(trunc_ln647_fu_600_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, io_acc_block_signal_op6, tmp_nbreadreq_fu_108_p5, ipDataCheckFifo_V_full_n, tmp_reg_1204, iph_subSumsFifoOut_V_full_n, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_reg_1204 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (io_acc_block_signal_op6 = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op198_write_state3 = ap_const_boolean_1)) or ((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, io_acc_block_signal_op6, tmp_nbreadreq_fu_108_p5, ipDataCheckFifo_V_full_n, tmp_reg_1204, iph_subSumsFifoOut_V_full_n, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_reg_1204 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (io_acc_block_signal_op6 = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op198_write_state3 = ap_const_boolean_1)) or ((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, io_acc_block_signal_op6, tmp_nbreadreq_fu_108_p5, ipDataCheckFifo_V_full_n, tmp_reg_1204, iph_subSumsFifoOut_V_full_n, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((tmp_reg_1204 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (io_acc_block_signal_op6 = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op198_write_state3 = ap_const_boolean_1)) or ((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state3 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op6, tmp_nbreadreq_fu_108_p5)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (io_acc_block_signal_op6 = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(ipDataCheckFifo_V_full_n, tmp_reg_1204)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_reg_1204 = ap_const_lv1_1) and (ipDataCheckFifo_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(iph_subSumsFifoOut_V_full_n, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op198_write_state3 = ap_const_boolean_1)) or ((iph_subSumsFifoOut_V_full_n = ap_const_logic_0) and (ap_predicate_op204_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_138_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1204, ap_block_pp0_stage0)
    begin
                ap_condition_138 <= ((tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_303_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1204, ap_block_pp0_stage0_11001)
    begin
                ap_condition_303 <= ((tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_869_assign_proc : process(t_V_load_fu_373_p1, cics_ipHeaderLen_V_l_load_fu_409_p1)
    begin
                ap_condition_869 <= (not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1));
    end process;


    ap_condition_873_assign_proc : process(t_V_load_fu_373_p1, cics_ipHeaderLen_V_l_load_fu_409_p1)
    begin
                ap_condition_873 <= (not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1204, ap_block_pp0_stage0, t_V_load_fu_373_p1, cics_ipHeaderLen_V_l_load_fu_409_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184)
    begin
        if ((not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 <= ap_const_lv1_0;
        elsif ((((t_V_load_fu_373_p1 = ap_const_lv3_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_373_p1 = ap_const_lv3_0) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10_assign_proc : process(t_V_load_fu_373_p1, add_ln214_25_fu_829_p2, add_ln214_17_fu_924_p2, add_ln214_9_fu_452_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204, add_ln214_1_fu_642_p2, ap_condition_869, ap_condition_873, ap_condition_138)
    begin
        if ((ap_const_boolean_1 = ap_condition_138)) then
            if ((ap_const_boolean_1 = ap_condition_873)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 <= add_ln214_17_fu_924_p2;
            elsif ((ap_const_boolean_1 = ap_condition_869)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 <= add_ln214_25_fu_829_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 <= add_ln214_1_fu_642_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 <= add_ln214_9_fu_452_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10_assign_proc : process(t_V_load_fu_373_p1, add_ln214_27_fu_872_p2, add_ln214_19_fu_967_p2, add_ln214_11_fu_495_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220, add_ln214_3_fu_685_p2, ap_condition_869, ap_condition_873, ap_condition_138)
    begin
        if ((ap_const_boolean_1 = ap_condition_138)) then
            if ((ap_const_boolean_1 = ap_condition_873)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 <= add_ln214_19_fu_967_p2;
            elsif ((ap_const_boolean_1 = ap_condition_869)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 <= add_ln214_27_fu_872_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 <= add_ln214_3_fu_685_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 <= add_ln214_11_fu_495_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1204, ap_block_pp0_stage0, t_V_load_fu_373_p1, cics_ipHeaderLen_V_l_load_fu_409_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236)
    begin
        if (((not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 <= ap_const_lv1_0;
        elsif ((((t_V_load_fu_373_p1 = ap_const_lv3_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_373_p1 = ap_const_lv3_0) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10_assign_proc : process(t_V_load_fu_373_p1, add_ln214_21_fu_1010_p2, add_ln214_13_fu_538_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256, add_ln214_5_fu_728_p2, ap_condition_873, ap_condition_138)
    begin
        if ((ap_const_boolean_1 = ap_condition_138)) then
            if ((ap_const_boolean_1 = ap_condition_873)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 <= add_ln214_21_fu_1010_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 <= add_ln214_5_fu_728_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 <= add_ln214_13_fu_538_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10_assign_proc : process(t_V_load_fu_373_p1, add_ln214_23_fu_1053_p2, add_ln214_15_fu_581_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273, add_ln214_7_fu_771_p2, ap_condition_873, ap_condition_138)
    begin
        if ((ap_const_boolean_1 = ap_condition_138)) then
            if ((ap_const_boolean_1 = ap_condition_873)) then 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 <= add_ln214_23_fu_1053_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 <= add_ln214_7_fu_771_p2;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 <= add_ln214_15_fu_581_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273;
        end if; 
    end process;


    ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1204, ap_block_pp0_stage0, t_V_load_fu_373_p1, cics_ipHeaderLen_V_l_load_fu_409_p1, ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144)
    begin
        if (((not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_0) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not((t_V_load_fu_373_p1 = ap_const_lv3_1)) and not((t_V_load_fu_373_p1 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_load_fu_409_p1 = ap_const_lv4_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 <= ap_const_lv1_0;
        elsif ((((t_V_load_fu_373_p1 = ap_const_lv3_1) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((t_V_load_fu_373_p1 = ap_const_lv3_0) and (tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 <= ap_const_lv1_1;
        else 
            ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10 <= ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144;
        end if; 
    end process;


    ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10_assign_proc : process(t_V_load_fu_373_p1, ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164, ap_condition_138)
    begin
        if ((ap_const_boolean_1 = ap_condition_138)) then
            if ((t_V_load_fu_373_p1 = ap_const_lv3_0)) then 
                ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 <= ap_const_lv3_1;
            elsif ((t_V_load_fu_373_p1 = ap_const_lv3_1)) then 
                ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 <= ap_const_lv3_2;
            else 
                ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 <= ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164;
            end if;
        else 
            ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10 <= ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_2_reg_184 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_3_reg_204 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_2_reg_220 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_2_reg_236 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_3_reg_256 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_2_reg_273 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_wordCount_V_fla_reg_144 <= "X";
    ap_phi_reg_pp0_iter1_cics_wordCount_V_new_reg_164 <= "XXX";

    ap_predicate_op198_write_state3_assign_proc : process(tmp_reg_1204_pp0_iter1_reg, t_V_reg_1243, cics_ipHeaderLen_V_l_reg_1257)
    begin
                ap_predicate_op198_write_state3 <= (not((t_V_reg_1243 = ap_const_lv3_1)) and not((t_V_reg_1243 = ap_const_lv3_0)) and (cics_ipHeaderLen_V_l_reg_1257 = ap_const_lv4_1) and (tmp_reg_1204_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op204_write_state3_assign_proc : process(tmp_reg_1204_pp0_iter1_reg, t_V_reg_1243, cics_ipHeaderLen_V_l_reg_1257, icmp_ln879_reg_1291)
    begin
                ap_predicate_op204_write_state3 <= (not((cics_ipHeaderLen_V_l_reg_1257 = ap_const_lv4_0)) and not((cics_ipHeaderLen_V_l_reg_1257 = ap_const_lv4_1)) and not((t_V_reg_1243 = ap_const_lv3_1)) and not((t_V_reg_1243 = ap_const_lv3_0)) and (tmp_reg_1204_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln879_reg_1291 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_ipHeaderLen_V_l_load_fu_409_p1 <= cics_ipHeaderLen_V;
    grp_fu_290_p4 <= tmp_data_V_reg_1208(15 downto 8);
    grp_fu_299_p4 <= tmp_data_V_reg_1208(31 downto 24);
    grp_fu_308_p4 <= tmp_data_V_reg_1208(23 downto 16);
    grp_fu_317_p4 <= tmp_data_V_reg_1208(47 downto 40);
    grp_fu_326_p4 <= tmp_data_V_reg_1208(39 downto 32);
    grp_fu_335_p4 <= tmp_data_V_reg_1208(63 downto 56);
    grp_fu_344_p4 <= tmp_data_V_reg_1208(55 downto 48);
    icmp_ln879_fu_1060_p2 <= "1" when (cics_ipHeaderLen_V = ap_const_lv4_2) else "0";
    io_acc_block_signal_op6 <= (ipDataMetaFifo_V_las_empty_n and ipDataMetaFifo_V_kee_empty_n and ipDataMetaFifo_V_dat_empty_n);

    ipDataCheckFifo_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ipDataCheckFifo_V_full_n, tmp_reg_1204, ap_block_pp0_stage0)
    begin
        if (((tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataCheckFifo_V_blk_n <= ipDataCheckFifo_V_full_n;
        else 
            ipDataCheckFifo_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    ipDataCheckFifo_V_din <= ((tmp_last_V_reg_1230 & tmp_keep_V_reg_1225) & tmp_data_V_reg_1208);

    ipDataCheckFifo_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_1204, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_reg_1204 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ipDataCheckFifo_V_write <= ap_const_logic_1;
        else 
            ipDataCheckFifo_V_write <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_V_dat_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_V_dat_empty_n, tmp_nbreadreq_fu_108_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataMetaFifo_V_dat_blk_n <= ipDataMetaFifo_V_dat_empty_n;
        else 
            ipDataMetaFifo_V_dat_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_V_dat_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_108_p5, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ipDataMetaFifo_V_dat_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_V_dat_read <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_V_kee_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_V_kee_empty_n, tmp_nbreadreq_fu_108_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataMetaFifo_V_kee_blk_n <= ipDataMetaFifo_V_kee_empty_n;
        else 
            ipDataMetaFifo_V_kee_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_V_kee_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_108_p5, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ipDataMetaFifo_V_kee_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_V_kee_read <= ap_const_logic_0;
        end if; 
    end process;


    ipDataMetaFifo_V_las_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, ipDataMetaFifo_V_las_empty_n, tmp_nbreadreq_fu_108_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ipDataMetaFifo_V_las_blk_n <= ipDataMetaFifo_V_las_empty_n;
        else 
            ipDataMetaFifo_V_las_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ipDataMetaFifo_V_las_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_108_p5, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_108_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ipDataMetaFifo_V_las_read <= ap_const_logic_1;
        else 
            ipDataMetaFifo_V_las_read <= ap_const_logic_0;
        end if; 
    end process;


    iph_subSumsFifoOut_V_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, iph_subSumsFifoOut_V_full_n, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op198_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op204_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            iph_subSumsFifoOut_V_blk_n <= iph_subSumsFifoOut_V_full_n;
        else 
            iph_subSumsFifoOut_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    iph_subSumsFifoOut_V_din_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3, ap_block_pp0_stage0_01001, tmp_sum_V_fu_1174_p1, tmp_sum_V_1_fu_1199_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op204_write_state3 = ap_const_boolean_1)) then 
                iph_subSumsFifoOut_V_din <= tmp_sum_V_1_fu_1199_p1;
            elsif ((ap_predicate_op198_write_state3 = ap_const_boolean_1)) then 
                iph_subSumsFifoOut_V_din <= tmp_sum_V_fu_1174_p1;
            else 
                iph_subSumsFifoOut_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            iph_subSumsFifoOut_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    iph_subSumsFifoOut_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op198_write_state3, ap_predicate_op204_write_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op198_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op204_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            iph_subSumsFifoOut_V_write <= ap_const_logic_1;
        else 
            iph_subSumsFifoOut_V_write <= ap_const_logic_0;
        end if; 
    end process;

    or_ln117_1_fu_1090_p2 <= (tmp_last_V_reg_1230 or ap_phi_mux_cics_ip_sums_sum_V_0_2_phi_fu_187_p10);
    or_ln117_2_fu_1109_p2 <= (tmp_last_V_reg_1230 or ap_phi_mux_cics_ip_sums_sum_V_2_2_phi_fu_239_p10);
    or_ln117_fu_1078_p2 <= (tmp_last_V_reg_1230 or ap_phi_mux_cics_wordCount_V_fla_phi_fu_147_p10);
    p_Result_62_1_i_fu_649_p3 <= (grp_fu_308_p4 & grp_fu_299_p4);
    p_Result_62_2_i_fu_692_p3 <= (grp_fu_326_p4 & grp_fu_317_p4);
    p_Result_62_3_i_fu_735_p3 <= (grp_fu_344_p4 & grp_fu_335_p4);
    p_Result_62_i_fu_606_p3 <= (trunc_ln647_3_fu_603_p1 & grp_fu_290_p4);
    p_Result_66_1_i_fu_459_p3 <= (grp_fu_308_p4 & grp_fu_299_p4);
    p_Result_66_2_i_fu_502_p3 <= (grp_fu_326_p4 & grp_fu_317_p4);
    p_Result_66_3_i_fu_545_p3 <= (grp_fu_344_p4 & grp_fu_335_p4);
    p_Result_66_i_fu_416_p3 <= (trunc_ln647_4_fu_413_p1 & grp_fu_290_p4);
    p_Result_70_1_i_fu_836_p3 <= (grp_fu_308_p4 & grp_fu_299_p4);
    p_Result_70_i_fu_793_p3 <= (trunc_ln647_6_fu_790_p1 & grp_fu_290_p4);
    p_Result_74_1_i_fu_931_p3 <= (grp_fu_308_p4 & grp_fu_299_p4);
    p_Result_74_2_i_fu_974_p3 <= (grp_fu_326_p4 & grp_fu_317_p4);
    p_Result_74_3_i_fu_1017_p3 <= (grp_fu_344_p4 & grp_fu_335_p4);
    p_Result_74_i_fu_888_p3 <= (trunc_ln647_5_fu_885_p1 & grp_fu_290_p4);
    select_ln117_1_fu_1095_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1230(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_3_phi_fu_207_p10;
    select_ln117_2_fu_1102_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1230(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_2_phi_fu_223_p10;
    select_ln117_3_fu_1114_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1230(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_3_phi_fu_259_p10;
    select_ln117_4_fu_1121_p3 <= 
        ap_const_lv16_0 when (tmp_last_V_reg_1230(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_2_phi_fu_276_p10;
    select_ln117_fu_1083_p3 <= 
        ap_const_lv3_0 when (tmp_last_V_reg_1230(0) = '1') else 
        ap_phi_mux_cics_wordCount_V_new_phi_fu_167_p10;
    t_V_load_fu_373_p1 <= cics_wordCount_V;
    tmp_1_fu_1188_p5 <= (((add_ln214_23_reg_1286 & zext_ln214_2_fu_1185_p1) & zext_ln214_1_fu_1182_p1) & zext_ln214_fu_1179_p1);
    tmp_27_fu_624_p3 <= add_ln700_fu_618_p2(16 downto 16);
    tmp_28_fu_667_p3 <= add_ln700_1_fu_661_p2(16 downto 16);
    tmp_29_fu_710_p3 <= add_ln700_2_fu_704_p2(16 downto 16);
    tmp_30_fu_753_p3 <= add_ln700_3_fu_747_p2(16 downto 16);
    tmp_31_fu_434_p3 <= add_ln700_4_fu_428_p2(16 downto 16);
    tmp_32_fu_477_p3 <= add_ln700_5_fu_471_p2(16 downto 16);
    tmp_33_fu_520_p3 <= add_ln700_6_fu_514_p2(16 downto 16);
    tmp_34_fu_563_p3 <= add_ln700_7_fu_557_p2(16 downto 16);
    tmp_35_fu_906_p3 <= add_ln700_8_fu_900_p2(16 downto 16);
    tmp_36_fu_949_p3 <= add_ln700_9_fu_943_p2(16 downto 16);
    tmp_37_fu_992_p3 <= add_ln700_10_fu_986_p2(16 downto 16);
    tmp_38_fu_1035_p3 <= add_ln700_11_fu_1029_p2(16 downto 16);
    tmp_39_fu_811_p3 <= add_ln700_12_fu_805_p2(16 downto 16);
    tmp_40_fu_854_p3 <= add_ln700_13_fu_848_p2(16 downto 16);
    tmp_nbreadreq_fu_108_p5 <= (0=>(ipDataMetaFifo_V_las_empty_n and ipDataMetaFifo_V_kee_empty_n and ipDataMetaFifo_V_dat_empty_n), others=>'-');
    tmp_s_fu_1164_p5 <= (((cics_ip_sums_sum_V_3_1_reg_1252 & zext_ln700_2_reg_1247) & zext_ln214_4_fu_1161_p1) & zext_ln214_3_fu_1158_p1);
    tmp_sum_V_1_fu_1199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1188_p5),68));
    tmp_sum_V_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_1164_p5),68));
    trunc_ln647_3_fu_603_p1 <= tmp_data_V_reg_1208(8 - 1 downto 0);
    trunc_ln647_4_fu_413_p1 <= tmp_data_V_reg_1208(8 - 1 downto 0);
    trunc_ln647_5_fu_885_p1 <= tmp_data_V_reg_1208(8 - 1 downto 0);
    trunc_ln647_6_fu_790_p1 <= tmp_data_V_reg_1208(8 - 1 downto 0);
    trunc_ln647_fu_600_p1 <= tmp_data_V_reg_1208(4 - 1 downto 0);
    zext_ln214_10_fu_485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_477_p3),16));
    zext_ln214_11_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_520_p3),16));
    zext_ln214_12_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_563_p3),16));
    zext_ln214_13_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_906_p3),16));
    zext_ln214_14_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_949_p3),16));
    zext_ln214_15_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_992_p3),16));
    zext_ln214_16_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_1035_p3),16));
    zext_ln214_17_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_811_p3),16));
    zext_ln214_18_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_854_p3),16));
    zext_ln214_1_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_19_reg_1276),17));
    zext_ln214_2_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_21_reg_1281),17));
    zext_ln214_3_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_25_reg_1261),17));
    zext_ln214_4_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_27_reg_1266),17));
    zext_ln214_5_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_624_p3),16));
    zext_ln214_6_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_667_p3),16));
    zext_ln214_7_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_710_p3),16));
    zext_ln214_8_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_753_p3),16));
    zext_ln214_9_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_434_p3),16));
    zext_ln214_fu_1179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln214_17_reg_1271),17));
    zext_ln700_10_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_66_2_i_fu_502_p3),17));
    zext_ln700_11_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_66_3_i_fu_545_p3),17));
    zext_ln700_12_fu_896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_74_i_fu_888_p3),17));
    zext_ln700_13_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_74_1_i_fu_931_p3),17));
    zext_ln700_14_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_74_2_i_fu_974_p3),17));
    zext_ln700_15_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_74_3_i_fu_1017_p3),17));
    zext_ln700_16_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_70_i_fu_793_p3),17));
    zext_ln700_17_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_70_1_i_fu_836_p3),17));
    zext_ln700_1_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_1),17));
    zext_ln700_2_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_2),17));
    zext_ln700_3_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_3),17));
    zext_ln700_4_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_62_i_fu_606_p3),17));
    zext_ln700_5_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_62_1_i_fu_649_p3),17));
    zext_ln700_6_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_62_2_i_fu_692_p3),17));
    zext_ln700_7_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_62_3_i_fu_735_p3),17));
    zext_ln700_8_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_66_i_fu_416_p3),17));
    zext_ln700_9_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_66_1_i_fu_459_p3),17));
    zext_ln700_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cics_ip_sums_sum_V_0),17));
end behav;
