// Seed: 564359033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_9;
  assign id_3 = 1;
  assign id_2 = 1'b0;
  id_10(
      .id_0(id_6),
      .id_1(id_7),
      .id_2(1 - 1),
      .id_3(id_2),
      .id_4(1),
      .id_5(),
      .id_6({~id_5{1}}),
      .id_7(id_5),
      .id_8()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_27(
      .id_0((id_16)),
      .id_1(1'd0),
      .id_2(1),
      .id_3(id_17),
      .id_4(id_12),
      .id_5(1),
      .id_6((id_11)),
      .id_7(id_6),
      .id_8(1),
      .id_9(id_25),
      .id_10(1'b0),
      .id_11(1),
      .id_12(1),
      .id_13(id_7),
      .id_14(id_21),
      .id_15(id_21),
      .id_16(1)
  ); module_0(
      id_21, id_12, id_26, id_12, id_13, id_10, id_12, id_15
  );
  wire id_28;
  wire id_29;
endmodule
