
;; Function kmer_int_type_t revcomp_val(kmer_int_type_t, unsigned int) (_Z11revcomp_valyj)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 8 (  1.1)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


kmer_int_type_t revcomp_val(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={7d,2u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r60={3d,4u} r61={2d,5u} r62={2d,3u} r63={1d,2u} r65={1d,2u} r66={1d,2u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 89{40d,49u,0e} in 30{30 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,7] 20[16,1] 21[17,1] 22[18,1] 23[19,1] 24[20,1] 25[21,1] 26[22,1] 27[23,1] 28[24,1] 37[25,1] 38[26,1] 39[27,1] 60[28,3] 61[31,2] 62[33,2] 63[35,1] 65[36,1] 66[37,1] 67[38,1] 68[39,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d16(20){ }d17(21){ }d18(22){ }d19(23){ }d20(24){ }d21(25){ }d22(26){ }d23(27){ }d24(28){ }d25(37){ }d26(38){ }d27(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d16(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 65 66
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 65 66
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;; rd  gen 	(3)
15, 36, 37
;; rd  kill	(9)
9, 10, 11, 12, 13, 14, 15, 36, 37
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 36, 37
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d16(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 4
;;      reg 5 { d5(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 5
;;      reg 4 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 10
;;      reg 65 { d36(bb 2 insn 4) }
;;   UD chains for insn luid 6 uid 16
;;      reg 66 { d37(bb 2 insn 5) }
;;   UD chains for insn luid 7 uid 17
;;      reg 17 { d15(bb 2 insn 16) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ d6(bb 0 insn -1) }u10(7){ d7(bb 0 insn -1) }u11(16){ d8(bb 0 insn -1) }u12(20){ d16(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 60
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 36, 37
;; rd  gen 	(1)
30
;; rd  kill	(3)
28, 29, 30
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 36, 37
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d16(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ d6(bb 0 insn -1) }u14(7){ d7(bb 0 insn -1) }u15(16){ d8(bb 0 insn -1) }u16(20){ d16(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 60 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; live  gen 	 60 61 62
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 36, 37
;; rd  gen 	(3)
29, 32, 34
;; rd  kill	(7)
28, 29, 30, 31, 32, 33, 34
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; rd  out 	(26)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 32, 34, 36, 37
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d16(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 24
;;      reg 65 { d36(bb 2 insn 4) }

( 5 4 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(6){ d6(bb 0 insn -1) }u19(7){ d7(bb 0 insn -1) }u20(16){ d8(bb 0 insn -1) }u21(20){ d16(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; lr  def 	 17 [flags] 60 61 62 63 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; live  gen 	 17 [flags] 60 61 62 63 67 68
;; live  kill	 17 [flags]
;; rd  in  	(33)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39
;; rd  gen 	(7)
9, 28, 31, 33, 35, 38, 39
;; rd  kill	(17)
9, 10, 11, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 38, 39
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; rd  out 	(29)
1, 2, 3, 4, 5, 6, 7, 8, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 33, 35, 36, 37, 38, 39
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d16(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 28
;;      reg 61 { d32(bb 4 insn 24) d31(bb 5 insn 35) }
;;   UD chains for insn luid 1 uid 29
;;      reg 60 { d29(bb 4 insn 26) d28(bb 5 insn 33) }
;;   UD chains for insn luid 2 uid 30
;;      reg 63 { d35(bb 5 insn 29) }
;;   UD chains for insn luid 3 uid 31
;;      reg 61 { d32(bb 4 insn 24) d31(bb 5 insn 35) }
;;   UD chains for insn luid 4 uid 32
;;      reg 67 { d38(bb 5 insn 31) }
;;   UD chains for insn luid 5 uid 33
;;      reg 63 { d35(bb 5 insn 29) }
;;      reg 68 { d39(bb 5 insn 32) }
;;   UD chains for insn luid 6 uid 34
;;      reg 60 { d28(bb 5 insn 33) }
;;   UD chains for insn luid 7 uid 35
;;      reg 61 { d32(bb 4 insn 24) d31(bb 5 insn 35) }
;;   UD chains for insn luid 8 uid 36
;;      reg 61 { d31(bb 5 insn 35) }
;;   UD chains for insn luid 9 uid 37
;;      reg 62 { d34(bb 4 insn 25) d33(bb 5 insn 37) }
;;   UD chains for insn luid 10 uid 39
;;      reg 62 { d33(bb 5 insn 37) }
;;   UD chains for insn luid 11 uid 40
;;      reg 60 { d28(bb 5 insn 33) }
;;   UD chains for insn luid 12 uid 41
;;      reg 61 { d31(bb 5 insn 35) }
;;   UD chains for insn luid 13 uid 43
;;      reg 62 { d33(bb 5 insn 37) }
;;      reg 66 { d37(bb 2 insn 5) }
;;   UD chains for insn luid 14 uid 44
;;      reg 17 { d9(bb 5 insn 43) }

( 5 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(6){ d6(bb 0 insn -1) }u40(7){ d7(bb 0 insn -1) }u41(16){ d8(bb 0 insn -1) }u42(20){ d16(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(31)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 39
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 39
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d16(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 51
;;      reg 60 { d30(bb 3 insn 19) d28(bb 5 insn 33) }
;;   UD chains for insn luid 1 uid 57
;;      reg 0 { d0(bb 6 insn 51) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u45(0){ d0(bb 6 insn 51) }u46(6){ d6(bb 0 insn -1) }u47(7){ d7(bb 0 insn -1) }u48(20){ d16(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 39
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 39
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 6 insn 51) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d16(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 17 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
  Adding insn 64 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 57 to worklist
Finished finding needed instructions:
  Adding insn 51 to worklist
Processing use of (reg 60 [ rev_kmer.537 ]) in insn 51:
  Adding insn 19 to worklist
  Adding insn 33 to worklist
Processing use of (reg 63 [ rev_kmer ]) in insn 33:
  Adding insn 29 to worklist
Processing use of (reg 68) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 67) in insn 32:
  Adding insn 31 to worklist
Processing use of (subreg (reg 61 [ kmer.536 ]) 0) in insn 31:
  Adding insn 24 to worklist
  Adding insn 35 to worklist
Processing use of (reg 61 [ kmer.536 ]) in insn 35:
Processing use of (reg 65 [ kmer ]) in insn 24:
  Adding insn 4 to worklist
Processing use of (reg 5 di) in insn 4:
Processing use of (reg 60 [ rev_kmer.537 ]) in insn 29:
  Adding insn 26 to worklist
Processing use of (reg 0 ax) in insn 57:
Processing use of (reg 17 flags) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 62 [ i ]) in insn 43:
  Adding insn 37 to worklist
Processing use of (reg 66 [ kmer_length ]) in insn 43:
  Adding insn 5 to worklist
Processing use of (reg 4 si) in insn 5:
Processing use of (reg 62 [ i ]) in insn 37:
  Adding insn 25 to worklist
Processing use of (reg 17 flags) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 66 [ kmer_length ]) in insn 16:


kmer_int_type_t revcomp_val(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={7d,2u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r60={3d,4u} r61={2d,5u} r62={2d,3u} r63={1d,2u} r65={1d,2u} r66={1d,2u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 89{40d,49u,0e} in 30{30 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,7] 20[16,1] 21[17,1] 22[18,1] 23[19,1] 24[20,1] 25[21,1] 26[22,1] 27[23,1] 28[24,1] 37[25,1] 38[26,1] 39[27,1] 60[28,3] 61[31,2] 62[33,2] 63[35,1] 65[36,1] 66[37,1] 67[38,1] 68[39,1] 
(note 3 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 65 66
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 65 66
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27
;; rd  gen 	(3)
15, 36, 37
;; rd  kill	(9)
9, 10, 11, 12, 13, 14, 15, 36, 37

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 3 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 sequenceUtil.cpp:182 (set (reg/v:DI 65 [ kmer ])
        (reg:DI 5 di [ kmer ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ kmer ])
        (nil)))

(insn 5 4 6 2 sequenceUtil.cpp:182 (set (reg/v:SI 66 [ kmer_length ])
        (reg:SI 4 si [ kmer_length ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 4 si [ kmer_length ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 10 6 13 2 sequenceUtil.cpp:184 (var_location:DI D.4294967180 (not:DI (reg/v:DI 65 [ kmer ]))) -1 (nil))

(debug_insn 13 10 14 2 (var_location:SI i (const_int 0 [0x0])) -1 (nil))

(debug_insn 14 13 15 2 (var_location:DI rev_kmer (const_int 0 [0x0])) -1 (nil))

(debug_insn 15 14 16 2 (var_location:DI kmer (debug_expr:DI D#116)) -1 (nil))

(insn 16 15 17 2 sequenceUtil.cpp:185 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 66 [ kmer_length ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 17 16 18 2 sequenceUtil.cpp:185 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 36, 37


;; Succ edge  4 [91.0%] 
;; Succ edge  3 [9.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 60
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 36, 37
;; rd  gen 	(1)
30
;; rd  kill	(3)
28, 29, 30

;; Pred edge  2 [9.0%]  (fallthru)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 64 3 sequenceUtil.cpp:185 (set (reg/v:DI 60 [ rev_kmer.537 ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(jump_insn 64 19 65 3 (set (pc)
        (label_ref 45)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 36, 37


;; Succ edge  6 [100.0%] 

(barrier 65 64 22)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 60 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 66
;; live  gen 	 60 61 62
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 36, 37
;; rd  gen 	(3)
29, 32, 34
;; rd  kill	(7)
28, 29, 30, 31, 32, 33, 34

;; Pred edge  2 [91.0%] 
(code_label 22 65 23 4 2 "" [1 uses])

(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 sequenceUtil.cpp:184 (set (reg/v:DI 61 [ kmer.536 ])
        (not:DI (reg/v:DI 65 [ kmer ]))) 477 {*one_cmpldi2_1_rex64} (expr_list:REG_DEAD (reg/v:DI 65 [ kmer ])
        (nil)))

(insn 25 24 26 4 sequenceUtil.cpp:184 (set (reg/v:SI 62 [ i ])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(insn 26 25 42 4 sequenceUtil.cpp:184 (set (reg/v:DI 60 [ rev_kmer.537 ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; rd  out 	(26)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 32, 34, 36, 37


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; lr  def 	 17 [flags] 60 61 62 63 67 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; live  gen 	 17 [flags] 60 61 62 63 67 68
;; live  kill	 17 [flags]
;; rd  in  	(33)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39
;; rd  gen 	(7)
9, 28, 31, 33, 35, 38, 39
;; rd  kill	(17)
9, 10, 11, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 38, 39

;; Pred edge  5 [91.0%]  (dfs_back)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 42 26 27 5 4 "" [1 uses])

(note 27 42 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 28 27 29 5 sequenceUtil.cpp:187 (var_location:SI base (and:SI (subreg:SI (reg/v:DI 61 [ kmer.536 ]) 0)
        (const_int 3 [0x3]))) -1 (nil))

(insn 29 28 30 5 sequenceUtil.cpp:188 (parallel [
            (set (reg/v:DI 63 [ rev_kmer ])
                (ashift:DI (reg/v:DI 60 [ rev_kmer.537 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 491 {*ashldi3_1_rex64} (expr_list:REG_DEAD (reg/v:DI 60 [ rev_kmer.537 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(debug_insn 30 29 31 5 sequenceUtil.cpp:188 (var_location:DI rev_kmer (reg/v:DI 63 [ rev_kmer ])) -1 (nil))

(insn 31 30 32 5 sequenceUtil.cpp:189 (parallel [
            (set (reg:SI 67)
                (and:SI (subreg:SI (reg/v:DI 61 [ kmer.536 ]) 0)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 377 {*andsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 32 31 33 5 sequenceUtil.cpp:189 (set (reg:DI 68)
        (sign_extend:DI (reg:SI 67))) 127 {extendsidi2_rex64} (expr_list:REG_DEAD (reg:SI 67)
        (nil)))

(insn 33 32 34 5 sequenceUtil.cpp:189 (parallel [
            (set (reg/v:DI 60 [ rev_kmer.537 ])
                (plus:DI (reg:DI 68)
                    (reg/v:DI 63 [ rev_kmer ])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_DEAD (reg:DI 68)
        (expr_list:REG_DEAD (reg/v:DI 63 [ rev_kmer ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(debug_insn 34 33 35 5 sequenceUtil.cpp:189 (var_location:DI rev_kmer (reg/v:DI 60 [ rev_kmer.537 ])) -1 (nil))

(insn 35 34 36 5 sequenceUtil.cpp:190 (parallel [
            (set (reg/v:DI 61 [ kmer.536 ])
                (lshiftrt:DI (reg/v:DI 61 [ kmer.536 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 550 {*lshrdi3_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 36 35 37 5 sequenceUtil.cpp:190 (var_location:DI kmer (reg/v:DI 61 [ kmer.536 ])) -1 (nil))

(insn 37 36 39 5 sequenceUtil.cpp:185 (parallel [
            (set (reg/v:SI 62 [ i ])
                (plus:SI (reg/v:SI 62 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 39 37 40 5 (var_location:SI i (reg/v:SI 62 [ i ])) -1 (nil))

(debug_insn 40 39 41 5 (var_location:DI rev_kmer (reg/v:DI 60 [ rev_kmer.537 ])) -1 (nil))

(debug_insn 41 40 43 5 (var_location:DI kmer (reg/v:DI 61 [ kmer.536 ])) -1 (nil))

(insn 43 41 44 5 sequenceUtil.cpp:185 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 66 [ kmer_length ])
            (reg/v:SI 62 [ i ]))) 5 {*cmpsi_1_insn} (nil))

(jump_insn 44 43 45 5 sequenceUtil.cpp:185 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 42)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 66
;; rd  out 	(29)
1, 2, 3, 4, 5, 6, 7, 8, 9, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 33, 35, 36, 37, 38, 39


;; Succ edge  5 [91.0%]  (dfs_back)
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(31)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 39
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 45 44 46 6 3 "" [1 uses])

(note 46 45 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 51 46 57 6 sequenceUtil.cpp:195 (set (reg/i:DI 0 ax)
        (reg/v:DI 60 [ rev_kmer.537 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v:DI 60 [ rev_kmer.537 ])
        (nil)))

(insn 57 51 0 6 sequenceUtil.cpp:195 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 33, 35, 36, 37, 38, 39


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function int base_to_int_value(char) (_Z17base_to_int_valuec)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 10 (  1.7)


int base_to_int_value(char)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={2d,1u} r20={1d,5u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r58={1d,2u} r59={2d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 58{29d,29u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,2] 20[11,1] 21[12,1] 22[13,1] 23[14,1] 24[15,1] 25[16,1] 26[17,1] 27[18,1] 28[19,1] 37[20,1] 38[21,1] 39[22,1] 58[23,1] 59[24,2] 61[26,1] 62[27,1] 63[28,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(37){ }d21(38){ }d22(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d11(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 58 61 62
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 58 61 62
;; live  kill	 17 [flags]
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;; rd  gen 	(4)
9, 23, 26, 27
;; rd  kill	(5)
9, 10, 23, 26, 27
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 5 { d5(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 62 { d27(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 7
;;      reg 61 { d26(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 8
;;      reg 58 { d23(bb 2 insn 7) }
;;   UD chains for insn luid 4 uid 9
;;      reg 17 { d9(bb 2 insn 8) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ d6(bb 0 insn -1) }u10(7){ d7(bb 0 insn -1) }u11(16){ d8(bb 0 insn -1) }u12(20){ d11(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 59
;; live  kill	
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27
;; rd  gen 	(1)
25
;; rd  kill	(2)
24, 25
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(25)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 25, 26, 27
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d11(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ d6(bb 0 insn -1) }u14(7){ d7(bb 0 insn -1) }u15(16){ d8(bb 0 insn -1) }u16(20){ d11(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  def 	 59 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  gen 	 59 63
;; live  kill	
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27
;; rd  gen 	(2)
24, 28
;; rd  kill	(3)
24, 25, 28
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(26)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 16
;;      reg 58 { d23(bb 2 insn 7) }
;;   UD chains for insn luid 1 uid 18
;;      reg 63 { d28(bb 4 insn 16) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ d6(bb 0 insn -1) }u20(7){ d7(bb 0 insn -1) }u21(16){ d8(bb 0 insn -1) }u22(20){ d11(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(27)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(27)
0, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 59 { d25(bb 3 insn 11) d24(bb 4 insn 18) }
;;   UD chains for insn luid 1 uid 31
;;      reg 0 { d0(bb 5 insn 25) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(0){ d0(bb 5 insn 25) }u26(6){ d6(bb 0 insn -1) }u27(7){ d7(bb 0 insn -1) }u28(20){ d11(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(27)
0, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(27)
0, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 5 insn 25) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d11(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 9 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
Finished finding needed instructions:
  Adding insn 25 to worklist
Processing use of (reg 59 [ D.32203 ]) in insn 25:
  Adding insn 11 to worklist
  Adding insn 18 to worklist
Processing use of (reg 63 [ csui.434 ]) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 58 [ csui.434 ]) in insn 16:
  Adding insn 7 to worklist
Processing use of (reg 61 [ nucleotide ]) in insn 7:
  Adding insn 3 to worklist
Processing use of (subreg (reg 62 [ nucleotide ]) 0) in insn 3:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 31:
Processing use of (reg 17 flags) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 58 [ csui.434 ]) in insn 8:


int base_to_int_value(char)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,5u} r7={1d,5u} r16={1d,4u} r17={2d,1u} r20={1d,5u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r58={1d,2u} r59={2d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 58{29d,29u,0e} in 11{11 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,2] 20[11,1] 21[12,1] 22[13,1] 23[14,1] 24[15,1] 25[16,1] 26[17,1] 27[18,1] 28[19,1] 37[20,1] 38[21,1] 39[22,1] 58[23,1] 59[24,2] 61[26,1] 62[27,1] 63[28,1] 
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 58 61 62
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 58 61 62
;; live  kill	 17 [flags]
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;; rd  gen 	(4)
9, 23, 26, 27
;; rd  kill	(5)
9, 10, 23, 26, 27

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 sequenceUtil.cpp:213 (set (reg:SI 62 [ nucleotide ])
        (reg:SI 5 di [ nucleotide ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 5 di [ nucleotide ])
        (nil)))

(insn 3 2 4 2 sequenceUtil.cpp:213 (set (reg/v:QI 61 [ nucleotide ])
        (subreg:QI (reg:SI 62 [ nucleotide ]) 0)) 62 {*movqi_1} (expr_list:REG_DEAD (reg:SI 62 [ nucleotide ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 sequenceUtil.cpp:213 (parallel [
            (set (reg:QI 58 [ csui.434 ])
                (plus:QI (reg/v:QI 61 [ nucleotide ])
                    (const_int -65 [0xffffffffffffffbf])))
            (clobber (reg:CC 17 flags))
        ]) 300 {*addqi_1_lea} (expr_list:REG_DEAD (reg/v:QI 61 [ nucleotide ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 8 7 9 2 sequenceUtil.cpp:213 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 58 [ csui.434 ])
            (const_int 51 [0x33]))) 10 {*cmpqi_1} (nil))

(jump_insn 9 8 10 2 sequenceUtil.cpp:213 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(6){ }u10(7){ }u11(16){ }u12(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 59
;; live  kill	
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27
;; rd  gen 	(1)
25
;; rd  kill	(2)
24, 25

;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 35 3 sequenceUtil.cpp:213 (set (reg:SI 59 [ D.32203 ])
        (const_int -1 [0xffffffffffffffff])) 47 {*movsi_1} (nil))

(jump_insn 35 11 36 3 (set (pc)
        (label_ref 19)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(25)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 25, 26, 27


;; Succ edge  5 [100.0%] 

(barrier 36 35 14)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  def 	 59 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  gen 	 59 63
;; live  kill	
;; rd  in  	(24)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 26, 27
;; rd  gen 	(2)
24, 28
;; rd  kill	(3)
24, 25, 28

;; Pred edge  2 [61.0%] 
(code_label 14 36 15 4 9 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 18 4 sequenceUtil.cpp:213 (set (reg:DI 63 [ csui.434 ])
        (zero_extend:DI (reg:QI 58 [ csui.434 ]))) 125 {zero_extendqidi2} (expr_list:REG_DEAD (reg:QI 58 [ csui.434 ])
        (nil)))

(insn 18 16 19 4 sequenceUtil.cpp:213 (set (reg:SI 59 [ D.32203 ])
        (mem/s/u:SI (plus:DI (mult:DI (reg:DI 63 [ csui.434 ])
                    (const_int 4 [0x4]))
                (symbol_ref:DI ("CSWTCH.435") [flags 0x2]  <var_decl 0x7f9011cde280 CSWTCH.435>)) [5 CSWTCH.435 S4 A32])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:DI 63 [ csui.434 ])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(26)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 26, 27, 28


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(27)
1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 19 18 20 5 10 "" [1 uses])

(note 20 19 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 20 31 5 sequenceUtil.cpp:238 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ D.32203 ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 59 [ D.32203 ])
        (nil)))

(insn 31 25 0 5 sequenceUtil.cpp:238 (use (reg/i:SI 0 ax)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(27)
0, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function kmer_int_type_t get_maximum_kmer_intval(unsigned int) (_Z23get_maximum_kmer_intvalj)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 8 (  1.1)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


kmer_int_type_t get_maximum_kmer_intval(unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={6d,2u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r59={3d,4u} r60={1d,1u} r61={2d,3u} r62={1d,2u} r64={1d,2u} r66={1d,1u} 
;;    total ref usage 77{36d,41u,0e} in 24{24 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,6] 20[15,1] 21[16,1] 22[17,1] 23[18,1] 24[19,1] 25[20,1] 26[21,1] 27[22,1] 28[23,1] 37[24,1] 38[25,1] 39[26,1] 59[27,3] 60[30,1] 61[31,2] 62[33,1] 64[34,1] 66[35,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d15(20){ }d16(21){ }d17(22){ }d18(23){ }d19(24){ }d20(25){ }d21(26){ }d22(27){ }d23(28){ }d24(37){ }d25(38){ }d26(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d15(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 64
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;; rd  gen 	(2)
14, 34
;; rd  kill	(7)
9, 10, 11, 12, 13, 14, 34
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; rd  out 	(22)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 34
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 3
;;      reg 5 { d5(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 12
;;      reg 64 { d34(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 13
;;      reg 17 { d14(bb 2 insn 12) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ d6(bb 0 insn -1) }u8(7){ d7(bb 0 insn -1) }u9(16){ d8(bb 0 insn -1) }u10(20){ d15(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 59
;; live  kill	
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 34
;; rd  gen 	(1)
29
;; rd  kill	(3)
27, 28, 29
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 34
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d15(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(6){ d6(bb 0 insn -1) }u12(7){ d7(bb 0 insn -1) }u13(16){ d8(bb 0 insn -1) }u14(20){ d15(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 59 60 61 66
;; live  kill	 17 [flags]
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 34
;; rd  gen 	(4)
28, 30, 32, 35
;; rd  kill	(13)
9, 10, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 35
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; rd  out 	(25)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 30, 32, 34, 35
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 22
;;      reg 66 { d35(bb 4 insn 21) }

( 5 4 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u16(6){ d6(bb 0 insn -1) }u17(7){ d7(bb 0 insn -1) }u18(16){ d8(bb 0 insn -1) }u19(20){ d15(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; lr  def 	 17 [flags] 59 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; live  gen 	 17 [flags] 59 61 62
;; live  kill	 17 [flags]
;; rd  in  	(29)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35
;; rd  gen 	(4)
9, 27, 31, 33
;; rd  kill	(12)
9, 10, 11, 12, 13, 14, 27, 28, 29, 31, 32, 33
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; rd  out 	(27)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 33, 34, 35
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 27
;;      reg 59 { d28(bb 4 insn 24) d27(bb 5 insn 29) }
;;   UD chains for insn luid 2 uid 28
;;      reg 62 { d33(bb 5 insn 27) }
;;   UD chains for insn luid 3 uid 29
;;      reg 60 { d30(bb 4 insn 22) }
;;      reg 62 { d33(bb 5 insn 27) }
;;   UD chains for insn luid 4 uid 30
;;      reg 59 { d27(bb 5 insn 29) }
;;   UD chains for insn luid 5 uid 31
;;      reg 61 { d32(bb 4 insn 23) d31(bb 5 insn 31) }
;;   UD chains for insn luid 6 uid 33
;;      reg 61 { d31(bb 5 insn 31) }
;;   UD chains for insn luid 7 uid 34
;;      reg 59 { d27(bb 5 insn 29) }
;;   UD chains for insn luid 8 uid 36
;;      reg 61 { d31(bb 5 insn 31) }
;;      reg 64 { d34(bb 2 insn 3) }
;;   UD chains for insn luid 9 uid 37
;;      reg 17 { d9(bb 5 insn 36) }

( 5 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(6){ d6(bb 0 insn -1) }u32(7){ d7(bb 0 insn -1) }u33(16){ d8(bb 0 insn -1) }u34(20){ d15(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(29)
1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(29)
0, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 44
;;      reg 59 { d29(bb 3 insn 15) d27(bb 5 insn 29) }
;;   UD chains for insn luid 1 uid 50
;;      reg 0 { d0(bb 6 insn 44) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u37(0){ d0(bb 6 insn 44) }u38(6){ d6(bb 0 insn -1) }u39(7){ d7(bb 0 insn -1) }u40(20){ d15(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(29)
0, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(29)
0, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 6 insn 44) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d15(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
  Adding insn 56 to worklist
  Adding insn 37 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 50 to worklist
Finished finding needed instructions:
  Adding insn 44 to worklist
Processing use of (reg 59 [ max_kmer.591 ]) in insn 44:
  Adding insn 15 to worklist
  Adding insn 29 to worklist
Processing use of (reg 60 [ pretmp.576 ]) in insn 29:
  Adding insn 22 to worklist
Processing use of (reg 62 [ max_kmer ]) in insn 29:
  Adding insn 27 to worklist
Processing use of (reg 59 [ max_kmer.591 ]) in insn 27:
  Adding insn 24 to worklist
Processing use of (reg 66 [ _base_to_int+67 ]) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 0 ax) in insn 50:
Processing use of (reg 17 flags) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 61 [ i ]) in insn 36:
  Adding insn 31 to worklist
Processing use of (reg 64 [ kmer_length ]) in insn 36:
  Adding insn 3 to worklist
Processing use of (reg 5 di) in insn 3:
Processing use of (reg 61 [ i ]) in insn 31:
  Adding insn 23 to worklist
Processing use of (reg 17 flags) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 64 [ kmer_length ]) in insn 12:


kmer_int_type_t get_maximum_kmer_intval(unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={6d,2u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r59={3d,4u} r60={1d,1u} r61={2d,3u} r62={1d,2u} r64={1d,2u} r66={1d,1u} 
;;    total ref usage 77{36d,41u,0e} in 24{24 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,6] 20[15,1] 21[16,1] 22[17,1] 23[18,1] 24[19,1] 25[20,1] 26[21,1] 27[22,1] 28[23,1] 37[24,1] 38[25,1] 39[26,1] 59[27,3] 60[30,1] 61[31,2] 62[33,1] 64[34,1] 66[35,1] 
(note 2 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 64
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
;; rd  gen 	(2)
14, 34
;; rd  kill	(7)
9, 10, 11, 12, 13, 14, 34

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 sequenceUtil.cpp:250 (set (reg/v:SI 64 [ kmer_length ])
        (reg:SI 5 di [ kmer_length ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 5 di [ kmer_length ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 7 4 10 2 sequenceUtil.cpp:252 (var_location:QI c (const_int 67 [0x43])) -1 (nil))

(debug_insn 10 7 11 2 (var_location:SI i (const_int 0 [0x0])) -1 (nil))

(debug_insn 11 10 12 2 (var_location:DI max_kmer (const_int 0 [0x0])) -1 (nil))

(insn 12 11 13 2 sequenceUtil.cpp:254 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 64 [ kmer_length ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 13 12 14 2 sequenceUtil.cpp:254 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; rd  out 	(22)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 34


;; Succ edge  4 [91.0%] 
;; Succ edge  3 [9.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 59
;; live  kill	
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 34
;; rd  gen 	(1)
29
;; rd  kill	(3)
27, 28, 29

;; Pred edge  2 [9.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 56 3 sequenceUtil.cpp:254 (set (reg/v:DI 59 [ max_kmer.591 ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(jump_insn 56 15 57 3 (set (pc)
        (label_ref 38)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 34


;; Succ edge  6 [100.0%] 

(barrier 57 56 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 59 60 61 66
;; live  kill	 17 [flags]
;; rd  in  	(22)
1, 2, 3, 4, 5, 6, 7, 8, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 34
;; rd  gen 	(4)
28, 30, 32, 35
;; rd  kill	(13)
9, 10, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 35

;; Pred edge  2 [91.0%] 
(code_label 18 57 19 4 13 "" [1 uses])

(note 19 18 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 19 22 4 sequenceUtil.cpp:254 (parallel [
            (set (reg:SI 66 [ _base_to_int+67 ])
                (zero_extend:SI (mem/s/j:QI (const:DI (plus:DI (symbol_ref:DI ("_base_to_int") [flags 0x2]  <var_decl 0x7f9012470be0 _base_to_int>)
                                (const_int 67 [0x43]))) [0 _base_to_int+67 S1 A8])))
            (clobber (reg:CC 17 flags))
        ]) 120 {*zero_extendqisi2_movzbw_and} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 22 21 23 4 sequenceUtil.cpp:254 (set (reg:DI 60 [ pretmp.576 ])
        (sign_extend:DI (reg:SI 66 [ _base_to_int+67 ]))) 127 {extendsidi2_rex64} (expr_list:REG_DEAD (reg:SI 66 [ _base_to_int+67 ])
        (nil)))

(insn 23 22 24 4 sequenceUtil.cpp:254 (set (reg/v:SI 61 [ i ])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(insn 24 23 35 4 sequenceUtil.cpp:254 (set (reg/v:DI 59 [ max_kmer.591 ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; rd  out 	(25)
1, 2, 3, 4, 5, 6, 7, 8, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 30, 32, 34, 35


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; lr  def 	 17 [flags] 59 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; live  gen 	 17 [flags] 59 61 62
;; live  kill	 17 [flags]
;; rd  in  	(29)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 31, 32, 33, 34, 35
;; rd  gen 	(4)
9, 27, 31, 33
;; rd  kill	(12)
9, 10, 11, 12, 13, 14, 27, 28, 29, 31, 32, 33

;; Pred edge  5 [91.0%]  (dfs_back)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 35 24 25 5 15 "" [1 uses])

(note 25 35 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 26 25 27 5 sequenceUtil.cpp:255 (var_location:SI val (zero_extend:SI (mem/s/j:QI (const:DI (plus:DI (symbol_ref:DI ("_base_to_int") [flags 0x2]  <var_decl 0x7f9012470be0 _base_to_int>)
                    (const_int 67 [0x43]))) [0 _base_to_int+67 S1 A8]))) -1 (nil))

(insn 27 26 28 5 sequenceUtil.cpp:256 (parallel [
            (set (reg/v:DI 62 [ max_kmer ])
                (ashift:DI (reg/v:DI 59 [ max_kmer.591 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 491 {*ashldi3_1_rex64} (expr_list:REG_DEAD (reg/v:DI 59 [ max_kmer.591 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(debug_insn 28 27 29 5 sequenceUtil.cpp:256 (var_location:DI max_kmer (reg/v:DI 62 [ max_kmer ])) -1 (nil))

(insn 29 28 30 5 sequenceUtil.cpp:257 (parallel [
            (set (reg/v:DI 59 [ max_kmer.591 ])
                (ior:DI (reg/v:DI 62 [ max_kmer ])
                    (reg:DI 60 [ pretmp.576 ])))
            (clobber (reg:CC 17 flags))
        ]) 393 {*iordi_1_rex64} (expr_list:REG_DEAD (reg/v:DI 62 [ max_kmer ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(debug_insn 30 29 31 5 sequenceUtil.cpp:257 (var_location:DI max_kmer (reg/v:DI 59 [ max_kmer.591 ])) -1 (nil))

(insn 31 30 33 5 sequenceUtil.cpp:254 (parallel [
            (set (reg/v:SI 61 [ i ])
                (plus:SI (reg/v:SI 61 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 33 31 34 5 (var_location:SI i (reg/v:SI 61 [ i ])) -1 (nil))

(debug_insn 34 33 36 5 (var_location:DI max_kmer (reg/v:DI 59 [ max_kmer.591 ])) -1 (nil))

(insn 36 34 37 5 sequenceUtil.cpp:254 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 64 [ kmer_length ])
            (reg/v:SI 61 [ i ]))) 5 {*cmpsi_1_insn} (nil))

(jump_insn 37 36 38 5 sequenceUtil.cpp:254 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 35)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 64
;; rd  out 	(27)
1, 2, 3, 4, 5, 6, 7, 8, 9, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 30, 31, 33, 34, 35


;; Succ edge  5 [91.0%]  (dfs_back)
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(6){ }u32(7){ }u33(16){ }u34(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(29)
1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35
;; rd  gen 	(1)
0
;; rd  kill	(2)
0, 1

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 38 37 39 6 14 "" [1 uses])

(note 39 38 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 44 39 50 6 sequenceUtil.cpp:260 (set (reg/i:DI 0 ax)
        (reg/v:DI 59 [ max_kmer.591 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v:DI 59 [ max_kmer.591 ])
        (nil)))

(insn 50 44 0 6 sequenceUtil.cpp:260 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(29)
0, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 29, 30, 31, 33, 34, 35


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function kmer_int_type_t get_DS_kmer_val(kmer_int_type_t, unsigned int) (_Z15get_DS_kmer_valyj)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 10 (  1.4)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


kmer_int_type_t get_DS_kmer_val(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={8d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r59={1d,2u} r60={2d,3u} r61={2d,5u} r62={3d,7u} r64={1d,5u} r65={1d,3u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 100{42d,58u,0e} in 35{35 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,8] 20[17,1] 21[18,1] 22[19,1] 23[20,1] 24[21,1] 25[22,1] 26[23,1] 27[24,1] 28[25,1] 37[26,1] 38[27,1] 39[28,1] 59[29,1] 60[30,2] 61[32,2] 62[34,3] 64[37,1] 65[38,1] 66[39,1] 67[40,1] 68[41,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(4){ }d5(5){ }d6(6){ }d7(7){ }d8(16){ }d17(20){ }d18(21){ }d19(22){ }d20(23){ }d21(24){ }d22(25){ }d23(26){ }d24(27){ }d25(28){ }d26(37){ }d27(38){ }d28(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; rd  kill	(21)
0, 1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d6(bb 0 insn -1) }u1(7){ d7(bb 0 insn -1) }u2(16){ d8(bb 0 insn -1) }u3(20){ d17(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 65
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 64 65
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; rd  gen 	(3)
16, 37, 38
;; rd  kill	(10)
9, 10, 11, 12, 13, 14, 15, 16, 37, 38
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 3
;;      reg 5 { d5(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 4
;;      reg 4 { d4(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 9
;;      reg 65 { d38(bb 2 insn 4) }
;;   UD chains for insn luid 3 uid 11
;;      reg 64 { d37(bb 2 insn 3) }
;;   UD chains for insn luid 7 uid 17
;;      reg 65 { d38(bb 2 insn 4) }
;;   UD chains for insn luid 8 uid 18
;;      reg 17 { d16(bb 2 insn 17) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d6(bb 0 insn -1) }u11(7){ d7(bb 0 insn -1) }u12(16){ d8(bb 0 insn -1) }u13(20){ d17(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 62
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38
;; rd  gen 	(1)
36
;; rd  kill	(3)
34, 35, 36
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 36, 37, 38
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d17(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ d6(bb 0 insn -1) }u15(7){ d7(bb 0 insn -1) }u16(16){ d8(bb 0 insn -1) }u17(20){ d17(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 60 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; live  gen 	 60 61 62
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38
;; rd  gen 	(3)
31, 33, 35
;; rd  kill	(7)
30, 31, 32, 33, 34, 35, 36
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; rd  out 	(26)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 33, 35, 37, 38
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 64 { d37(bb 2 insn 3) }

( 5 4 )->[5]->( 5 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ d6(bb 0 insn -1) }u20(7){ d7(bb 0 insn -1) }u21(16){ d8(bb 0 insn -1) }u22(20){ d17(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 65
;; lr  def 	 17 [flags] 59 60 61 62 66 67
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; live  gen 	 17 [flags] 59 60 61 62 66 67
;; live  kill	 17 [flags]
;; rd  in  	(33)
1, 2, 3, 4, 5, 6, 7, 8, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 38, 39, 40
;; rd  gen 	(7)
10, 29, 30, 32, 34, 39, 40
;; rd  kill	(18)
9, 10, 11, 12, 13, 14, 15, 16, 29, 30, 31, 32, 33, 34, 35, 36, 39, 40
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; rd  out 	(29)
1, 2, 3, 4, 5, 6, 7, 8, 10, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 37, 38, 39, 40
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 29
;;      reg 61 { d33(bb 4 insn 25) d32(bb 5 insn 36) }
;;   UD chains for insn luid 1 uid 30
;;      reg 62 { d35(bb 4 insn 27) d34(bb 5 insn 34) }
;;   UD chains for insn luid 2 uid 31
;;      reg 59 { d29(bb 5 insn 30) }
;;   UD chains for insn luid 3 uid 32
;;      reg 61 { d33(bb 4 insn 25) d32(bb 5 insn 36) }
;;   UD chains for insn luid 4 uid 33
;;      reg 66 { d39(bb 5 insn 32) }
;;   UD chains for insn luid 5 uid 34
;;      reg 59 { d29(bb 5 insn 30) }
;;      reg 67 { d40(bb 5 insn 33) }
;;   UD chains for insn luid 6 uid 35
;;      reg 62 { d34(bb 5 insn 34) }
;;   UD chains for insn luid 7 uid 36
;;      reg 61 { d33(bb 4 insn 25) d32(bb 5 insn 36) }
;;   UD chains for insn luid 8 uid 37
;;      reg 61 { d32(bb 5 insn 36) }
;;   UD chains for insn luid 9 uid 38
;;      reg 60 { d31(bb 4 insn 26) d30(bb 5 insn 38) }
;;   UD chains for insn luid 10 uid 40
;;      reg 60 { d30(bb 5 insn 38) }
;;   UD chains for insn luid 11 uid 41
;;      reg 62 { d34(bb 5 insn 34) }
;;   UD chains for insn luid 12 uid 42
;;      reg 61 { d32(bb 5 insn 36) }
;;   UD chains for insn luid 13 uid 44
;;      reg 60 { d30(bb 5 insn 38) }
;;      reg 65 { d38(bb 2 insn 4) }
;;   UD chains for insn luid 14 uid 45
;;      reg 17 { d10(bb 5 insn 44) }

( 5 3 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(6){ d6(bb 0 insn -1) }u41(7){ d7(bb 0 insn -1) }u42(16){ d8(bb 0 insn -1) }u43(20){ d17(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; lr  def 	 0 [ax] 17 [flags] 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  gen 	 0 [ax] 17 [flags] 68
;; live  kill	
;; rd  in  	(31)
1, 2, 3, 4, 5, 6, 7, 8, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 36, 37, 38, 39, 40
;; rd  gen 	(3)
0, 9, 41
;; rd  kill	(11)
0, 1, 9, 10, 11, 12, 13, 14, 15, 16, 41
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 36, 37, 38, 39, 40, 41
;;  UD chains for artificial uses
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 16 { d8(bb 0 insn -1) }
;;   reg 20 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 48
;;      reg 62 { d36(bb 3 insn 20) d34(bb 5 insn 34) }
;;   UD chains for insn luid 1 uid 49
;;      reg 62 { d36(bb 3 insn 20) d34(bb 5 insn 34) }
;;      reg 64 { d37(bb 2 insn 3) }
;;   UD chains for insn luid 2 uid 50
;;      reg 62 { d36(bb 3 insn 20) d34(bb 5 insn 34) }
;;      reg 64 { d37(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 51
;;      reg 17 { d9(bb 6 insn 50) }
;;      reg 62 { d36(bb 3 insn 20) d34(bb 5 insn 34) }
;;      reg 64 { d37(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 56
;;      reg 68 { d41(bb 6 insn 51) }
;;   UD chains for insn luid 5 uid 62
;;      reg 0 { d0(bb 6 insn 56) }

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u54(0){ d0(bb 6 insn 56) }u55(6){ d6(bb 0 insn -1) }u56(7){ d7(bb 0 insn -1) }u57(20){ d17(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 36, 37, 38, 39, 40, 41
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 36, 37, 38, 39, 40, 41
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 6 insn 56) }
;;   reg 6 { d6(bb 0 insn -1) }
;;   reg 7 { d7(bb 0 insn -1) }
;;   reg 20 { d17(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 11 to worklist
  Adding insn 9 to worklist
  Adding insn 68 to worklist
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 31 to worklist
  Adding insn 29 to worklist
  Adding insn 62 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
  Adding insn 56 to worklist
Processing use of (reg 68) in insn 56:
  Adding insn 51 to worklist
Processing use of (reg 17 flags) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 62 [ rev_kmer ]) in insn 51:
  Adding insn 20 to worklist
  Adding insn 34 to worklist
Processing use of (reg 64 [ kmer_val ]) in insn 51:
  Adding insn 3 to worklist
Processing use of (reg 5 di) in insn 3:
Processing use of (reg 59 [ rev_kmer ]) in insn 34:
  Adding insn 30 to worklist
Processing use of (reg 67) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 66) in insn 33:
  Adding insn 32 to worklist
Processing use of (subreg (reg 61 [ kmer ]) 0) in insn 32:
  Adding insn 25 to worklist
  Adding insn 36 to worklist
Processing use of (reg 61 [ kmer ]) in insn 36:
Processing use of (reg 64 [ kmer_val ]) in insn 25:
Processing use of (reg 62 [ rev_kmer ]) in insn 30:
  Adding insn 27 to worklist
Processing use of (reg 62 [ rev_kmer ]) in insn 50:
Processing use of (reg 64 [ kmer_val ]) in insn 50:
Processing use of (reg 0 ax) in insn 62:
Processing use of (reg 17 flags) in insn 45:
  Adding insn 44 to worklist
Processing use of (reg 60 [ i ]) in insn 44:
  Adding insn 38 to worklist
Processing use of (reg 65 [ kmer_length ]) in insn 44:
  Adding insn 4 to worklist
Processing use of (reg 4 si) in insn 4:
Processing use of (reg 60 [ i ]) in insn 38:
  Adding insn 26 to worklist
Processing use of (reg 17 flags) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 65 [ kmer_length ]) in insn 17:


kmer_int_type_t get_DS_kmer_val(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d,1u} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={8d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r39={1d} r59={1d,2u} r60={2d,3u} r61={2d,5u} r62={3d,7u} r64={1d,5u} r65={1d,3u} r66={1d,1u} r67={1d,1u} r68={1d,1u} 
;;    total ref usage 100{42d,58u,0e} in 35{35 regular + 0 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
0[0,2] 1[2,1] 2[3,1] 4[4,1] 5[5,1] 6[6,1] 7[7,1] 16[8,1] 17[9,8] 20[17,1] 21[18,1] 22[19,1] 23[20,1] 24[21,1] 25[22,1] 26[23,1] 27[24,1] 28[25,1] 37[26,1] 38[27,1] 39[28,1] 59[29,1] 60[30,2] 61[32,2] 62[34,3] 64[37,1] 65[38,1] 66[39,1] 67[40,1] 68[41,1] 
(note 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 65
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 64 65
;; live  kill	
;; rd  in  	(20)
1, 2, 3, 4, 5, 6, 7, 8, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28
;; rd  gen 	(3)
16, 37, 38
;; rd  kill	(10)
9, 10, 11, 12, 13, 14, 15, 16, 37, 38

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 sequenceUtil.cpp:396 (set (reg/v:DI 64 [ kmer_val ])
        (reg:DI 5 di [ kmer_val ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ kmer_val ])
        (nil)))

(insn 4 3 5 2 sequenceUtil.cpp:396 (set (reg/v:SI 65 [ kmer_length ])
        (reg:SI 4 si [ kmer_length ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 4 si [ kmer_length ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 9 5 11 2 (var_location:SI kmer_length (reg/v:SI 65 [ kmer_length ])) -1 (nil))

(debug_insn 11 9 14 2 sequenceUtil.cpp:184 (var_location:DI D.4294967179 (not:DI (reg/v:DI 64 [ kmer_val ]))) -1 (nil))

(debug_insn 14 11 15 2 (var_location:SI i (const_int 0 [0x0])) -1 (nil))

(debug_insn 15 14 16 2 (var_location:DI rev_kmer (const_int 0 [0x0])) -1 (nil))

(debug_insn 16 15 17 2 (var_location:DI kmer (debug_expr:DI D#117)) -1 (nil))

(insn 17 16 18 2 sequenceUtil.cpp:185 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 65 [ kmer_length ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 18 17 19 2 sequenceUtil.cpp:185 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; rd  out 	(23)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38


;; Succ edge  4 [91.0%] 
;; Succ edge  3 [9.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; live  gen 	 62
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38
;; rd  gen 	(1)
36
;; rd  kill	(3)
34, 35, 36

;; Pred edge  2 [9.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 68 3 sequenceUtil.cpp:185 (set (reg/v:DI 62 [ rev_kmer ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(jump_insn 68 20 69 3 (set (pc)
        (label_ref 46)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; rd  out 	(24)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 36, 37, 38


;; Succ edge  6 [100.0%] 

(barrier 69 68 23)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 60 61 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 65
;; live  gen 	 60 61 62
;; live  kill	
;; rd  in  	(23)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 37, 38
;; rd  gen 	(3)
31, 33, 35
;; rd  kill	(7)
30, 31, 32, 33, 34, 35, 36

;; Pred edge  2 [91.0%] 
(code_label 23 69 24 4 19 "" [1 uses])

(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 sequenceUtil.cpp:184 (set (reg/v:DI 61 [ kmer ])
        (not:DI (reg/v:DI 64 [ kmer_val ]))) 477 {*one_cmpldi2_1_rex64} (nil))

(insn 26 25 27 4 sequenceUtil.cpp:184 (set (reg/v:SI 60 [ i ])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(insn 27 26 43 4 sequenceUtil.cpp:184 (set (reg/v:DI 62 [ rev_kmer ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; rd  out 	(26)
1, 2, 3, 4, 5, 6, 7, 8, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 31, 33, 35, 37, 38


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 65
;; lr  def 	 17 [flags] 59 60 61 62 66 67
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; live  gen 	 17 [flags] 59 60 61 62 66 67
;; live  kill	 17 [flags]
;; rd  in  	(33)
1, 2, 3, 4, 5, 6, 7, 8, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 38, 39, 40
;; rd  gen 	(7)
10, 29, 30, 32, 34, 39, 40
;; rd  kill	(18)
9, 10, 11, 12, 13, 14, 15, 16, 29, 30, 31, 32, 33, 34, 35, 36, 39, 40

;; Pred edge  5 [91.0%]  (dfs_back)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 43 27 28 5 21 "" [1 uses])

(note 28 43 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 29 28 30 5 sequenceUtil.cpp:187 (var_location:SI base (and:SI (subreg:SI (reg/v:DI 61 [ kmer ]) 0)
        (const_int 3 [0x3]))) -1 (nil))

(insn 30 29 31 5 sequenceUtil.cpp:188 (parallel [
            (set (reg/v:DI 59 [ rev_kmer ])
                (ashift:DI (reg/v:DI 62 [ rev_kmer ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 491 {*ashldi3_1_rex64} (expr_list:REG_DEAD (reg/v:DI 62 [ rev_kmer ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(debug_insn 31 30 32 5 sequenceUtil.cpp:188 (var_location:DI rev_kmer (reg/v:DI 59 [ rev_kmer ])) -1 (nil))

(insn 32 31 33 5 sequenceUtil.cpp:189 (parallel [
            (set (reg:SI 66)
                (and:SI (subreg:SI (reg/v:DI 61 [ kmer ]) 0)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 377 {*andsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 33 32 34 5 sequenceUtil.cpp:189 (set (reg:DI 67)
        (sign_extend:DI (reg:SI 66))) 127 {extendsidi2_rex64} (expr_list:REG_DEAD (reg:SI 66)
        (nil)))

(insn 34 33 35 5 sequenceUtil.cpp:189 (parallel [
            (set (reg/v:DI 62 [ rev_kmer ])
                (plus:DI (reg:DI 67)
                    (reg/v:DI 59 [ rev_kmer ])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_DEAD (reg:DI 67)
        (expr_list:REG_DEAD (reg/v:DI 59 [ rev_kmer ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(debug_insn 35 34 36 5 sequenceUtil.cpp:189 (var_location:DI rev_kmer (reg/v:DI 62 [ rev_kmer ])) -1 (nil))

(insn 36 35 37 5 sequenceUtil.cpp:190 (parallel [
            (set (reg/v:DI 61 [ kmer ])
                (lshiftrt:DI (reg/v:DI 61 [ kmer ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 550 {*lshrdi3_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 37 36 38 5 sequenceUtil.cpp:190 (var_location:DI kmer (reg/v:DI 61 [ kmer ])) -1 (nil))

(insn 38 37 40 5 sequenceUtil.cpp:185 (parallel [
            (set (reg/v:SI 60 [ i ])
                (plus:SI (reg/v:SI 60 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 40 38 41 5 (var_location:SI i (reg/v:SI 60 [ i ])) -1 (nil))

(debug_insn 41 40 42 5 (var_location:DI rev_kmer (reg/v:DI 62 [ rev_kmer ])) -1 (nil))

(debug_insn 42 41 44 5 (var_location:DI kmer (reg/v:DI 61 [ kmer ])) -1 (nil))

(insn 44 42 45 5 sequenceUtil.cpp:185 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 65 [ kmer_length ])
            (reg/v:SI 60 [ i ]))) 5 {*cmpsi_1_insn} (nil))

(jump_insn 45 44 46 5 sequenceUtil.cpp:185 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 43)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 62 64 65
;; rd  out 	(29)
1, 2, 3, 4, 5, 6, 7, 8, 10, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 37, 38, 39, 40


;; Succ edge  5 [91.0%]  (dfs_back)
;; Succ edge  6 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; lr  def 	 0 [ax] 17 [flags] 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  gen 	 0 [ax] 17 [flags] 68
;; live  kill	
;; rd  in  	(31)
1, 2, 3, 4, 5, 6, 7, 8, 10, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 36, 37, 38, 39, 40
;; rd  gen 	(3)
0, 9, 41
;; rd  kill	(11)
0, 1, 9, 10, 11, 12, 13, 14, 15, 16, 41

;; Pred edge  5 [9.0%]  (fallthru,loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 46 45 47 6 20 "" [1 uses])

(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 48 47 49 6 sequenceUtil.cpp:398 (var_location:DI rev_kmer (reg/v:DI 62 [ rev_kmer ])) -1 (nil))

(debug_insn 49 48 50 6 (var_location:DI kmer_val (umax:DI (reg/v:DI 62 [ rev_kmer ])
        (reg/v:DI 64 [ kmer_val ]))) -1 (nil))

(insn 50 49 51 6 sequenceUtil.cpp:185 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 62 [ rev_kmer ])
            (reg/v:DI 64 [ kmer_val ]))) 2 {cmpdi_1_insn_rex64} (nil))

(insn 51 50 56 6 sequenceUtil.cpp:185 (set (reg:DI 68)
        (if_then_else:DI (geu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (reg/v:DI 62 [ rev_kmer ])
            (reg/v:DI 64 [ kmer_val ]))) 899 {*movdicc_c_rex64} (expr_list:REG_DEAD (reg/v:DI 64 [ kmer_val ])
        (expr_list:REG_DEAD (reg/v:DI 62 [ rev_kmer ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))

(insn 56 51 62 6 sequenceUtil.cpp:405 (set (reg/i:DI 0 ax)
        (reg:DI 68)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 68)
        (nil)))

(insn 62 56 0 6 sequenceUtil.cpp:405 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(31)
0, 2, 3, 4, 5, 6, 7, 8, 9, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 34, 36, 37, 38, 39, 40, 41


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function (static initializers for sequenceUtil.cpp) (_GLOBAL__I__int_to_base)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 4 (  1.3)


(static initializers for sequenceUtil.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={4d} r1={6d,2u} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,2u} r7={1d,5u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,1u} r17={3d} r18={3d} r19={3d} r20={1d,2u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={4d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} 
;;    total ref usage 176{159d,17u,0e} in 29{26 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158
0[0,4] 1[4,6] 2[10,4] 4[14,6] 5[20,7] 6[27,1] 7[28,1] 8[29,3] 9[32,3] 10[35,3] 11[38,3] 12[41,3] 13[44,3] 14[47,3] 15[50,3] 16[53,1] 17[54,3] 18[57,3] 19[60,3] 20[63,1] 21[64,4] 22[68,4] 23[72,4] 24[76,4] 25[80,4] 26[84,4] 27[88,4] 28[92,4] 29[96,3] 30[99,3] 31[102,3] 32[105,3] 33[108,3] 34[111,3] 35[114,3] 36[117,3] 37[120,4] 38[124,4] 39[128,4] 40[132,3] 45[135,3] 46[138,3] 47[141,3] 48[144,3] 49[147,3] 50[150,3] 51[153,3] 52[156,3] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d9(1){ }d13(2){ }d19(4){ }d26(5){ }d27(6){ }d28(7){ }d53(16){ }d63(20){ }d67(21){ }d71(22){ }d75(23){ }d79(24){ }d83(25){ }d87(26){ }d91(27){ }d95(28){ }d123(37){ }d127(38){ }d131(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
3, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131
;; rd  kill	(75)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 53, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
3, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d27(bb 0 insn -1) }u1(7){ d28(bb 0 insn -1) }u2(16){ d53(bb 0 insn -1) }u3(20){ d63(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(20)
3, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131
;; rd  gen 	(1)
0
;; rd  kill	(4)
0, 1, 2, 3
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
0, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131
;;  UD chains for artificial uses
;;   reg 6 { d27(bb 0 insn -1) }
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 16 { d53(bb 0 insn -1) }
;;   reg 20 { d63(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 8
;;      reg 7 { d28(bb 0 insn -1) }
;;      reg 5 { d25(bb 2 insn 7) }
;;   UD chains for insn luid 7 uid 12
;;      reg 7 { d28(bb 0 insn -1) }
;;      reg 1 { d7(bb 2 insn 9) }
;;      reg 4 { d17(bb 2 insn 10) }
;;      reg 5 { d23(bb 2 insn 11) }
;;   UD chains for insn luid 28 uid 37
;;      reg 7 { d28(bb 0 insn -1) }
;;      reg 1 { d5(bb 2 insn 34) }
;;      reg 4 { d15(bb 2 insn 35) }
;;      reg 5 { d21(bb 2 insn 36) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u14(6){ d27(bb 0 insn -1) }u15(7){ d28(bb 0 insn -1) }u16(20){ d63(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(20)
0, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(20)
0, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131
;;  UD chains for artificial uses
;;   reg 6 { d27(bb 0 insn -1) }
;;   reg 7 { d28(bb 0 insn -1) }
;;   reg 20 { d63(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
Finished finding needed instructions:
Processing use of (reg 7 sp) in insn 8:
Processing use of (reg 5 di) in insn 8:
  Adding insn 7 to worklist
Processing use of (reg 7 sp) in insn 12:
Processing use of (reg 1 dx) in insn 12:
  Adding insn 9 to worklist
Processing use of (reg 4 si) in insn 12:
  Adding insn 10 to worklist
Processing use of (reg 5 di) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 7 sp) in insn 37:
Processing use of (reg 1 dx) in insn 37:
  Adding insn 34 to worklist
Processing use of (reg 4 si) in insn 37:
  Adding insn 35 to worklist
Processing use of (reg 5 di) in insn 37:
  Adding insn 36 to worklist


(static initializers for sequenceUtil.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={4d} r1={6d,2u} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,2u} r7={1d,5u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,1u} r17={3d} r18={3d} r19={3d} r20={1d,2u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={4d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} 
;;    total ref usage 176{159d,17u,0e} in 29{26 regular + 3 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158
0[0,4] 1[4,6] 2[10,4] 4[14,6] 5[20,7] 6[27,1] 7[28,1] 8[29,3] 9[32,3] 10[35,3] 11[38,3] 12[41,3] 13[44,3] 14[47,3] 15[50,3] 16[53,1] 17[54,3] 18[57,3] 19[60,3] 20[63,1] 21[64,4] 22[68,4] 23[72,4] 24[76,4] 25[80,4] 26[84,4] 27[88,4] 28[92,4] 29[96,3] 30[99,3] 31[102,3] 32[105,3] 33[108,3] 34[111,3] 35[114,3] 36[117,3] 37[120,4] 38[124,4] 39[128,4] 40[132,3] 45[135,3] 46[138,3] 47[141,3] 48[144,3] 49[147,3] 50[150,3] 51[153,3] 52[156,3] 
(note 1 0 2 NOTE_INSN_DELETED)

(note 2 1 4 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(20)
3, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131
;; rd  gen 	(1)
0
;; rd  kill	(4)
0, 1, 2, 3

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 2 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(debug_insn 5 4 6 2 (var_location:SI __initialize_p (const_int 1 [0x1])) -1 (nil))

(debug_insn 6 5 7 2 (var_location:SI __priority (const_int 65535 [0xffff])) -1 (nil))

(insn 7 6 8 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x7f9012b86e60 __ioinit>)) 89 {*movdi_1_rex64} (nil))

(call_insn 8 7 9 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41]  <function_decl 0x7f901305ea00 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 9 8 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x40]  <var_decl 0x7f9011dc15a0 __dso_handle>)) 89 {*movdi_1_rex64} (nil))

(insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 4 si)
        (symbol_ref:DI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 0x7f9012b86e60 __ioinit>)) 89 {*movdi_1_rex64} (nil))

(insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41]  <function_decl 0x7f901305ec00 __comp_dtor >)) 89 {*movdi_1_rex64} (nil))

(call_insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x7f9011dc4200 __cxa_atexit>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))

(debug_insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/iostream:72 (var_location:DI this (symbol_ref:DI ("currAccession") [flags 0x2]  <var_decl 0x7f9012470c80 currAccession>)) -1 (nil))

(debug_insn 14 13 15 2 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 15 14 16 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 16 15 17 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 17 16 18 2 (var_location:DI this (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 18 17 19 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI D.4294967278 (symbol_ref:DI ("currAccession") [flags 0x2]  <var_decl 0x7f9012470c80 currAccession>)) -1 (nil))

(debug_insn 19 18 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI this (debug_expr:DI D#18)) -1 (nil))

(debug_insn 20 19 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __dat (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)
        (const_int 24 [0x18]))) -1 (nil))

(debug_insn 21 20 22 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2147 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 22 21 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI D.4294967282 (debug_expr:DI D#18)) -1 (nil))

(debug_insn 23 22 24 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 24 23 25 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (var_location:DI __a (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 25 24 26 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI this (debug_expr:DI D#14)) -1 (nil))

(debug_insn 26 25 28 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:104 (var_location:DI D.39176 (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 28 26 32 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:260 (set (mem/s/f/c:DI (symbol_ref:DI ("currAccession") [flags 0x2]  <var_decl 0x7f9012470c80 currAccession>) [32 currAccession._M_dataplus._M_p+0 S8 A64])
        (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(debug_insn 32 28 33 2 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 33 32 34 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 34 33 35 2 sequenceUtil.cpp:28 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x40]  <var_decl 0x7f9011dc15a0 __dso_handle>)) 89 {*movdi_1_rex64} (nil))

(insn 35 34 36 2 sequenceUtil.cpp:28 (set (reg:DI 4 si)
        (symbol_ref:DI ("currAccession") [flags 0x2]  <var_decl 0x7f9012470c80 currAccession>)) 89 {*movdi_1_rex64} (nil))

(insn 36 35 37 2 sequenceUtil.cpp:28 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f901329ba00 __comp_dtor >)) 89 {*movdi_1_rex64} (nil))

(call_insn/j 37 36 38 2 sequenceUtil.cpp:28 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41]  <function_decl 0x7f9011dc4200 __cxa_atexit>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
0, 9, 13, 19, 26, 27, 28, 53, 63, 67, 71, 75, 79, 83, 87, 91, 95, 123, 127, 131


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 38 37 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function static _CharT* std::basic_string<_CharT, _Traits, _Alloc>::_S_construct(_InIterator, _InIterator, const _Alloc&, std::forward_iterator_tag) [with _FwdIterator = char*, _CharT = char, _Traits = std::char_traits<char>, _Alloc = std::allocator<char>] (_ZNSs12_S_constructIPcEES0_T_S1_RKSaIcESt20forward_iterator_tag)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 15 n_edges 18 count 23 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 15 n_edges 18 count 28 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 15 n_edges 18 count 28 (  1.9)


static _CharT* std::basic_string<_CharT, _Traits, _Alloc>::_S_construct(_InIterator, _InIterator, const _Alloc&, std::forward_iterator_tag) [with _FwdIterator = char*, _CharT = char, _Traits = std::char_traits<char>, _Alloc = std::allocator<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={8d,4u} r2={5d} r4={8d,4u} r5={9d,5u} r6={1d,14u} r7={1d,18u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,13u} r17={12d,5u} r18={4d} r19={4d} r20={1d,14u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={5d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r58={3d,10u} r59={2d,12u} r60={2d,10u} r62={1d,12u} r63={1d,5u} r64={1d,2u} r66={1d,1u} 
;;    total ref usage 359{226d,133u,0e} in 88{84 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214
0[0,6] 1[6,8] 2[14,5] 4[19,8] 5[27,9] 6[36,1] 7[37,1] 8[38,4] 9[42,4] 10[46,4] 11[50,4] 12[54,4] 13[58,4] 14[62,4] 15[66,4] 16[70,1] 17[71,12] 18[83,4] 19[87,4] 20[91,1] 21[92,5] 22[97,5] 23[102,5] 24[107,5] 25[112,5] 26[117,5] 27[122,5] 28[127,5] 29[132,4] 30[136,4] 31[140,4] 32[144,4] 33[148,4] 34[152,4] 35[156,4] 36[160,4] 37[164,5] 38[169,5] 39[174,5] 40[179,4] 45[183,4] 46[187,4] 47[191,4] 48[195,4] 49[199,4] 50[203,4] 51[207,4] 52[211,4] 58[215,3] 59[218,2] 60[220,2] 62[222,1] 63[223,1] 64[224,1] 66[225,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d13(1){ }d18(2){ }d26(4){ }d35(5){ }d36(6){ }d37(7){ }d70(16){ }d91(20){ }d96(21){ }d101(22){ }d106(23){ }d111(24){ }d116(25){ }d121(26){ }d126(27){ }d131(28){ }d168(37){ }d173(38){ }d178(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
5, 13, 18, 26, 35, 36, 37, 70, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178
;; rd  kill	(95)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 70, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
5, 13, 18, 26, 35, 36, 37, 70, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d36(bb 0 insn -1) }u1(7){ d37(bb 0 insn -1) }u2(16){ d70(bb 0 insn -1) }u3(20){ d91(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 62 63 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 62 63 64
;; live  kill	
;; rd  in  	(20)
5, 13, 18, 26, 35, 36, 37, 70, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178
;; rd  gen 	(4)
82, 222, 223, 224
;; rd  kill	(15)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 222, 223, 224
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 5 { d35(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 4 { d26(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 1 { d13(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 12
;;      reg 62 { d222(bb 2 insn 2) }
;;      reg 63 { d223(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 13
;;      reg 17 { d82(bb 2 insn 12) }

( 2 )->[3]->( 11 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ d36(bb 0 insn -1) }u11(7){ d37(bb 0 insn -1) }u12(16){ d70(bb 0 insn -1) }u13(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 58
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 58
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(1)
217
;; rd  kill	(3)
215, 216, 217
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; rd  out 	(25)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 217, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }

( 2 )->[4]->( 5 12 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ d36(bb 0 insn -1) }u15(7){ d37(bb 0 insn -1) }u16(16){ d70(bb 0 insn -1) }u17(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(1)
81
;; rd  kill	(12)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 81, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 22
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 23
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 24
;;      reg 17 { d81(bb 4 insn 23) }

( 4 )->[5]->( 6 14 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ d36(bb 0 insn -1) }u22(7){ d37(bb 0 insn -1) }u23(16){ d70(bb 0 insn -1) }u24(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 81, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(1)
80
;; rd  kill	(12)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 26
;;      reg 63 { d223(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 27
;;      reg 17 { d80(bb 5 insn 26) }

( 5 )->[6]->( )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(6){ d36(bb 0 insn -1) }u28(7){ d37(bb 0 insn -1) }u29(16){ d70(bb 0 insn -1) }u30(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 30
;;      reg 7 { d37(bb 0 insn -1) }
;;      reg 5 { d34(bb 6 insn 29) }

( 13 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u33(6){ d36(bb 0 insn -1) }u34(7){ d37(bb 0 insn -1) }u35(16){ d70(bb 0 insn -1) }u36(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; lr  def 	 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  gen 	 66
;; live  kill	
;; rd  in  	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224
;; rd  gen 	(1)
225
;; rd  kill	(1)
225
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; rd  out 	(28)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224, 225
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 33
;;      reg 58 { d216(bb 12 insn 88) }
;;   UD chains for insn luid 1 uid 34
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 35
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 3 uid 36
;;      reg 59 { d219(bb 12 insn 85) }
;;      reg 66 { d225(bb 7 insn 35) }

( 12 14 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u42(6){ d36(bb 0 insn -1) }u43(7){ d37(bb 0 insn -1) }u44(16){ d70(bb 0 insn -1) }u45(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 60 62
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(31)
1, 2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224
;; rd  gen 	(1)
3
;; rd  kill	(6)
0, 1, 2, 3, 4, 5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; rd  out 	(30)
3, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 40
;;      reg 58 { d216(bb 12 insn 88) d215(bb 14 insn 117) }
;;   UD chains for insn luid 1 uid 41
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 42
;;      reg 60 { d221(bb 12 insn 79) d220(bb 14 insn 124) }
;;   UD chains for insn luid 3 uid 46
;;      reg 60 { d221(bb 12 insn 79) d220(bb 14 insn 124) }
;;   UD chains for insn luid 4 uid 47
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 48
;;      reg 58 { d216(bb 12 insn 88) d215(bb 14 insn 117) }
;;   UD chains for insn luid 6 uid 49
;;      reg 7 { d37(bb 0 insn -1) }
;;      reg 1 { d6(bb 8 insn 46) }
;;      reg 4 { d19(bb 8 insn 47) }
;;      reg 5 { d27(bb 8 insn 48) }

( 8 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u56(6){ d36(bb 0 insn -1) }u57(7){ d37(bb 0 insn -1) }u58(16){ d70(bb 0 insn -1) }u59(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(1)
77
;; rd  kill	(12)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; rd  out 	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 77, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 54
;;      reg 59 { d219(bb 12 insn 85) d218(bb 14 insn 114) }
;;   UD chains for insn luid 1 uid 55
;;      reg 60 { d221(bb 12 insn 79) d220(bb 14 insn 124) }
;;   UD chains for insn luid 3 uid 57
;;      reg 59 { d219(bb 12 insn 85) d218(bb 14 insn 114) }
;;   UD chains for insn luid 4 uid 58
;;      reg 17 { d77(bb 9 insn 57) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(6){ d36(bb 0 insn -1) }u65(7){ d37(bb 0 insn -1) }u66(16){ d70(bb 0 insn -1) }u67(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  gen 	
;; live  kill	
;; rd  in  	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 77, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; rd  out 	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 77, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 60
;;      reg 59 { d219(bb 12 insn 85) d218(bb 14 insn 114) }
;;   UD chains for insn luid 1 uid 61
;;      reg 59 { d219(bb 12 insn 85) d218(bb 14 insn 114) }
;;   UD chains for insn luid 2 uid 62
;;      reg 59 { d219(bb 12 insn 85) d218(bb 14 insn 114) }
;;      reg 60 { d221(bb 12 insn 79) d220(bb 14 insn 124) }
;;   UD chains for insn luid 4 uid 64
;;      reg 58 { d216(bb 12 insn 88) d215(bb 14 insn 117) }
;;      reg 60 { d221(bb 12 insn 79) d220(bb 14 insn 124) }
;;   UD chains for insn luid 6 uid 66
;;      reg 58 { d216(bb 12 insn 88) d215(bb 14 insn 117) }
;;      reg 60 { d221(bb 12 insn 79) d220(bb 14 insn 124) }

( 9 10 3 )->[11]->( 1 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ d36(bb 0 insn -1) }u77(7){ d37(bb 0 insn -1) }u78(16){ d70(bb 0 insn -1) }u79(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(35)
2, 3, 5, 13, 18, 26, 35, 36, 37, 70, 77, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(33)
0, 13, 18, 26, 35, 36, 37, 70, 77, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 128
;;      reg 58 { d217(bb 3 insn 17) d216(bb 12 insn 88) d215(bb 14 insn 117) }
;;   UD chains for insn luid 1 uid 134
;;      reg 0 { d0(bb 11 insn 128) }

( 4 )->[12]->( 13 8 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u82(6){ d36(bb 0 insn -1) }u83(7){ d37(bb 0 insn -1) }u84(16){ d70(bb 0 insn -1) }u85(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 58 59 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 58 59 60
;; live  kill	 17 [flags]
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 81, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(5)
2, 73, 216, 219, 221
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 215, 216, 217, 218, 219, 220, 221
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; rd  out 	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 74
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 75
;;      reg 63 { d223(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 77
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 78
;;      reg 63 { d223(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 79
;;      reg 62 { d222(bb 2 insn 2) }
;;      reg 63 { d223(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 80
;;      reg 60 { d221(bb 12 insn 79) }
;;   UD chains for insn luid 7 uid 81
;;      reg 64 { d224(bb 2 insn 4) }
;;   UD chains for insn luid 9 uid 83
;;      reg 60 { d221(bb 12 insn 79) }
;;   UD chains for insn luid 10 uid 84
;;      reg 7 { d37(bb 0 insn -1) }
;;      reg 1 { d10(bb 12 insn 81) }
;;      reg 4 { d23(bb 12 insn 82) }
;;      reg 5 { d31(bb 12 insn 83) }
;;   UD chains for insn luid 11 uid 85
;;      reg 0 { d2(bb 12 insn 84) }
;;   UD chains for insn luid 12 uid 86
;;      reg 59 { d219(bb 12 insn 85) }
;;   UD chains for insn luid 13 uid 87
;;      reg 59 { d219(bb 12 insn 85) }
;;   UD chains for insn luid 14 uid 88
;;      reg 59 { d219(bb 12 insn 85) }
;;   UD chains for insn luid 15 uid 89
;;      reg 58 { d216(bb 12 insn 88) }
;;   UD chains for insn luid 16 uid 90
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 18 uid 92
;;      reg 58 { d216(bb 12 insn 88) }
;;   UD chains for insn luid 19 uid 93
;;      reg 62 { d222(bb 2 insn 2) }
;;   UD chains for insn luid 20 uid 94
;;      reg 60 { d221(bb 12 insn 79) }
;;   UD chains for insn luid 21 uid 96
;;      reg 60 { d221(bb 12 insn 79) }
;;   UD chains for insn luid 22 uid 97
;;      reg 17 { d73(bb 12 insn 96) }

( 12 )->[13]->( 7 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ d36(bb 0 insn -1) }u-1(7){ d37(bb 0 insn -1) }u-1(16){ d70(bb 0 insn -1) }u-1(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  gen 	
;; live  kill	
;; rd  in  	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; rd  out 	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }

( 5 )->[14]->( 8 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u110(6){ d36(bb 0 insn -1) }u111(7){ d37(bb 0 insn -1) }u112(16){ d70(bb 0 insn -1) }u113(20){ d91(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 58 59 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 58 59 60
;; live  kill	 17 [flags]
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(4)
1, 215, 218, 220
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 215, 216, 217, 218, 219, 220, 221
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; rd  out 	(26)
1, 13, 18, 26, 35, 36, 37, 70, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 218, 220, 222, 223, 224
;;  UD chains for artificial uses
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 16 { d70(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 110
;;      reg 64 { d224(bb 2 insn 4) }
;;   UD chains for insn luid 9 uid 113
;;      reg 7 { d37(bb 0 insn -1) }
;;      reg 1 { d8(bb 14 insn 110) }
;;      reg 4 { d21(bb 14 insn 111) }
;;      reg 5 { d29(bb 14 insn 112) }
;;   UD chains for insn luid 10 uid 114
;;      reg 0 { d1(bb 14 insn 113) }
;;   UD chains for insn luid 11 uid 115
;;      reg 59 { d218(bb 14 insn 114) }
;;   UD chains for insn luid 12 uid 116
;;      reg 59 { d218(bb 14 insn 114) }
;;   UD chains for insn luid 13 uid 117
;;      reg 59 { d218(bb 14 insn 114) }
;;   UD chains for insn luid 14 uid 118
;;      reg 58 { d215(bb 14 insn 117) }
;;   UD chains for insn luid 17 uid 121
;;      reg 58 { d215(bb 14 insn 117) }

( 11 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u125(0){ d0(bb 11 insn 128) }u126(6){ d36(bb 0 insn -1) }u127(7){ d37(bb 0 insn -1) }u128(20){ d91(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(33)
0, 13, 18, 26, 35, 36, 37, 70, 77, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(33)
0, 13, 18, 26, 35, 36, 37, 70, 77, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 11 insn 128) }
;;   reg 6 { d36(bb 0 insn -1) }
;;   reg 7 { d37(bb 0 insn -1) }
;;   reg 20 { d91(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 139 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 27 to worklist
  Adding insn 30 to worklist
  Adding insn 141 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 49 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 58 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 134 to worklist
  Adding insn 97 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 144 to worklist
  Adding insn 146 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
Finished finding needed instructions:
  Adding insn 128 to worklist
Processing use of (reg 58 [ D.39749 ]) in insn 128:
  Adding insn 17 to worklist
  Adding insn 88 to worklist
  Adding insn 117 to worklist
Processing use of (reg 59 [ __r ]) in insn 117:
  Adding insn 114 to worklist
Processing use of (reg 0 ax) in insn 114:
Processing use of (reg 59 [ __r ]) in insn 88:
  Adding insn 85 to worklist
Processing use of (reg 0 ax) in insn 85:
Processing use of (reg 7 sp) in insn 113:
Processing use of (reg 1 dx) in insn 113:
  Adding insn 110 to worklist
Processing use of (reg 4 si) in insn 113:
  Adding insn 111 to worklist
Processing use of (reg 5 di) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 64 [ __a ]) in insn 110:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 7 sp) in insn 84:
Processing use of (reg 1 dx) in insn 84:
  Adding insn 81 to worklist
Processing use of (reg 4 si) in insn 84:
  Adding insn 82 to worklist
Processing use of (reg 5 di) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 60 [ __dnew ]) in insn 83:
  Adding insn 79 to worklist
Processing use of (reg 62 [ __beg ]) in insn 79:
  Adding insn 2 to worklist
Processing use of (reg 63 [ __end ]) in insn 79:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 64 [ __a ]) in insn 81:
Processing use of (reg 17 flags) in insn 97:
  Adding insn 96 to worklist
Processing use of (reg 60 [ __dnew ]) in insn 96:
Processing use of (reg 0 ax) in insn 134:
Processing use of (reg 59 [ __r ]) in insn 61:
Processing use of (reg 59 [ __r ]) in insn 62:
Processing use of (reg 60 [ __dnew ]) in insn 62:
  Adding insn 124 to worklist
Processing use of (reg 58 [ D.39749 ]) in insn 66:
Processing use of (reg 60 [ __dnew ]) in insn 66:
Processing use of (reg 17 flags) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 59 [ __r ]) in insn 57:
Processing use of (reg 7 sp) in insn 49:
Processing use of (reg 1 dx) in insn 49:
  Adding insn 46 to worklist
Processing use of (reg 4 si) in insn 49:
  Adding insn 47 to worklist
Processing use of (reg 5 di) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 58 [ D.39749 ]) in insn 48:
Processing use of (reg 62 [ __beg ]) in insn 47:
Processing use of (reg 60 [ __dnew ]) in insn 46:
Processing use of (reg 59 [ __r ]) in insn 36:
Processing use of (reg 66) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 62 [ __beg ]) in insn 35:
Processing use of (reg 7 sp) in insn 30:
Processing use of (reg 5 di) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 17 flags) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 63 [ __end ]) in insn 26:
Processing use of (reg 17 flags) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 62 [ __beg ]) in insn 23:
Processing use of (reg 17 flags) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 62 [ __beg ]) in insn 12:
Processing use of (reg 63 [ __end ]) in insn 12:


static _CharT* std::basic_string<_CharT, _Traits, _Alloc>::_S_construct(_InIterator, _InIterator, const _Alloc&, std::forward_iterator_tag) [with _FwdIterator = char*, _CharT = char, _Traits = std::char_traits<char>, _Alloc = std::allocator<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={8d,4u} r2={5d} r4={8d,4u} r5={9d,5u} r6={1d,14u} r7={1d,18u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,13u} r17={12d,5u} r18={4d} r19={4d} r20={1d,14u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={5d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r58={3d,10u} r59={2d,12u} r60={2d,10u} r62={1d,12u} r63={1d,5u} r64={1d,2u} r66={1d,1u} 
;;    total ref usage 359{226d,133u,0e} in 88{84 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214
0[0,6] 1[6,8] 2[14,5] 4[19,8] 5[27,9] 6[36,1] 7[37,1] 8[38,4] 9[42,4] 10[46,4] 11[50,4] 12[54,4] 13[58,4] 14[62,4] 15[66,4] 16[70,1] 17[71,12] 18[83,4] 19[87,4] 20[91,1] 21[92,5] 22[97,5] 23[102,5] 24[107,5] 25[112,5] 26[117,5] 27[122,5] 28[127,5] 29[132,4] 30[136,4] 31[140,4] 32[144,4] 33[148,4] 34[152,4] 35[156,4] 36[160,4] 37[164,5] 38[169,5] 39[174,5] 40[179,4] 45[183,4] 46[187,4] 47[191,4] 48[195,4] 49[199,4] 50[203,4] 51[207,4] 52[211,4] 58[215,3] 59[218,2] 60[220,2] 62[222,1] 63[223,1] 64[224,1] 66[225,1] 
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 62 63 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 62 63 64
;; live  kill	
;; rd  in  	(20)
5, 13, 18, 26, 35, 36, 37, 70, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178
;; rd  gen 	(4)
82, 222, 223, 224
;; rd  kill	(15)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 222, 223, 224

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:123 (set (reg/v/f:DI 62 [ __beg ])
        (reg:DI 5 di [ __beg ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ __beg ])
        (nil)))

(insn 3 2 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:123 (set (reg/v/f:DI 63 [ __end ])
        (reg:DI 4 si [ __end ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 4 si [ __end ])
        (nil)))

(insn 4 3 6 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:123 (set (reg/v/f:DI 64 [ __a ])
        (reg:DI 1 dx [ __a ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 1 dx [ __a ])
        (nil)))

(note 6 4 12 2 NOTE_INSN_FUNCTION_BEG)

(insn 12 6 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:128 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 62 [ __beg ])
            (reg/v/f:DI 63 [ __end ]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:128 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 58
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 58
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(1)
217
;; rd  kill	(3)
215, 216, 217

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 15 14 16 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)) -1 (nil))

(debug_insn 16 15 17 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:129 (var_location:DI this (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)) -1 (nil))

(insn 17 16 139 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (set (reg/f:DI 58 [ D.39749 ])
        (const:DI (plus:DI (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)
                (const_int 24 [0x18])))) 89 {*movdi_1_rex64} (nil))

(jump_insn 139 17 140 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:129 (set (pc)
        (label_ref 67)) -1 (nil))
;; End of basic block 3 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; rd  out 	(25)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 217, 222, 223, 224


;; Succ edge  11 [100.0%] 

(barrier 140 139 20)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(1)
81
;; rd  kill	(12)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82

;; Pred edge  2 [61.0%] 
(code_label 20 140 21 4 31 "" [1 uses])

(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 22 21 23 4 (var_location:DI __ptr (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(insn 23 22 24 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 62 [ __beg ])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 24 23 25 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:132 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 72)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 4 -> ( 5 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 81, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224


;; Succ edge  5 [15.0%]  (fallthru)
;; Succ edge  12 [85.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(6){ }u22(7){ }u23(16){ }u24(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 63
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 81, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(1)
80
;; rd  kill	(12)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82

;; Pred edge  4 [15.0%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 63 [ __end ])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 63 [ __end ])
        (nil)))

(jump_insn 27 26 28 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:132 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 5 -> ( 6 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224


;; Succ edge  6 [85.0%]  (fallthru)
;; Succ edge  14 [15.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u27(6){ }u28(7){ }u29(16){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  5 [85.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:134 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <string_cst 0x7f901197d730>)) 89 {*movdi_1_rex64} (nil))

(call_insn 30 29 31 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:134 (call (mem:QI (symbol_ref:DI ("_ZSt19__throw_logic_errorPKc") [flags 0x41]  <function_decl 0x7f9013bc4500 __throw_logic_error>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 6 -> ()
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224



(barrier 31 30 95)

;; Start of basic block ( 13) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 62
;; lr  def 	 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  gen 	 66
;; live  kill	
;; rd  in  	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224
;; rd  gen 	(1)
225
;; rd  kill	(1)
225

;; Pred edge  13 [100.0%] 
(code_label 95 31 32 7 36 "" [1 uses])

(note 32 95 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(debug_insn 33 32 34 7 (var_location:DI __c1 (reg/f:DI 58 [ D.39749 ])) -1 (nil))

(debug_insn 34 33 35 7 (var_location:DI __c2 (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(insn 35 34 36 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:247 (set (reg:QI 66)
        (mem:QI (reg/v/f:DI 62 [ __beg ]) [0 S1 A8])) 62 {*movqi_1} (expr_list:REG_DEAD (reg/v/f:DI 62 [ __beg ])
        (nil)))

(insn 36 35 141 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:247 (set (mem:QI (plus:DI (reg/v/f:DI 59 [ __r ])
                (const_int 24 [0x18])) [0 S1 A8])
        (reg:QI 66)) 62 {*movqi_1} (expr_list:REG_DEAD (reg:QI 66)
        (nil)))

(jump_insn 141 36 142 7 (set (pc)
        (label_ref 52)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; rd  out 	(28)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224, 225


;; Succ edge  9 [100.0%] 

(barrier 142 141 98)

;; Start of basic block ( 12 14) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 60 62
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di]
;; live  kill	
;; rd  in  	(31)
1, 2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224
;; rd  gen 	(1)
3
;; rd  kill	(6)
0, 1, 2, 3, 4, 5

;; Pred edge  12 [61.2%] 
;; Pred edge  14 [100.0%] 
(code_label 98 142 39 8 37 "" [2 uses])

(note 39 98 40 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 40 39 41 8 (var_location:DI __s1 (reg/f:DI 58 [ D.39749 ])) -1 (nil))

(debug_insn 41 40 42 8 (var_location:DI __s2 (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(debug_insn 42 41 46 8 (var_location:DI __n (reg/v:DI 60 [ __dnew ])) -1 (nil))

(insn 46 42 47 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:275 (set (reg:DI 1 dx)
        (reg/v:DI 60 [ __dnew ])) 89 {*movdi_1_rex64} (nil))

(insn 47 46 48 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:275 (set (reg:DI 4 si)
        (reg/v/f:DI 62 [ __beg ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 62 [ __beg ])
        (nil)))

(insn 48 47 49 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:275 (set (reg:DI 5 di)
        (reg/f:DI 58 [ D.39749 ])) 89 {*movdi_1_rex64} (nil))

(call_insn 49 48 52 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:275 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memcpy") [flags 0x41]  <function_decl 0x7f9011be1f00 memcpy>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; rd  out 	(30)
3, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u56(6){ }u57(7){ }u58(16){ }u59(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(1)
77
;; rd  kill	(12)
71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 52 49 53 9 35 "" [1 uses])

(note 53 52 54 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(debug_insn 54 53 55 9 (var_location:DI this (reg/v/f:DI 59 [ __r ])) -1 (nil))

(debug_insn 55 54 56 9 (var_location:DI __n (reg/v:DI 60 [ __dnew ])) -1 (nil))

(debug_insn 56 55 57 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:178 (var_location:DI __p (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>)) -1 (nil))

(insn 57 56 58 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:202 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 59 [ __r ])
            (symbol_ref:DI ("_ZNSs4_Rep20_S_empty_rep_storageE") [flags 0x40]  <var_decl 0x7f90132c3280 _S_empty_rep_storage>))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 58 57 59 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:202 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; rd  out 	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 77, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225


;; Succ edge  10 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60
;; live  gen 	
;; live  kill	
;; rd  in  	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 77, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  9 [0.0%]  (fallthru)
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(debug_insn 60 59 61 10 (var_location:DI this (reg/v/f:DI 59 [ __r ])) -1 (nil))

(insn 61 60 62 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:196 (set (mem/s:SI (plus:DI (reg/v/f:DI 59 [ __r ])
                (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(insn 62 61 63 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:206 (set (mem/s:DI (reg/v/f:DI 59 [ __r ]) [14 <variable>.D.11486._M_length+0 S8 A64])
        (reg/v:DI 60 [ __dnew ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 59 [ __r ])
        (nil)))

(debug_insn 63 62 64 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:206 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 64 63 65 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:207 (var_location:DI __c1 (plus:DI (reg/f:DI 58 [ D.39749 ])
        (reg/v:DI 60 [ __dnew ]))) -1 (nil))

(debug_insn 65 64 66 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:207 (var_location:DI __c2 (clobber (const_int 0 [0x0]))) -1 (nil))

(insn 66 65 67 10 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:247 (set (mem:QI (plus:DI (reg/f:DI 58 [ D.39749 ])
                (reg/v:DI 60 [ __dnew ])) [0 S1 A8])
        (const_int 0 [0x0])) 62 {*movqi_1} (expr_list:REG_DEAD (reg/v:DI 60 [ __dnew ])
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; rd  out 	(32)
2, 3, 13, 18, 26, 35, 36, 37, 70, 77, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 218, 219, 220, 221, 222, 223, 224, 225


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 3) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(35)
2, 3, 5, 13, 18, 26, 35, 36, 37, 70, 77, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225
;; rd  gen 	(1)
0
;; rd  kill	(6)
0, 1, 2, 3, 4, 5

;; Pred edge  9 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 67 66 68 11 32 "" [2 uses])

(note 68 67 128 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 128 68 134 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:149 (set (reg/i:DI 0 ax)
        (reg/f:DI 58 [ D.39749 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 58 [ D.39749 ])
        (nil)))

(insn 134 128 72 11 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:149 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 11 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(33)
0, 13, 18, 26, 35, 36, 37, 70, 77, 82, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u82(6){ }u83(7){ }u84(16){ }u85(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 58 59 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 63 64
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 58 59 60
;; live  kill	 17 [flags]
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 81, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(5)
2, 73, 216, 219, 221
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 215, 216, 217, 218, 219, 220, 221

;; Pred edge  4 [85.0%] 
(code_label 72 134 73 12 33 "" [1 uses])

(note 73 72 74 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(debug_insn 74 73 75 12 (var_location:DI __first (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(debug_insn 75 74 76 12 (var_location:DI __last (reg/v/f:DI 63 [ __end ])) -1 (nil))

(debug_insn 76 75 77 12 (var_location:DI D.39759 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 77 76 78 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_iterator_base_funcs.h:114 (var_location:DI __first (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(debug_insn 78 77 79 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_iterator_base_funcs.h:114 (var_location:DI __last (reg/v/f:DI 63 [ __end ])) -1 (nil))

(insn 79 78 80 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:137 (parallel [
            (set (reg/v:DI 60 [ __dnew ])
                (minus:DI (reg/v/f:DI 63 [ __end ])
                    (reg/v/f:DI 62 [ __beg ])))
            (clobber (reg:CC 17 flags))
        ]) 313 {*subdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 63 [ __end ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(debug_insn 80 79 81 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:137 (var_location:DI __dnew (reg/v:DI 60 [ __dnew ])) -1 (nil))

(insn 81 80 82 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 1 dx)
        (reg/v/f:DI 64 [ __a ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 64 [ __a ])
        (nil)))

(insn 82 81 83 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 83 82 84 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 5 di)
        (reg/v:DI 60 [ __dnew ])) 89 {*movdi_1_rex64} (nil))

(call_insn 84 83 85 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep9_S_createEmmRKSaIcE") [flags 0x41]  <function_decl 0x7f90132c9400 _S_create>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))

(insn 85 84 86 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg/v/f:DI 59 [ __r ])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 86 85 87 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (var_location:DI __r (reg/v/f:DI 59 [ __r ])) -1 (nil))

(debug_insn 87 86 88 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (var_location:DI this (reg/v/f:DI 59 [ __r ])) -1 (nil))

(insn 88 87 89 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (parallel [
            (set (reg/f:DI 58 [ D.39749 ])
                (plus:DI (reg/v/f:DI 59 [ __r ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 89 88 90 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (var_location:DI __p (reg/f:DI 58 [ D.39749 ])) -1 (nil))

(debug_insn 90 89 91 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (var_location:DI __k1 (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(debug_insn 91 90 92 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (var_location:DI __k2 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 92 91 93 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:385 (var_location:DI __d (reg/f:DI 58 [ D.39749 ])) -1 (nil))

(debug_insn 93 92 94 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:385 (var_location:DI __s (reg/v/f:DI 62 [ __beg ])) -1 (nil))

(debug_insn 94 93 96 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:385 (var_location:DI __n (reg/v:DI 60 [ __dnew ])) -1 (nil))

(insn 96 94 97 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:341 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 60 [ __dnew ])
            (const_int 1 [0x1]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 97 96 143 12 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:341 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 98)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 6116 [0x17e4])
            (nil))))
;; End of basic block 12 -> ( 13 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; rd  out 	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224


;; Succ edge  13 [38.8%]  (fallthru)
;; Succ edge  8 [61.2%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  gen 	
;; live  kill	
;; rd  in  	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  12 [38.8%]  (fallthru)
(note 143 97 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(jump_insn 144 143 145 13 (set (pc)
        (label_ref 95)) -1 (nil))
;; End of basic block 13 -> ( 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; rd  out 	(27)
2, 13, 18, 26, 35, 36, 37, 70, 73, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 216, 219, 221, 222, 223, 224


;; Succ edge  7 [100.0%] 

(barrier 145 144 102)

;; Start of basic block ( 5) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u110(6){ }u111(7){ }u112(16){ }u113(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 58 59 60
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 64
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 58 59 60
;; live  kill	 17 [flags]
;; rd  in  	(24)
5, 13, 18, 26, 35, 36, 37, 70, 80, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 222, 223, 224
;; rd  gen 	(4)
1, 215, 218, 220
;; rd  kill	(25)
0, 1, 2, 3, 4, 5, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 215, 216, 217, 218, 219, 220, 221

;; Pred edge  5 [15.0%] 
(code_label 102 145 103 14 34 "" [1 uses])

(note 103 102 104 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(debug_insn 104 103 105 14 (var_location:DI __first (const_int 0 [0x0])) -1 (nil))

(debug_insn 105 104 106 14 (var_location:DI __last (const_int 0 [0x0])) -1 (nil))

(debug_insn 106 105 107 14 (var_location:DI D.39759 (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 107 106 108 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_iterator_base_funcs.h:114 (var_location:DI __first (const_int 0 [0x0])) -1 (nil))

(debug_insn 108 107 109 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_iterator_base_funcs.h:114 (var_location:DI __last (const_int 0 [0x0])) -1 (nil))

(debug_insn 109 108 110 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:137 (var_location:DI __dnew (const_int 0 [0x0])) -1 (nil))

(insn 110 109 111 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 1 dx)
        (reg/v/f:DI 64 [ __a ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 64 [ __a ])
        (nil)))

(insn 111 110 112 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 112 111 113 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 5 di)
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(call_insn 113 112 114 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs4_Rep9_S_createEmmRKSaIcE") [flags 0x41]  <function_decl 0x7f90132c9400 _S_create>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))

(insn 114 113 115 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (set (reg/v/f:DI 59 [ __r ])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 115 114 116 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (var_location:DI __r (reg/v/f:DI 59 [ __r ])) -1 (nil))

(debug_insn 116 115 117 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.tcc:139 (var_location:DI this (reg/v/f:DI 59 [ __r ])) -1 (nil))

(insn 117 116 118 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (parallel [
            (set (reg/f:DI 58 [ D.39749 ])
                (plus:DI (reg/v/f:DI 59 [ __r ])
                    (const_int 24 [0x18])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 118 117 119 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (var_location:DI __p (reg/f:DI 58 [ D.39749 ])) -1 (nil))

(debug_insn 119 118 120 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (var_location:DI __k1 (const_int 0 [0x0])) -1 (nil))

(debug_insn 120 119 121 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (var_location:DI __k2 (const_int 0 [0x0])) -1 (nil))

(debug_insn 121 120 122 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:385 (var_location:DI __d (reg/f:DI 58 [ D.39749 ])) -1 (nil))

(debug_insn 122 121 123 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:385 (var_location:DI __s (const_int 0 [0x0])) -1 (nil))

(debug_insn 123 122 124 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:385 (var_location:DI __n (const_int 0 [0x0])) -1 (nil))

(insn 124 123 146 14 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:215 (set (reg/v:DI 60 [ __dnew ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(jump_insn 146 124 147 14 (set (pc)
        (label_ref 98)) -1 (nil))
;; End of basic block 14 -> ( 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 59 60 62
;; rd  out 	(26)
1, 13, 18, 26, 35, 36, 37, 70, 91, 96, 101, 106, 111, 116, 121, 126, 131, 168, 173, 178, 215, 218, 220, 222, 223, 224


;; Succ edge  8 [100.0%] 

(barrier 147 146 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function float compute_entropy(kmer_int_type_t, unsigned int) (_Z15compute_entropyyj)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 25 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 30 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 16 n_edges 21 count 30 (  1.9)


float compute_entropy(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;;  regs ever live 	 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d} r1={5d} r2={5d} r4={5d,1u} r5={5d,1u} r6={1d,15u} r7={1d,19u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,14u} r17={14d,6u} r18={4d} r19={4d} r20={1d,25u,1d} r21={10d,10u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={5d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,2u} r60={1d,5u,2d} r61={1d,2u} r62={1d,5u,2d} r63={1d,2u} r64={1d,5u,2d} r65={2d,1u} r66={1d,5u,2d} r67={1d,2u} r68={2d,3u} r69={5d,12u} r70={1d,2u} r71={1d,4u} r73={2d,5u} r74={1d,3u} r75={1d,2u,1d} r77={1d,1u} r78={1d,1u} r79={1d,1u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,1d} r91={1d,1u} r92={1d,1u} r93={1d,1u,1d} r95={1d,1u} r96={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u,1d} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u,1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u,1d} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,6u} 
;;    total ref usage 493{278d,200u,15e} in 124{120 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210
0[0,5] 1[5,5] 2[10,5] 4[15,5] 5[20,5] 6[25,1] 7[26,1] 8[27,4] 9[31,4] 10[35,4] 11[39,4] 12[43,4] 13[47,4] 14[51,4] 15[55,4] 16[59,1] 17[60,14] 18[74,4] 19[78,4] 20[82,1] 21[83,10] 22[93,5] 23[98,5] 24[103,5] 25[108,5] 26[113,5] 27[118,5] 28[123,5] 29[128,4] 30[132,4] 31[136,4] 32[140,4] 33[144,4] 34[148,4] 35[152,4] 36[156,4] 37[160,5] 38[165,5] 39[170,5] 40[175,4] 45[179,4] 46[183,4] 47[187,4] 48[191,4] 49[195,4] 50[199,4] 51[203,4] 52[207,4] 59[211,1] 60[212,1] 61[213,1] 62[214,1] 63[215,1] 64[216,1] 65[217,2] 66[219,1] 67[220,1] 68[221,2] 69[223,5] 70[228,1] 71[229,1] 73[230,2] 74[232,1] 75[233,1] 77[234,1] 78[235,1] 79[236,1] 83[237,1] 84[238,1] 86[239,1] 87[240,1] 88[241,1] 89[242,1] 90[243,1] 91[244,1] 92[245,1] 93[246,1] 95[247,1] 96[248,1] 98[249,1] 99[250,1] 100[251,1] 101[252,1] 102[253,1] 103[254,1] 104[255,1] 105[256,1] 106[257,1] 107[258,1] 109[259,1] 110[260,1] 111[261,1] 112[262,1] 113[263,1] 114[264,1] 115[265,1] 116[266,1] 117[267,1] 118[268,1] 120[269,1] 121[270,1] 122[271,1] 123[272,1] 124[273,1] 125[274,1] 126[275,1] 127[276,1] 129[277,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d14(2){ }d19(4){ }d24(5){ }d25(6){ }d26(7){ }d59(16){ }d82(20){ }d92(21){ }d97(22){ }d102(23){ }d107(24){ }d112(25){ }d117(26){ }d122(27){ }d127(28){ }d164(37){ }d169(38){ }d174(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
4, 9, 14, 19, 24, 25, 26, 59, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174
;; rd  kill	(89)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 59, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174
;; lr  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
4, 9, 14, 19, 24, 25, 26, 59, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174

( 0 )->[2]->( 4 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d25(bb 0 insn -1) }u1(7){ d26(bb 0 insn -1) }u2(16){ d59(bb 0 insn -1) }u3(20){ d82(bb 0 insn -1) }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 73 74
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 73 74
;; live  kill	
;; rd  in  	(20)
4, 9, 14, 19, 24, 25, 26, 59, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174
;; rd  gen 	(4)
73, 222, 231, 232
;; rd  kill	(19)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 221, 222, 230, 231, 232
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; rd  out 	(24)
4, 9, 14, 19, 24, 25, 26, 59, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 222, 231, 232
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 3
;;      reg 5 { d24(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 4
;;      reg 4 { d19(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 8
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 9
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 10
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 5 uid 11
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 7 uid 14
;;      reg 73 { d231(bb 2 insn 3) }
;;   UD chains for insn luid 9 uid 15
;;      reg 74 { d232(bb 2 insn 4) }
;;   UD chains for insn luid 10 uid 16
;;      reg 17 { d73(bb 2 insn 15) }

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ d25(bb 0 insn -1) }u14(7){ d26(bb 0 insn -1) }u15(16){ d59(bb 0 insn -1) }u16(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; live  gen 	 65
;; live  kill	
;; rd  in  	(24)
4, 9, 14, 19, 24, 25, 26, 59, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 222, 231, 232
;; rd  gen 	(1)
218
;; rd  kill	(2)
217, 218
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; rd  out 	(25)
4, 9, 14, 19, 24, 25, 26, 59, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 218, 222, 231, 232
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }

( 2 4 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ d25(bb 0 insn -1) }u18(7){ d26(bb 0 insn -1) }u19(16){ d59(bb 0 insn -1) }u20(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; lr  def 	 17 [flags] 67 68 73 75 77 78
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; live  gen 	 17 [flags] 67 68 73 75 77 78
;; live  kill	 17 [flags]
;; rd  in  	(31)
4, 9, 14, 19, 24, 25, 26, 59, 68, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 220, 221, 222, 230, 231, 232, 233, 234, 235
;; rd  gen 	(7)
68, 220, 221, 230, 233, 234, 235
;; rd  kill	(22)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 220, 221, 222, 230, 231, 233, 234, 235
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; rd  out 	(28)
4, 9, 14, 19, 24, 25, 26, 59, 68, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 220, 221, 230, 232, 233, 234, 235
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 25
;;      reg 73 { d231(bb 2 insn 3) d230(bb 4 insn 27) }
;;   UD chains for insn luid 1 uid 26
;;      reg 67 { d220(bb 4 insn 25) }
;;   UD chains for insn luid 2 uid 27
;;      reg 73 { d231(bb 2 insn 3) d230(bb 4 insn 27) }
;;   UD chains for insn luid 3 uid 28
;;      reg 73 { d230(bb 4 insn 27) }
;;   UD chains for insn luid 4 uid 29
;;      reg 67 { d220(bb 4 insn 25) }
;;   UD chains for insn luid 5 uid 31
;;      reg 20 { d82(bb 0 insn -1) }
;;      reg 75 { d233(bb 4 insn 29) }
;;   UD chains for insn luid 6 uid 32
;;      reg 78 { d235(bb 4 insn 31) }
;;   UD chains for insn luid 7 uid 33
;;      reg 20 { d82(bb 0 insn -1) }
;;      reg 75 { d233(bb 4 insn 29) }
;;      reg 77 { d234(bb 4 insn 32) }
;;   eq_note reg 20 { }
;;   eq_note reg 75 { }
;;   UD chains for insn luid 8 uid 34
;;      reg 68 { d222(bb 2 insn 23) d221(bb 4 insn 34) }
;;   UD chains for insn luid 9 uid 36
;;      reg 68 { d221(bb 4 insn 34) }
;;   UD chains for insn luid 10 uid 37
;;      reg 73 { d230(bb 4 insn 27) }
;;   UD chains for insn luid 11 uid 39
;;      reg 68 { d221(bb 4 insn 34) }
;;      reg 74 { d232(bb 2 insn 4) }
;;   UD chains for insn luid 12 uid 40
;;      reg 17 { d68(bb 4 insn 39) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u40(6){ d25(bb 0 insn -1) }u41(7){ d26(bb 0 insn -1) }u42(16){ d59(bb 0 insn -1) }u43(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; live  gen 	 65
;; live  kill	
;; rd  in  	(28)
4, 9, 14, 19, 24, 25, 26, 59, 68, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 220, 221, 230, 232, 233, 234, 235
;; rd  gen 	(1)
217
;; rd  kill	(2)
217, 218
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; rd  out 	(29)
4, 9, 14, 19, 24, 25, 26, 59, 68, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 217, 220, 221, 230, 232, 233, 234, 235
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 42
;;      reg 20 { d82(bb 0 insn -1) }

( 5 3 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ d25(bb 0 insn -1) }u46(7){ d26(bb 0 insn -1) }u47(16){ d59(bb 0 insn -1) }u48(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; lr  def 	 17 [flags] 64 71 79 83 84 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; live  gen 	 17 [flags] 64 71 79 83 84 129
;; live  kill	
;; rd  in  	(33)
4, 9, 14, 19, 24, 25, 26, 59, 68, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 217, 218, 220, 221, 222, 230, 231, 232, 233, 234, 235
;; rd  gen 	(7)
63, 216, 229, 236, 237, 238, 277
;; rd  kill	(20)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 216, 229, 236, 237, 238, 277
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; rd  out 	(38)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 47
;;      reg 74 { d232(bb 2 insn 4) }
;;   UD chains for insn luid 3 uid 50
;;      reg 79 { d236(bb 6 insn 47) }
;;   UD chains for insn luid 4 uid 60
;;      reg 65 { d218(bb 3 insn 18) d217(bb 5 insn 42) }
;;   UD chains for insn luid 5 uid 61
;;      reg 84 { d238(bb 6 insn 60) }
;;   UD chains for insn luid 6 uid 62
;;      reg 71 { d229(bb 6 insn 50) }
;;      reg 83 { d237(bb 6 insn 61) }
;;   UD chains for insn luid 7 uid 63
;;      reg 64 { d216(bb 6 insn 62) }
;;   UD chains for insn luid 9 uid 65
;;      reg 64 { d216(bb 6 insn 62) }
;;      reg 129 { d277(bb 6 insn 64) }
;;   eq_note reg 64 { }
;;   UD chains for insn luid 10 uid 66
;;      reg 17 { d63(bb 6 insn 65) }

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(6){ d25(bb 0 insn -1) }u61(7){ d26(bb 0 insn -1) }u62(16){ d59(bb 0 insn -1) }u63(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129
;; lr  def 	 69
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; live  gen 	 69
;; live  kill	
;; rd  in  	(38)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277
;; rd  gen 	(1)
224
;; rd  kill	(5)
223, 224, 225, 226, 227
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(39)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 68
;;      reg 129 { d277(bb 6 insn 64) }

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ d25(bb 0 insn -1) }u66(7){ d26(bb 0 insn -1) }u67(16){ d59(bb 0 insn -1) }u68(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 129
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 69 86 87 88 89 90 91 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; live  gen 	 21 [xmm0] 63 69 86 87 88 89 90 91 92 93
;; live  kill	
;; rd  in  	(38)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277
;; rd  gen 	(11)
90, 215, 223, 239, 240, 241, 242, 243, 244, 245, 246
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 215, 223, 224, 225, 226, 227, 239, 240, 241, 242, 243, 244, 245, 246
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(48)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 90, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 215, 216, 217, 218, 220, 221, 222, 223, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 74
;;      reg 64 { d216(bb 6 insn 62) }
;;      reg 87 { d240(bb 8 insn 73) }
;;   eq_note reg 64 { }
;;   UD chains for insn luid 2 uid 75
;;      reg 86 { d239(bb 8 insn 74) }
;;   UD chains for insn luid 3 uid 76
;;      reg 88 { d241(bb 8 insn 75) }
;;   UD chains for insn luid 4 uid 77
;;      reg 7 { d26(bb 0 insn -1) }
;;      reg 21 { d91(bb 8 insn 76) }
;;   UD chains for insn luid 5 uid 78
;;      reg 21 { d90(bb 8 insn 77) }
;;   UD chains for insn luid 6 uid 79
;;      reg 63 { d215(bb 8 insn 78) }
;;      reg 64 { d216(bb 6 insn 62) }
;;   UD chains for insn luid 7 uid 80
;;      reg 64 { d216(bb 6 insn 62) }
;;   UD chains for insn luid 8 uid 81
;;      reg 63 { d215(bb 8 insn 78) }
;;      reg 89 { d242(bb 8 insn 80) }
;;   UD chains for insn luid 10 uid 83
;;      reg 90 { d243(bb 8 insn 81) }
;;      reg 92 { d245(bb 8 insn 82) }
;;   eq_note reg 90 { }
;;   UD chains for insn luid 11 uid 84
;;      reg 91 { d244(bb 8 insn 83) }
;;   UD chains for insn luid 12 uid 86
;;      reg 93 { d246(bb 8 insn 84) }
;;      reg 129 { d277(bb 6 insn 64) }
;;   eq_note reg 93 { }
;;   UD chains for insn luid 13 uid 87
;;      reg 69 { d223(bb 8 insn 86) }

( 8 7 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(6){ d25(bb 0 insn -1) }u91(7){ d26(bb 0 insn -1) }u92(16){ d59(bb 0 insn -1) }u93(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  def 	 17 [flags] 62 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  gen 	 17 [flags] 62 95 96
;; live  kill	
;; rd  in  	(50)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 215, 216, 217, 218, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 277
;; rd  gen 	(4)
62, 214, 247, 248
;; rd  kill	(17)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 214, 247, 248
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; rd  out 	(53)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 93
;;      reg 69 { d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;   UD chains for insn luid 2 uid 94
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 95
;;      reg 96 { d248(bb 9 insn 94) }
;;   UD chains for insn luid 4 uid 96
;;      reg 71 { d229(bb 6 insn 50) }
;;      reg 95 { d247(bb 9 insn 95) }
;;   UD chains for insn luid 5 uid 97
;;      reg 62 { d214(bb 9 insn 96) }
;;   UD chains for insn luid 6 uid 99
;;      reg 62 { d214(bb 9 insn 96) }
;;      reg 129 { d277(bb 6 insn 64) }
;;   eq_note reg 62 { }
;;   UD chains for insn luid 7 uid 100
;;      reg 17 { d62(bb 9 insn 99) }

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(6){ d25(bb 0 insn -1) }u105(7){ d26(bb 0 insn -1) }u106(16){ d59(bb 0 insn -1) }u107(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 69 98 99 100 101 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; live  gen 	 21 [xmm0] 61 69 98 99 100 101 102 103 104 105
;; live  kill	
;; rd  in  	(53)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 277
;; rd  gen 	(11)
88, 213, 227, 249, 250, 251, 252, 253, 254, 255, 256
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 213, 223, 224, 225, 226, 227, 249, 250, 251, 252, 253, 254, 255, 256
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(60)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 88, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 213, 214, 215, 216, 217, 218, 220, 221, 222, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 106
;;      reg 62 { d214(bb 9 insn 96) }
;;      reg 99 { d250(bb 10 insn 105) }
;;   eq_note reg 62 { }
;;   UD chains for insn luid 2 uid 107
;;      reg 98 { d249(bb 10 insn 106) }
;;   UD chains for insn luid 3 uid 108
;;      reg 100 { d251(bb 10 insn 107) }
;;   UD chains for insn luid 4 uid 109
;;      reg 7 { d26(bb 0 insn -1) }
;;      reg 21 { d89(bb 10 insn 108) }
;;   UD chains for insn luid 5 uid 110
;;      reg 21 { d88(bb 10 insn 109) }
;;   UD chains for insn luid 6 uid 111
;;      reg 61 { d213(bb 10 insn 110) }
;;      reg 62 { d214(bb 9 insn 96) }
;;   UD chains for insn luid 7 uid 112
;;      reg 62 { d214(bb 9 insn 96) }
;;   UD chains for insn luid 8 uid 113
;;      reg 61 { d213(bb 10 insn 110) }
;;      reg 101 { d252(bb 10 insn 112) }
;;   UD chains for insn luid 10 uid 115
;;      reg 102 { d253(bb 10 insn 113) }
;;      reg 104 { d255(bb 10 insn 114) }
;;   eq_note reg 102 { }
;;   UD chains for insn luid 11 uid 116
;;      reg 103 { d254(bb 10 insn 115) }
;;   UD chains for insn luid 12 uid 117
;;      reg 69 { d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;      reg 105 { d256(bb 10 insn 116) }
;;   UD chains for insn luid 13 uid 118
;;      reg 69 { d227(bb 10 insn 117) }

( 10 9 )->[11]->( 12 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u128(6){ d25(bb 0 insn -1) }u129(7){ d26(bb 0 insn -1) }u130(16){ d59(bb 0 insn -1) }u131(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  def 	 17 [flags] 60 106 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  gen 	 17 [flags] 60 106 107
;; live  kill	
;; rd  in  	(64)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 277
;; rd  gen 	(4)
61, 212, 257, 258
;; rd  kill	(17)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 212, 257, 258
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; rd  out 	(67)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 124
;;      reg 69 { d227(bb 10 insn 117) d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;   UD chains for insn luid 2 uid 125
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 126
;;      reg 107 { d258(bb 11 insn 125) }
;;   UD chains for insn luid 4 uid 127
;;      reg 71 { d229(bb 6 insn 50) }
;;      reg 106 { d257(bb 11 insn 126) }
;;   UD chains for insn luid 5 uid 128
;;      reg 60 { d212(bb 11 insn 127) }
;;   UD chains for insn luid 6 uid 130
;;      reg 60 { d212(bb 11 insn 127) }
;;      reg 129 { d277(bb 6 insn 64) }
;;   eq_note reg 60 { }
;;   UD chains for insn luid 7 uid 131
;;      reg 17 { d61(bb 11 insn 130) }

( 11 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u142(6){ d25(bb 0 insn -1) }u143(7){ d26(bb 0 insn -1) }u144(16){ d59(bb 0 insn -1) }u145(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 69 109 110 111 112 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; live  gen 	 21 [xmm0] 59 69 109 110 111 112 113 114 115 116
;; live  kill	
;; rd  in  	(67)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 277
;; rd  gen 	(11)
86, 211, 226, 259, 260, 261, 262, 263, 264, 265, 266
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 211, 223, 224, 225, 226, 227, 259, 260, 261, 262, 263, 264, 265, 266
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(72)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 86, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 226, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 137
;;      reg 60 { d212(bb 11 insn 127) }
;;      reg 110 { d260(bb 12 insn 136) }
;;   eq_note reg 60 { }
;;   UD chains for insn luid 2 uid 138
;;      reg 109 { d259(bb 12 insn 137) }
;;   UD chains for insn luid 3 uid 139
;;      reg 111 { d261(bb 12 insn 138) }
;;   UD chains for insn luid 4 uid 140
;;      reg 7 { d26(bb 0 insn -1) }
;;      reg 21 { d87(bb 12 insn 139) }
;;   UD chains for insn luid 5 uid 141
;;      reg 21 { d86(bb 12 insn 140) }
;;   UD chains for insn luid 6 uid 142
;;      reg 59 { d211(bb 12 insn 141) }
;;      reg 60 { d212(bb 11 insn 127) }
;;   UD chains for insn luid 7 uid 143
;;      reg 60 { d212(bb 11 insn 127) }
;;   UD chains for insn luid 8 uid 144
;;      reg 59 { d211(bb 12 insn 141) }
;;      reg 112 { d262(bb 12 insn 143) }
;;   UD chains for insn luid 10 uid 146
;;      reg 113 { d263(bb 12 insn 144) }
;;      reg 115 { d265(bb 12 insn 145) }
;;   eq_note reg 113 { }
;;   UD chains for insn luid 11 uid 147
;;      reg 114 { d264(bb 12 insn 146) }
;;   UD chains for insn luid 12 uid 148
;;      reg 69 { d227(bb 10 insn 117) d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;      reg 116 { d266(bb 12 insn 147) }
;;   UD chains for insn luid 13 uid 149
;;      reg 69 { d226(bb 12 insn 148) }

( 12 11 )->[13]->( 14 15 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u166(6){ d25(bb 0 insn -1) }u167(7){ d26(bb 0 insn -1) }u168(16){ d59(bb 0 insn -1) }u169(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  def 	 17 [flags] 66 117 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  gen 	 17 [flags] 66 117 118
;; live  kill	
;; rd  in  	(78)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 226, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 277
;; rd  gen 	(4)
60, 219, 267, 268
;; rd  kill	(17)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 219, 267, 268
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; rd  out 	(81)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 226, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 155
;;      reg 69 { d227(bb 10 insn 117) d226(bb 12 insn 148) d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;   UD chains for insn luid 2 uid 156
;;      reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 157
;;      reg 118 { d268(bb 13 insn 156) }
;;   UD chains for insn luid 4 uid 158
;;      reg 71 { d229(bb 6 insn 50) }
;;      reg 117 { d267(bb 13 insn 157) }
;;   UD chains for insn luid 5 uid 159
;;      reg 66 { d219(bb 13 insn 158) }
;;   UD chains for insn luid 6 uid 161
;;      reg 66 { d219(bb 13 insn 158) }
;;      reg 129 { d277(bb 6 insn 64) }
;;   eq_note reg 66 { }
;;   UD chains for insn luid 7 uid 162
;;      reg 17 { d60(bb 13 insn 161) }

( 13 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u180(6){ d25(bb 0 insn -1) }u181(7){ d26(bb 0 insn -1) }u182(16){ d59(bb 0 insn -1) }u183(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 69 70 120 121 122 123 124 125 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; live  gen 	 21 [xmm0] 69 70 120 121 122 123 124 125 126 127
;; live  kill	
;; rd  in  	(81)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 226, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 277
;; rd  gen 	(11)
84, 225, 228, 269, 270, 271, 272, 273, 274, 275, 276
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 223, 224, 225, 226, 227, 228, 269, 270, 271, 272, 273, 274, 275, 276
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; rd  out 	(84)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 84, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 225, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 168
;;      reg 66 { d219(bb 13 insn 158) }
;;      reg 121 { d270(bb 14 insn 167) }
;;   eq_note reg 66 { }
;;   UD chains for insn luid 2 uid 169
;;      reg 120 { d269(bb 14 insn 168) }
;;   UD chains for insn luid 3 uid 170
;;      reg 122 { d271(bb 14 insn 169) }
;;   UD chains for insn luid 4 uid 171
;;      reg 7 { d26(bb 0 insn -1) }
;;      reg 21 { d85(bb 14 insn 170) }
;;   UD chains for insn luid 5 uid 172
;;      reg 21 { d84(bb 14 insn 171) }
;;   UD chains for insn luid 6 uid 173
;;      reg 66 { d219(bb 13 insn 158) }
;;      reg 70 { d228(bb 14 insn 172) }
;;   UD chains for insn luid 7 uid 174
;;      reg 66 { d219(bb 13 insn 158) }
;;   UD chains for insn luid 8 uid 175
;;      reg 70 { d228(bb 14 insn 172) }
;;      reg 123 { d272(bb 14 insn 174) }
;;   UD chains for insn luid 10 uid 177
;;      reg 124 { d273(bb 14 insn 175) }
;;      reg 126 { d275(bb 14 insn 176) }
;;   eq_note reg 124 { }
;;   UD chains for insn luid 11 uid 178
;;      reg 125 { d274(bb 14 insn 177) }
;;   UD chains for insn luid 12 uid 179
;;      reg 69 { d227(bb 10 insn 117) d226(bb 12 insn 148) d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;      reg 127 { d276(bb 14 insn 178) }
;;   UD chains for insn luid 13 uid 180
;;      reg 69 { d225(bb 14 insn 179) }

( 14 13 )->[15]->( 1 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u204(6){ d25(bb 0 insn -1) }u205(7){ d26(bb 0 insn -1) }u206(16){ d59(bb 0 insn -1) }u207(20){ d82(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 21 [xmm0]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; live  gen 	 21 [xmm0]
;; live  kill	
;; rd  in  	(92)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 84, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  gen 	(1)
83
;; rd  kill	(10)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; rd  out 	(88)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 83, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 16 { d59(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 186
;;      reg 69 { d227(bb 10 insn 117) d226(bb 12 insn 148) d225(bb 14 insn 179) d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;   UD chains for insn luid 2 uid 191
;;      reg 69 { d227(bb 10 insn 117) d226(bb 12 insn 148) d225(bb 14 insn 179) d224(bb 7 insn 68) d223(bb 8 insn 86) }
;;   UD chains for insn luid 3 uid 197
;;      reg 21 { d83(bb 15 insn 191) }

( 15 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u211(6){ d25(bb 0 insn -1) }u212(7){ d26(bb 0 insn -1) }u213(20){ d82(bb 0 insn -1) }u214(21){ d83(bb 15 insn 191) }}
;; lr  in  	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; lr  use 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;; live  gen 	
;; live  kill	
;; rd  in  	(88)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 83, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(88)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 83, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d25(bb 0 insn -1) }
;;   reg 7 { d26(bb 0 insn -1) }
;;   reg 20 { d82(bb 0 insn -1) }
;;   reg 21 { d83(bb 15 insn 191) }

Finding needed instructions:
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 221 to worklist
  Adding insn 40 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 26 to worklist
  Adding insn 66 to worklist
  Adding insn 63 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 223 to worklist
  Adding insn 87 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 100 to worklist
  Adding insn 97 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 118 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 131 to worklist
  Adding insn 128 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 149 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 162 to worklist
  Adding insn 159 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 180 to worklist
  Adding insn 173 to worklist
  Adding insn 171 to worklist
  Adding insn 197 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
Finished finding needed instructions:
  Adding insn 191 to worklist
Processing use of (reg 69 [ entropy ]) in insn 191:
  Adding insn 117 to worklist
  Adding insn 148 to worklist
  Adding insn 179 to worklist
  Adding insn 68 to worklist
  Adding insn 86 to worklist
Processing use of (reg 93) in insn 86:
  Adding insn 84 to worklist
Processing use of (reg 129) in insn 86:
  Adding insn 64 to worklist
Processing use of (reg 91) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 90) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 92) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 63 [ temp.723 ]) in insn 81:
  Adding insn 78 to worklist
Processing use of (reg 89) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 64 [ prob.718 ]) in insn 80:
  Adding insn 62 to worklist
Processing use of (reg 71 [ D.32917 ]) in insn 62:
  Adding insn 50 to worklist
Processing use of (reg 83) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 84 [ prephitmp.698 ]) in insn 61:
  Adding insn 60 to worklist
Processing use of (reg 65 [ prephitmp.698 ]) in insn 60:
  Adding insn 18 to worklist
  Adding insn 42 to worklist
Processing use of (reg 20 frame) in insn 42:
Processing use of (reg 79 [ kmer_length ]) in insn 50:
  Adding insn 47 to worklist
Processing use of (reg 74 [ kmer_length ]) in insn 47:
  Adding insn 4 to worklist
Processing use of (reg 4 si) in insn 4:
Processing use of (reg 21 xmm0) in insn 78:
Processing use of (reg 129) in insn 68:
Processing use of (reg 69 [ entropy ]) in insn 179:
Processing use of (reg 127) in insn 179:
  Adding insn 178 to worklist
Processing use of (reg 125) in insn 178:
  Adding insn 177 to worklist
Processing use of (reg 124) in insn 177:
  Adding insn 175 to worklist
Processing use of (reg 126) in insn 177:
  Adding insn 176 to worklist
Processing use of (reg 70 [ D.32924 ]) in insn 175:
  Adding insn 172 to worklist
Processing use of (reg 123) in insn 175:
  Adding insn 174 to worklist
Processing use of (reg 66 [ prob ]) in insn 174:
  Adding insn 158 to worklist
Processing use of (reg 71 [ D.32917 ]) in insn 158:
Processing use of (reg 117) in insn 158:
  Adding insn 157 to worklist
Processing use of (reg 118 [ counts+3 ]) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 20 frame) in insn 156:
Processing use of (reg 21 xmm0) in insn 172:
Processing use of (reg 69 [ entropy ]) in insn 148:
Processing use of (reg 116) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 114) in insn 147:
  Adding insn 146 to worklist
Processing use of (reg 113) in insn 146:
  Adding insn 144 to worklist
Processing use of (reg 115) in insn 146:
  Adding insn 145 to worklist
Processing use of (reg 59 [ temp.744 ]) in insn 144:
  Adding insn 141 to worklist
Processing use of (reg 112) in insn 144:
  Adding insn 143 to worklist
Processing use of (reg 60 [ prob.739 ]) in insn 143:
  Adding insn 127 to worklist
Processing use of (reg 71 [ D.32917 ]) in insn 127:
Processing use of (reg 106) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 107 [ counts+2 ]) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 20 frame) in insn 125:
Processing use of (reg 21 xmm0) in insn 141:
Processing use of (reg 69 [ entropy ]) in insn 117:
Processing use of (reg 105) in insn 117:
  Adding insn 116 to worklist
Processing use of (reg 103) in insn 116:
  Adding insn 115 to worklist
Processing use of (reg 102) in insn 115:
  Adding insn 113 to worklist
Processing use of (reg 104) in insn 115:
  Adding insn 114 to worklist
Processing use of (reg 61 [ temp.733 ]) in insn 113:
  Adding insn 110 to worklist
Processing use of (reg 101) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 62 [ prob.728 ]) in insn 112:
  Adding insn 96 to worklist
Processing use of (reg 71 [ D.32917 ]) in insn 96:
Processing use of (reg 95) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 96 [ counts+1 ]) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 20 frame) in insn 94:
Processing use of (reg 21 xmm0) in insn 110:
Processing use of (reg 21 xmm0) in insn 197:
Processing use of (reg 7 sp) in insn 171:
Processing use of (reg 21 xmm0) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 122) in insn 170:
  Adding insn 169 to worklist
Processing use of (reg 120) in insn 169:
  Adding insn 168 to worklist
Processing use of (reg 66 [ prob ]) in insn 168:
Processing use of (reg 121) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 17 flags) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 66 [ prob ]) in insn 161:
Processing use of (reg 129) in insn 161:
Processing use of (reg 7 sp) in insn 140:
Processing use of (reg 21 xmm0) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 111) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 109) in insn 138:
  Adding insn 137 to worklist
Processing use of (reg 60 [ prob.739 ]) in insn 137:
Processing use of (reg 110) in insn 137:
  Adding insn 136 to worklist
Processing use of (reg 17 flags) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 60 [ prob.739 ]) in insn 130:
Processing use of (reg 129) in insn 130:
Processing use of (reg 7 sp) in insn 109:
Processing use of (reg 21 xmm0) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 100) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 98) in insn 107:
  Adding insn 106 to worklist
Processing use of (reg 62 [ prob.728 ]) in insn 106:
Processing use of (reg 99) in insn 106:
  Adding insn 105 to worklist
Processing use of (reg 17 flags) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 62 [ prob.728 ]) in insn 99:
Processing use of (reg 129) in insn 99:
Processing use of (reg 7 sp) in insn 77:
Processing use of (reg 21 xmm0) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 88) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 86) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 64 [ prob.718 ]) in insn 74:
Processing use of (reg 87) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 17 flags) in insn 66:
  Adding insn 65 to worklist
Processing use of (reg 64 [ prob.718 ]) in insn 65:
Processing use of (reg 129) in insn 65:
Processing use of (reg 20 frame) in insn 33:
Processing use of (reg 75 [ c ]) in insn 33:
  Adding insn 29 to worklist
Processing use of (reg 77) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 78) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 20 frame) in insn 31:
Processing use of (reg 75 [ c ]) in insn 31:
Processing use of (reg 67 [ c ]) in insn 29:
  Adding insn 25 to worklist
Processing use of (subreg (reg 73 [ kmer ]) 0) in insn 25:
  Adding insn 3 to worklist
  Adding insn 27 to worklist
Processing use of (reg 73 [ kmer ]) in insn 27:
Processing use of (reg 5 di) in insn 3:
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 68 [ i ]) in insn 39:
  Adding insn 34 to worklist
Processing use of (reg 74 [ kmer_length ]) in insn 39:
Processing use of (reg 68 [ i ]) in insn 34:
  Adding insn 23 to worklist
Processing use of (reg 20 frame) in insn 8:
Processing use of (reg 20 frame) in insn 9:
Processing use of (reg 20 frame) in insn 10:
Processing use of (reg 20 frame) in insn 11:
Processing use of (reg 17 flags) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 74 [ kmer_length ]) in insn 15:


float compute_entropy(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame] 21 [xmm0]
;;  regs ever live 	 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d} r1={5d} r2={5d} r4={5d,1u} r5={5d,1u} r6={1d,15u} r7={1d,19u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,14u} r17={14d,6u} r18={4d} r19={4d} r20={1d,25u,1d} r21={10d,10u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={5d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,2u} r60={1d,5u,2d} r61={1d,2u} r62={1d,5u,2d} r63={1d,2u} r64={1d,5u,2d} r65={2d,1u} r66={1d,5u,2d} r67={1d,2u} r68={2d,3u} r69={5d,12u} r70={1d,2u} r71={1d,4u} r73={2d,5u} r74={1d,3u} r75={1d,2u,1d} r77={1d,1u} r78={1d,1u} r79={1d,1u} r83={1d,1u} r84={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u,1d} r91={1d,1u} r92={1d,1u} r93={1d,1u,1d} r95={1d,1u} r96={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u,1d} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u,1d} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u,1d} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,6u} 
;;    total ref usage 493{278d,200u,15e} in 124{120 regular + 4 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210
0[0,5] 1[5,5] 2[10,5] 4[15,5] 5[20,5] 6[25,1] 7[26,1] 8[27,4] 9[31,4] 10[35,4] 11[39,4] 12[43,4] 13[47,4] 14[51,4] 15[55,4] 16[59,1] 17[60,14] 18[74,4] 19[78,4] 20[82,1] 21[83,10] 22[93,5] 23[98,5] 24[103,5] 25[108,5] 26[113,5] 27[118,5] 28[123,5] 29[128,4] 30[132,4] 31[136,4] 32[140,4] 33[144,4] 34[148,4] 35[152,4] 36[156,4] 37[160,5] 38[165,5] 39[170,5] 40[175,4] 45[179,4] 46[183,4] 47[187,4] 48[191,4] 49[195,4] 50[199,4] 51[203,4] 52[207,4] 59[211,1] 60[212,1] 61[213,1] 62[214,1] 63[215,1] 64[216,1] 65[217,2] 66[219,1] 67[220,1] 68[221,2] 69[223,5] 70[228,1] 71[229,1] 73[230,2] 74[232,1] 75[233,1] 77[234,1] 78[235,1] 79[236,1] 83[237,1] 84[238,1] 86[239,1] 87[240,1] 88[241,1] 89[242,1] 90[243,1] 91[244,1] 92[245,1] 93[246,1] 95[247,1] 96[248,1] 98[249,1] 99[250,1] 100[251,1] 101[252,1] 102[253,1] 103[254,1] 104[255,1] 105[256,1] 106[257,1] 107[258,1] 109[259,1] 110[260,1] 111[261,1] 112[262,1] 113[263,1] 114[264,1] 115[265,1] 116[266,1] 117[267,1] 118[268,1] 120[269,1] 121[270,1] 122[271,1] 123[272,1] 124[273,1] 125[274,1] 126[275,1] 127[276,1] 129[277,1] 
(note 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 68 73 74
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 68 73 74
;; live  kill	
;; rd  in  	(20)
4, 9, 14, 19, 24, 25, 26, 59, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174
;; rd  gen 	(4)
73, 222, 231, 232
;; rd  kill	(19)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 221, 222, 230, 231, 232

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 sequenceUtil.cpp:336 (set (reg/v:DI 73 [ kmer ])
        (reg:DI 5 di [ kmer ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ kmer ])
        (nil)))

(insn 4 3 5 2 sequenceUtil.cpp:336 (set (reg/v:SI 74 [ kmer_length ])
        (reg:SI 4 si [ kmer_length ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 4 si [ kmer_length ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 sequenceUtil.cpp:338 (set (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 counts+0 S1 A128])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(insn 9 8 10 2 sequenceUtil.cpp:338 (set (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -15 [0xfffffffffffffff1])) [0 counts+1 S1 A8])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(insn 10 9 11 2 sequenceUtil.cpp:338 (set (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -14 [0xfffffffffffffff2])) [0 counts+2 S1 A16])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(insn 11 10 13 2 sequenceUtil.cpp:338 (set (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -13 [0xfffffffffffffff3])) [0 counts+3 S1 A8])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(debug_insn 13 11 14 2 (var_location:SI i (const_int 0 [0x0])) -1 (nil))

(debug_insn 14 13 23 2 (var_location:DI kmer (reg/v:DI 73 [ kmer ])) -1 (nil))

(insn 23 14 15 2 sequenceUtil.cpp:340 (set (reg/v:SI 68 [ i ])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))

(insn 15 23 16 2 sequenceUtil.cpp:340 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 74 [ kmer_length ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 16 15 17 2 sequenceUtil.cpp:340 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 218)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; rd  out 	(24)
4, 9, 14, 19, 24, 25, 26, 59, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 222, 231, 232


;; Succ edge  4 [91.0%] 
;; Succ edge  3 [9.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; live  gen 	 65
;; live  kill	
;; rd  in  	(24)
4, 9, 14, 19, 24, 25, 26, 59, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 222, 231, 232
;; rd  gen 	(1)
218
;; rd  kill	(2)
217, 218

;; Pred edge  2 [9.0%]  (fallthru)
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 221 3 sequenceUtil.cpp:340 (set (reg:QI 65 [ prephitmp.698 ])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))

(jump_insn 221 18 222 3 (set (pc)
        (label_ref 43)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; rd  out 	(25)
4, 9, 14, 19, 24, 25, 26, 59, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 218, 222, 231, 232


;; Succ edge  6 [100.0%] 

(barrier 222 221 218)

;; Start of basic block ( 2 4) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(6){ }u18(7){ }u19(16){ }u20(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; lr  def 	 17 [flags] 67 68 73 75 77 78
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; live  gen 	 17 [flags] 67 68 73 75 77 78
;; live  kill	 17 [flags]
;; rd  in  	(31)
4, 9, 14, 19, 24, 25, 26, 59, 68, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 220, 221, 222, 230, 231, 232, 233, 234, 235
;; rd  gen 	(7)
68, 220, 221, 230, 233, 234, 235
;; rd  kill	(22)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 220, 221, 222, 230, 231, 233, 234, 235

;; Pred edge  2 [91.0%] 
;; Pred edge  4 [91.0%]  (dfs_back)
(code_label 218 222 217 4 60 "" [2 uses])

(note 217 218 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 217 26 4 sequenceUtil.cpp:342 (parallel [
            (set (reg/v:SI 67 [ c ])
                (and:SI (subreg:SI (reg/v:DI 73 [ kmer ]) 0)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 377 {*andsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 26 25 27 4 sequenceUtil.cpp:342 (var_location:SI c (reg/v:SI 67 [ c ])) -1 (nil))

(insn 27 26 28 4 sequenceUtil.cpp:343 (parallel [
            (set (reg/v:DI 73 [ kmer ])
                (lshiftrt:DI (reg/v:DI 73 [ kmer ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 550 {*lshrdi3_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 28 27 29 4 sequenceUtil.cpp:343 (var_location:DI kmer (reg/v:DI 73 [ kmer ])) -1 (nil))

(insn 29 28 31 4 sequenceUtil.cpp:344 (set (reg:DI 75 [ c ])
        (sign_extend:DI (reg/v:SI 67 [ c ]))) 127 {extendsidi2_rex64} (expr_list:REG_DEAD (reg/v:SI 67 [ c ])
        (nil)))

(insn 31 29 32 4 sequenceUtil.cpp:344 (set (reg:QI 78)
        (mem/s/j:QI (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 75 [ c ]))
                (const_int -16 [0xfffffffffffffff0])) [0 counts S1 A8])) 62 {*movqi_1} (nil))

(insn 32 31 33 4 sequenceUtil.cpp:344 (parallel [
            (set (reg:QI 77)
                (plus:QI (reg:QI 78)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 300 {*addqi_1_lea} (expr_list:REG_DEAD (reg:QI 78)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 33 32 34 4 sequenceUtil.cpp:344 (set (mem/s/j:QI (plus:DI (plus:DI (reg/f:DI 20 frame)
                    (reg:DI 75 [ c ]))
                (const_int -16 [0xfffffffffffffff0])) [0 counts S1 A8])
        (reg:QI 77)) 62 {*movqi_1} (expr_list:REG_DEAD (reg:QI 77)
        (expr_list:REG_DEAD (reg:DI 75 [ c ])
            (expr_list:REG_EQUAL (plus:QI (mem/s/j:QI (plus:DI (plus:DI (reg/f:DI 20 frame)
                                (reg:DI 75 [ c ]))
                            (const_int -16 [0xfffffffffffffff0])) [0 counts S1 A8])
                    (const_int 1 [0x1]))
                (nil)))))

(insn 34 33 36 4 sequenceUtil.cpp:340 (parallel [
            (set (reg/v:SI 68 [ i ])
                (plus:SI (reg/v:SI 68 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 36 34 37 4 (var_location:SI i (reg/v:SI 68 [ i ])) -1 (nil))

(debug_insn 37 36 39 4 (var_location:DI kmer (reg/v:DI 73 [ kmer ])) -1 (nil))

(insn 39 37 40 4 sequenceUtil.cpp:340 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 74 [ kmer_length ])
            (reg/v:SI 68 [ i ]))) 5 {*cmpsi_1_insn} (nil))

(jump_insn 40 39 41 4 sequenceUtil.cpp:340 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 218)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 73 74
;; rd  out 	(28)
4, 9, 14, 19, 24, 25, 26, 59, 68, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 220, 221, 230, 232, 233, 234, 235


;; Succ edge  4 [91.0%]  (dfs_back)
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74
;; live  gen 	 65
;; live  kill	
;; rd  in  	(28)
4, 9, 14, 19, 24, 25, 26, 59, 68, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 220, 221, 230, 232, 233, 234, 235
;; rd  gen 	(1)
217
;; rd  kill	(2)
217, 218

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 41 40 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 5 sequenceUtil.cpp:340 (set (reg:QI 65 [ prephitmp.698 ])
        (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 counts+0 S1 A128])) 62 {*movqi_1} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; rd  out 	(29)
4, 9, 14, 19, 24, 25, 26, 59, 68, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 217, 220, 221, 230, 232, 233, 234, 235


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; lr  def 	 17 [flags] 64 71 79 83 84 129
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 74
;; live  gen 	 17 [flags] 64 71 79 83 84 129
;; live  kill	
;; rd  in  	(33)
4, 9, 14, 19, 24, 25, 26, 59, 68, 73, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 217, 218, 220, 221, 222, 230, 231, 232, 233, 234, 235
;; rd  gen 	(7)
63, 216, 229, 236, 237, 238, 277
;; rd  kill	(20)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 216, 229, 236, 237, 238, 277

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 43 42 44 6 44 "" [1 uses])

(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 45 44 46 6 (var_location:SI i (const_int 0 [0x0])) -1 (nil))

(debug_insn 46 45 47 6 (var_location:SF entropy (const_double:SF 0.0 [0x0.0p+0])) -1 (nil))

(insn 47 46 50 6 sequenceUtil.cpp:351 (set (reg:DI 79 [ kmer_length ])
        (zero_extend:DI (reg/v:SI 74 [ kmer_length ]))) 123 {zero_extendsidi2_rex64} (expr_list:REG_DEAD (reg/v:SI 74 [ kmer_length ])
        (nil)))

(insn 50 47 60 6 sequenceUtil.cpp:351 (set (reg:SF 71 [ D.32917 ])
        (float:SF (reg:DI 79 [ kmer_length ]))) 219 {*floatdisf2_sse_interunit} (expr_list:REG_DEAD (reg:DI 79 [ kmer_length ])
        (nil)))

(insn 60 50 61 6 sequenceUtil.cpp:351 (set (reg:SI 84 [ prephitmp.698 ])
        (sign_extend:SI (reg:QI 65 [ prephitmp.698 ]))) 133 {extendqisi2} (expr_list:REG_DEAD (reg:QI 65 [ prephitmp.698 ])
        (nil)))

(insn 61 60 62 6 sequenceUtil.cpp:351 (set (reg:SF 83)
        (float:SF (reg:SI 84 [ prephitmp.698 ]))) 217 {*floatsisf2_sse_interunit} (expr_list:REG_DEAD (reg:SI 84 [ prephitmp.698 ])
        (nil)))

(insn 62 61 63 6 sequenceUtil.cpp:351 (set (reg/v:SF 64 [ prob.718 ])
        (div:SF (reg:SF 83)
            (reg:SF 71 [ D.32917 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 83)
        (nil)))

(debug_insn 63 62 64 6 sequenceUtil.cpp:351 (var_location:SF prob (reg/v:SF 64 [ prob.718 ])) -1 (nil))

(insn 64 63 65 6 sequenceUtil.cpp:353 (set (reg:SF 129)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [95 S4 A32])) 99 {*movsf_1} (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 65 64 66 6 sequenceUtil.cpp:353 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:SF 64 [ prob.718 ])
            (reg:SF 129))) 38 {*cmpfp_iu_sse} (expr_list:REG_EQUAL (compare:CCFPU (reg/v:SF 64 [ prob.718 ])
            (const_double:SF 0.0 [0x0.0p+0]))
        (nil)))

(jump_insn 66 65 67 6 sequenceUtil.cpp:353 (set (pc)
        (if_then_else (gt (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref 71)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; rd  out 	(38)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277


;; Succ edge  8 [29.0%] 
;; Succ edge  7 [71.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u60(6){ }u61(7){ }u62(16){ }u63(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 129
;; lr  def 	 69
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; live  gen 	 69
;; live  kill	
;; rd  in  	(38)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277
;; rd  gen 	(1)
224
;; rd  kill	(5)
223, 224, 225, 226, 227

;; Pred edge  6 [71.0%]  (fallthru)
(note 67 66 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 68 67 223 7 sequenceUtil.cpp:353 (set (reg/v:SF 69 [ entropy ])
        (reg:SF 129)) 99 {*movsf_1} (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(jump_insn 223 68 224 7 (set (pc)
        (label_ref 88)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(39)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277


;; Succ edge  9 [100.0%] 

(barrier 224 223 71)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 129
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 63 69 86 87 88 89 90 91 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 71 129
;; live  gen 	 21 [xmm0] 63 69 86 87 88 89 90 91 92 93
;; live  kill	
;; rd  in  	(38)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 216, 217, 218, 220, 221, 222, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 277
;; rd  gen 	(11)
90, 215, 223, 239, 240, 241, 242, 243, 244, 245, 246
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 215, 223, 224, 225, 226, 227, 239, 240, 241, 242, 243, 244, 245, 246

;; Pred edge  6 [29.0%] 
(code_label 71 224 72 8 48 "" [1 uses])

(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 8 sequenceUtil.cpp:354 (set (reg:SF 87)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [95 S4 A32])) 99 {*movsf_1} (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))

(insn 74 73 75 8 sequenceUtil.cpp:354 (set (reg:SF 86)
        (div:SF (reg:SF 87)
            (reg/v:SF 64 [ prob.718 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 87)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
                (reg/v:SF 64 [ prob.718 ]))
            (nil))))

(insn 75 74 76 8 sequenceUtil.cpp:354 (set (reg:DF 88)
        (float_extend:DF (reg:SF 86))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg:SF 86)
        (nil)))

(insn 76 75 77 8 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (reg:DF 88)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 88)
        (nil)))

(call_insn 77 76 78 8 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f9013e35c00 log>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 78 77 79 8 sequenceUtil.cpp:354 (set (reg:DF 63 [ temp.723 ])
        (reg:DF 21 xmm0)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(debug_insn 79 78 80 8 sequenceUtil.cpp:354 (var_location:SF val (float_truncate:SF (div:DF (mult:DF (float_extend:DF (reg/v:SF 64 [ prob.718 ]))
                (reg:DF 63 [ temp.723 ]))
            (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])))) -1 (nil))

(insn 80 79 81 8 sequenceUtil.cpp:355 (set (reg:DF 89)
        (float_extend:DF (reg/v:SF 64 [ prob.718 ]))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg/v:SF 64 [ prob.718 ])
        (nil)))

(insn 81 80 82 8 sequenceUtil.cpp:355 (set (reg:DF 90)
        (mult:DF (reg:DF 89)
            (reg:DF 63 [ temp.723 ]))) 750 {*fop_df_comm_sse} (expr_list:REG_DEAD (reg:DF 89)
        (expr_list:REG_DEAD (reg:DF 63 [ temp.723 ])
            (nil))))

(insn 82 81 83 8 sequenceUtil.cpp:355 (set (reg:DF 92)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [96 S8 A64])) 104 {*movdf_integer_rex64} (expr_list:REG_EQUAL (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])
        (nil)))

(insn 83 82 84 8 sequenceUtil.cpp:355 (set (reg:DF 91)
        (div:DF (reg:DF 90)
            (reg:DF 92))) 761 {*fop_df_1_sse} (expr_list:REG_DEAD (reg:DF 92)
        (expr_list:REG_DEAD (reg:DF 90)
            (expr_list:REG_EQUAL (div:DF (reg:DF 90)
                    (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0]))
                (nil)))))

(insn 84 83 86 8 sequenceUtil.cpp:355 (set (reg:SF 93)
        (float_truncate:SF (reg:DF 91))) 141 {*truncdfsf_fast_sse} (expr_list:REG_DEAD (reg:DF 91)
        (nil)))

(insn 86 84 87 8 sequenceUtil.cpp:355 (set (reg/v:SF 69 [ entropy ])
        (plus:SF (reg:SF 93)
            (reg:SF 129))) 749 {*fop_sf_comm_sse} (expr_list:REG_DEAD (reg:SF 93)
        (expr_list:REG_EQUAL (plus:SF (reg:SF 93)
                (const_double:SF 0.0 [0x0.0p+0]))
            (nil))))

(debug_insn 87 86 88 8 sequenceUtil.cpp:355 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(48)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 90, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 215, 216, 217, 218, 220, 221, 222, 223, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 277


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u90(6){ }u91(7){ }u92(16){ }u93(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  def 	 17 [flags] 62 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  gen 	 17 [flags] 62 95 96
;; live  kill	
;; rd  in  	(50)
4, 9, 14, 19, 24, 25, 26, 59, 63, 82, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 215, 216, 217, 218, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 277
;; rd  gen 	(4)
62, 214, 247, 248
;; rd  kill	(17)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 214, 247, 248

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 88 87 89 9 49 "" [1 uses])

(note 89 88 92 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(debug_insn 92 89 93 9 (var_location:SI i (const_int 1 [0x1])) -1 (nil))

(debug_insn 93 92 94 9 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))

(insn 94 93 95 9 sequenceUtil.cpp:351 (set (reg:SI 96 [ counts+1 ])
        (sign_extend:SI (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -15 [0xfffffffffffffff1])) [0 counts+1 S1 A8]))) 133 {extendqisi2} (nil))

(insn 95 94 96 9 sequenceUtil.cpp:351 (set (reg:SF 95)
        (float:SF (reg:SI 96 [ counts+1 ]))) 217 {*floatsisf2_sse_interunit} (expr_list:REG_DEAD (reg:SI 96 [ counts+1 ])
        (nil)))

(insn 96 95 97 9 sequenceUtil.cpp:351 (set (reg/v:SF 62 [ prob.728 ])
        (div:SF (reg:SF 95)
            (reg:SF 71 [ D.32917 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 95)
        (nil)))

(debug_insn 97 96 99 9 sequenceUtil.cpp:351 (var_location:SF prob (reg/v:SF 62 [ prob.728 ])) -1 (nil))

(insn 99 97 100 9 sequenceUtil.cpp:353 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:SF 62 [ prob.728 ])
            (reg:SF 129))) 38 {*cmpfp_iu_sse} (expr_list:REG_EQUAL (compare:CCFPU (reg/v:SF 62 [ prob.728 ])
            (const_double:SF 0.0 [0x0.0p+0]))
        (nil)))

(jump_insn 100 99 210 9 sequenceUtil.cpp:353 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 119)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; rd  out 	(53)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 277


;; Succ edge  10 [29.0%]  (fallthru)
;; Succ edge  11 [71.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u104(6){ }u105(7){ }u106(16){ }u107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 69 98 99 100 101 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 71 129
;; live  gen 	 21 [xmm0] 61 69 98 99 100 101 102 103 104 105
;; live  kill	
;; rd  in  	(53)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 277
;; rd  gen 	(11)
88, 213, 227, 249, 250, 251, 252, 253, 254, 255, 256
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 213, 223, 224, 225, 226, 227, 249, 250, 251, 252, 253, 254, 255, 256

;; Pred edge  9 [29.0%]  (fallthru)
(code_label 210 100 104 10 57 "" [0 uses])

(note 104 210 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 10 sequenceUtil.cpp:354 (set (reg:SF 99)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [95 S4 A32])) 99 {*movsf_1} (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))

(insn 106 105 107 10 sequenceUtil.cpp:354 (set (reg:SF 98)
        (div:SF (reg:SF 99)
            (reg/v:SF 62 [ prob.728 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 99)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
                (reg/v:SF 62 [ prob.728 ]))
            (nil))))

(insn 107 106 108 10 sequenceUtil.cpp:354 (set (reg:DF 100)
        (float_extend:DF (reg:SF 98))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg:SF 98)
        (nil)))

(insn 108 107 109 10 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (reg:DF 100)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 100)
        (nil)))

(call_insn 109 108 110 10 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f9013e35c00 log>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 110 109 111 10 sequenceUtil.cpp:354 (set (reg:DF 61 [ temp.733 ])
        (reg:DF 21 xmm0)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(debug_insn 111 110 112 10 sequenceUtil.cpp:354 (var_location:SF val (float_truncate:SF (div:DF (mult:DF (float_extend:DF (reg/v:SF 62 [ prob.728 ]))
                (reg:DF 61 [ temp.733 ]))
            (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])))) -1 (nil))

(insn 112 111 113 10 sequenceUtil.cpp:355 (set (reg:DF 101)
        (float_extend:DF (reg/v:SF 62 [ prob.728 ]))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg/v:SF 62 [ prob.728 ])
        (nil)))

(insn 113 112 114 10 sequenceUtil.cpp:355 (set (reg:DF 102)
        (mult:DF (reg:DF 101)
            (reg:DF 61 [ temp.733 ]))) 750 {*fop_df_comm_sse} (expr_list:REG_DEAD (reg:DF 101)
        (expr_list:REG_DEAD (reg:DF 61 [ temp.733 ])
            (nil))))

(insn 114 113 115 10 sequenceUtil.cpp:355 (set (reg:DF 104)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [96 S8 A64])) 104 {*movdf_integer_rex64} (expr_list:REG_EQUAL (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])
        (nil)))

(insn 115 114 116 10 sequenceUtil.cpp:355 (set (reg:DF 103)
        (div:DF (reg:DF 102)
            (reg:DF 104))) 761 {*fop_df_1_sse} (expr_list:REG_DEAD (reg:DF 104)
        (expr_list:REG_DEAD (reg:DF 102)
            (expr_list:REG_EQUAL (div:DF (reg:DF 102)
                    (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0]))
                (nil)))))

(insn 116 115 117 10 sequenceUtil.cpp:355 (set (reg:SF 105)
        (float_truncate:SF (reg:DF 103))) 141 {*truncdfsf_fast_sse} (expr_list:REG_DEAD (reg:DF 103)
        (nil)))

(insn 117 116 118 10 sequenceUtil.cpp:355 (set (reg/v:SF 69 [ entropy ])
        (plus:SF (reg/v:SF 69 [ entropy ])
            (reg:SF 105))) 749 {*fop_sf_comm_sse} (expr_list:REG_DEAD (reg:SF 105)
        (nil)))

(debug_insn 118 117 119 10 sequenceUtil.cpp:355 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(60)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 88, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 213, 214, 215, 216, 217, 218, 220, 221, 222, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 277


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u128(6){ }u129(7){ }u130(16){ }u131(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  def 	 17 [flags] 60 106 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  gen 	 17 [flags] 60 106 107
;; live  kill	
;; rd  in  	(64)
4, 9, 14, 19, 24, 25, 26, 59, 62, 82, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 277
;; rd  gen 	(4)
61, 212, 257, 258
;; rd  kill	(17)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 212, 257, 258

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [71.0%] 
(code_label 119 118 120 11 50 "" [1 uses])

(note 120 119 123 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(debug_insn 123 120 124 11 (var_location:SI i (const_int 2 [0x2])) -1 (nil))

(debug_insn 124 123 125 11 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))

(insn 125 124 126 11 sequenceUtil.cpp:351 (set (reg:SI 107 [ counts+2 ])
        (sign_extend:SI (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -14 [0xfffffffffffffff2])) [0 counts+2 S1 A16]))) 133 {extendqisi2} (nil))

(insn 126 125 127 11 sequenceUtil.cpp:351 (set (reg:SF 106)
        (float:SF (reg:SI 107 [ counts+2 ]))) 217 {*floatsisf2_sse_interunit} (expr_list:REG_DEAD (reg:SI 107 [ counts+2 ])
        (nil)))

(insn 127 126 128 11 sequenceUtil.cpp:351 (set (reg/v:SF 60 [ prob.739 ])
        (div:SF (reg:SF 106)
            (reg:SF 71 [ D.32917 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 106)
        (nil)))

(debug_insn 128 127 130 11 sequenceUtil.cpp:351 (var_location:SF prob (reg/v:SF 60 [ prob.739 ])) -1 (nil))

(insn 130 128 131 11 sequenceUtil.cpp:353 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:SF 60 [ prob.739 ])
            (reg:SF 129))) 38 {*cmpfp_iu_sse} (expr_list:REG_EQUAL (compare:CCFPU (reg/v:SF 60 [ prob.739 ])
            (const_double:SF 0.0 [0x0.0p+0]))
        (nil)))

(jump_insn 131 130 211 11 sequenceUtil.cpp:353 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 150)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; rd  out 	(67)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 277


;; Succ edge  12 [29.0%]  (fallthru)
;; Succ edge  13 [71.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u142(6){ }u143(7){ }u144(16){ }u145(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 69 109 110 111 112 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 69 71 129
;; live  gen 	 21 [xmm0] 59 69 109 110 111 112 113 114 115 116
;; live  kill	
;; rd  in  	(67)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 277
;; rd  gen 	(11)
86, 211, 226, 259, 260, 261, 262, 263, 264, 265, 266
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 211, 223, 224, 225, 226, 227, 259, 260, 261, 262, 263, 264, 265, 266

;; Pred edge  11 [29.0%]  (fallthru)
(code_label 211 131 135 12 58 "" [0 uses])

(note 135 211 136 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 136 135 137 12 sequenceUtil.cpp:354 (set (reg:SF 110)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [95 S4 A32])) 99 {*movsf_1} (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))

(insn 137 136 138 12 sequenceUtil.cpp:354 (set (reg:SF 109)
        (div:SF (reg:SF 110)
            (reg/v:SF 60 [ prob.739 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 110)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
                (reg/v:SF 60 [ prob.739 ]))
            (nil))))

(insn 138 137 139 12 sequenceUtil.cpp:354 (set (reg:DF 111)
        (float_extend:DF (reg:SF 109))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg:SF 109)
        (nil)))

(insn 139 138 140 12 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (reg:DF 111)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 111)
        (nil)))

(call_insn 140 139 141 12 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f9013e35c00 log>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 141 140 142 12 sequenceUtil.cpp:354 (set (reg:DF 59 [ temp.744 ])
        (reg:DF 21 xmm0)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(debug_insn 142 141 143 12 sequenceUtil.cpp:354 (var_location:SF val (float_truncate:SF (div:DF (mult:DF (float_extend:DF (reg/v:SF 60 [ prob.739 ]))
                (reg:DF 59 [ temp.744 ]))
            (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])))) -1 (nil))

(insn 143 142 144 12 sequenceUtil.cpp:355 (set (reg:DF 112)
        (float_extend:DF (reg/v:SF 60 [ prob.739 ]))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg/v:SF 60 [ prob.739 ])
        (nil)))

(insn 144 143 145 12 sequenceUtil.cpp:355 (set (reg:DF 113)
        (mult:DF (reg:DF 112)
            (reg:DF 59 [ temp.744 ]))) 750 {*fop_df_comm_sse} (expr_list:REG_DEAD (reg:DF 112)
        (expr_list:REG_DEAD (reg:DF 59 [ temp.744 ])
            (nil))))

(insn 145 144 146 12 sequenceUtil.cpp:355 (set (reg:DF 115)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [96 S8 A64])) 104 {*movdf_integer_rex64} (expr_list:REG_EQUAL (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])
        (nil)))

(insn 146 145 147 12 sequenceUtil.cpp:355 (set (reg:DF 114)
        (div:DF (reg:DF 113)
            (reg:DF 115))) 761 {*fop_df_1_sse} (expr_list:REG_DEAD (reg:DF 115)
        (expr_list:REG_DEAD (reg:DF 113)
            (expr_list:REG_EQUAL (div:DF (reg:DF 113)
                    (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0]))
                (nil)))))

(insn 147 146 148 12 sequenceUtil.cpp:355 (set (reg:SF 116)
        (float_truncate:SF (reg:DF 114))) 141 {*truncdfsf_fast_sse} (expr_list:REG_DEAD (reg:DF 114)
        (nil)))

(insn 148 147 149 12 sequenceUtil.cpp:355 (set (reg/v:SF 69 [ entropy ])
        (plus:SF (reg/v:SF 69 [ entropy ])
            (reg:SF 116))) 749 {*fop_sf_comm_sse} (expr_list:REG_DEAD (reg:SF 116)
        (nil)))

(debug_insn 149 148 150 12 sequenceUtil.cpp:355 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; rd  out 	(72)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 86, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 226, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 277


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u166(6){ }u167(7){ }u168(16){ }u169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 71 129
;; lr  def 	 17 [flags] 66 117 118
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 71 129
;; live  gen 	 17 [flags] 66 117 118
;; live  kill	
;; rd  in  	(78)
4, 9, 14, 19, 24, 25, 26, 59, 61, 82, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 220, 221, 222, 223, 224, 226, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 277
;; rd  gen 	(4)
60, 219, 267, 268
;; rd  kill	(17)
60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 219, 267, 268

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [71.0%] 
(code_label 150 149 151 13 52 "" [1 uses])

(note 151 150 154 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(debug_insn 154 151 155 13 (var_location:SI i (const_int 3 [0x3])) -1 (nil))

(debug_insn 155 154 156 13 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))

(insn 156 155 157 13 sequenceUtil.cpp:351 (set (reg:SI 118 [ counts+3 ])
        (sign_extend:SI (mem/s/j:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -13 [0xfffffffffffffff3])) [0 counts+3 S1 A8]))) 133 {extendqisi2} (nil))

(insn 157 156 158 13 sequenceUtil.cpp:351 (set (reg:SF 117)
        (float:SF (reg:SI 118 [ counts+3 ]))) 217 {*floatsisf2_sse_interunit} (expr_list:REG_DEAD (reg:SI 118 [ counts+3 ])
        (nil)))

(insn 158 157 159 13 sequenceUtil.cpp:351 (set (reg/v:SF 66 [ prob ])
        (div:SF (reg:SF 117)
            (reg:SF 71 [ D.32917 ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 117)
        (expr_list:REG_DEAD (reg:SF 71 [ D.32917 ])
            (nil))))

(debug_insn 159 158 161 13 sequenceUtil.cpp:351 (var_location:SF prob (reg/v:SF 66 [ prob ])) -1 (nil))

(insn 161 159 162 13 sequenceUtil.cpp:353 (set (reg:CCFPU 17 flags)
        (compare:CCFPU (reg/v:SF 66 [ prob ])
            (reg:SF 129))) 38 {*cmpfp_iu_sse} (expr_list:REG_DEAD (reg:SF 129)
        (expr_list:REG_EQUAL (compare:CCFPU (reg/v:SF 66 [ prob ])
                (const_double:SF 0.0 [0x0.0p+0]))
            (nil))))

(jump_insn 162 161 212 13 sequenceUtil.cpp:353 (set (pc)
        (if_then_else (unle (reg:CCFPU 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 181)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCFPU 17 flags)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; rd  out 	(81)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 226, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 277


;; Succ edge  14 [29.0%]  (fallthru)
;; Succ edge  15 [71.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u180(6){ }u181(7){ }u182(16){ }u183(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 69 70 120 121 122 123 124 125 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 69
;; live  gen 	 21 [xmm0] 69 70 120 121 122 123 124 125 126 127
;; live  kill	
;; rd  in  	(81)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 226, 227, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 277
;; rd  gen 	(11)
84, 225, 228, 269, 270, 271, 272, 273, 274, 275, 276
;; rd  kill	(24)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 223, 224, 225, 226, 227, 228, 269, 270, 271, 272, 273, 274, 275, 276

;; Pred edge  13 [29.0%]  (fallthru)
(code_label 212 162 166 14 59 "" [0 uses])

(note 166 212 167 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 167 166 168 14 sequenceUtil.cpp:354 (set (reg:SF 121)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [95 S4 A32])) 99 {*movsf_1} (expr_list:REG_EQUAL (const_double:SF 1.0e+0 [0x0.8p+1])
        (nil)))

(insn 168 167 169 14 sequenceUtil.cpp:354 (set (reg:SF 120)
        (div:SF (reg:SF 121)
            (reg/v:SF 66 [ prob ]))) 760 {*fop_sf_1_sse} (expr_list:REG_DEAD (reg:SF 121)
        (expr_list:REG_EQUAL (div:SF (const_double:SF 1.0e+0 [0x0.8p+1])
                (reg/v:SF 66 [ prob ]))
            (nil))))

(insn 169 168 170 14 sequenceUtil.cpp:354 (set (reg:DF 122)
        (float_extend:DF (reg:SF 120))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg:SF 120)
        (nil)))

(insn 170 169 171 14 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (reg:DF 122)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 122)
        (nil)))

(call_insn 171 170 172 14 sequenceUtil.cpp:354 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("log") [flags 0x41]  <function_decl 0x7f9013e35c00 log>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 172 171 173 14 sequenceUtil.cpp:354 (set (reg:DF 70 [ D.32924 ])
        (reg:DF 21 xmm0)) 104 {*movdf_integer_rex64} (expr_list:REG_DEAD (reg:DF 21 xmm0)
        (nil)))

(debug_insn 173 172 174 14 sequenceUtil.cpp:354 (var_location:SF val (float_truncate:SF (div:DF (mult:DF (float_extend:DF (reg/v:SF 66 [ prob ]))
                (reg:DF 70 [ D.32924 ]))
            (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])))) -1 (nil))

(insn 174 173 175 14 sequenceUtil.cpp:355 (set (reg:DF 123)
        (float_extend:DF (reg/v:SF 66 [ prob ]))) 136 {*extendsfdf2_sse} (expr_list:REG_DEAD (reg/v:SF 66 [ prob ])
        (nil)))

(insn 175 174 176 14 sequenceUtil.cpp:355 (set (reg:DF 124)
        (mult:DF (reg:DF 123)
            (reg:DF 70 [ D.32924 ]))) 750 {*fop_df_comm_sse} (expr_list:REG_DEAD (reg:DF 123)
        (expr_list:REG_DEAD (reg:DF 70 [ D.32924 ])
            (nil))))

(insn 176 175 177 14 sequenceUtil.cpp:355 (set (reg:DF 126)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [96 S8 A64])) 104 {*movdf_integer_rex64} (expr_list:REG_EQUAL (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0])
        (nil)))

(insn 177 176 178 14 sequenceUtil.cpp:355 (set (reg:DF 125)
        (div:DF (reg:DF 124)
            (reg:DF 126))) 761 {*fop_df_1_sse} (expr_list:REG_DEAD (reg:DF 126)
        (expr_list:REG_DEAD (reg:DF 124)
            (expr_list:REG_EQUAL (div:DF (reg:DF 124)
                    (const_double:DF 6.9314718055994528622676398299518041312694549560546875e-1 [0x0.b17217f7d1cf78p+0]))
                (nil)))))

(insn 178 177 179 14 sequenceUtil.cpp:355 (set (reg:SF 127)
        (float_truncate:SF (reg:DF 125))) 141 {*truncdfsf_fast_sse} (expr_list:REG_DEAD (reg:DF 125)
        (nil)))

(insn 179 178 180 14 sequenceUtil.cpp:355 (set (reg/v:SF 69 [ entropy ])
        (plus:SF (reg/v:SF 69 [ entropy ])
            (reg:SF 127))) 749 {*fop_sf_comm_sse} (expr_list:REG_DEAD (reg:SF 127)
        (nil)))

(debug_insn 180 179 181 14 sequenceUtil.cpp:355 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; rd  out 	(84)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 84, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 225, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u204(6){ }u205(7){ }u206(16){ }u207(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; lr  def 	 21 [xmm0]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69
;; live  gen 	 21 [xmm0]
;; live  kill	
;; rd  in  	(92)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 84, 86, 88, 90, 92, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277
;; rd  gen 	(1)
83
;; rd  kill	(10)
83, 84, 85, 86, 87, 88, 89, 90, 91, 92

;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  13 [71.0%] 
(code_label 181 180 182 15 54 "" [1 uses])

(note 182 181 185 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(debug_insn 185 182 186 15 (var_location:SI i (const_int 4 [0x4])) -1 (nil))

(debug_insn 186 185 191 15 (var_location:SF entropy (reg/v:SF 69 [ entropy ])) -1 (nil))

(insn 191 186 197 15 sequenceUtil.cpp:360 (set (reg/i:SF 21 xmm0)
        (reg/v:SF 69 [ entropy ])) 99 {*movsf_1} (expr_list:REG_DEAD (reg/v:SF 69 [ entropy ])
        (nil)))

(insn 197 191 0 15 sequenceUtil.cpp:360 (use (reg/i:SF 21 xmm0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; rd  out 	(88)
4, 9, 14, 19, 24, 25, 26, 59, 60, 82, 83, 97, 102, 107, 112, 117, 122, 127, 164, 169, 174, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(const std::_Rb_tree_node_base*, const std::_Rb_tree_node_base*, const _Val&) [with _Key = char, _Val = std::pair<const char, int>, _KeyOfValue = std::_Select1st<std::pair<const char, int> >, _Compare = std::less<char>, _Alloc = std::allocator<std::pair<const char, int> >] (_ZNSt8_Rb_treeIcSt4pairIKciESt10_Select1stIS2_ESt4lessIcESaIS2_EE10_M_insert_EPKSt18_Rb_tree_node_baseSB_RKS2_)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 14 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 16 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 16 (  1.8)


std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(const std::_Rb_tree_node_base*, const std::_Rb_tree_node_base*, const _Val&) [with _Key = char, _Val = std::pair<const char, int>, _KeyOfValue = std::_Select1st<std::pair<const char, int> >, _Compare = std::less<char>, _Alloc = std::allocator<std::pair<const char, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,3u} r1={4d,2u} r2={4d,2u} r4={4d,2u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={9d,4u} r18={2d} r19={2d} r20={1d,8u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={3d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r58={2d,1u} r61={1d,9u} r64={1d,11u} r65={1d,1u} r66={1d,6u,1d} r67={1d,6u} r69={1d,1u,1d} r70={1d,1u} r71={1d,1u} r72={1d,1u} r77={1d,2u} 
;;    total ref usage 224{133d,89u,2e} in 75{73 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,4] 1[4,4] 2[8,4] 4[12,4] 5[16,5] 6[21,1] 7[22,1] 8[23,2] 9[25,2] 10[27,2] 11[29,2] 12[31,2] 13[33,2] 14[35,2] 15[37,2] 16[39,1] 17[40,9] 18[49,2] 19[51,2] 20[53,1] 21[54,3] 22[57,3] 23[60,3] 24[63,3] 25[66,3] 26[69,3] 27[72,3] 28[75,3] 29[78,2] 30[80,2] 31[82,2] 32[84,2] 33[86,2] 34[88,2] 35[90,2] 36[92,2] 37[94,3] 38[97,3] 39[100,3] 40[103,2] 45[105,2] 46[107,2] 47[109,2] 48[111,2] 49[113,2] 50[115,2] 51[117,2] 52[119,2] 58[121,2] 61[123,1] 64[124,1] 65[125,1] 66[126,1] 67[127,1] 69[128,1] 70[129,1] 71[130,1] 72[131,1] 77[132,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d11(2){ }d15(4){ }d20(5){ }d21(6){ }d22(7){ }d39(16){ }d53(20){ }d56(21){ }d59(22){ }d62(23){ }d65(24){ }d68(25){ }d71(26){ }d74(27){ }d77(28){ }d96(37){ }d99(38){ }d102(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
3, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102
;; rd  kill	(58)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 39, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 94, 95, 96, 97, 98, 99, 100, 101, 102
;; lr  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
3, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102

( 0 )->[2]->( 5 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d21(bb 0 insn -1) }u1(7){ d22(bb 0 insn -1) }u2(16){ d39(bb 0 insn -1) }u3(20){ d53(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 65 66 67 77
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 64 65 66 67 77
;; live  kill	
;; rd  in  	(20)
3, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102
;; rd  gen 	(6)
48, 124, 125, 126, 127, 132
;; rd  kill	(14)
40, 41, 42, 43, 44, 45, 46, 47, 48, 124, 125, 126, 127, 132
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; rd  out 	(26)
3, 7, 11, 15, 20, 21, 22, 39, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 5 { d20(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 4 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 1 { d7(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 5
;;      reg 2 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 109
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 9
;;      reg 65 { d125(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 10
;;      reg 17 { d48(bb 2 insn 9) }

( 2 )->[3]->( 5 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ d21(bb 0 insn -1) }u12(7){ d22(bb 0 insn -1) }u13(16){ d39(bb 0 insn -1) }u14(20){ d53(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 77
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(26)
3, 7, 11, 15, 20, 21, 22, 39, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;; rd  gen 	(1)
40
;; rd  kill	(9)
40, 41, 42, 43, 44, 45, 46, 47, 48
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; rd  out 	(26)
3, 7, 11, 15, 20, 21, 22, 39, 40, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 12
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 14
;;      reg 66 { d126(bb 2 insn 4) }
;;      reg 77 { d132(bb 2 insn 109) }
;;   UD chains for insn luid 2 uid 15
;;      reg 17 { d40(bb 3 insn 14) }

( 3 )->[4]->( 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ d21(bb 0 insn -1) }u20(7){ d22(bb 0 insn -1) }u21(16){ d39(bb 0 insn -1) }u22(20){ d53(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 67
;; lr  def 	 17 [flags] 58 69 70
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  gen 	 17 [flags] 58 69 70
;; live  kill	 17 [flags]
;; rd  in  	(26)
3, 7, 11, 15, 20, 21, 22, 39, 40, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;; rd  gen 	(3)
122, 128, 129
;; rd  kill	(13)
40, 41, 42, 43, 44, 45, 46, 47, 48, 121, 122, 128, 129
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; rd  out 	(28)
3, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 122, 124, 125, 126, 127, 128, 129, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 17
;;      reg 66 { d126(bb 2 insn 4) }
;;   UD chains for insn luid 1 uid 18
;;      reg 66 { d126(bb 2 insn 4) }
;;   UD chains for insn luid 2 uid 19
;;      reg 66 { d126(bb 2 insn 4) }
;;   UD chains for insn luid 8 uid 25
;;      reg 67 { d127(bb 2 insn 5) }
;;   UD chains for insn luid 9 uid 26
;;      reg 67 { d127(bb 2 insn 5) }
;;   UD chains for insn luid 10 uid 27
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 14 uid 31
;;      reg 67 { d127(bb 2 insn 5) }
;;   UD chains for insn luid 15 uid 32
;;      reg 66 { d126(bb 2 insn 4) }
;;      reg 69 { d128(bb 4 insn 31) }
;;   UD chains for insn luid 16 uid 33
;;      reg 17 { d47(bb 4 insn 32) }
;;   eq_note reg 66 { }
;;   eq_note reg 69 { }
;;   UD chains for insn luid 17 uid 34
;;      reg 70 { d129(bb 4 insn 33) }

( 3 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(6){ d21(bb 0 insn -1) }u37(7){ d22(bb 0 insn -1) }u38(16){ d39(bb 0 insn -1) }u39(20){ d53(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 58
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  gen 	 58
;; live  kill	
;; rd  in  	(27)
3, 7, 11, 15, 20, 21, 22, 39, 40, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;; rd  gen 	(1)
121
;; rd  kill	(2)
121, 122
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; rd  out 	(28)
3, 7, 11, 15, 20, 21, 22, 39, 40, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 124, 125, 126, 127, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(6){ d21(bb 0 insn -1) }u41(7){ d22(bb 0 insn -1) }u42(16){ d39(bb 0 insn -1) }u43(20){ d53(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 71
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 61 71
;; live  kill	 17 [flags]
;; rd  in  	(31)
3, 7, 11, 15, 20, 21, 22, 39, 40, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 124, 125, 126, 127, 128, 129, 132
;; rd  gen 	(4)
2, 43, 123, 130
;; rd  kill	(15)
0, 1, 2, 3, 40, 41, 42, 43, 44, 45, 46, 47, 48, 123, 130
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; rd  out 	(32)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 43
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 44
;;      reg 67 { d127(bb 2 insn 5) }
;;   UD chains for insn luid 3 uid 45
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 4 uid 46
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 11 uid 53
;;      reg 7 { d22(bb 0 insn -1) }
;;      reg 5 { d19(bb 6 insn 52) }
;;   UD chains for insn luid 12 uid 54
;;      reg 0 { d2(bb 6 insn 53) }
;;   UD chains for insn luid 13 uid 56
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 14 uid 57
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 15 uid 58
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 16 uid 59
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 17 uid 60
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 23 uid 66
;;      reg 67 { d127(bb 2 insn 5) }
;;   UD chains for insn luid 24 uid 67
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 27 uid 70
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 28 uid 71
;;      reg 71 { d130(bb 6 insn 70) }
;;   UD chains for insn luid 29 uid 72
;;      reg 17 { d43(bb 6 insn 71) }

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ d21(bb 0 insn -1) }u62(7){ d22(bb 0 insn -1) }u63(16){ d39(bb 0 insn -1) }u64(20){ d53(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 67
;; lr  def 	 72
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; live  gen 	 72
;; live  kill	
;; rd  in  	(32)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132
;; rd  gen 	(1)
131
;; rd  kill	(1)
131
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; rd  out 	(33)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 74
;;      reg 67 { d127(bb 2 insn 5) }
;;   UD chains for insn luid 1 uid 75
;;      reg 61 { d123(bb 6 insn 54) }
;;      reg 72 { d131(bb 7 insn 74) }

( 7 6 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(6){ d21(bb 0 insn -1) }u69(7){ d22(bb 0 insn -1) }u70(16){ d39(bb 0 insn -1) }u71(20){ d53(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
;; rd  in  	(33)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
;; rd  gen 	(1)
0
;; rd  kill	(13)
0, 1, 2, 3, 40, 41, 42, 43, 44, 45, 46, 47, 48
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(32)
0, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
;;  UD chains for artificial uses
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 16 { d39(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 81
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 3 uid 84
;;      reg 77 { d132(bb 2 insn 109) }
;;   UD chains for insn luid 4 uid 85
;;      reg 66 { d126(bb 2 insn 4) }
;;   UD chains for insn luid 5 uid 86
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 6 uid 87
;;      reg 58 { d122(bb 4 insn 34) d121(bb 5 insn 39) }
;;   UD chains for insn luid 7 uid 88
;;      reg 7 { d22(bb 0 insn -1) }
;;      reg 1 { d5(bb 8 insn 85) }
;;      reg 2 { d8(bb 8 insn 84) }
;;      reg 4 { d12(bb 8 insn 86) }
;;      reg 5 { d17(bb 8 insn 87) }
;;   UD chains for insn luid 8 uid 89
;;      reg 64 { d124(bb 2 insn 2) }
;;      reg 64 { d124(bb 2 insn 2) }
;;   UD chains for insn luid 10 uid 91
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 11 uid 97
;;      reg 61 { d123(bb 6 insn 54) }
;;   UD chains for insn luid 12 uid 103
;;      reg 0 { d0(bb 8 insn 97) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u87(0){ d0(bb 8 insn 97) }u88(6){ d21(bb 0 insn -1) }u89(7){ d22(bb 0 insn -1) }u90(20){ d53(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(32)
0, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(32)
0, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 8 insn 97) }
;;   reg 6 { d21(bb 0 insn -1) }
;;   reg 7 { d22(bb 0 insn -1) }
;;   reg 20 { d53(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 10 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 113 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 72 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 75 to worklist
  Adding insn 103 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
Finished finding needed instructions:
  Adding insn 97 to worklist
Processing use of (reg 61 [ __z ]) in insn 97:
  Adding insn 54 to worklist
Processing use of (reg 0 ax) in insn 54:
Processing use of (reg 7 sp) in insn 88:
Processing use of (reg 1 dx) in insn 88:
  Adding insn 85 to worklist
Processing use of (reg 2 cx) in insn 88:
  Adding insn 84 to worklist
Processing use of (reg 4 si) in insn 88:
  Adding insn 86 to worklist
Processing use of (reg 5 di) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 58 [ prephitmp.779 ]) in insn 87:
  Adding insn 34 to worklist
  Adding insn 39 to worklist
Processing use of (reg 70) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 17 flags) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 66 [ __p ]) in insn 32:
  Adding insn 4 to worklist
Processing use of (reg 69 [ <variable>.first ]) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 67 [ __v ]) in insn 31:
  Adding insn 5 to worklist
Processing use of (reg 2 cx) in insn 5:
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 61 [ __z ]) in insn 86:
Processing use of (reg 77) in insn 84:
  Adding insn 109 to worklist
Processing use of (reg 64 [ this ]) in insn 109:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 66 [ __p ]) in insn 85:
Processing use of (reg 64 [ this ]) in insn 89:
Processing use of (reg 64 [ this ]) in insn 89:
Processing use of (reg 0 ax) in insn 103:
Processing use of (reg 61 [ __z ]) in insn 75:
Processing use of (reg 72) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 67 [ __v ]) in insn 74:
Processing use of (reg 7 sp) in insn 53:
Processing use of (reg 5 di) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 17 flags) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 71) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 61 [ __z ]) in insn 70:
Processing use of (reg 17 flags) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 66 [ __p ]) in insn 14:
Processing use of (reg 77) in insn 14:
Processing use of (reg 17 flags) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 65 [ __x ]) in insn 9:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:


std::_Rb_tree_iterator<_Val> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(const std::_Rb_tree_node_base*, const std::_Rb_tree_node_base*, const _Val&) [with _Key = char, _Val = std::pair<const char, int>, _KeyOfValue = std::_Select1st<std::pair<const char, int> >, _Compare = std::less<char>, _Alloc = std::allocator<std::pair<const char, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,3u} r1={4d,2u} r2={4d,2u} r4={4d,2u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={9d,4u} r18={2d} r19={2d} r20={1d,8u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={3d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r58={2d,1u} r61={1d,9u} r64={1d,11u} r65={1d,1u} r66={1d,6u,1d} r67={1d,6u} r69={1d,1u,1d} r70={1d,1u} r71={1d,1u} r72={1d,1u} r77={1d,2u} 
;;    total ref usage 224{133d,89u,2e} in 75{73 regular + 2 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120
0[0,4] 1[4,4] 2[8,4] 4[12,4] 5[16,5] 6[21,1] 7[22,1] 8[23,2] 9[25,2] 10[27,2] 11[29,2] 12[31,2] 13[33,2] 14[35,2] 15[37,2] 16[39,1] 17[40,9] 18[49,2] 19[51,2] 20[53,1] 21[54,3] 22[57,3] 23[60,3] 24[63,3] 25[66,3] 26[69,3] 27[72,3] 28[75,3] 29[78,2] 30[80,2] 31[82,2] 32[84,2] 33[86,2] 34[88,2] 35[90,2] 36[92,2] 37[94,3] 38[97,3] 39[100,3] 40[103,2] 45[105,2] 46[107,2] 47[109,2] 48[111,2] 49[113,2] 50[115,2] 51[117,2] 52[119,2] 58[121,2] 61[123,1] 64[124,1] 65[125,1] 66[126,1] 67[127,1] 69[128,1] 70[129,1] 71[130,1] 72[131,1] 77[132,1] 
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 64 65 66 67 77
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 64 65 66 67 77
;; live  kill	
;; rd  in  	(20)
3, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102
;; rd  gen 	(6)
48, 124, 125, 126, 127, 132
;; rd  kill	(14)
40, 41, 42, 43, 44, 45, 46, 47, 48, 124, 125, 126, 127, 132

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/f:DI 64 [ this ])
        (reg:DI 5 di [ this ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ this ])
        (nil)))

(insn 3 2 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/v/f:DI 65 [ __x ])
        (reg:DI 4 si [ __x ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 4 si [ __x ])
        (nil)))

(insn 4 3 5 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/v/f:DI 66 [ __p ])
        (reg:DI 1 dx [ __p ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 1 dx [ __p ])
        (nil)))

(insn 5 4 6 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:874 (set (reg/v/f:DI 67 [ __v ])
        (reg:DI 2 cx [ __v ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 2 cx [ __v ])
        (nil)))

(note 6 5 109 2 NOTE_INSN_FUNCTION_BEG)

(insn 109 6 9 2 (set (reg/f:DI 77)
        (plus:DI (reg/f:DI 64 [ this ])
            (const_int 8 [0x8]))) 274 {*lea_2_rex64} (nil))

(insn 9 109 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 65 [ __x ])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 65 [ __x ])
        (nil)))

(jump_insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 37)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; rd  out 	(26)
3, 7, 11, 15, 20, 21, 22, 39, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132


;; Succ edge  5 [85.0%] 
;; Succ edge  3 [15.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(6){ }u12(7){ }u13(16){ }u14(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 77
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(26)
3, 7, 11, 15, 20, 21, 22, 39, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;; rd  gen 	(1)
40
;; rd  kill	(9)
40, 41, 42, 43, 44, 45, 46, 47, 48

;; Pred edge  2 [15.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 12 11 14 3 (var_location:DI this (reg/f:DI 64 [ this ])) -1 (nil))

(insn 14 12 15 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 66 [ __p ])
            (reg/f:DI 77))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 15 14 16 3 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; rd  out 	(26)
3, 7, 11, 15, 20, 21, 22, 39, 40, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132


;; Succ edge  5 [15.0%] 
;; Succ edge  4 [85.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 67
;; lr  def 	 17 [flags] 58 69 70
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  gen 	 17 [flags] 58 69 70
;; live  kill	 17 [flags]
;; rd  in  	(26)
3, 7, 11, 15, 20, 21, 22, 39, 40, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;; rd  gen 	(3)
122, 128, 129
;; rd  kill	(13)
40, 41, 42, 43, 44, 45, 46, 47, 48, 121, 122, 128, 129

;; Pred edge  3 [85.0%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 17 16 18 4 (var_location:DI __x (reg/v/f:DI 66 [ __p ])) -1 (nil))

(debug_insn 18 17 19 4 (var_location:DI __x (reg/v/f:DI 66 [ __p ])) -1 (nil))

(debug_insn 19 18 20 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:525 (var_location:DI D.4294967178 (reg/v/f:DI 66 [ __p ])) -1 (nil))

(debug_insn 20 19 21 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI D.4294967287 (plus:DI (debug_expr:DI D#118)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 21 20 22 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 22 21 23 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:529 (var_location:DI __x (debug_expr:DI D#9)) -1 (nil))

(debug_insn 23 22 24 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI D.4294967206 (plus:DI (debug_expr:DI D#118)
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 24 23 25 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 25 24 26 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __x (reg/v/f:DI 67 [ __v ])) -1 (nil))

(debug_insn 26 25 27 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI D.4294967205 (reg/v/f:DI 67 [ __v ])) -1 (nil))

(debug_insn 27 26 28 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI D.4294967207 (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 28 27 29 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI this (debug_expr:DI D#89)) -1 (nil))

(debug_insn 29 28 30 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __x (debug_expr:DI D#91)) -1 (nil))

(debug_insn 30 29 31 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __y (debug_expr:DI D#90)) -1 (nil))

(insn 31 30 32 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:QI 69 [ <variable>.first ])
        (mem/s:QI (reg/v/f:DI 67 [ __v ]) [0 <variable>.first+0 S1 A32])) 62 {*movqi_1} (nil))

(insn 32 31 33 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:QI 69 [ <variable>.first ])
            (mem/s:QI (plus:DI (reg/v/f:DI 66 [ __p ])
                    (const_int 32 [0x20])) [0 <variable>._M_value_field.first+0 S1 A64]))) 10 {*cmpqi_1} (expr_list:REG_DEAD (reg:QI 69 [ <variable>.first ])
        (nil)))

(insn 33 32 34 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:QI 70)
        (lt:QI (reg:CCGC 17 flags)
            (const_int 0 [0x0]))) 611 {*setcc_1} (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (expr_list:REG_EQUAL (lt:QI (reg:QI 69 [ <variable>.first ])
                (mem/s:QI (plus:DI (reg/v/f:DI 66 [ __p ])
                        (const_int 32 [0x20])) [0 <variable>._M_value_field.first+0 S1 A64]))
            (nil))))

(insn 34 33 113 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (parallel [
            (set (reg:SI 58 [ prephitmp.779 ])
                (zero_extend:SI (reg:QI 70)))
            (clobber (reg:CC 17 flags))
        ]) 120 {*zero_extendqisi2_movzbw_and} (expr_list:REG_DEAD (reg:QI 70)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(jump_insn 113 34 114 4 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; rd  out 	(28)
3, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 122, 124, 125, 126, 127, 128, 129, 132


;; Succ edge  6 [100.0%] 

(barrier 114 113 37)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 58
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 64 66 67 77
;; live  gen 	 58
;; live  kill	
;; rd  in  	(27)
3, 7, 11, 15, 20, 21, 22, 39, 40, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 124, 125, 126, 127, 132
;; rd  gen 	(1)
121
;; rd  kill	(2)
121, 122

;; Pred edge  3 [15.0%] 
;; Pred edge  2 [85.0%] 
(code_label 37 114 38 5 67 "" [2 uses])

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (set (reg:SI 58 [ prephitmp.779 ])
        (const_int 1 [0x1])) 47 {*movsi_1} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; rd  out 	(28)
3, 7, 11, 15, 20, 21, 22, 39, 40, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 124, 125, 126, 127, 132


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(6){ }u41(7){ }u42(16){ }u43(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 71
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 64 66 67 77
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 61 71
;; live  kill	 17 [flags]
;; rd  in  	(31)
3, 7, 11, 15, 20, 21, 22, 39, 40, 48, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 124, 125, 126, 127, 128, 129, 132
;; rd  gen 	(4)
2, 43, 123, 130
;; rd  kill	(15)
0, 1, 2, 3, 40, 41, 42, 43, 44, 45, 46, 47, 48, 123, 130

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 40 39 41 6 68 "" [1 uses])

(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 42 41 43 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:QI __insert_left (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 43 42 44 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI this (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 44 43 45 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:879 (var_location:DI __x (reg/v/f:DI 67 [ __v ])) -1 (nil))

(debug_insn 45 44 46 6 (var_location:DI this (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 46 45 47 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI D.4294967209 (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 47 46 48 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI D.4294967210 (debug_expr:DI D#87)) -1 (nil))

(debug_insn 48 47 49 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI this (debug_expr:DI D#86)) -1 (nil))

(debug_insn 49 48 50 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI __n (const_int 1 [0x1])) -1 (nil))

(debug_insn 50 49 51 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:359 (var_location:DI D.40531 (const_int 0 [0x0])) -1 (nil))

(debug_insn 51 50 52 6 (var_location:DI this (debug_expr:DI D#86)) -1 (nil))

(insn 52 51 53 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:89 (set (reg:DI 5 di)
        (const_int 40 [0x28])) 89 {*movdi_1_rex64} (nil))

(call_insn 53 52 54 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:89 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Znwm") [flags 0x41]  <function_decl 0x7f9013d1e500 operator new>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 54 53 56 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:89 (set (reg/v/f:DI 61 [ __z ])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(debug_insn 56 54 57 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:369 (var_location:DI __tmp (reg/v/f:DI 61 [ __z ])) -1 (nil))

(debug_insn 57 56 58 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI D.4294967208 (plus:DI (reg/v/f:DI 61 [ __z ])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 58 57 59 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI this (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 59 58 60 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 60 59 61 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:350 (var_location:DI D.4294967271 (reg/f:DI 64 [ this ])) -1 (nil))

(debug_insn 61 60 62 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI this (debug_expr:DI D#26)) -1 (nil))

(debug_insn 62 61 63 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:354 (var_location:DI D.39291 (debug_expr:DI D#25)) -1 (nil))

(debug_insn 63 62 64 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:107 (var_location:DI this (debug_expr:DI D#26)) -1 (nil))

(debug_insn 64 63 65 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 65 64 66 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI __p (debug_expr:DI D#88)) -1 (nil))

(debug_insn 66 65 67 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:371 (var_location:DI __val (reg/v/f:DI 67 [ __v ])) -1 (nil))

(debug_insn 67 66 68 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI D.4294967177 (plus:DI (reg/v/f:DI 61 [ __z ])
        (const_int 32 [0x20]))) -1 (nil))

(debug_insn 68 67 69 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI D.40478 (const_int 8 [0x8])) -1 (nil))

(debug_insn 69 68 70 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (var_location:DI __p (debug_expr:DI D#119)) -1 (nil))

(insn 70 69 71 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (parallel [
            (set (reg/f:DI 71)
                (plus:DI (reg/v/f:DI 61 [ __z ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 71 70 72 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 71)
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (expr_list:REG_DEAD (reg/f:DI 71)
        (nil)))

(jump_insn 72 71 73 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 78)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; rd  out 	(32)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132


;; Succ edge  7 [89.9%]  (fallthru)
;; Succ edge  8 [10.1%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 67
;; lr  def 	 72
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 67 77
;; live  gen 	 72
;; live  kill	
;; rd  in  	(32)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 132
;; rd  gen 	(1)
131
;; rd  kill	(1)
131

;; Pred edge  6 [89.9%]  (fallthru)
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (set (reg:DI 72)
        (mem/s:DI (reg/v/f:DI 67 [ __v ]) [72 S8 A32])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 67 [ __v ])
        (nil)))

(insn 75 74 78 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/ext/new_allocator.h:105 (set (mem/s:DI (plus:DI (reg/v/f:DI 61 [ __z ])
                (const_int 32 [0x20])) [72 <variable>._M_value_field+0 S8 A64])
        (reg:DI 72)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 72)
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; rd  out 	(33)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 58 61 64 66 77
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di]
;; live  kill	 17 [flags]
;; rd  in  	(33)
2, 7, 11, 15, 20, 21, 22, 39, 43, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132
;; rd  gen 	(1)
0
;; rd  kill	(13)
0, 1, 2, 3, 40, 41, 42, 43, 44, 45, 46, 47, 48

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [10.1%] 
(code_label 78 75 105 8 70 "" [1 uses])

(note 105 78 79 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 79 105 80 8 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 80 79 81 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 81 80 84 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:881 (var_location:DI __z (reg/v/f:DI 61 [ __z ])) -1 (nil))

(insn 84 81 85 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:DI 2 cx)
        (reg/f:DI 77)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 77)
        (nil)))

(insn 85 84 86 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:DI 1 dx)
        (reg/v/f:DI 66 [ __p ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 66 [ __p ])
        (nil)))

(insn 86 85 87 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:DI 4 si)
        (reg/v/f:DI 61 [ __z ])) 89 {*movdi_1_rex64} (nil))

(insn 87 86 88 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (set (reg:SI 5 di)
        (reg:SI 58 [ prephitmp.779 ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 58 [ prephitmp.779 ])
        (nil)))

(call_insn 88 87 89 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:883 (call (mem:QI (symbol_ref:DI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x41]  <function_decl 0x7f90127a9000 _Rb_tree_insert_and_rebalance>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(insn 89 88 90 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:886 (parallel [
            (set (mem/s:DI (plus:DI (reg/f:DI 64 [ this ])
                        (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
                (plus:DI (mem/s:DI (plus:DI (reg/f:DI 64 [ this ])
                            (const_int 40 [0x28])) [14 <variable>._M_impl._M_node_count+0 S8 A64])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 64 [ this ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(debug_insn 90 89 91 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:886 (var_location:DI this (clobber (const_int 0 [0x0]))) -1 (nil))

(debug_insn 91 90 97 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:886 (var_location:DI __x (reg/v/f:DI 61 [ __z ])) -1 (nil))

(insn 97 91 103 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:888 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 61 [ __z ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 61 [ __z ])
        (nil)))

(insn 103 97 0 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/stl_tree.h:888 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(32)
0, 7, 11, 15, 20, 21, 22, 39, 53, 56, 59, 62, 65, 68, 71, 74, 77, 96, 99, 102, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function std::basic_string<_CharT, _Traits, _Alloc> std::operator+(const std::basic_string<_CharT, _Traits, _Alloc>&, const _CharT*) [with _CharT = char, _Traits = std::char_traits<char>, _Alloc = std::allocator<char>] (_ZStplIcSt11char_traitsIcESaIcEESbIT_T0_T1_ERKS6_PKS3_)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 5 count 7 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 5 count 10 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 5 count 10 (  1.7)


std::basic_string<_CharT, _Traits, _Alloc> std::operator+(const std::basic_string<_CharT, _Traits, _Alloc>&, const _CharT*) [with _CharT = char, _Traits = std::char_traits<char>, _Alloc = std::allocator<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={8d,4u} r1={8d,2u} r2={6d} r4={8d,3u} r5={11d,6u} r6={1d,5u} r7={1d,10u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,4u} r17={5d} r18={5d} r19={5d} r20={1d,5u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={6d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r60={1d,5u} r61={1d,1u} r62={1d,4u} r64={1d,1u} r66={1d,1u} 
;;    total ref usage 307{256d,51u,0e} in 24{19 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
0[0,8] 1[8,8] 2[16,6] 4[22,8] 5[30,11] 6[41,1] 7[42,1] 8[43,5] 9[48,5] 10[53,5] 11[58,5] 12[63,5] 13[68,5] 14[73,5] 15[78,5] 16[83,1] 17[84,5] 18[89,5] 19[94,5] 20[99,1] 21[100,6] 22[106,6] 23[112,6] 24[118,6] 25[124,6] 26[130,6] 27[136,6] 28[142,6] 29[148,5] 30[153,5] 31[158,5] 32[163,5] 33[168,5] 34[173,5] 35[178,5] 36[183,5] 37[188,6] 38[194,6] 39[200,6] 40[206,5] 45[211,5] 46[216,5] 47[221,5] 48[226,5] 49[231,5] 50[236,5] 51[241,5] 52[246,5] 60[251,1] 61[252,1] 62[253,1] 64[254,1] 66[255,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d7(0){ }d15(1){ }d21(2){ }d29(4){ }d40(5){ }d41(6){ }d42(7){ }d83(16){ }d99(20){ }d105(21){ }d111(22){ }d117(23){ }d123(24){ }d129(25){ }d135(26){ }d141(27){ }d147(28){ }d193(37){ }d199(38){ }d205(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
7, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205
;; rd  kill	(111)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 83, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
7, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205

( 0 )->[2]->( 3 4(EH) )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d41(bb 0 insn -1) }u1(7){ d42(bb 0 insn -1) }u2(16){ d83(bb 0 insn -1) }u3(20){ d99(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 62 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 60 61 62 64
;; live  kill	
;; rd  in  	(20)
7, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205
;; rd  gen 	(5)
4, 251, 252, 253, 254
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 251, 252, 253, 254
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; rd  out 	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 6 { d41(bb 0 insn -1) }
;;   reg 7 { d42(bb 0 insn -1) }
;;   reg 16 { d83(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 2
;;      reg 5 { d40(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 3
;;      reg 4 { d29(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 4
;;      reg 1 { d15(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 9
;;      reg 61 { d252(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 10
;;      reg 60 { d251(bb 2 insn 2) }
;;   UD chains for insn luid 5 uid 11
;;      reg 7 { d42(bb 0 insn -1) }
;;      reg 4 { d28(bb 2 insn 9) }
;;      reg 5 { d31(bb 2 insn 10) }
;;   UD chains for insn luid 6 uid 12
;;      reg 60 { d251(bb 2 insn 2) }
;;   UD chains for insn luid 7 uid 13
;;      reg 62 { d253(bb 2 insn 4) }
;;   UD chains for insn luid 8 uid 14
;;      reg 62 { d253(bb 2 insn 4) }
;;   UD chains for insn luid 9 uid 15
;;      reg 62 { d253(bb 2 insn 4) }
;;   UD chains for insn luid 10 uid 16
;;      reg 7 { d42(bb 0 insn -1) }
;;      reg 5 { d38(bb 2 insn 15) }
;;   UD chains for insn luid 11 uid 17
;;      reg 0 { d5(bb 2 insn 16) }
;;   UD chains for insn luid 12 uid 20
;;      reg 64 { d254(bb 2 insn 17) }
;;   UD chains for insn luid 13 uid 21
;;      reg 62 { d253(bb 2 insn 4) }
;;   UD chains for insn luid 14 uid 22
;;      reg 60 { d251(bb 2 insn 2) }
;;   UD chains for insn luid 15 uid 23
;;      reg 7 { d42(bb 0 insn -1) }
;;      reg 1 { d8(bb 2 insn 20) }
;;      reg 4 { d25(bb 2 insn 21) }
;;      reg 5 { d30(bb 2 insn 22) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ d41(bb 0 insn -1) }u-1(7){ d42(bb 0 insn -1) }u-1(16){ d83(bb 0 insn -1) }u-1(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	
;; live  kill	
;; rd  in  	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; rd  out 	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 6 { d41(bb 0 insn -1) }
;;   reg 7 { d42(bb 0 insn -1) }
;;   reg 16 { d83(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

( 2(EH) )->[4]->( )
;; bb 4 artificial_defs: { d1(0){ }d9(1){ }}
;; bb 4 artificial_uses: { u26(6){ d41(bb 0 insn -1) }u27(7){ d42(bb 0 insn -1) }u28(16){ d83(bb 0 insn -1) }u29(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 66
;; live  kill	
;; rd  in  	(8)
41, 42, 83, 99, 251, 252, 253, 254
;; rd  gen 	(1)
255
;; rd  kill	(1)
255
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(9)
41, 42, 83, 99, 251, 252, 253, 254, 255
;;  UD chains for artificial uses
;;   reg 6 { d41(bb 0 insn -1) }
;;   reg 7 { d42(bb 0 insn -1) }
;;   reg 16 { d83(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 49
;;      reg 0 { d1(bb 4 insn -1) }
;;   UD chains for insn luid 1 uid 29
;;      reg 60 { d251(bb 2 insn 2) }
;;   UD chains for insn luid 2 uid 30
;;      reg 7 { d42(bb 0 insn -1) }
;;      reg 5 { d35(bb 4 insn 29) }
;;   UD chains for insn luid 3 uid 45
;;      reg 66 { d255(bb 4 insn 49) }
;;   UD chains for insn luid 4 uid 46
;;      reg 7 { d42(bb 0 insn -1) }
;;      reg 5 { d33(bb 4 insn 45) }

( 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(6){ d41(bb 0 insn -1) }u38(7){ d42(bb 0 insn -1) }u39(16){ d83(bb 0 insn -1) }u40(20){ d99(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;; rd  gen 	(1)
0
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 6, 7
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(24)
0, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 6 { d41(bb 0 insn -1) }
;;   reg 7 { d42(bb 0 insn -1) }
;;   reg 16 { d83(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 35
;;      reg 60 { d251(bb 2 insn 2) }
;;   UD chains for insn luid 1 uid 41
;;      reg 0 { d0(bb 5 insn 35) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u43(0){ d0(bb 5 insn 35) }u44(6){ d41(bb 0 insn -1) }u45(7){ d42(bb 0 insn -1) }u46(20){ d99(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(24)
0, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(24)
0, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 5 insn 35) }
;;   reg 6 { d41(bb 0 insn -1) }
;;   reg 7 { d42(bb 0 insn -1) }
;;   reg 20 { d99(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 54 to worklist
  Adding insn 46 to worklist
  Adding insn 30 to worklist
  Adding insn 41 to worklist
Finished finding needed instructions:
  Adding insn 35 to worklist
Processing use of (reg 60 [ <result> ]) in insn 35:
  Adding insn 2 to worklist
Processing use of (reg 5 di) in insn 2:
Processing use of (reg 0 ax) in insn 41:
Processing use of (reg 7 sp) in insn 30:
Processing use of (reg 5 di) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 60 [ <result> ]) in insn 29:
Processing use of (reg 7 sp) in insn 46:
Processing use of (reg 5 di) in insn 46:
  Adding insn 45 to worklist
Processing use of (reg 66) in insn 45:
  Adding insn 49 to worklist
Processing use of (reg 0 ax) in insn 49:
Processing use of (reg 7 sp) in insn 11:
Processing use of (reg 4 si) in insn 11:
  Adding insn 9 to worklist
Processing use of (reg 5 di) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 60 [ <result> ]) in insn 10:
Processing use of (reg 61 [ __lhs ]) in insn 9:
  Adding insn 3 to worklist
Processing use of (reg 4 si) in insn 3:
Processing use of (reg 7 sp) in insn 23:
Processing use of (reg 1 dx) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 4 si) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 5 di) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 60 [ <result> ]) in insn 22:
Processing use of (reg 62 [ __rhs ]) in insn 21:
  Adding insn 4 to worklist
Processing use of (reg 1 dx) in insn 4:
Processing use of (reg 64) in insn 20:
  Adding insn 17 to worklist
Processing use of (reg 0 ax) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 7 sp) in insn 16:
Processing use of (reg 5 di) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 62 [ __rhs ]) in insn 15:


std::basic_string<_CharT, _Traits, _Alloc> std::operator+(const std::basic_string<_CharT, _Traits, _Alloc>&, const _CharT*) [with _CharT = char, _Traits = std::char_traits<char>, _Alloc = std::allocator<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={8d,4u} r1={8d,2u} r2={6d} r4={8d,3u} r5={11d,6u} r6={1d,5u} r7={1d,10u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,4u} r17={5d} r18={5d} r19={5d} r20={1d,5u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={6d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r60={1d,5u} r61={1d,1u} r62={1d,4u} r64={1d,1u} r66={1d,1u} 
;;    total ref usage 307{256d,51u,0e} in 24{19 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250
0[0,8] 1[8,8] 2[16,6] 4[22,8] 5[30,11] 6[41,1] 7[42,1] 8[43,5] 9[48,5] 10[53,5] 11[58,5] 12[63,5] 13[68,5] 14[73,5] 15[78,5] 16[83,1] 17[84,5] 18[89,5] 19[94,5] 20[99,1] 21[100,6] 22[106,6] 23[112,6] 24[118,6] 25[124,6] 26[130,6] 27[136,6] 28[142,6] 29[148,5] 30[153,5] 31[158,5] 32[163,5] 33[168,5] 34[173,5] 35[178,5] 36[183,5] 37[188,6] 38[194,6] 39[200,6] 40[206,5] 45[211,5] 46[216,5] 47[221,5] 48[226,5] 49[231,5] 50[236,5] 51[241,5] 52[246,5] 60[251,1] 61[252,1] 62[253,1] 64[254,1] 66[255,1] 
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 60 61 62 64
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 60 61 62 64
;; live  kill	
;; rd  in  	(20)
7, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205
;; rd  gen 	(5)
4, 251, 252, 253, 254
;; rd  kill	(12)
0, 1, 2, 3, 4, 5, 6, 7, 251, 252, 253, 254

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2198 (set (reg/f:DI 60 [ <result> ])
        (reg:DI 5 di [ D.42204 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ D.42204 ])
        (nil)))

(insn 3 2 4 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2198 (set (reg/v/f:DI 61 [ __lhs ])
        (reg:DI 4 si [ __lhs ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 4 si [ __lhs ])
        (nil)))

(insn 4 3 5 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2198 (set (reg/v/f:DI 62 [ __rhs ])
        (reg:DI 1 dx [ __rhs ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 1 dx [ __rhs ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 5 10 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (set (reg:DI 4 si)
        (reg/v/f:DI 61 [ __lhs ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 61 [ __lhs ])
        (nil)))

(insn 10 9 11 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (set (reg:DI 5 di)
        (reg/f:DI 60 [ <result> ])) 89 {*movdi_1_rex64} (nil))

(call_insn 11 10 12 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2201 (call (mem:QI (symbol_ref:DI ("_ZNSsC1ERKSs") [flags 0x41]  <function_decl 0x7f901329b400 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(debug_insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2202 (var_location:DI this (reg/f:DI 60 [ <result> ])) -1 (nil))

(debug_insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2202 (var_location:DI __s (reg/v/f:DI 62 [ __rhs ])) -1 (nil))

(debug_insn 14 13 15 2 (var_location:DI __s (reg/v/f:DI 62 [ __rhs ])) -1 (nil))

(insn 15 14 16 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:263 (set (reg:DI 5 di)
        (reg/v/f:DI 62 [ __rhs ])) 89 {*movdi_1_rex64} (nil))

(call_insn/i 16 15 17 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:263 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f9013e83000 __builtin_strlen>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 17 16 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/char_traits.h:263 (set (reg:DI 64)
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 20 17 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 1 dx)
        (reg:DI 64)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 64)
        (nil)))

(insn 21 20 22 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 4 si)
        (reg/v/f:DI 62 [ __rhs ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/v/f:DI 62 [ __rhs ])
        (nil)))

(insn 22 21 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 5 di)
        (reg/f:DI 60 [ <result> ])) 89 {*movdi_1_rex64} (nil))

(call_insn 23 22 52 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:871 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZNSs6appendEPKcm") [flags 0x41]  <function_decl 0x7f901324a600 append>) [0 S1 A8])
            (const_int 0 [0x0]))) 936 {*call_value_0_rex64} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:DI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 1 [0x1])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; rd  out 	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  4 (ab,abcall,eh)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	
;; live  kill	
;; rd  in  	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  2 [100.0%]  (fallthru)
(note 52 23 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 54 52 55 3 (set (pc)
        (label_ref 53)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; rd  out 	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254


;; Succ edge  5 [100.0%] 

(barrier 55 54 48)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { d1(0){ }d9(1){ }}
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 66
;; live  kill	
;; rd  in  	(8)
41, 42, 83, 99, 251, 252, 253, 254
;; rd  gen 	(1)
255
;; rd  kill	(1)
255

;; Pred edge  2 (ab,abcall,eh)
(code_label/s 48 55 51 4 77 "" [1 uses])

(note 51 48 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 51 27 4 (set (reg:DI 66)
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note/s 27 49 29 4 "" NOTE_INSN_DELETED_LABEL 75)

(insn 29 27 30 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2203 (set (reg:DI 5 di)
        (reg/f:DI 60 [ <result> ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 60 [ <result> ])
        (nil)))

(call_insn 30 29 45 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2203 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f901329ba00 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 45 30 46 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2203 (set (reg:DI 5 di)
        (reg:DI 66)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 66)
        (nil)))

(call_insn 46 45 32 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2203 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 4 -> ()
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(9)
41, 42, 83, 99, 251, 252, 253, 254, 255



(barrier 32 46 53)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(24)
4, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254
;; rd  gen 	(1)
0
;; rd  kill	(8)
0, 1, 2, 3, 4, 5, 6, 7

;; Pred edge  3 [100.0%] 
(code_label 53 32 43 5 78 "" [1 uses])

(note 43 53 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 35 43 41 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2204 (set (reg/i:DI 0 ax)
        (reg/f:DI 60 [ <result> ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 60 [ <result> ])
        (nil)))

(insn 41 35 0 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:2204 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(24)
0, 15, 21, 29, 40, 41, 42, 83, 99, 105, 111, 117, 123, 129, 135, 141, 147, 193, 199, 205, 251, 252, 253, 254


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function std::string decode_kmer_from_intval(kmer_int_type_t, unsigned int) (_Z23decode_kmer_from_intvalyj)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 15 count 21 (  1.6)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 15 count 25 (  1.9)
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 15 count 25 (  1.9)


std::string decode_kmer_from_intval(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={9d,4u} r1={9d,2u} r2={7d,1u} r4={7d,2u} r5={11d,6u} r6={1d,12u} r7={1d,17u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,11u} r17={13d,3u} r18={5d} r19={5d} r20={1d,17u,1d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={6d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r90={2d,3u} r93={2d,5u} r95={1d,11u} r96={2d,5u} r97={1d,5u} r98={1d,1u} r99={1d,1u} r101={2d,2u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r107={1d,1u} 
;;    total ref usage 392{278d,113u,1e} in 61{56 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
0[0,9] 1[9,9] 2[18,7] 4[25,7] 5[32,11] 6[43,1] 7[44,1] 8[45,5] 9[50,5] 10[55,5] 11[60,5] 12[65,5] 13[70,5] 14[75,5] 15[80,5] 16[85,1] 17[86,13] 18[99,5] 19[104,5] 20[109,1] 21[110,6] 22[116,6] 23[122,6] 24[128,6] 25[134,6] 26[140,6] 27[146,6] 28[152,6] 29[158,5] 30[163,5] 31[168,5] 32[173,5] 33[178,5] 34[183,5] 35[188,5] 36[193,5] 37[198,6] 38[204,6] 39[210,6] 40[216,5] 45[221,5] 46[226,5] 47[231,5] 48[236,5] 49[241,5] 50[246,5] 51[251,5] 52[256,5] 90[261,2] 93[263,2] 95[265,1] 96[266,2] 97[268,1] 98[269,1] 99[270,1] 101[271,2] 102[273,1] 103[274,1] 104[275,1] 105[276,1] 107[277,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d8(0){ }d17(1){ }d24(2){ }d31(4){ }d42(5){ }d43(6){ }d44(7){ }d85(16){ }d109(20){ }d115(21){ }d121(22){ }d127(23){ }d133(24){ }d139(25){ }d145(26){ }d151(27){ }d157(28){ }d203(37){ }d209(38){ }d215(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215
;; rd  kill	(113)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 85, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215
;; lr  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215

( 0 )->[2]->( 3 5(EH) )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d43(bb 0 insn -1) }u1(7){ d44(bb 0 insn -1) }u2(16){ d85(bb 0 insn -1) }u3(20){ d109(bb 0 insn -1) }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 95 96 97 98 99
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 95 96 97 98 99
;; live  kill	 17 [flags]
;; rd  in  	(20)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215
;; rd  gen 	(5)
265, 267, 268, 269, 270
;; rd  kill	(6)
265, 266, 267, 268, 269, 270
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; rd  out 	(25)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 265, 267, 268, 269, 270
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 5 { d42(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 35
;;      reg 4 { d31(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 36
;;      reg 1 { d17(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 40
;;      reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 4 uid 41
;;      reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 5 uid 43
;;      reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 6 uid 44
;;      reg 97 { d268(bb 2 insn 36) }
;;   UD chains for insn luid 7 uid 45
;;      reg 98 { d269(bb 2 insn 43) }
;;   eq_note reg 20 { }
;;   UD chains for insn luid 9 uid 47
;;      reg 99 { d270(bb 2 insn 44) }
;;   UD chains for insn luid 10 uid 48
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 11 uid 49
;;      reg 7 { d44(bb 0 insn -1) }
;;      reg 1 { d16(bb 2 insn 46) }
;;      reg 2 { d23(bb 2 insn 45) }
;;      reg 4 { d30(bb 2 insn 47) }
;;      reg 5 { d34(bb 2 insn 48) }

( 2 )->[3]->( 6 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ d43(bb 0 insn -1) }u21(7){ d44(bb 0 insn -1) }u22(16){ d85(bb 0 insn -1) }u23(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; live  gen 	 17 [flags] 93
;; live  kill	
;; rd  in  	(25)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 265, 267, 268, 269, 270
;; rd  gen 	(2)
96, 264
;; rd  kill	(15)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 263, 264
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(27)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 264, 265, 267, 268, 269, 270
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 1 uid 52
;;      reg 96 { d267(bb 2 insn 35) }
;;   UD chains for insn luid 3 uid 53
;;      reg 97 { d268(bb 2 insn 36) }
;;   UD chains for insn luid 4 uid 54
;;      reg 17 { d96(bb 3 insn 53) }

( 3 )->[4]->( 12 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ d43(bb 0 insn -1) }u-1(7){ d44(bb 0 insn -1) }u-1(16){ d85(bb 0 insn -1) }u-1(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  gen 	
;; live  kill	
;; rd  in  	(27)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 264, 265, 267, 268, 269, 270
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; rd  out 	(27)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 264, 265, 267, 268, 269, 270
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }

( 2(EH) )->[5]->( )
;; bb 5 artificial_defs: { d5(0){ }d13(1){ }}
;; bb 5 artificial_uses: { u27(6){ d43(bb 0 insn -1) }u28(7){ d44(bb 0 insn -1) }u29(16){ d85(bb 0 insn -1) }u30(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 101
;; live  kill	
;; rd  in  	(9)
43, 44, 85, 109, 265, 267, 268, 269, 270
;; rd  gen 	(1)
272
;; rd  kill	(2)
271, 272
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(10)
43, 44, 85, 109, 265, 267, 268, 269, 270, 272
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 149
;;      reg 0 { d5(bb 5 insn -1) }
;;   UD chains for insn luid 1 uid 62
;;      reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 63
;;      reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 3 uid 141
;;      reg 101 { d272(bb 5 insn 149) }
;;   UD chains for insn luid 4 uid 142
;;      reg 7 { d44(bb 0 insn -1) }
;;      reg 5 { d32(bb 5 insn 141) }

( 3 10 )->[6]->( 7 9 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ d43(bb 0 insn -1) }u38(7){ d44(bb 0 insn -1) }u39(16){ d85(bb 0 insn -1) }u40(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(36)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(2)
94, 262
;; rd  kill	(15)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 261, 262
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 75
;;      reg 96 { d267(bb 2 insn 35) d266(bb 10 insn 111) }
;;   UD chains for insn luid 2 uid 77
;;      reg 93 { d264(bb 3 insn 73) d263(bb 9 insn 104) }
;;      reg 97 { d268(bb 2 insn 36) }
;;   UD chains for insn luid 3 uid 78
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 5 uid 80
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 6 uid 81
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 7 uid 82
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 8 uid 83
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 9 uid 84
;;      reg 90 { d262(bb 6 insn 83) }
;;   UD chains for insn luid 10 uid 85
;;      reg 90 { d262(bb 6 insn 83) }
;;   UD chains for insn luid 11 uid 86
;;      reg 17 { d94(bb 6 insn 85) }

( 6 )->[7]->( 8 11(EH) )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(6){ d43(bb 0 insn -1) }u53(7){ d44(bb 0 insn -1) }u54(16){ d85(bb 0 insn -1) }u55(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 88
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 1 uid 89
;;      reg 7 { d44(bb 0 insn -1) }
;;      reg 5 { d33(bb 7 insn 88) }

( 7 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ d43(bb 0 insn -1) }u60(7){ d44(bb 0 insn -1) }u61(16){ d85(bb 0 insn -1) }u62(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 90
;; live  kill	
;; rd  in  	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
261
;; rd  kill	(2)
261, 262
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 91
;;      reg 95 { d265(bb 2 insn 34) }

( 6 8 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ d43(bb 0 insn -1) }u65(7){ d44(bb 0 insn -1) }u66(16){ d85(bb 0 insn -1) }u67(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 96 97
;; lr  def 	 17 [flags] 93 102 103 104 105 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; live  gen 	 17 [flags] 93 102 103 104 105 107
;; live  kill	 17 [flags]
;; rd  in  	(36)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(7)
89, 263, 273, 274, 275, 276, 277
;; rd  kill	(20)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 263, 264, 273, 274, 275, 276, 277
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 89, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 94
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 1 uid 95
;;      reg 93 { d264(bb 3 insn 73) d263(bb 9 insn 104) }
;;      reg 97 { d268(bb 2 insn 36) }
;;   UD chains for insn luid 2 uid 96
;;      reg 102 { d273(bb 9 insn 95) }
;;   UD chains for insn luid 3 uid 97
;;      reg 96 { d267(bb 2 insn 35) d266(bb 10 insn 111) }
;;   UD chains for insn luid 4 uid 98
;;      reg 104 { d275(bb 9 insn 97) }
;;   UD chains for insn luid 5 uid 100
;;      reg 105 { d276(bb 9 insn 98) }
;;   UD chains for insn luid 6 uid 101
;;      reg 90 { d262(bb 6 insn 83) d261(bb 8 insn 91) }
;;      reg 103 { d274(bb 9 insn 96) }
;;      reg 107 { d277(bb 9 insn 100) }
;;   UD chains for insn luid 7 uid 102
;;      reg 96 { d267(bb 2 insn 35) d266(bb 10 insn 111) }
;;   UD chains for insn luid 9 uid 104
;;      reg 93 { d264(bb 3 insn 73) d263(bb 9 insn 104) }
;;   UD chains for insn luid 10 uid 106
;;      reg 93 { d263(bb 9 insn 104) }
;;   UD chains for insn luid 12 uid 108
;;      reg 93 { d263(bb 9 insn 104) }
;;      reg 97 { d268(bb 2 insn 36) }
;;   UD chains for insn luid 13 uid 109
;;      reg 17 { d89(bb 9 insn 108) }

( 9 )->[10]->( 6 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(6){ d43(bb 0 insn -1) }u85(7){ d44(bb 0 insn -1) }u86(16){ d85(bb 0 insn -1) }u87(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
;; lr  def 	 17 [flags] 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 96
;; live  kill	 17 [flags]
;; rd  in  	(35)
8, 17, 24, 31, 42, 43, 44, 85, 89, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
266
;; rd  kill	(15)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 266, 267
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(33)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 265, 266, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 111
;;      reg 96 { d267(bb 2 insn 35) d266(bb 10 insn 111) }

( 7(EH) )->[11]->( )
;; bb 11 artificial_defs: { d1(0){ }d9(1){ }}
;; bb 11 artificial_uses: { u89(6){ d43(bb 0 insn -1) }u90(7){ d44(bb 0 insn -1) }u91(16){ d85(bb 0 insn -1) }u92(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 101
;; live  kill	
;; rd  in  	(18)
43, 44, 85, 109, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
271
;; rd  kill	(2)
271, 272
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
43, 44, 85, 109, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 145
;;      reg 0 { d1(bb 11 insn -1) }
;;   UD chains for insn luid 1 uid 117
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 2 uid 118
;;      reg 7 { d44(bb 0 insn -1) }
;;      reg 5 { d38(bb 11 insn 117) }
;;   UD chains for insn luid 3 uid 138
;;      reg 101 { d271(bb 11 insn 145) }
;;   UD chains for insn luid 4 uid 139
;;      reg 7 { d44(bb 0 insn -1) }
;;      reg 5 { d36(bb 11 insn 138) }

( 9 4 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(6){ d43(bb 0 insn -1) }u101(7){ d44(bb 0 insn -1) }u102(16){ d85(bb 0 insn -1) }u103(20){ d109(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(37)
8, 17, 24, 31, 42, 43, 44, 85, 89, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
0
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(37)
0, 17, 24, 31, 42, 43, 44, 85, 89, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 16 { d85(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 127
;;      reg 95 { d265(bb 2 insn 34) }
;;   UD chains for insn luid 1 uid 133
;;      reg 0 { d0(bb 12 insn 127) }

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u106(0){ d0(bb 12 insn 127) }u107(6){ d43(bb 0 insn -1) }u108(7){ d44(bb 0 insn -1) }u109(20){ d109(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(37)
0, 17, 24, 31, 42, 43, 44, 85, 89, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(37)
0, 17, 24, 31, 42, 43, 44, 85, 89, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 12 insn 127) }
;;   reg 6 { d43(bb 0 insn -1) }
;;   reg 7 { d44(bb 0 insn -1) }
;;   reg 20 { d109(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 49 to worklist
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 54 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 155 to worklist
  Adding insn 142 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 89 to worklist
  Adding insn 109 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 94 to worklist
  Adding insn 157 to worklist
  Adding insn 139 to worklist
  Adding insn 118 to worklist
  Adding insn 133 to worklist
Finished finding needed instructions:
  Adding insn 127 to worklist
Processing use of (reg 95 [ <result> ]) in insn 127:
  Adding insn 34 to worklist
Processing use of (reg 5 di) in insn 34:
Processing use of (reg 0 ax) in insn 133:
Processing use of (reg 7 sp) in insn 118:
Processing use of (reg 5 di) in insn 118:
  Adding insn 117 to worklist
Processing use of (reg 95 [ <result> ]) in insn 117:
Processing use of (reg 7 sp) in insn 139:
Processing use of (reg 5 di) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 101 [ save_eptr.370 ]) in insn 138:
  Adding insn 145 to worklist
Processing use of (reg 0 ax) in insn 145:
Processing use of (reg 90 [ prephitmp.842 ]) in insn 101:
  Adding insn 83 to worklist
  Adding insn 91 to worklist
Processing use of (reg 103) in insn 101:
  Adding insn 96 to worklist
Processing use of (reg 107) in insn 101:
  Adding insn 100 to worklist
Processing use of (reg 105) in insn 100:
  Adding insn 98 to worklist
Processing use of (reg 104 [ intval ]) in insn 98:
  Adding insn 97 to worklist
Processing use of (subreg (reg 96 [ intval ]) 0) in insn 97:
  Adding insn 35 to worklist
  Adding insn 111 to worklist
Processing use of (reg 96 [ intval ]) in insn 111:
Processing use of (reg 4 si) in insn 35:
Processing use of (reg 102) in insn 96:
  Adding insn 95 to worklist
Processing use of (reg 93 [ i ]) in insn 95:
  Adding insn 73 to worklist
  Adding insn 104 to worklist
Processing use of (reg 97 [ kmer_length ]) in insn 95:
  Adding insn 36 to worklist
Processing use of (reg 1 dx) in insn 36:
Processing use of (reg 93 [ i ]) in insn 104:
Processing use of (reg 95 [ <result> ]) in insn 91:
Processing use of (reg 95 [ <result> ]) in insn 83:
Processing use of (reg 17 flags) in insn 109:
  Adding insn 108 to worklist
Processing use of (reg 93 [ i ]) in insn 108:
Processing use of (reg 97 [ kmer_length ]) in insn 108:
Processing use of (reg 7 sp) in insn 89:
Processing use of (reg 5 di) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 95 [ <result> ]) in insn 88:
Processing use of (reg 17 flags) in insn 86:
  Adding insn 85 to worklist
Processing use of (reg 90 [ prephitmp.842 ]) in insn 85:
Processing use of (reg 7 sp) in insn 142:
Processing use of (reg 5 di) in insn 142:
  Adding insn 141 to worklist
Processing use of (reg 101 [ save_eptr.370 ]) in insn 141:
  Adding insn 149 to worklist
Processing use of (reg 0 ax) in insn 149:
Processing use of (reg 17 flags) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 97 [ kmer_length ]) in insn 53:
Processing use of (reg 7 sp) in insn 49:
Processing use of (reg 1 dx) in insn 49:
  Adding insn 46 to worklist
Processing use of (reg 2 cx) in insn 49:
  Adding insn 45 to worklist
Processing use of (reg 4 si) in insn 49:
  Adding insn 47 to worklist
Processing use of (reg 5 di) in insn 49:
  Adding insn 48 to worklist
Processing use of (reg 95 [ <result> ]) in insn 48:
Processing use of (reg 99 [ kmer_length ]) in insn 47:
  Adding insn 44 to worklist
Processing use of (reg 97 [ kmer_length ]) in insn 44:
Processing use of (reg 98) in insn 45:
  Adding insn 43 to worklist
Processing use of (reg 20 frame) in insn 43:


std::string decode_kmer_from_intval(kmer_int_type_t, unsigned int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={9d,4u} r1={9d,2u} r2={7d,1u} r4={7d,2u} r5={11d,6u} r6={1d,12u} r7={1d,17u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,11u} r17={13d,3u} r18={5d} r19={5d} r20={1d,17u,1d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={6d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r90={2d,3u} r93={2d,5u} r95={1d,11u} r96={2d,5u} r97={1d,5u} r98={1d,1u} r99={1d,1u} r101={2d,2u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r107={1d,1u} 
;;    total ref usage 392{278d,113u,1e} in 61{56 regular + 5 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260
0[0,9] 1[9,9] 2[18,7] 4[25,7] 5[32,11] 6[43,1] 7[44,1] 8[45,5] 9[50,5] 10[55,5] 11[60,5] 12[65,5] 13[70,5] 14[75,5] 15[80,5] 16[85,1] 17[86,13] 18[99,5] 19[104,5] 20[109,1] 21[110,6] 22[116,6] 23[122,6] 24[128,6] 25[134,6] 26[140,6] 27[146,6] 28[152,6] 29[158,5] 30[163,5] 31[168,5] 32[173,5] 33[178,5] 34[183,5] 35[188,5] 36[193,5] 37[198,6] 38[204,6] 39[210,6] 40[216,5] 45[221,5] 46[226,5] 47[231,5] 48[236,5] 49[241,5] 50[246,5] 51[251,5] 52[256,5] 90[261,2] 93[263,2] 95[265,1] 96[266,2] 97[268,1] 98[269,1] 99[270,1] 101[271,2] 102[273,1] 103[274,1] 104[275,1] 105[276,1] 107[277,1] 
(note 33 0 38 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 95 96 97 98 99
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 95 96 97 98 99
;; live  kill	 17 [flags]
;; rd  in  	(20)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215
;; rd  gen 	(5)
265, 267, 268, 269, 270
;; rd  kill	(6)
265, 266, 267, 268, 269, 270

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 38 33 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 34 38 35 2 sequenceUtil.cpp:304 (set (reg/f:DI 95 [ <result> ])
        (reg:DI 5 di [ D.42262 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ D.42262 ])
        (nil)))

(insn 35 34 36 2 sequenceUtil.cpp:304 (set (reg/v:DI 96 [ intval ])
        (reg:DI 4 si [ intval ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 4 si [ intval ])
        (nil)))

(insn 36 35 37 2 sequenceUtil.cpp:304 (set (reg/v:SI 97 [ kmer_length ])
        (reg:SI 1 dx [ kmer_length ])) 47 {*movsi_1} (expr_list:REG_DEAD (reg:SI 1 dx [ kmer_length ])
        (nil)))

(note 37 36 40 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 40 37 41 2 (var_location:DI this (plus:DI (reg/f:DI 20 frame)
        (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(debug_insn 41 40 43 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:101 (var_location:DI this (plus:DI (reg/f:DI 20 frame)
        (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 43 41 44 2 sequenceUtil.cpp:306 (parallel [
            (set (reg/f:DI 98)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 44 43 45 2 sequenceUtil.cpp:306 (set (reg:DI 99 [ kmer_length ])
        (zero_extend:DI (reg/v:SI 97 [ kmer_length ]))) 123 {zero_extendsidi2_rex64} (nil))

(insn 45 44 46 2 sequenceUtil.cpp:306 (set (reg:DI 2 cx)
        (reg/f:DI 98)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 98)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -1 [0xffffffffffffffff]))
            (nil))))

(insn 46 45 47 2 sequenceUtil.cpp:306 (set (reg:SI 1 dx)
        (const_int 32 [0x20])) 47 {*movsi_1} (nil))

(insn 47 46 48 2 sequenceUtil.cpp:306 (set (reg:DI 4 si)
        (reg:DI 99 [ kmer_length ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 99 [ kmer_length ])
        (nil)))

(insn 48 47 49 2 sequenceUtil.cpp:306 (set (reg:DI 5 di)
        (reg/f:DI 95 [ <result> ])) 89 {*movdi_1_rex64} (nil))

(call_insn 49 48 50 2 sequenceUtil.cpp:306 (call (mem:QI (symbol_ref:DI ("_ZNSsC1EmcRKSaIcE") [flags 0x41]  <function_decl 0x7f9013291a00 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:SI 1 dx)
                    (expr_list:REG_EH_REGION (const_int 1 [0x1])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; rd  out 	(25)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 265, 267, 268, 269, 270


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  5 (ab,abcall,eh)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(6){ }u21(7){ }u22(16){ }u23(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95 96 97
;; live  gen 	 17 [flags] 93
;; live  kill	
;; rd  in  	(25)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 265, 267, 268, 269, 270
;; rd  gen 	(2)
96, 264
;; rd  kill	(15)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 263, 264

;; Pred edge  2 [100.0%]  (fallthru)
(note 50 49 51 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 51 50 52 3 (var_location:SI i (const_int 1 [0x1])) -1 (nil))

(debug_insn 52 51 73 3 (var_location:DI intval (reg/v:DI 96 [ intval ])) -1 (nil))

(insn 73 52 53 3 sequenceUtil.cpp:308 (set (reg/v:SI 93 [ i ])
        (const_int 1 [0x1])) 47 {*movsi_1} (nil))

(insn 53 73 54 3 sequenceUtil.cpp:308 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 97 [ kmer_length ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 54 53 154 3 sequenceUtil.cpp:308 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 153)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(27)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 264, 265, 267, 268, 269, 270


;; Succ edge  6 [95.5%] 
;; Succ edge  4 [4.5%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  gen 	
;; live  kill	
;; rd  in  	(27)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 264, 265, 267, 268, 269, 270
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  3 [4.5%]  (fallthru)
(note 154 54 155 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 155 154 156 4 (set (pc)
        (label_ref 125)) -1 (nil))
;; End of basic block 4 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; rd  out 	(27)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 264, 265, 267, 268, 269, 270


;; Succ edge  12 [100.0%] 

(barrier 156 155 148)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { d5(0){ }d13(1){ }}
;; bb 5 artificial_uses: { u27(6){ }u28(7){ }u29(16){ }u30(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 101
;; live  kill	
;; rd  in  	(9)
43, 44, 85, 109, 265, 267, 268, 269, 270
;; rd  gen 	(1)
272
;; rd  kill	(2)
271, 272

;; Pred edge  2 (ab,abcall,eh)
(code_label/s 148 156 151 5 90 "" [1 uses])

(note 151 148 149 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 149 151 58 5 (set (reg/f:DI 101 [ save_eptr.370 ])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note/s 58 149 62 5 "" NOTE_INSN_DELETED_LABEL 82)

(debug_insn 62 58 63 5 (var_location:DI this (plus:DI (reg/f:DI 20 frame)
        (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(debug_insn 63 62 141 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/allocator.h:109 (var_location:DI this (plus:DI (reg/f:DI 20 frame)
        (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 141 63 142 5 sequenceUtil.cpp:308 (set (reg:DI 5 di)
        (reg/f:DI 101 [ save_eptr.370 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 101 [ save_eptr.370 ])
        (nil)))

(call_insn 142 141 70 5 sequenceUtil.cpp:308 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 5 -> ()
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(10)
43, 44, 85, 109, 265, 267, 268, 269, 270, 272



(barrier 70 142 153)

;; Start of basic block ( 3 10) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 17 [flags] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(36)
8, 17, 24, 31, 42, 43, 44, 85, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(2)
94, 262
;; rd  kill	(15)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 261, 262

;; Pred edge  3 [95.5%] 
;; Pred edge  10 [100.0%]  (dfs_back)
(code_label 153 70 152 6 91 "" [2 uses])

(note 152 153 75 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 75 152 76 6 sequenceUtil.cpp:310 (var_location:SI D.4294967174 (subreg:SI (reg/v:DI 96 [ intval ]) 0)) -1 (nil))

(debug_insn 76 75 77 6 sequenceUtil.cpp:310 (var_location:SI base_num (and:SI (debug_expr:SI D#122)
        (const_int 3 [0x3]))) -1 (nil))

(debug_insn 77 76 78 6 sequenceUtil.cpp:312 (var_location:SI D.4294967175 (minus:SI (reg/v:SI 97 [ kmer_length ])
        (reg/v:SI 93 [ i ]))) -1 (nil))

(debug_insn 78 77 79 6 sequenceUtil.cpp:312 (var_location:DI this (reg/f:DI 95 [ <result> ])) -1 (nil))

(debug_insn 79 78 80 6 sequenceUtil.cpp:312 (var_location:DI __pos (zero_extend:DI (debug_expr:SI D#121))) -1 (nil))

(debug_insn 80 79 81 6 sequenceUtil.cpp:312 (var_location:DI this (reg/f:DI 95 [ <result> ])) -1 (nil))

(debug_insn 81 80 82 6 (var_location:DI this (reg/f:DI 95 [ <result> ])) -1 (nil))

(debug_insn 82 81 83 6 (var_location:DI this (reg/f:DI 95 [ <result> ])) -1 (nil))

(insn 83 82 84 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 90 [ prephitmp.842 ])
        (mem/s/f:DI (reg/f:DI 95 [ <result> ]) [32 <variable>._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(debug_insn 84 83 85 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (plus:DI (reg/f:DI 90 [ prephitmp.842 ])
        (const_int -24 [0xffffffffffffffe8]))) -1 (nil))

(insn 85 84 86 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 90 [ prephitmp.842 ])
                    (const_int -8 [0xfffffffffffffff8])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil))

(jump_insn 86 85 87 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
            (nil))))
;; End of basic block 6 -> ( 7 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277


;; Succ edge  7 [63.3%]  (fallthru)
;; Succ edge  9 [36.7%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(0)

;; rd  kill	(0)


;; Pred edge  6 [63.3%]  (fallthru)
(note 87 86 88 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/f:DI 95 [ <result> ])) 89 {*movdi_1_rex64} (nil))

(call_insn 89 88 90 7 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f901322ec00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 7 -> ( 8 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277


;; Succ edge  8 [100.0%]  (fallthru)
;; Succ edge  11 (ab,abcall,eh,loop_exit)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 90
;; live  kill	
;; rd  in  	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
261
;; rd  kill	(2)
261, 262

;; Pred edge  7 [100.0%]  (fallthru)
(note 90 89 91 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 91 90 92 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg/f:DI 90 [ prephitmp.842 ])
        (mem/s/f:DI (reg/f:DI 95 [ <result> ]) [32 <variable>._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 96 97
;; lr  def 	 17 [flags] 93 102 103 104 105 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 93 95 96 97
;; live  gen 	 17 [flags] 93 102 103 104 105 107
;; live  kill	 17 [flags]
;; rd  in  	(36)
8, 17, 24, 31, 42, 43, 44, 85, 94, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(7)
89, 263, 273, 274, 275, 276, 277
;; rd  kill	(20)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 263, 264, 273, 274, 275, 276, 277

;; Pred edge  6 [36.7%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 92 91 93 9 85 "" [1 uses])

(note 93 92 94 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(debug_insn 94 93 95 9 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:746 (var_location:DI this (reg/f:DI 95 [ <result> ])) -1 (nil))

(insn 95 94 96 9 sequenceUtil.cpp:312 (parallel [
            (set (reg:SI 102)
                (minus:SI (reg/v:SI 97 [ kmer_length ])
                    (reg/v:SI 93 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) 320 {*subsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 96 95 97 9 sequenceUtil.cpp:312 (set (reg:DI 103)
        (zero_extend:DI (reg:SI 102))) 123 {zero_extendsidi2_rex64} (expr_list:REG_DEAD (reg:SI 102)
        (nil)))

(insn 97 96 98 9 sequenceUtil.cpp:312 (set (reg:DI 104 [ intval ])
        (sign_extend:DI (subreg:SI (reg/v:DI 96 [ intval ]) 0))) 127 {extendsidi2_rex64} (nil))

(insn 98 97 100 9 sequenceUtil.cpp:312 (parallel [
            (set (reg:DI 105)
                (and:DI (reg:DI 104 [ intval ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 375 {*anddi_1_rex64} (expr_list:REG_DEAD (reg:DI 104 [ intval ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 100 98 101 9 sequenceUtil.cpp:312 (set (reg:QI 107)
        (mem/s/j:QI (plus:DI (reg:DI 105)
                (symbol_ref:DI ("_int_to_base") [flags 0x2]  <var_decl 0x7f9012470b40 _int_to_base>)) [0 _int_to_base S1 A8])) 62 {*movqi_1} (expr_list:REG_DEAD (reg:DI 105)
        (nil)))

(insn 101 100 102 9 sequenceUtil.cpp:312 (set (mem:QI (plus:DI (reg/f:DI 90 [ prephitmp.842 ])
                (reg:DI 103)) [0 S1 A8])
        (reg:QI 107)) 62 {*movqi_1} (expr_list:REG_DEAD (reg:QI 107)
        (expr_list:REG_DEAD (reg:DI 103)
            (expr_list:REG_DEAD (reg/f:DI 90 [ prephitmp.842 ])
                (nil)))))

(debug_insn 102 101 103 9 sequenceUtil.cpp:316 (var_location:DI D.4294967176 (lshiftrt:DI (reg/v:DI 96 [ intval ])
        (const_int 2 [0x2]))) -1 (nil))

(debug_insn 103 102 104 9 sequenceUtil.cpp:316 (var_location:DI intval (debug_expr:DI D#120)) -1 (nil))

(insn 104 103 106 9 sequenceUtil.cpp:308 (parallel [
            (set (reg/v:SI 93 [ i ])
                (plus:SI (reg/v:SI 93 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 106 104 107 9 (var_location:SI i (reg/v:SI 93 [ i ])) -1 (nil))

(debug_insn 107 106 108 9 (var_location:DI intval (debug_expr:DI D#120)) -1 (nil))

(insn 108 107 109 9 sequenceUtil.cpp:308 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 97 [ kmer_length ])
            (reg/v:SI 93 [ i ]))) 5 {*cmpsi_1_insn} (nil))

(jump_insn 109 108 110 9 sequenceUtil.cpp:308 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 125)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(35)
8, 17, 24, 31, 42, 43, 44, 85, 89, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277


;; Succ edge  10 [95.5%]  (fallthru)
;; Succ edge  12 [4.5%]  (loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(6){ }u85(7){ }u86(16){ }u87(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
;; lr  def 	 17 [flags] 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  gen 	 96
;; live  kill	 17 [flags]
;; rd  in  	(35)
8, 17, 24, 31, 42, 43, 44, 85, 89, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
266
;; rd  kill	(15)
86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 266, 267

;; Pred edge  9 [95.5%]  (fallthru)
(note 110 109 111 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 157 10 sequenceUtil.cpp:316 (parallel [
            (set (reg/v:DI 96 [ intval ])
                (lshiftrt:DI (reg/v:DI 96 [ intval ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 550 {*lshrdi3_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 157 111 158 10 (set (pc)
        (label_ref 153)) -1 (nil))
;; End of basic block 10 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 95 96 97
;; rd  out 	(33)
8, 17, 24, 31, 42, 43, 44, 85, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 265, 266, 268, 269, 270, 273, 274, 275, 276, 277


;; Succ edge  6 [100.0%]  (dfs_back)

(barrier 158 157 144)

;; Start of basic block ( 7) -> 11
;; bb 11 artificial_defs: { d1(0){ }d9(1){ }}
;; bb 11 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  gen 	 0 [ax] 1 [dx] 5 [di] 101
;; live  kill	
;; rd  in  	(18)
43, 44, 85, 109, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
271
;; rd  kill	(2)
271, 272

;; Pred edge  7 (ab,abcall,eh,loop_exit)
(code_label/s 144 158 147 11 89 "" [1 uses])

(note 147 144 145 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 145 147 115 11 (set (reg/f:DI 101 [ save_eptr.370 ])
        (reg:DI 0 ax)) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(note/s 115 145 117 11 "" NOTE_INSN_DELETED_LABEL 87)

(insn 117 115 118 11 sequenceUtil.cpp:319 (set (reg:DI 5 di)
        (reg/f:DI 95 [ <result> ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 95 [ <result> ])
        (nil)))

(call_insn 118 117 138 11 sequenceUtil.cpp:319 (call (mem:QI (symbol_ref:DI ("_ZNSsD1Ev") [flags 0x41]  <function_decl 0x7f901329ba00 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 138 118 139 11 sequenceUtil.cpp:319 (set (reg:DI 5 di)
        (reg/f:DI 101 [ save_eptr.370 ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 101 [ save_eptr.370 ])
        (nil)))

(call_insn 139 138 120 11 sequenceUtil.cpp:319 (call (mem:QI (symbol_ref:DI ("_Unwind_Resume") [flags 0x41]) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 11 -> ()
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(19)
43, 44, 85, 109, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 273, 274, 275, 276, 277



(barrier 120 139 125)

;; Start of basic block ( 9 4) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(6){ }u101(7){ }u102(16){ }u103(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 95
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(37)
8, 17, 24, 31, 42, 43, 44, 85, 89, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277
;; rd  gen 	(1)
0
;; rd  kill	(9)
0, 1, 2, 3, 4, 5, 6, 7, 8

;; Pred edge  9 [4.5%]  (loop_exit)
;; Pred edge  4 [100.0%] 
(code_label 125 120 136 12 79 "" [2 uses])

(note 136 125 127 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 127 136 133 12 sequenceUtil.cpp:320 (set (reg/i:DI 0 ax)
        (reg/f:DI 95 [ <result> ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg/f:DI 95 [ <result> ])
        (nil)))

(insn 133 127 0 12 sequenceUtil.cpp:320 (use (reg/i:DI 0 ax)) -1 (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(37)
0, 17, 24, 31, 42, 43, 44, 85, 89, 96, 109, 115, 121, 127, 133, 139, 145, 151, 157, 203, 209, 215, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 273, 274, 275, 276, 277


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function bool contains_non_gatc(std::string) (_Z17contains_non_gatcSs)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 19 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 20 (  1.8)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 14 count 22 (    2)


bool contains_non_gatc(std::string)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,10u} r7={1d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,9u} r17={8d,4u} r18={1d} r19={1d} r20={1d,10u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={2d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={2d,6u} r60={2d,2u} r61={2d,3u} r62={2d,1u} r63={2d,4u} r65={1d,14u} r66={1d,1u} 
;;    total ref usage 164{85d,79u,0e} in 42{41 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72
0[0,3] 1[3,2] 2[5,2] 4[7,2] 5[9,3] 6[12,1] 7[13,1] 8[14,1] 9[15,1] 10[16,1] 11[17,1] 12[18,1] 13[19,1] 14[20,1] 15[21,1] 16[22,1] 17[23,8] 18[31,1] 19[32,1] 20[33,1] 21[34,2] 22[36,2] 23[38,2] 24[40,2] 25[42,2] 26[44,2] 27[46,2] 28[48,2] 29[50,1] 30[51,1] 31[52,1] 32[53,1] 33[54,1] 34[55,1] 35[56,1] 36[57,1] 37[58,2] 38[60,2] 39[62,2] 40[64,1] 45[65,1] 46[66,1] 47[67,1] 48[68,1] 49[69,1] 50[70,1] 51[71,1] 52[72,1] 59[73,2] 60[75,2] 61[77,2] 62[79,2] 63[81,2] 65[83,1] 66[84,1] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d2(0){ }d4(1){ }d6(2){ }d8(4){ }d11(5){ }d12(6){ }d13(7){ }d22(16){ }d33(20){ }d35(21){ }d37(22){ }d39(23){ }d41(24){ }d43(25){ }d45(26){ }d47(27){ }d49(28){ }d59(37){ }d61(38){ }d63(39){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;; live  kill	
;; rd  in  	(0)

;; rd  gen 	(20)
2, 4, 6, 8, 11, 12, 13, 22, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63
;; rd  kill	(38)
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 22, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 58, 59, 60, 61, 62, 63
;; lr  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(20)
2, 4, 6, 8, 11, 12, 13, 22, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63

( 0 )->[2]->( 3 9 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ d12(bb 0 insn -1) }u1(7){ d13(bb 0 insn -1) }u2(16){ d22(bb 0 insn -1) }u3(20){ d33(bb 0 insn -1) }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 65
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 59 60 65
;; live  kill	 17 [flags]
;; rd  in  	(20)
2, 4, 6, 8, 11, 12, 13, 22, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63
;; rd  gen 	(4)
29, 74, 76, 83
;; rd  kill	(13)
23, 24, 25, 26, 27, 28, 29, 30, 73, 74, 75, 76, 83
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; rd  out 	(24)
2, 4, 6, 8, 11, 12, 13, 22, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 74, 76, 83
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 3
;;      reg 5 { d11(bb 0 insn -1) }
;;   UD chains for insn luid 2 uid 9
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 10
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 11
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 12
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 13
;;      reg 59 { d74(bb 2 insn 12) }
;;   UD chains for insn luid 7 uid 14
;;      reg 59 { d74(bb 2 insn 12) }
;;   UD chains for insn luid 8 uid 15
;;      reg 17 { d29(bb 2 insn 14) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(6){ d12(bb 0 insn -1) }u13(7){ d13(bb 0 insn -1) }u14(16){ d22(bb 0 insn -1) }u15(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; live  gen 	 61 63
;; live  kill	
;; rd  in  	(24)
2, 4, 6, 8, 11, 12, 13, 22, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 74, 76, 83
;; rd  gen 	(2)
78, 82
;; rd  kill	(4)
77, 78, 81, 82
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; rd  out 	(26)
2, 4, 6, 8, 11, 12, 13, 22, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 74, 76, 78, 82, 83
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 3 8 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ d12(bb 0 insn -1) }u17(7){ d13(bb 0 insn -1) }u18(16){ d22(bb 0 insn -1) }u19(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(32)
2, 4, 6, 8, 11, 12, 13, 22, 23, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(1)
28
;; rd  kill	(8)
23, 24, 25, 26, 27, 28, 29, 30
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; rd  out 	(31)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 20
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 21
;;      reg 63 { d82(bb 3 insn 17) d81(bb 8 insn 50) }
;;   UD chains for insn luid 2 uid 22
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 3 uid 23
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 24
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 25
;;      reg 60 { d76(bb 2 insn 13) d75(bb 8 insn 54) }
;;   UD chains for insn luid 6 uid 26
;;      reg 60 { d76(bb 2 insn 13) d75(bb 8 insn 54) }
;;   UD chains for insn luid 7 uid 27
;;      reg 17 { d28(bb 4 insn 26) }

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(6){ d12(bb 0 insn -1) }u29(7){ d13(bb 0 insn -1) }u30(16){ d22(bb 0 insn -1) }u31(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 63 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 63 65
;; live  gen 	 5 [di] 59
;; live  kill	
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(1)
73
;; rd  kill	(2)
73, 74
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; rd  out 	(30)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 75, 76, 77, 78, 81, 82, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 29
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 30
;;      reg 7 { d13(bb 0 insn -1) }
;;      reg 5 { d10(bb 5 insn 29) }
;;   UD chains for insn luid 2 uid 31
;;      reg 65 { d83(bb 2 insn 3) }

( 5 4 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(6){ d12(bb 0 insn -1) }u37(7){ d13(bb 0 insn -1) }u38(16){ d22(bb 0 insn -1) }u39(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 63
;; lr  def 	 17 [flags] 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; live  gen 	 17 [flags] 66
;; live  kill	
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(2)
24, 84
;; rd  kill	(9)
23, 24, 25, 26, 27, 28, 29, 30, 84
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; rd  out 	(31)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 34
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 1 uid 35
;;      reg 59 { d74(bb 2 insn 12) d73(bb 5 insn 31) }
;;      reg 63 { d82(bb 3 insn 17) d81(bb 8 insn 50) }
;;   UD chains for insn luid 3 uid 37
;;      reg 59 { d74(bb 2 insn 12) d73(bb 5 insn 31) }
;;      reg 63 { d82(bb 3 insn 17) d81(bb 8 insn 50) }
;;   UD chains for insn luid 4 uid 39
;;      reg 66 { d84(bb 6 insn 37) }
;;   UD chains for insn luid 5 uid 40
;;      reg 17 { d24(bb 6 insn 39) }

( 6 )->[7]->( 10 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(6){ d12(bb 0 insn -1) }u48(7){ d13(bb 0 insn -1) }u49(16){ d22(bb 0 insn -1) }u50(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 62
;; live  kill	
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(1)
80
;; rd  kill	(2)
79, 80
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(32)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 80, 81, 82, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 6 )->[8]->( 4 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(6){ d12(bb 0 insn -1) }u52(7){ d13(bb 0 insn -1) }u53(16){ d22(bb 0 insn -1) }u54(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61
;; lr  def 	 17 [flags] 60 61 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; live  gen 	 17 [flags] 60 61 63
;; live  kill	 17 [flags]
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(4)
23, 75, 77, 81
;; rd  kill	(14)
23, 24, 25, 26, 27, 28, 29, 30, 75, 76, 77, 78, 81, 82
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; rd  out 	(28)
2, 4, 6, 8, 11, 12, 13, 22, 23, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 77, 81, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 47
;;      reg 61 { d78(bb 3 insn 18) d77(bb 8 insn 47) }
;;   UD chains for insn luid 1 uid 49
;;      reg 61 { d77(bb 8 insn 47) }
;;   UD chains for insn luid 2 uid 50
;;      reg 61 { d77(bb 8 insn 47) }
;;   UD chains for insn luid 3 uid 51
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 4 uid 52
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 5 uid 53
;;      reg 65 { d83(bb 2 insn 3) }
;;   UD chains for insn luid 6 uid 54
;;      reg 59 { d74(bb 2 insn 12) d73(bb 5 insn 31) }
;;   UD chains for insn luid 7 uid 56
;;      reg 59 { d74(bb 2 insn 12) d73(bb 5 insn 31) }
;;      reg 63 { d81(bb 8 insn 50) }
;;   UD chains for insn luid 8 uid 57
;;      reg 17 { d23(bb 8 insn 56) }

( 2 8 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(6){ d12(bb 0 insn -1) }u66(7){ d13(bb 0 insn -1) }u67(16){ d22(bb 0 insn -1) }u68(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 62
;; live  kill	
;; rd  in  	(30)
2, 4, 6, 8, 11, 12, 13, 22, 23, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 81, 83, 84
;; rd  gen 	(1)
79
;; rd  kill	(2)
79, 80
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(31)
2, 4, 6, 8, 11, 12, 13, 22, 23, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 79, 81, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

( 9 7 )->[10]->( 1 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ d12(bb 0 insn -1) }u70(7){ d13(bb 0 insn -1) }u71(16){ d22(bb 0 insn -1) }u72(20){ d33(bb 0 insn -1) }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(35)
2, 4, 6, 8, 11, 12, 13, 22, 23, 24, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84
;; rd  gen 	(1)
0
;; rd  kill	(3)
0, 1, 2
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(35)
0, 4, 6, 8, 11, 12, 13, 22, 23, 24, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84
;;  UD chains for artificial uses
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 16 { d22(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }
;;   UD chains for insn luid 0 uid 67
;;      reg 62 { d80(bb 7 insn 42) d79(bb 9 insn 60) }
;;   UD chains for insn luid 1 uid 73
;;      reg 0 { d0(bb 10 insn 67) }

( 10 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u75(0){ d0(bb 10 insn 67) }u76(6){ d12(bb 0 insn -1) }u77(7){ d13(bb 0 insn -1) }u78(20){ d33(bb 0 insn -1) }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;; live  gen 	
;; live  kill	
;; rd  in  	(35)
0, 4, 6, 8, 11, 12, 13, 22, 23, 24, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84
;; rd  gen 	(0)

;; rd  kill	(0)

;; lr  out 	
;; live  out 	
;; rd  out 	(35)
0, 4, 6, 8, 11, 12, 13, 22, 23, 24, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84
;;  UD chains for artificial uses
;;   reg 0 { d0(bb 10 insn 67) }
;;   reg 6 { d12(bb 0 insn -1) }
;;   reg 7 { d13(bb 0 insn -1) }
;;   reg 20 { d33(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 30 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 81 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 73 to worklist
Finished finding needed instructions:
  Adding insn 67 to worklist
Processing use of (reg 62 [ D.31798 ]) in insn 67:
  Adding insn 42 to worklist
  Adding insn 60 to worklist
Processing use of (reg 0 ax) in insn 73:
Processing use of (reg 17 flags) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 59 [ prephitmp.887 ]) in insn 56:
  Adding insn 12 to worklist
  Adding insn 31 to worklist
Processing use of (reg 63 [ D.31789 ]) in insn 56:
  Adding insn 50 to worklist
Processing use of (reg 61 [ i ]) in insn 50:
  Adding insn 47 to worklist
Processing use of (reg 61 [ i ]) in insn 47:
  Adding insn 18 to worklist
Processing use of (reg 65 [ kmer ]) in insn 31:
  Adding insn 3 to worklist
Processing use of (reg 5 di) in insn 3:
Processing use of (reg 65 [ kmer ]) in insn 12:
Processing use of (reg 17 flags) in insn 40:
  Adding insn 39 to worklist
Processing use of (reg 66) in insn 39:
  Adding insn 37 to worklist
Processing use of (reg 59 [ prephitmp.887 ]) in insn 37:
Processing use of (reg 63 [ D.31789 ]) in insn 37:
  Adding insn 17 to worklist
Processing use of (reg 7 sp) in insn 30:
Processing use of (reg 5 di) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 65 [ kmer ]) in insn 29:
Processing use of (reg 17 flags) in insn 27:
  Adding insn 26 to worklist
Processing use of (reg 60 [ D.39717 ]) in insn 26:
  Adding insn 13 to worklist
  Adding insn 54 to worklist
Processing use of (reg 59 [ prephitmp.887 ]) in insn 54:
Processing use of (reg 59 [ prephitmp.887 ]) in insn 13:
Processing use of (reg 17 flags) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 59 [ prephitmp.887 ]) in insn 14:


bool contains_non_gatc(std::string)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9] 39 [r10]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,10u} r7={1d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,9u} r17={8d,4u} r18={1d} r19={1d} r20={1d,10u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={2d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={2d,6u} r60={2d,2u} r61={2d,3u} r62={2d,1u} r63={2d,4u} r65={1d,14u} r66={1d,1u} 
;;    total ref usage 164{85d,79u,0e} in 42{41 regular + 1 call} insns.
;; Reaching defs:

  sparse invalidated 	
  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 14, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72
0[0,3] 1[3,2] 2[5,2] 4[7,2] 5[9,3] 6[12,1] 7[13,1] 8[14,1] 9[15,1] 10[16,1] 11[17,1] 12[18,1] 13[19,1] 14[20,1] 15[21,1] 16[22,1] 17[23,8] 18[31,1] 19[32,1] 20[33,1] 21[34,2] 22[36,2] 23[38,2] 24[40,2] 25[42,2] 26[44,2] 27[46,2] 28[48,2] 29[50,1] 30[51,1] 31[52,1] 32[53,1] 33[54,1] 34[55,1] 35[56,1] 36[57,1] 37[58,2] 38[60,2] 39[62,2] 40[64,1] 45[65,1] 46[66,1] 47[67,1] 48[68,1] 49[69,1] 50[70,1] 51[71,1] 52[72,1] 59[73,2] 60[75,2] 61[77,2] 62[79,2] 63[81,2] 65[83,1] 66[84,1] 
(note 2 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 65
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 59 60 65
;; live  kill	 17 [flags]
;; rd  in  	(20)
2, 4, 6, 8, 11, 12, 13, 22, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63
;; rd  gen 	(4)
29, 74, 76, 83
;; rd  kill	(13)
23, 24, 25, 26, 27, 28, 29, 30, 73, 74, 75, 76, 83

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 sequenceUtil.cpp:30 (set (reg/v/f:DI 65 [ kmer ])
        (reg:DI 5 di [ kmer ])) 89 {*movdi_1_rex64} (expr_list:REG_DEAD (reg:DI 5 di [ kmer ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 8 4 9 2 (var_location:SI i (const_int 0 [0x0])) -1 (nil))

(debug_insn 9 8 10 2 sequenceUtil.cpp:32 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 10 9 11 2 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 11 10 12 2 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(insn 12 11 13 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:278 (set (reg/f:DI 59 [ prephitmp.887 ])
        (mem/s/f:DI (reg/v/f:DI 65 [ kmer ]) [32 <variable>._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))

(insn 13 12 14 2 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 60 [ D.39717 ])
                (plus:DI (reg/f:DI 59 [ prephitmp.887 ])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 14 13 15 2 sequenceUtil.cpp:32 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/s:DI (plus:DI (reg/f:DI 59 [ prephitmp.887 ])
                    (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64])
            (const_int 0 [0x0]))) 0 {cmpdi_ccno_1_rex64} (nil))

(jump_insn 15 14 16 2 sequenceUtil.cpp:32 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 58)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 2 -> ( 3 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; rd  out 	(24)
2, 4, 6, 8, 11, 12, 13, 22, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 74, 76, 83


;; Succ edge  3 [95.5%]  (fallthru)
;; Succ edge  9 [4.5%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(6){ }u13(7){ }u14(16){ }u15(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 61 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 65
;; live  gen 	 61 63
;; live  kill	
;; rd  in  	(24)
2, 4, 6, 8, 11, 12, 13, 22, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 74, 76, 83
;; rd  gen 	(2)
78, 82
;; rd  kill	(4)
77, 78, 81, 82

;; Pred edge  2 [95.5%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 sequenceUtil.cpp:32 (set (reg:DI 63 [ D.31789 ])
        (const_int 0 [0x0])) 89 {*movdi_1_rex64} (nil))

(insn 18 17 55 3 sequenceUtil.cpp:32 (set (reg/v:SI 61 [ i ])
        (const_int 0 [0x0])) 47 {*movsi_1} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; rd  out 	(26)
2, 4, 6, 8, 11, 12, 13, 22, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 74, 76, 78, 82, 83


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 8) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(32)
2, 4, 6, 8, 11, 12, 13, 22, 23, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(1)
28
;; rd  kill	(8)
23, 24, 25, 26, 27, 28, 29, 30

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  8 [95.5%]  (dfs_back)
(code_label 55 18 19 4 98 "" [1 uses])

(note 19 55 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 20 19 21 4 sequenceUtil.cpp:33 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 21 20 22 4 sequenceUtil.cpp:33 (var_location:DI __pos (reg:DI 63 [ D.31789 ])) -1 (nil))

(debug_insn 22 21 23 4 sequenceUtil.cpp:33 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 23 22 24 4 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 24 23 25 4 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 25 24 26 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (var_location:DI this (reg/f:DI 60 [ D.39717 ])) -1 (nil))

(insn 26 25 27 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/s:SI (plus:DI (reg/f:DI 60 [ D.39717 ])
                    (const_int 16 [0x10])) [5 <variable>.D.11486._M_refcount+0 S4 A64])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (expr_list:REG_DEAD (reg/f:DI 60 [ D.39717 ])
        (nil)))

(jump_insn 27 26 28 4 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:301 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; rd  out 	(31)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84


;; Succ edge  5 [63.3%]  (fallthru)
;; Succ edge  6 [36.7%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 63 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 61 63 65
;; live  gen 	 5 [di] 59
;; live  kill	
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(1)
73
;; rd  kill	(2)
73, 74

;; Pred edge  4 [63.3%]  (fallthru)
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg:DI 5 di)
        (reg/v/f:DI 65 [ kmer ])) 89 {*movdi_1_rex64} (nil))

(call_insn 30 29 31 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (call (mem:QI (symbol_ref:DI ("_ZNSs12_M_leak_hardEv") [flags 0x41]  <function_decl 0x7f901322ec00 _M_leak_hard>) [0 S1 A8])
        (const_int 0 [0x0])) 646 {*call_0} (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 31 30 32 5 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:302 (set (reg/f:DI 59 [ prephitmp.887 ])
        (mem/s/f:DI (reg/v/f:DI 65 [ kmer ]) [32 <variable>._M_dataplus._M_p+0 S8 A64])) 89 {*movdi_1_rex64} (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; rd  out 	(30)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 75, 76, 77, 78, 81, 82, 83, 84


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 63
;; lr  def 	 17 [flags] 66
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 63 65
;; live  gen 	 17 [flags] 66
;; live  kill	
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 28, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(2)
24, 84
;; rd  kill	(9)
23, 24, 25, 26, 27, 28, 29, 30, 84

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [36.7%] 
(code_label 32 31 33 6 95 "" [1 uses])

(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 34 33 35 6 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:746 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 35 34 36 6 sequenceUtil.cpp:33 (var_location:QI D.4294967173 (mem:QI (plus:DI (reg/f:DI 59 [ prephitmp.887 ])
            (reg:DI 63 [ D.31789 ])) [0 S1 A8])) -1 (nil))

(debug_insn 36 35 37 6 sequenceUtil.cpp:33 (var_location:QI c (debug_expr:QI D#123)) -1 (nil))

(insn 37 36 39 6 sequenceUtil.cpp:35 (set (reg:DI 66)
        (sign_extend:DI (mem:QI (plus:DI (reg/f:DI 59 [ prephitmp.887 ])
                    (reg:DI 63 [ D.31789 ])) [0 S1 A8]))) 129 {extendqidi2} (expr_list:REG_DEAD (reg:DI 63 [ D.31789 ])
        (nil)))

(insn 39 37 40 6 sequenceUtil.cpp:35 (set (reg:CC 17 flags)
        (compare:CC (mem/s/j:QI (plus:DI (reg:DI 66)
                    (symbol_ref:DI ("_base_to_int") [flags 0x2]  <var_decl 0x7f9012470be0 _base_to_int>)) [0 _base_to_int S1 A8])
            (const_int 3 [0x3]))) 10 {*cmpqi_1} (expr_list:REG_DEAD (reg:DI 66)
        (nil)))

(jump_insn 40 39 41 6 sequenceUtil.cpp:35 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; rd  out 	(31)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84


;; Succ edge  7 [4.5%]  (fallthru,loop_exit)
;; Succ edge  8 [95.5%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(6){ }u48(7){ }u49(16){ }u50(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 62
;; live  kill	
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(1)
80
;; rd  kill	(2)
79, 80

;; Pred edge  6 [4.5%]  (fallthru,loop_exit)
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 81 7 sequenceUtil.cpp:35 (set (reg:QI 62 [ D.31798 ])
        (const_int 1 [0x1])) 62 {*movqi_1} (nil))

(jump_insn 81 42 82 7 (set (pc)
        (label_ref 61)) -1 (nil))
;; End of basic block 7 -> ( 10)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(32)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 80, 81, 82, 83, 84


;; Succ edge  10 [100.0%] 

(barrier 82 81 45)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61
;; lr  def 	 17 [flags] 60 61 63
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61 65
;; live  gen 	 17 [flags] 60 61 63
;; live  kill	 17 [flags]
;; rd  in  	(31)
2, 4, 6, 8, 11, 12, 13, 22, 24, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 81, 82, 83, 84
;; rd  gen 	(4)
23, 75, 77, 81
;; rd  kill	(14)
23, 24, 25, 26, 27, 28, 29, 30, 75, 76, 77, 78, 81, 82

;; Pred edge  6 [95.5%] 
(code_label 45 82 46 8 96 "" [1 uses])

(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 49 8 sequenceUtil.cpp:32 (parallel [
            (set (reg/v:SI 61 [ i ])
                (plus:SI (reg/v:SI 61 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 286 {*addsi_1} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(debug_insn 49 47 50 8 (var_location:SI i (reg/v:SI 61 [ i ])) -1 (nil))

(insn 50 49 51 8 sequenceUtil.cpp:32 (set (reg:DI 63 [ D.31789 ])
        (zero_extend:DI (reg/v:SI 61 [ i ]))) 123 {zero_extendsidi2_rex64} (nil))

(debug_insn 51 50 52 8 sequenceUtil.cpp:32 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 52 51 53 8 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(debug_insn 53 52 54 8 (var_location:DI this (reg/v/f:DI 65 [ kmer ])) -1 (nil))

(insn 54 53 56 8 /usr/lib/gcc/x86_64-redhat-linux/4.4.6/../../../../include/c++/4.4.6/bits/basic_string.h:286 (parallel [
            (set (reg/f:DI 60 [ D.39717 ])
                (plus:DI (reg/f:DI 59 [ prephitmp.887 ])
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) 281 {*adddi_1_rex64} (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 56 54 57 8 sequenceUtil.cpp:32 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 63 [ D.31789 ])
            (mem/s:DI (plus:DI (reg/f:DI 59 [ prephitmp.887 ])
                    (const_int -24 [0xffffffffffffffe8])) [14 <variable>.D.11486._M_length+0 S8 A64]))) 2 {cmpdi_1_insn_rex64} (nil))

(jump_insn 57 56 58 8 sequenceUtil.cpp:32 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 55)
            (pc))) 617 {*jcc_1} (expr_list:REG_DEAD (reg:CC 17 flags)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 8 -> ( 4 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 61 63 65
;; rd  out 	(28)
2, 4, 6, 8, 11, 12, 13, 22, 23, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 77, 81, 83, 84


;; Succ edge  4 [95.5%]  (dfs_back)
;; Succ edge  9 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 2 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 62
;; live  kill	
;; rd  in  	(30)
2, 4, 6, 8, 11, 12, 13, 22, 23, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 81, 83, 84
;; rd  gen 	(1)
79
;; rd  kill	(2)
79, 80

;; Pred edge  2 [4.5%] 
;; Pred edge  8 [4.5%]  (fallthru,loop_exit)
(code_label 58 57 59 9 94 "" [1 uses])

(note 59 58 60 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 9 sequenceUtil.cpp:32 (set (reg:QI 62 [ D.31798 ])
        (const_int 0 [0x0])) 62 {*movqi_1} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; rd  out 	(31)
2, 4, 6, 8, 11, 12, 13, 22, 23, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 79, 81, 83, 84


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 7) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax]
;; live  kill	
;; rd  in  	(35)
2, 4, 6, 8, 11, 12, 13, 22, 23, 24, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84
;; rd  gen 	(1)
0
;; rd  kill	(3)
0, 1, 2

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 61 60 62 10 97 "" [1 uses])

(note 62 61 67 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 67 62 73 10 sequenceUtil.cpp:49 (set (reg/i:QI 0 ax)
        (reg:QI 62 [ D.31798 ])) 62 {*movqi_1} (expr_list:REG_DEAD (reg:QI 62 [ D.31798 ])
        (nil)))

(insn 73 67 0 10 sequenceUtil.cpp:49 (use (reg/i:QI 0 ax)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; rd  out 	(35)
0, 4, 6, 8, 11, 12, 13, 22, 23, 24, 29, 33, 35, 37, 39, 41, 43, 45, 47, 49, 59, 61, 63, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
