Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr  3 12:14:21 2025
| Host         : E381-W10-2255 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (2)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_hk/daisy_mode_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0                23153        0.051        0.000                      0                23153        1.000        0.000                       0                  9302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         
  par_clk         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk           0.068        0.000                      0                20518        0.060        0.000                      0                20518        2.750        0.000                       0                  8001  
  pll_dac_clk_1x        0.485        0.000                      0                   45        0.174        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_ser_clk                                                                                                                                                       1.845        0.000                       0                     4  
clk_fpga_3              0.208        0.000                      0                 1969        0.103        0.000                      0                 1969        1.000        0.000                       0                   965  
rx_clk                                                                                                                                                              2.333        0.000                       0                     4  
  par_clk               3.723        0.000                      0                  460        0.055        0.000                      0                  460        3.020        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           3.427        0.000                      0                   64        0.051        0.000                      0                   64  
par_clk         pll_adc_clk           3.207        0.000                      0                  147        0.149        0.000                      0                  147  
pll_adc_clk     pll_dac_clk_1x        4.200        0.000                      0                   28        0.212        0.000                      0                   28  
pll_adc_clk     par_clk               1.265        0.000                      0                   85        0.230        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        par_clk                  1.569        0.000                      0                   17        1.668        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][14]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 1.942ns (27.935%)  route 5.010ns (72.065%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.385ns = ( 13.385 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.775    12.859    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X8Y60          FDRE                                         r  i_fads/signal_width_reg[0][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.495    13.385    i_fads/adc_clk
    SLICE_X8Y60          FDRE                                         r  i_fads/signal_width_reg[0][14]/C
                         clock pessimism              0.343    13.728    
                         clock uncertainty           -0.069    13.659    
    SLICE_X8Y60          FDRE (Setup_fdre_C_R)       -0.732    12.927    i_fads/signal_width_reg[0][14]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][13]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.942ns (27.996%)  route 4.995ns (72.004%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.760    12.844    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.494    13.384    i_fads/adc_clk
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][13]/C
                         clock pessimism              0.343    13.727    
                         clock uncertainty           -0.069    13.658    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.732    12.926    i_fads/signal_width_reg[0][13]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][22]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.942ns (27.996%)  route 4.995ns (72.004%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.760    12.844    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.494    13.384    i_fads/adc_clk
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][22]/C
                         clock pessimism              0.343    13.727    
                         clock uncertainty           -0.069    13.658    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.732    12.926    i_fads/signal_width_reg[0][22]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][29]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.942ns (27.996%)  route 4.995ns (72.004%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.760    12.844    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.494    13.384    i_fads/adc_clk
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][29]/C
                         clock pessimism              0.343    13.727    
                         clock uncertainty           -0.069    13.658    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.732    12.926    i_fads/signal_width_reg[0][29]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][30]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.942ns (27.996%)  route 4.995ns (72.004%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.760    12.844    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.494    13.384    i_fads/adc_clk
    SLICE_X12Y61         FDRE                                         r  i_fads/signal_width_reg[0][30]/C
                         clock pessimism              0.343    13.727    
                         clock uncertainty           -0.069    13.658    
    SLICE_X12Y61         FDRE (Setup_fdre_C_R)       -0.732    12.926    i_fads/signal_width_reg[0][30]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.942ns (28.071%)  route 4.976ns (71.929%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.742    12.825    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.496    13.386    i_fads/adc_clk
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][10]/C
                         clock pessimism              0.343    13.729    
                         clock uncertainty           -0.069    13.660    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.732    12.928    i_fads/signal_width_reg[0][10]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][16]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.942ns (28.071%)  route 4.976ns (71.929%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.742    12.825    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.496    13.386    i_fads/adc_clk
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][16]/C
                         clock pessimism              0.343    13.729    
                         clock uncertainty           -0.069    13.660    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.732    12.928    i_fads/signal_width_reg[0][16]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][18]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.942ns (28.071%)  route 4.976ns (71.929%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.742    12.825    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.496    13.386    i_fads/adc_clk
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][18]/C
                         clock pessimism              0.343    13.729    
                         clock uncertainty           -0.069    13.660    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.732    12.928    i_fads/signal_width_reg[0][18]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][20]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.942ns (28.071%)  route 4.976ns (71.929%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.742    12.825    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.496    13.386    i_fads/adc_clk
    SLICE_X10Y57         FDRE                                         r  i_fads/signal_width_reg[0][20]/C
                         clock pessimism              0.343    13.729    
                         clock uncertainty           -0.069    13.660    
    SLICE_X10Y57         FDRE (Setup_fdre_C_R)       -0.732    12.928    i_fads/signal_width_reg[0][20]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 i_fads/adc_values_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_fads/signal_width_reg[0][17]/R
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 1.942ns (28.123%)  route 4.963ns (71.877%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 13.383 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.674     5.907    i_fads/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_fads/adc_values_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y47         FDRE (Prop_fdre_C_Q)         0.456     6.363 r  i_fads/adc_values_reg[1][1]/Q
                         net (fo=8, routed)           0.993     7.356    i_fads/adc_values_reg[1][13]_0[1]
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.480 r  i_fads/signal_width[1][31]_i_47/O
                         net (fo=1, routed)           0.711     8.191    i_fads/p_0_in__0[1]
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.315 r  i_fads/signal_width[1][31]_i_20/O
                         net (fo=1, routed)           0.644     8.959    i_fads/signal_width[1][31]_i_20_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.509 r  i_fads/signal_width_reg[1][31]_i_7/CO[3]
                         net (fo=1, routed)           0.001     9.510    i_fads/signal_width_reg[1][31]_i_7_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.739 r  i_fads/signal_width_reg[1][31]_i_4/CO[2]
                         net (fo=6, routed)           1.019    10.758    i_fads/signal_width_reg[1][31]_i_4_n_1
    SLICE_X13Y54         LUT6 (Prop_lut6_I2_O)        0.310    11.068 r  i_fads/signal_width[0][31]_i_2/O
                         net (fo=33, routed)          0.867    11.935    i_fads/signal_width[0][31]_i_2_n_0
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.149    12.084 r  i_fads/signal_width[0][31]_i_1/O
                         net (fo=31, routed)          0.729    12.812    i_fads/signal_width[0][31]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  i_fads/signal_width_reg[0][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.493    13.383    i_fads/adc_clk
    SLICE_X10Y62         FDRE                                         r  i_fads/signal_width_reg[0][17]/C
                         clock pessimism              0.343    13.726    
                         clock uncertainty           -0.069    13.657    
    SLICE_X10Y62         FDRE (Setup_fdre_C_R)       -0.732    12.925    i_fads/signal_width_reg[0][17]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  0.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMD32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMS32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMS32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ps/axi_master_0/axi_awwr_pt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    ps/axi_master_0/adc_clk
    SLICE_X1Y6           FDRE                                         r  ps/axi_master_0/axi_awwr_pt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     2.139 r  ps/axi_master_0/axi_awwr_pt_reg[0]/Q
                         net (fo=60, routed)          0.242     2.381    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/ADDRD0
    SLICE_X0Y6           RAMS32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.851     2.392    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/WCLK
    SLICE_X0Y6           RAMS32                                       r  ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.381     2.011    
    SLICE_X0Y6           RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.321    ps/axi_master_0/axi_awfifo_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_scope/set_b_axi_stop_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_wr1/sys_stop_addr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.220%)  route 0.259ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.559     1.974    i_scope/adc_clk
    SLICE_X22Y8          FDRE                                         r  i_scope/set_b_axi_stop_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDRE (Prop_fdre_C_Q)         0.141     2.115 r  i_scope/set_b_axi_stop_reg[6]/Q
                         net (fo=2, routed)           0.259     2.375    i_scope/i_wr1/sys_stop_addr_r_reg[31]_0[6]
    SLICE_X17Y8          FDRE                                         r  i_scope/i_wr1/sys_stop_addr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.830     2.371    i_scope/i_wr1/adc_clk
    SLICE_X17Y8          FDRE                                         r  i_scope/i_wr1/sys_stop_addr_r_reg[6]/C
                         clock pessimism             -0.130     2.241    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.070     2.311    i_scope/i_wr1/sys_stop_addr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 i_asg/buf_a_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[0]/dac_buf_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.565     1.980    i_asg/adc_clk
    SLICE_X7Y41          FDRE                                         r  i_asg/buf_a_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     2.121 r  i_asg/buf_a_addr_reg[12]/Q
                         net (fo=15, routed)          0.170     2.291    i_asg/ch[0]/buf_addr_i[12]
    RAMB36_X0Y8          RAMB36E1                                     r  i_asg/ch[0]/dac_buf_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.876     2.417    i_asg/ch[0]/adc_clk
    RAMB36_X0Y8          RAMB36E1                                     r  i_asg/ch[0]/dac_buf_reg_0/CLKARDCLK
                         clock pessimism             -0.378     2.040    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.223    i_asg/ch[0]/dac_buf_reg_0
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y14     i_scope/i_dfilt1_chb/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y14     i_scope/i_dfilt1_cha/bb_mult/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y5      i_scope/i_dfilt1_chb/kk_mult_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y2     i_scope/adc_b_buf_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5     i_scope/adc_b_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3     i_scope/adc_b_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y8     i_asg/ch[0]/dac_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y0     i_scope/i_wr0/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y0     i_scope/i_wr0/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y9     i_asg/ch[0]/dac_buf_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y7      ps/axi_master_0/axi_awfifo_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master_0/axi_awfifo_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y5      ps/axi_master_0/axi_awfifo_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y0      ps/axi_master_0/axi_wfifo_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      ps/axi_master_0/axi_wfifo_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X0Y1      ps/axi_master_0/axi_wfifo_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.456ns (18.777%)  route 1.973ns (81.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.973     8.417    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.456ns (18.846%)  route 1.964ns (81.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.964     8.408    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.456ns (18.877%)  route 1.960ns (81.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.960     8.404    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.343     9.777    
                         clock uncertainty           -0.069     9.708    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     8.910    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.028%)  route 1.940ns (80.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.940     8.385    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         f  oddr_dac_dat[5]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.456ns (19.020%)  route 1.941ns (80.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.941     8.386    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         f  oddr_dac_dat[8]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.245%)  route 1.913ns (80.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.913     8.358    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         f  oddr_dac_dat[4]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.253%)  route 1.912ns (80.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 9.428 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.912     8.357    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.538     9.428    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         f  oddr_dac_dat[3]/C
                         clock pessimism              0.343     9.771    
                         clock uncertainty           -0.069     9.702    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     8.904    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.456ns (19.317%)  route 1.905ns (80.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.905     8.349    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism              0.343     9.772    
                         clock uncertainty           -0.069     9.703    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     8.905    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.456ns (19.467%)  route 1.886ns (80.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.886     8.331    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.343     9.768    
                         clock uncertainty           -0.069     9.699    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     8.901    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.542%)  route 1.877ns (80.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.988ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.755     5.988    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     6.444 r  dac_rst_reg/Q
                         net (fo=17, routed)          1.877     8.322    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     8.906    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  0.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.141ns (15.490%)  route 0.769ns (84.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.769     2.918    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.631%)  route 0.823ns (85.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.823     2.972    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.141ns (14.577%)  route 0.826ns (85.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.826     2.975    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.514%)  route 0.830ns (85.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.830     2.980    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.125     2.267    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.743    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.141ns (14.529%)  route 0.829ns (85.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.829     2.979    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.291%)  route 0.846ns (85.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.846     2.995    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.831%)  route 0.878ns (86.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.878     3.028    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.125     2.265    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.741    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.028    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.141ns (13.804%)  route 0.880ns (86.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.880     3.030    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.141ns (13.638%)  route 0.893ns (86.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.893     3.042    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.125     2.269    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.745    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           3.042    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.617%)  route 0.894ns (86.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.593     2.008    dac_clk_1x
    SLICE_X43Y47         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     2.149 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.894     3.044    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.125     2.263    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.739    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_a_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y59    dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y59    dac_dat_a_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_b_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    dac_dat_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    dac_dat_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    dac_dat_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y74    dac_dat_b_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_b_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y47    dac_rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y69    dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y69    dac_dat_a_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y69    dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y69    dac_dat_a_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y78    dac_dat_a_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_ser_clk/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y28    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.318ns (49.017%)  route 2.411ns (50.983%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     3.379 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=9, routed)           0.570     3.949    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.321     4.270 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.696     4.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.328     5.293 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.699     5.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     6.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.496 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.505    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.945 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.438     7.383    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.306     7.689 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     7.689    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X5Y77          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.527     7.719    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y77          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230     7.949    
                         clock uncertainty           -0.083     7.866    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.031     7.897    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 2.229ns (48.370%)  route 2.379ns (51.630%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     3.379 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=9, routed)           0.570     3.949    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.321     4.270 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.696     4.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.328     5.293 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.699     5.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     6.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.496 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.505    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.861 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     7.267    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.301     7.568 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.568    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X5Y77          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.527     7.719    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y77          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.230     7.949    
                         clock uncertainty           -0.083     7.866    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.029     7.895    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.311ns (50.420%)  route 2.272ns (49.580%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 7.719 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     3.379 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=9, routed)           0.570     3.949    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.321     4.270 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.696     4.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.328     5.293 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.699     5.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     6.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.496 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.505    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.937 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.300     7.236    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.307     7.543 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     7.543    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X5Y77          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.527     7.719    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y77          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230     7.949    
                         clock uncertainty           -0.083     7.866    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.032     7.898    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 2.194ns (47.969%)  route 2.380ns (52.031%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 7.671 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     3.379 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=9, routed)           0.570     3.949    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.321     4.270 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.696     4.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.328     5.293 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.699     5.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     6.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.496 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.505    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.820 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.407     7.227    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X6Y75          LUT3 (Prop_lut3_I0_O)        0.307     7.534 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     7.534    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X6Y75          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.479     7.671    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y75          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230     7.901    
                         clock uncertainty           -0.083     7.818    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.079     7.897    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 2.203ns (49.201%)  route 2.275ns (50.799%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     3.379 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=9, routed)           0.570     3.949    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.321     4.270 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.696     4.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.328     5.293 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.699     5.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     6.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.496 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.505    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.622 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.622    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.841 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.302     7.143    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.295     7.438 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.438    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y75          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.524     7.716    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y75          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.031     7.894    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.894    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 2.201ns (49.285%)  route 2.265ns (50.715%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.652     2.960    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y73          FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.419     3.379 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=9, routed)           0.570     3.949    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.321     4.270 f  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.696     4.965    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/m_axi_awready
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.328     5.293 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.699     5.992    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X4Y74          LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     6.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[2]
    SLICE_X4Y74          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.496 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.505    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.828 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.292     7.120    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.306     7.426 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.426    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X3Y75          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.524     7.716    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y75          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.230     7.946    
                         clock uncertainty           -0.083     7.863    
    SLICE_X3Y75          FDRE (Setup_fdre_C_D)        0.029     7.892    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.892    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[5]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.828ns (22.738%)  route 2.813ns (77.262%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.697     3.005    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y74          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.456     3.461 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.673     4.134    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.124     4.258 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.709     4.967    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.124     5.091 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[7]_INST_0/O
                         net (fo=2, routed)           0.718     5.809    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_awaddr[2]
    SLICE_X11Y73         LUT3 (Prop_lut3_I2_O)        0.124     5.933 r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST_i_5/O
                         net (fo=1, routed)           0.713     6.646    ps/system_i/xadc/inst/AXI_XADC_CORE_I/bus2ip_addr[7]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[5])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.277ns (28.768%)  route 3.162ns (71.232%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 7.722 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.694     3.002    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y73          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.518     3.520 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.996     4.516    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.124     4.640 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.824     5.464    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.124     5.588 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.875     6.463    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.156     6.619 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.467     7.086    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X4Y79          LUT3 (Prop_lut3_I1_O)        0.355     7.441 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.441    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X4Y79          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.530     7.722    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y79          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.230     7.952    
                         clock uncertainty           -0.083     7.869    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.081     7.950    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.303ns (29.183%)  route 3.162ns (70.817%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 7.722 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.694     3.002    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y73          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.518     3.520 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=17, routed)          0.996     4.516    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.124     4.640 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=29, routed)          0.824     5.464    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.124     5.588 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=6, routed)           0.875     6.463    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r_reg[2]_0[1]
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.156     6.619 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           0.467     7.086    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_2_n_0
    SLICE_X4Y79          LUT4 (Prop_lut4_I2_O)        0.381     7.467 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.467    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X4Y79          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.530     7.722    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y79          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.230     7.952    
                         clock uncertainty           -0.083     7.869    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.118     7.987    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.530ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
                            (rising edge-triggered cell XADC clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.828ns (23.132%)  route 2.751ns (76.868%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 7.666 - 5.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.697     3.005    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y74          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.456     3.461 f  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.673     4.134    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/Q[14]
    SLICE_X4Y73          LUT2 (Prop_lut2_I1_O)        0.124     4.258 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1/O
                         net (fo=8, routed)           0.448     4.706    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[11]_INST_0_i_1_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I1_O)        0.124     4.830 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_axi_awaddr[4]_INST_0/O
                         net (fo=1, routed)           0.655     5.485    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awaddr[2]
    SLICE_X7Y71          LUT3 (Prop_lut3_I2_O)        0.124     5.609 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_8/O
                         net (fo=25, routed)          0.975     6.584    ps/system_i/xadc/inst/AXI_XADC_CORE_I/status_reg_reg[7]_0[0]
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.474     7.666    ps/system_i/xadc/inst/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.230     7.896    
                         clock uncertainty           -0.083     7.813    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DADDR[2])
                                                     -0.699     7.114    ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                          7.114    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.173    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X4Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y54          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.940    
    SLICE_X4Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.070    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/Q
                         net (fo=1, routed)           0.052     1.116    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[17]
    SLICE_X4Y58          LUT3 (Prop_lut3_I2_O)        0.045     1.161 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.161    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1_n_0
    SLICE_X4Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                         clock pessimism             -0.285     0.936    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.121     1.057    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.560     0.901    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X11Y65         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.054     1.096    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[11]
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.141 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.141    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[11]_i_1__0_n_0
    SLICE_X10Y65         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.827     1.197    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X10Y65         FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.283     0.914    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.121     1.035    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.118    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X4Y58          LUT3 (Prop_lut3_I2_O)        0.045     1.163 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.163    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[31]_i_1__1_n_0
    SLICE_X4Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X4Y58          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.285     0.936    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.121     1.057    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.078     1.003    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.076     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.121    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.075     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.550     0.891    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X23Y69         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y69         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.087    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X23Y69         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.817     1.187    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X23Y69         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.891    
    SLICE_X23Y69         FDRE (Hold_fdre_C_D)         0.075     0.966    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.549     0.890    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y70         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.086    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X23Y70         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.816     1.186    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X23Y70         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.890    
    SLICE_X23Y70         FDRE (Hold_fdre_C_D)         0.075     0.965    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.583     0.924    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y55          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.059     1.123    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X2Y55          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.852     1.222    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y55          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.076     1.000    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X12Y67   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X12Y67   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y70    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y70    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X9Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X11Y69   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X11Y69   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y54    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y53    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y63   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y63   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y63   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y64    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y63    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X10Y63   ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X0Y1    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X0Y1     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.464%)  route 3.171ns (84.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     8.889    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/C
                         clock pessimism              0.413    13.076    
                         clock uncertainty           -0.035    13.041    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.612    i_daisy/i_test/rx_dat_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.464%)  route 3.171ns (84.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     8.889    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/C
                         clock pessimism              0.413    13.076    
                         clock uncertainty           -0.035    13.041    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.612    i_daisy/i_test/rx_dat_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.464%)  route 3.171ns (84.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     8.889    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/C
                         clock pessimism              0.413    13.076    
                         clock uncertainty           -0.035    13.041    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.612    i_daisy/i_test/rx_dat_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.580ns (15.464%)  route 3.171ns (84.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     8.889    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[27]/C
                         clock pessimism              0.413    13.076    
                         clock uncertainty           -0.035    13.041    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.612    i_daisy/i_test/rx_dat_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.580ns (15.596%)  route 3.139ns (84.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.857    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/C
                         clock pessimism              0.413    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.613    i_daisy/i_test/rx_dat_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.580ns (15.596%)  route 3.139ns (84.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.857    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/C
                         clock pessimism              0.413    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.613    i_daisy/i_test/rx_dat_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.580ns (15.596%)  route 3.139ns (84.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.857    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/C
                         clock pessimism              0.413    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.613    i_daisy/i_test/rx_dat_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.580ns (15.596%)  route 3.139ns (84.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.857    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/C
                         clock pessimism              0.413    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.613    i_daisy/i_test/rx_dat_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.613    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.580ns (16.150%)  route 3.011ns (83.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 12.662 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.988     8.729    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.559    12.662    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y65         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
                         clock pessimism              0.413    13.075    
                         clock uncertainty           -0.035    13.040    
    SLICE_X39Y65         FDRE (Setup_fdre_C_R)       -0.429    12.611    i_daisy/i_test/rx_dat_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.580ns (16.150%)  route 3.011ns (83.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 12.662 - 8.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.736     5.138    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          2.024     7.618    i_daisy/i_test/rx_dat_inc
    SLICE_X39Y57         LUT3 (Prop_lut3_I0_O)        0.124     7.742 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          0.988     8.729    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.559    12.662    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y65         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
                         clock pessimism              0.413    13.075    
                         clock uncertainty           -0.035    13.040    
    SLICE_X39Y65         FDRE (Setup_fdre_C_R)       -0.429    12.611    i_daisy/i_test/rx_dat_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  3.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.367ns (16.724%)  route 1.827ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     1.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.763     3.043    i_daisy/i_rx/par_clk
    SLICE_X43Y49         FDRE                                         r  i_daisy/i_rx/par_dat_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.367     3.410 r  i_daisy/i_rx/par_dat_reg[14]/Q
                         net (fo=2, routed)           1.827     5.238    i_daisy/i_rx/par_dat_reg_n_0_[14]
    SLICE_X42Y52         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.744     5.146    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X42Y52         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[14]/C
                         clock pessimism             -0.207     4.939    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.243     5.182    i_daisy/i_rx/par_dat_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.182    
                         arrival time                           5.238    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.367ns (16.489%)  route 1.859ns (83.511%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     1.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.763     3.043    i_daisy/i_rx/par_clk
    SLICE_X40Y49         FDRE                                         r  i_daisy/i_rx/par_dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.367     3.410 r  i_daisy/i_rx/par_dat_reg[7]/Q
                         net (fo=2, routed)           1.859     5.269    i_daisy/i_rx/par_dat_reg_n_0_[7]
    SLICE_X42Y50         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.744     5.146    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X42Y50         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[7]/C
                         clock pessimism             -0.207     4.939    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.246     5.185    i_daisy/i_rx/par_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.185    
                         arrival time                           5.269    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.385ns (17.871%)  route 1.769ns (82.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     1.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.763     3.043    i_daisy/i_rx/par_clk
    SLICE_X42Y48         FDRE                                         r  i_daisy/i_rx/par_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.385     3.428 r  i_daisy/i_rx/par_dat_reg[4]/Q
                         net (fo=2, routed)           1.769     5.198    i_daisy/i_rx/par_dat_reg_n_0_[4]
    SLICE_X42Y50         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.744     5.146    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X42Y50         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[4]/C
                         clock pessimism             -0.207     4.939    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.101     5.040    i_daisy/i_rx/par_dat_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.040    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.586     1.698    i_daisy/adc_clk_daisy
    SLICE_X40Y64         FDRE                                         r  i_daisy/rxp_datr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.128     1.826 r  i_daisy/rxp_datr_reg[7]/Q
                         net (fo=3, routed)           0.075     1.900    i_daisy/i_test/rx_dat_reg[15]_0[7]
    SLICE_X41Y64         FDRE                                         r  i_daisy/i_test/rx_dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.855     2.303    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y64         FDRE                                         r  i_daisy/i_test/rx_dat_reg[7]/C
                         clock pessimism             -0.592     1.711    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.022     1.732    i_daisy/i_test/rx_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.585     1.697    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.838 r  i_daisy/i_test/rx_dat_cnt_reg[19]/Q
                         net (fo=2, routed)           0.112     1.950    i_daisy/i_test/rx_dat_cnt_reg[19]
    SLICE_X36Y62         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.854     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X36Y62         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[19]/C
                         clock pessimism             -0.590     1.712    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.070     1.782    i_daisy/i_test/stat_dat_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.264     1.105    i_daisy/i_rx/par_clk
    SLICE_X42Y48         FDRE                                         r  i_daisy/i_rx/par_dat_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.269 r  i_daisy/i_rx/par_dat_reg[12]/Q
                         net (fo=2, routed)           0.070     1.339    i_daisy/i_rx/par_dat_reg_n_0_[12]
    SLICE_X42Y48         FDRE                                         r  i_daisy/i_rx/par_dat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.301     1.439    i_daisy/i_rx/par_clk
    SLICE_X42Y48         FDRE                                         r  i_daisy/i_rx/par_dat_reg[8]/C
                         clock pessimism             -0.334     1.105    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.064     1.169    i_daisy/i_rx/par_dat_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.418ns (18.499%)  route 1.842ns (81.501%))
  Logic Levels:           0  
  Clock Path Skew:        1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     0.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     1.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919     2.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.763     3.043    i_daisy/i_rx/par_clk
    SLICE_X42Y48         FDRE                                         r  i_daisy/i_rx/par_dat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.418     3.461 r  i_daisy/i_rx/par_dat_reg[0]/Q
                         net (fo=1, routed)           1.842     5.303    i_daisy/i_rx/par_dat_reg_n_0_[0]
    SLICE_X43Y50         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.744     5.146    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X43Y50         FDRE                                         r  i_daisy/i_rx/par_dat_r_reg[0]/C
                         clock pessimism             -0.207     4.939    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.192     5.131    i_daisy/i_rx/par_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.131    
                         arrival time                           5.303    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.773%)  route 0.125ns (43.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.587     1.699    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X38Y57         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDRE (Prop_fdre_C_Q)         0.164     1.863 r  i_daisy/i_test/rx_err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.125     1.987    i_daisy/i_test/rx_err_cnt_reg[2]
    SLICE_X40Y56         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.860     2.308    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X40Y56         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[2]/C
                         clock pessimism             -0.570     1.738    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     1.808    i_daisy/i_test/stat_err_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_rstn_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.289     1.130    i_daisy/i_rx/par_clk
    SLICE_X35Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.271 r  i_daisy/i_rx/par_rstn_r_reg[3]/Q
                         net (fo=1, routed)           0.112     1.383    i_daisy/i_rx/par_rstn_r[3]
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/C
                         clock pessimism             -0.320     1.143    
    SLICE_X34Y45         FDCE (Hold_fdce_C_D)         0.059     1.202    i_daisy/i_rx/par_rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.406%)  route 0.128ns (47.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.586     1.698    i_daisy/adc_clk_daisy
    SLICE_X40Y64         FDRE                                         r  i_daisy/rxp_datr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     1.839 r  i_daisy/rxp_datr_reg[0]/Q
                         net (fo=3, routed)           0.128     1.967    i_daisy/i_test/rx_dat_reg[15]_0[0]
    SLICE_X41Y64         FDRE                                         r  i_daisy/i_test/rx_dat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.855     2.303    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y64         FDRE                                         r  i_daisy/i_test/rx_dat_reg[0]/C
                         clock pessimism             -0.592     1.711    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.075     1.786    i_daisy/i_test/rx_dat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X0Y38   i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     ODDR/C            n/a            1.474         8.000       6.526      OLOGIC_X0Y21   i_adc_clk_n/C
Min Period        n/a     ODDR/C            n/a            1.474         8.000       6.526      OLOGIC_X0Y22   i_adc_clk_p/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X41Y53   i_daisy/i_rx/bitslip_l_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X42Y49   i_daisy/i_rx/bitslip_r_reg[2]__0/C
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X42Y49   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X42Y49   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X43Y57   i_daisy/i_rx/par_dat_or_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X43Y57   i_daisy/i_rx/par_dat_or_reg[14]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X43Y57   i_daisy/i_rx/par_dat_or_reg[15]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X42Y57   i_daisy/i_rx/par_dat_or_reg[8]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X42Y59   i_daisy/i_rx/par_dv_or_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y52   i_daisy/i_rx/par_rstn_o_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X39Y50   i_daisy/i_rx/par_train_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X38Y54   i_daisy/i_test/stat_dat_o_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X42Y49   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X42Y49   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X41Y54   i_daisy/i_rx/bitslip_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X41Y53   i_daisy/i_rx/bitslip_l_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X40Y53   i_daisy/i_rx/nibslip_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X40Y53   i_daisy/i_rx/nibslip_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X40Y53   i_daisy/i_rx/nibslip_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.423ns (14.731%)  route 2.446ns (85.269%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 f  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.368     3.768 f  bb_mult_i_26/O
                         net (fo=1, routed)           1.373     5.141    i_asg/ch[1]/bb_mult_6
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.055     5.196 r  i_asg/ch[1]/bb_mult_i_9__0/O
                         net (fo=2, routed)           1.073     6.268    i_scope/i_dfilt1_chb/bb_mult_2[6]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.205     9.696    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 adc_dat_i[1][14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.431ns (16.469%)  route 2.184ns (83.531%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 f  adc_dat_i[1][14] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][14]
    W18                  IBUF (Prop_ibuf_I_O)         0.376     3.776 f  bb_mult_i_20/O
                         net (fo=1, routed)           1.139     4.914    i_asg/ch[1]/bb_mult_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.055     4.969 r  i_asg/ch[1]/bb_mult_i_3__0/O
                         net (fo=2, routed)           1.045     6.015    i_scope/i_dfilt1_chb/bb_mult_2[12]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.205     9.696    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.454ns (17.043%)  route 2.212ns (82.957%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 f  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.398     3.798 f  bb_mult_i_29/O
                         net (fo=1, routed)           0.981     4.779    i_asg/ch[1]/bb_mult_9
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.056     4.835 r  i_asg/ch[1]/bb_mult_i_12__0/O
                         net (fo=2, routed)           1.231     6.066    i_scope/i_dfilt1_chb/bb_mult_2[3]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.121     9.780    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.457ns (17.165%)  route 2.205ns (82.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  bb_mult_i_19/O
                         net (fo=1, routed)           0.949     4.750    i_asg/ch[1]/bb_mult
    SLICE_X37Y36         LUT3 (Prop_lut3_I2_O)        0.056     4.806 r  i_asg/ch[1]/bb_mult_i_2__0/O
                         net (fo=6, routed)           1.257     6.062    i_scope/i_dfilt1_chb/bb_mult_2[13]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.121     9.780    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.457ns (17.165%)  route 2.205ns (82.835%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  bb_mult_i_19/O
                         net (fo=1, routed)           0.949     4.750    i_asg/ch[1]/bb_mult
    SLICE_X37Y36         LUT3 (Prop_lut3_I2_O)        0.056     4.806 r  i_asg/ch[1]/bb_mult_i_2__0/O
                         net (fo=6, routed)           1.257     6.062    i_scope/i_dfilt1_chb/bb_mult_2[13]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.121     9.780    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.457ns (17.240%)  route 2.194ns (82.760%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  bb_mult_i_19/O
                         net (fo=1, routed)           0.949     4.750    i_asg/ch[1]/bb_mult
    SLICE_X37Y36         LUT3 (Prop_lut3_I2_O)        0.056     4.806 r  i_asg/ch[1]/bb_mult_i_2__0/O
                         net (fo=6, routed)           1.245     6.051    i_scope/i_dfilt1_chb/bb_mult_2[13]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.121     9.780    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 adc_dat_i[1][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.445ns (17.754%)  route 2.061ns (82.246%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P18                                               0.000     3.400 f  adc_dat_i[1][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][4]
    P18                  IBUF (Prop_ibuf_I_O)         0.390     3.790 f  bb_mult_i_30/O
                         net (fo=1, routed)           1.059     4.848    i_asg/ch[1]/bb_mult_10
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.055     4.903 r  i_asg/ch[1]/bb_mult_i_13__0/O
                         net (fo=2, routed)           1.002     5.905    i_scope/i_dfilt1_chb/bb_mult_2[2]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.202     9.699    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.457ns (18.239%)  route 2.049ns (81.761%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  bb_mult_i_19/O
                         net (fo=1, routed)           0.949     4.750    i_asg/ch[1]/bb_mult
    SLICE_X37Y36         LUT3 (Prop_lut3_I2_O)        0.056     4.806 r  i_asg/ch[1]/bb_mult_i_2__0/O
                         net (fo=6, routed)           1.100     5.906    i_scope/i_dfilt1_chb/bb_mult_2[13]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.121     9.780    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.457ns (18.239%)  route 2.049ns (81.761%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  bb_mult_i_19/O
                         net (fo=1, routed)           0.949     4.750    i_asg/ch[1]/bb_mult
    SLICE_X37Y36         LUT3 (Prop_lut3_I2_O)        0.056     4.806 r  i_asg/ch[1]/bb_mult_i_2__0/O
                         net (fo=6, routed)           1.100     5.906    i_scope/i_dfilt1_chb/bb_mult_2[13]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.121     9.780    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 adc_dat_i[1][11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_chb/bb_mult/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.447ns (18.933%)  route 1.912ns (81.067%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 10.067 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W20                                               0.000     3.400 f  adc_dat_i[1][11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][11]
    W20                  IBUF (Prop_ibuf_I_O)         0.395     3.795 f  bb_mult_i_23/O
                         net (fo=1, routed)           0.882     4.677    i_asg/ch[1]/bb_mult_3
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.052     4.729 r  i_asg/ch[1]/bb_mult_i_6__0/O
                         net (fo=2, routed)           1.030     5.759    i_scope/i_dfilt1_chb/bb_mult_2[9]
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.651    10.067    i_scope/i_dfilt1_chb/adc_clk
    DSP48_X0Y14          DSP48E1                                      r  i_scope/i_dfilt1_chb/bb_mult/CLK
                         clock pessimism              0.000    10.067    
                         clock uncertainty           -0.166     9.901    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.199     9.702    i_scope/i_dfilt1_chb/bb_mult
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  3.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 adc_dat_i[0][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 1.020ns (34.995%)  route 1.894ns (65.005%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 f  adc_dat_i[0][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][13]
    V15                  IBUF (Prop_ibuf_I_O)         0.920     4.320 f  bb_mult_i_21__0/O
                         net (fo=1, routed)           1.356     5.675    i_asg/ch[0]/bb_mult_1
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.100     5.775 r  i_asg/ch[0]/bb_mult_i_4/O
                         net (fo=2, routed)           0.538     6.314    i_asg_n_386
    SLICE_X31Y40         FDRE                                         r  adc_dat_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.672     5.905    adc_clk
    SLICE_X31Y40         FDRE                                         r  adc_dat_reg[0][11]/C
                         clock pessimism              0.000     5.905    
                         clock uncertainty            0.166     6.071    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.192     6.263    adc_dat_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -6.263    
                         arrival time                           6.314    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.970ns (33.109%)  route 1.960ns (66.891%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.870     4.270 f  bb_mult_i_24__0/O
                         net (fo=1, routed)           1.303     5.573    i_asg/ch[0]/bb_mult_4
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.100     5.673 r  i_asg/ch[0]/bb_mult_i_7/O
                         net (fo=2, routed)           0.657     6.330    i_asg_n_389
    SLICE_X31Y40         FDRE                                         r  adc_dat_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.672     5.905    adc_clk
    SLICE_X31Y40         FDRE                                         r  adc_dat_reg[0][8]/C
                         clock pessimism              0.000     5.905    
                         clock uncertainty            0.166     6.071    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.180     6.251    adc_dat_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -6.251    
                         arrival time                           6.330    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/bb_mult/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.036ns (34.270%)  route 1.987ns (65.730%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.936     4.336 f  bb_mult_i_27__0/O
                         net (fo=1, routed)           1.292     5.628    i_asg/ch[0]/bb_mult_7
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.100     5.728 r  i_asg/ch[0]/bb_mult_i_10/O
                         net (fo=2, routed)           0.694     6.422    i_scope/i_dfilt1_cha/adc_dat_i[5]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.759     5.992    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000     5.992    
                         clock uncertainty            0.166     6.157    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.178     6.335    i_scope/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         -6.335    
                         arrival time                           6.422    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adc_dat_i[1][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.911ns (30.724%)  route 2.053ns (69.276%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R18                                               0.000     3.400 f  adc_dat_i[1][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     4.211 f  bb_mult_i_32/O
                         net (fo=1, routed)           1.351     5.562    i_asg/ch[1]/bb_mult_12
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.100     5.662 r  i_asg/ch[1]/bb_mult_i_15__0/O
                         net (fo=2, routed)           0.702     6.364    i_asg_n_411
    SLICE_X29Y35         FDRE                                         r  adc_dat_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    adc_clk
    SLICE_X29Y35         FDRE                                         r  adc_dat_reg[1][0]/C
                         clock pessimism              0.000     5.902    
                         clock uncertainty            0.166     6.068    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.192     6.260    adc_dat_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -6.260    
                         arrival time                           6.364    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 adc_dat_i[1][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 0.970ns (34.337%)  route 1.854ns (65.663%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R19                                               0.000     3.400 f  adc_dat_i[1][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][6]
    R19                  IBUF (Prop_ibuf_I_O)         0.849     4.249 f  bb_mult_i_28/O
                         net (fo=1, routed)           1.180     5.428    i_asg/ch[1]/bb_mult_8
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.121     5.549 r  i_asg/ch[1]/bb_mult_i_11__0/O
                         net (fo=2, routed)           0.675     6.224    i_asg_n_407
    SLICE_X27Y41         FDRE                                         r  adc_dat_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.672     5.905    adc_clk
    SLICE_X27Y41         FDRE                                         r  adc_dat_reg[1][4]/C
                         clock pessimism              0.000     5.905    
                         clock uncertainty            0.166     6.071    
    SLICE_X27Y41         FDRE (Hold_fdre_C_D)         0.029     6.100    adc_dat_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -6.100    
                         arrival time                           6.224    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/bb_mult/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.970ns (31.400%)  route 2.120ns (68.600%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.870     4.270 f  bb_mult_i_24__0/O
                         net (fo=1, routed)           1.303     5.573    i_asg/ch[0]/bb_mult_4
    SLICE_X37Y41         LUT3 (Prop_lut3_I1_O)        0.100     5.673 r  i_asg/ch[0]/bb_mult_i_7/O
                         net (fo=2, routed)           0.817     6.490    i_scope/i_dfilt1_cha/adc_dat_i[8]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.759     5.992    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000     5.992    
                         clock uncertainty            0.166     6.157    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[8])
                                                      0.178     6.335    i_scope/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         -6.335    
                         arrival time                           6.490    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/bb_mult/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 1.057ns (35.754%)  route 1.900ns (64.246%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 f  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.933     4.333 f  bb_mult_i_28__0/O
                         net (fo=1, routed)           1.317     5.651    i_asg/ch[0]/bb_mult_8
    SLICE_X36Y36         LUT3 (Prop_lut3_I1_O)        0.124     5.775 r  i_asg/ch[0]/bb_mult_i_11/O
                         net (fo=2, routed)           0.582     6.357    i_scope/i_dfilt1_cha/adc_dat_i[4]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.759     5.992    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000     5.992    
                         clock uncertainty            0.166     6.157    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                      0.013     6.170    i_scope/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         -6.170    
                         arrival time                           6.357    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/i_dfilt1_cha/bb_mult/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.011ns (34.211%)  route 1.944ns (65.789%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.890     4.290 f  bb_mult_i_26__0/O
                         net (fo=1, routed)           1.091     5.381    i_asg/ch[0]/bb_mult_6
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.121     5.502 r  i_asg/ch[0]/bb_mult_i_9/O
                         net (fo=2, routed)           0.853     6.355    i_scope/i_dfilt1_cha/adc_dat_i[6]
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.759     5.992    i_scope/i_dfilt1_cha/adc_clk
    DSP48_X1Y14          DSP48E1                                      r  i_scope/i_dfilt1_cha/bb_mult/CLK
                         clock pessimism              0.000     5.992    
                         clock uncertainty            0.166     6.157    
    DSP48_X1Y14          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.010     6.167    i_scope/i_dfilt1_cha/bb_mult
  -------------------------------------------------------------------
                         required time                         -6.167    
                         arrival time                           6.355    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 adc_dat_i[1][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.934ns  (logic 0.928ns (31.622%)  route 2.007ns (68.378%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 f  adc_dat_i[1][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][7]
    T20                  IBUF (Prop_ibuf_I_O)         0.834     4.234 f  bb_mult_i_27/O
                         net (fo=1, routed)           1.337     5.571    i_asg/ch[1]/bb_mult_7
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.094     5.665 r  i_asg/ch[1]/bb_mult_i_10__0/O
                         net (fo=2, routed)           0.669     6.334    i_asg_n_406
    SLICE_X28Y36         FDRE                                         r  adc_dat_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    adc_clk
    SLICE_X28Y36         FDRE                                         r  adc_dat_reg[1][5]/C
                         clock pessimism              0.000     5.902    
                         clock uncertainty            0.166     6.068    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.064     6.132    adc_dat_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -6.132    
                         arrival time                           6.334    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 1.011ns (35.123%)  route 1.867ns (64.877%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.890     4.290 f  bb_mult_i_26__0/O
                         net (fo=1, routed)           1.091     5.381    i_asg/ch[0]/bb_mult_6
    SLICE_X36Y40         LUT3 (Prop_lut3_I1_O)        0.121     5.502 r  i_asg/ch[0]/bb_mult_i_9/O
                         net (fo=2, routed)           0.777     6.278    i_asg_n_391
    SLICE_X33Y39         FDRE                                         r  adc_dat_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.672     5.905    adc_clk
    SLICE_X33Y39         FDRE                                         r  adc_dat_reg[0][6]/C
                         clock pessimism              0.000     5.905    
                         clock uncertainty            0.166     6.071    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)        -0.010     6.061    adc_dat_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -6.061    
                         arrival time                           6.278    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 1.149ns (17.685%)  route 5.348ns (82.315%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.814     9.796    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.483    13.373    i_asg/ch[1]/adc_clk
    SLICE_X22Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[11]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty           -0.166    13.208    
    SLICE_X22Y28         FDRE (Setup_fdre_C_CE)      -0.205    13.003    i_asg/ch[1]/rep_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 1.149ns (17.685%)  route 5.348ns (82.315%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.814     9.796    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.483    13.373    i_asg/ch[1]/adc_clk
    SLICE_X22Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[8]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty           -0.166    13.208    
    SLICE_X22Y28         FDRE (Setup_fdre_C_CE)      -0.205    13.003    i_asg/ch[1]/rep_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 1.149ns (17.685%)  route 5.348ns (82.315%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.814     9.796    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X22Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.483    13.373    i_asg/ch[1]/adc_clk
    SLICE_X22Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[9]/C
                         clock pessimism              0.000    13.373    
                         clock uncertainty           -0.166    13.208    
    SLICE_X22Y28         FDRE (Setup_fdre_C_CE)      -0.205    13.003    i_asg/ch[1]/rep_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.003    
                         arrival time                          -9.796    
  -------------------------------------------------------------------
                         slack                                  3.207    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.149ns (17.952%)  route 5.251ns (82.048%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 13.378 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.717     9.699    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X17Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.488    13.378    i_asg/ch[1]/adc_clk
    SLICE_X17Y28         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[0]/C
                         clock pessimism              0.000    13.378    
                         clock uncertainty           -0.166    13.213    
    SLICE_X17Y28         FDRE (Setup_fdre_C_CE)      -0.205    13.008    i_asg/ch[1]/rep_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.008    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.149ns (18.051%)  route 5.216ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.682     9.664    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X23Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.484    13.374    i_asg/ch[1]/adc_clk
    SLICE_X23Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[10]/C
                         clock pessimism              0.000    13.374    
                         clock uncertainty           -0.166    13.209    
    SLICE_X23Y29         FDRE (Setup_fdre_C_CE)      -0.205    13.004    i_asg/ch[1]/rep_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.149ns (18.051%)  route 5.216ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.682     9.664    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X22Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.484    13.374    i_asg/ch[1]/adc_clk
    SLICE_X22Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[12]/C
                         clock pessimism              0.000    13.374    
                         clock uncertainty           -0.166    13.209    
    SLICE_X22Y29         FDRE (Setup_fdre_C_CE)      -0.205    13.004    i_asg/ch[1]/rep_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.149ns (18.051%)  route 5.216ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.682     9.664    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X22Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.484    13.374    i_asg/ch[1]/adc_clk
    SLICE_X22Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[13]/C
                         clock pessimism              0.000    13.374    
                         clock uncertainty           -0.166    13.209    
    SLICE_X22Y29         FDRE (Setup_fdre_C_CE)      -0.205    13.004    i_asg/ch[1]/rep_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.339ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.149ns (18.051%)  route 5.216ns (81.949%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.374ns = ( 13.374 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.682     9.664    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X23Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.484    13.374    i_asg/ch[1]/adc_clk
    SLICE_X23Y29         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[4]/C
                         clock pessimism              0.000    13.374    
                         clock uncertainty           -0.166    13.209    
    SLICE_X23Y29         FDRE (Setup_fdre_C_CE)      -0.205    13.004    i_asg/ch[1]/rep_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.149ns (18.121%)  route 5.192ns (81.879%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.658     9.640    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X20Y27         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.485    13.375    i_asg/ch[1]/adc_clk
    SLICE_X20Y27         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[1]/C
                         clock pessimism              0.000    13.375    
                         clock uncertainty           -0.166    13.210    
    SLICE_X20Y27         FDRE (Setup_fdre_C_CE)      -0.169    13.041    i_asg/ch[1]/rep_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_asg/ch[1]/rep_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 1.149ns (18.121%)  route 5.192ns (81.879%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 13.375 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.952 f  i_daisy/i_rx/i_iserdese/Q4
                         net (fo=2, routed)           1.636     5.588    i_daisy/i_rx/p_0_in[4]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.712 f  i_daisy/i_rx/ext_trig_in[0]_i_3/O
                         net (fo=1, routed)           0.749     6.461    i_daisy/i_rx/ext_trig_in[0]_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124     6.585 r  i_daisy/i_rx/ext_trig_in[0]_i_1/O
                         net (fo=3, routed)           1.238     7.823    i_asg/ch[1]/trig_ext
    SLICE_X19Y41         LUT5 (Prop_lut5_I3_O)        0.124     7.947 r  i_asg/ch[1]/rep_cnt[15]_i_4/O
                         net (fo=1, routed)           0.911     8.858    i_asg/ch[1]/rep_cnt[15]_i_4_n_0
    SLICE_X20Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.982 r  i_asg/ch[1]/rep_cnt[15]_i_1/O
                         net (fo=16, routed)          0.658     9.640    i_asg/ch[1]/rep_cnt[15]_i_1_n_0
    SLICE_X20Y27         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.485    13.375    i_asg/ch[1]/adc_clk
    SLICE_X20Y27         FDRE                                         r  i_asg/ch[1]/rep_cnt_reg[2]/C
                         clock pessimism              0.000    13.375    
                         clock uncertainty           -0.166    13.210    
    SLICE_X20Y27         FDRE (Setup_fdre_C_CE)      -0.169    13.041    i_asg/ch[1]/rep_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  3.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.164ns (15.159%)  route 0.918ns (84.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.557     1.669    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X32Y63         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  i_daisy/i_test/stat_err_o_reg[22]/Q
                         net (fo=1, routed)           0.918     2.750    i_daisy/stat_err_o[22]
    SLICE_X31Y63         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.825     2.366    i_daisy/adc_clk
    SLICE_X31Y63         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[22]/C
                         clock pessimism              0.000     2.366    
                         clock uncertainty            0.166     2.532    
    SLICE_X31Y63         FDRE (Hold_fdre_C_D)         0.070     2.602    i_daisy/tst_err_cnt_sys_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.164ns (15.070%)  route 0.924ns (84.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.589     1.701    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X42Y57         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.865 r  i_daisy/i_test/stat_err_o_reg[6]/Q
                         net (fo=1, routed)           0.924     2.789    i_daisy/stat_err_o[6]
    SLICE_X41Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.859     2.400    i_daisy/adc_clk
    SLICE_X41Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[6]/C
                         clock pessimism              0.000     2.400    
                         clock uncertainty            0.166     2.566    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.072     2.638    i_daisy/tst_err_cnt_sys_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.141ns (12.972%)  route 0.946ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.584     1.696    i_daisy/adc_clk_daisy
    SLICE_X37Y64         FDRE                                         r  i_daisy/rxp_dat_n_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.837 r  i_daisy/rxp_dat_n_reg[3]/Q
                         net (fo=2, routed)           0.946     2.782    i_daisy/rxp_dat_n[3]
    SLICE_X39Y68         FDRE                                         r  i_daisy/tx_rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.849     2.390    i_daisy/adc_clk
    SLICE_X39Y68         FDRE                                         r  i_daisy/tx_rx_dat_reg[3]/C
                         clock pessimism              0.000     2.390    
                         clock uncertainty            0.166     2.556    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.070     2.626    i_daisy/tx_rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.164ns (15.047%)  route 0.926ns (84.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.588     1.700    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X38Y55         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.864 r  i_daisy/i_test/stat_dat_o_reg[1]/Q
                         net (fo=1, routed)           0.926     2.789    i_daisy/stat_dat_o[1]
    SLICE_X37Y53         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.858     2.399    i_daisy/adc_clk
    SLICE_X37Y53         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[1]/C
                         clock pessimism              0.000     2.399    
                         clock uncertainty            0.166     2.565    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.066     2.631    i_daisy/tst_dat_cnt_sys_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.789    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.164ns (15.235%)  route 0.912ns (84.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.557     1.669    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X30Y65         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  i_daisy/i_test/stat_err_o_reg[23]/Q
                         net (fo=1, routed)           0.912     2.745    i_daisy/stat_err_o[23]
    SLICE_X30Y66         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.823     2.364    i_daisy/adc_clk
    SLICE_X30Y66         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[23]/C
                         clock pessimism              0.000     2.364    
                         clock uncertainty            0.166     2.530    
    SLICE_X30Y66         FDRE (Hold_fdre_C_D)         0.052     2.582    i_daisy/tst_err_cnt_sys_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.141ns (12.972%)  route 0.946ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.589     1.701    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X43Y57         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.842 r  i_daisy/i_rx/par_dat_or_reg[14]/Q
                         net (fo=2, routed)           0.946     2.787    i_daisy/par_dat_or[14]
    SLICE_X42Y60         FDRE                                         r  i_daisy/rxp_dat_sys_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.858     2.399    i_daisy/adc_clk
    SLICE_X42Y60         FDRE                                         r  i_daisy/rxp_dat_sys_reg[14]/C
                         clock pessimism              0.000     2.399    
                         clock uncertainty            0.166     2.565    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.059     2.624    i_daisy/rxp_dat_sys_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.141ns (12.798%)  route 0.961ns (87.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.589     1.701    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y58         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.842 r  i_daisy/i_test/stat_err_o_reg[8]/Q
                         net (fo=1, routed)           0.961     2.802    i_daisy/stat_err_o[8]
    SLICE_X41Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.859     2.400    i_daisy/adc_clk
    SLICE_X41Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[8]/C
                         clock pessimism              0.000     2.400    
                         clock uncertainty            0.166     2.566    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.071     2.637    i_daisy/tst_err_cnt_sys_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.164ns (15.000%)  route 0.929ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.555     1.667    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X32Y67         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  i_daisy/i_test/stat_err_o_reg[30]/Q
                         net (fo=1, routed)           0.929     2.760    i_daisy/stat_err_o[30]
    SLICE_X32Y68         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.821     2.362    i_daisy/adc_clk
    SLICE_X32Y68         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[30]/C
                         clock pessimism              0.000     2.362    
                         clock uncertainty            0.166     2.528    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.063     2.591    i_daisy/tst_err_cnt_sys_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.164ns (14.974%)  route 0.931ns (85.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.555     1.667    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X32Y67         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  i_daisy/i_test/stat_err_o_reg[29]/Q
                         net (fo=1, routed)           0.931     2.762    i_daisy/stat_err_o[29]
    SLICE_X32Y68         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.821     2.362    i_daisy/adc_clk
    SLICE_X32Y68         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[29]/C
                         clock pessimism              0.000     2.362    
                         clock uncertainty            0.166     2.528    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.063     2.591    i_daisy/tst_err_cnt_sys_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dat_n_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_dat_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.164ns (14.904%)  route 0.936ns (85.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.583     1.695    i_daisy/adc_clk_daisy
    SLICE_X38Y66         FDRE                                         r  i_daisy/rxp_dat_n_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.859 r  i_daisy/rxp_dat_n_reg[12]/Q
                         net (fo=2, routed)           0.936     2.795    i_daisy/rxp_dat_n[12]
    SLICE_X37Y69         FDRE                                         r  i_daisy/tx_rx_dat_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.848     2.389    i_daisy/adc_clk
    SLICE_X37Y69         FDRE                                         r  i_daisy/tx_rx_dat_reg[12]/C
                         clock pessimism              0.000     2.389    
                         clock uncertainty            0.166     2.555    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.066     2.621    i_daisy/tx_rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.047%)  route 2.822ns (82.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.671     5.904    i_asg/ch[0]/adc_clk
    SLICE_X29Y38         FDRE                                         r  i_asg/ch[0]/dac_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     6.360 f  i_asg/ch[0]/dac_o_reg[3]/Q
                         net (fo=2, routed)           2.822     9.183    i_asg/ch[0]/asg_dat[0][3]
    SLICE_X42Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.307 r  i_asg/ch[0]/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     9.307    i_asg_n_380
    SLICE_X42Y78         FDRE                                         r  dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.554    13.444    dac_clk_1x
    SLICE_X42Y78         FDRE                                         r  dac_dat_a_reg[3]/C
                         clock pessimism              0.173    13.617    
                         clock uncertainty           -0.189    13.428    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.079    13.507    dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.580ns (17.246%)  route 2.783ns (82.754%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    i_asg/ch[1]/adc_clk
    SLICE_X31Y35         FDRE                                         r  i_asg/ch[1]/dac_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     6.358 f  i_asg/ch[1]/dac_o_reg[0]/Q
                         net (fo=2, routed)           2.783     9.141    i_asg/ch[1]/asg_dat[1][0]
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     9.265 r  i_asg/ch[1]/dac_dat_b[0]_i_1/O
                         net (fo=1, routed)           0.000     9.265    p_1_out[0]
    SLICE_X42Y77         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.552    13.442    dac_clk_1x
    SLICE_X42Y77         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism              0.173    13.615    
                         clock uncertainty           -0.189    13.426    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.079    13.505    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.327ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.580ns (17.722%)  route 2.693ns (82.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    i_asg/ch[1]/adc_clk
    SLICE_X31Y35         FDRE                                         r  i_asg/ch[1]/dac_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     6.358 f  i_asg/ch[1]/dac_o_reg[5]/Q
                         net (fo=2, routed)           2.693     9.051    i_asg/ch[1]/asg_dat[1][5]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.124     9.175 r  i_asg/ch[1]/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     9.175    p_1_out[5]
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.549    13.439    dac_clk_1x
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism              0.173    13.612    
                         clock uncertainty           -0.189    13.423    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)        0.079    13.502    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  4.327    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.580ns (18.609%)  route 2.537ns (81.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    i_asg/ch[1]/adc_clk
    SLICE_X31Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     6.358 f  i_asg/ch[1]/dac_o_reg[3]/Q
                         net (fo=2, routed)           2.537     8.895    i_asg/ch[1]/asg_dat[1][3]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.124     9.019 r  i_asg/ch[1]/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     9.019    p_1_out[3]
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.549    13.439    dac_clk_1x
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism              0.173    13.612    
                         clock uncertainty           -0.189    13.423    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)        0.081    13.504    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         13.504    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.580ns (18.775%)  route 2.509ns (81.225%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.671     5.904    i_asg/ch[0]/adc_clk
    SLICE_X29Y38         FDRE                                         r  i_asg/ch[0]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     6.360 f  i_asg/ch[0]/dac_o_reg[1]/Q
                         net (fo=2, routed)           2.509     8.869    i_asg/ch[0]/asg_dat[0][1]
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.993 r  i_asg/ch[0]/dac_dat_a[1]_i_1/O
                         net (fo=1, routed)           0.000     8.993    i_asg_n_382
    SLICE_X42Y77         FDRE                                         r  dac_dat_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.552    13.442    dac_clk_1x
    SLICE_X42Y77         FDRE                                         r  dac_dat_a_reg[1]/C
                         clock pessimism              0.173    13.615    
                         clock uncertainty           -0.189    13.426    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.077    13.503    dac_dat_a_reg[1]
  -------------------------------------------------------------------
                         required time                         13.503    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.580ns (18.861%)  route 2.495ns (81.139%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.671     5.904    i_asg/ch[0]/adc_clk
    SLICE_X29Y38         FDRE                                         r  i_asg/ch[0]/dac_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     6.360 f  i_asg/ch[0]/dac_o_reg[2]/Q
                         net (fo=2, routed)           2.495     8.855    i_asg/ch[0]/asg_dat[0][2]
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.979 r  i_asg/ch[0]/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     8.979    i_asg_n_381
    SLICE_X42Y77         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.552    13.442    dac_clk_1x
    SLICE_X42Y77         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism              0.173    13.615    
                         clock uncertainty           -0.189    13.426    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.081    13.507    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         13.507    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.385%)  route 2.412ns (80.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.903ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.670     5.903    i_asg/ch[0]/adc_clk
    SLICE_X29Y37         FDRE                                         r  i_asg/ch[0]/dac_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     6.359 f  i_asg/ch[0]/dac_o_reg[4]/Q
                         net (fo=2, routed)           2.412     8.771    i_asg/ch[0]/asg_dat[0][4]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.124     8.895 r  i_asg/ch[0]/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     8.895    i_asg_n_379
    SLICE_X42Y76         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.551    13.441    dac_clk_1x
    SLICE_X42Y76         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism              0.173    13.614    
                         clock uncertainty           -0.189    13.425    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)        0.077    13.502    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 i_asg/ch[0]/dac_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.642ns (21.451%)  route 2.351ns (78.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 13.444 - 8.000 ) 
    Source Clock Delay      (SCD):    5.905ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.672     5.905    i_asg/ch[0]/adc_clk
    SLICE_X28Y40         FDRE                                         r  i_asg/ch[0]/dac_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.518     6.423 f  i_asg/ch[0]/dac_o_reg[12]/Q
                         net (fo=2, routed)           2.351     8.774    i_asg/ch[0]/asg_dat[0][12]
    SLICE_X42Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.898 r  i_asg/ch[0]/dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000     8.898    i_asg_n_371
    SLICE_X42Y78         FDRE                                         r  dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.554    13.444    dac_clk_1x
    SLICE_X42Y78         FDRE                                         r  dac_dat_a_reg[12]/C
                         clock pessimism              0.173    13.617    
                         clock uncertainty           -0.189    13.428    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.081    13.509    dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         13.509    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.580ns (19.594%)  route 2.380ns (80.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    i_asg/ch[1]/adc_clk
    SLICE_X31Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456     6.358 f  i_asg/ch[1]/dac_o_reg[4]/Q
                         net (fo=2, routed)           2.380     8.738    i_asg/ch[1]/asg_dat[1][4]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.124     8.862 r  i_asg/ch[1]/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     8.862    p_1_out[4]
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.549    13.439    dac_clk_1x
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism              0.173    13.612    
                         clock uncertainty           -0.189    13.423    
    SLICE_X42Y74         FDRE (Setup_fdre_C_D)        0.079    13.502    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                  4.640    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 i_asg/ch[1]/dac_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 0.456ns (16.394%)  route 2.326ns (83.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.902ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.669     5.902    i_asg/ch[1]/adc_clk
    SLICE_X29Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     6.358 r  i_asg/ch[1]/dac_o_reg[13]/Q
                         net (fo=2, routed)           2.326     8.684    asg_dat[1][13]
    SLICE_X43Y77         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.552    13.442    dac_clk_1x
    SLICE_X43Y77         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism              0.173    13.615    
                         clock uncertainty           -0.189    13.426    
    SLICE_X43Y77         FDRE (Setup_fdre_C_D)       -0.067    13.359    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         13.359    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.190%)  route 0.655ns (75.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_asg/ch[0]/adc_clk
    SLICE_X28Y40         FDRE                                         r  i_asg/ch[0]/dac_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     2.141 f  i_asg/ch[0]/dac_o_reg[6]/Q
                         net (fo=2, routed)           0.655     2.796    i_asg/ch[0]/asg_dat[0][6]
    SLICE_X42Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.841 r  i_asg/ch[0]/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.841    i_asg_n_377
    SLICE_X42Y63         FDRE                                         r  dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.855     2.396    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_a_reg[6]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.120     2.630    dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.968%)  route 0.661ns (78.032%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.560     1.975    i_asg/ch[1]/adc_clk
    SLICE_X31Y37         FDRE                                         r  i_asg/ch[1]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     2.116 f  i_asg/ch[1]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.661     2.777    i_asg/ch[1]/asg_dat[1][8]
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.822 r  i_asg/ch[1]/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.822    p_1_out[8]
    SLICE_X43Y59         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X43Y59         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.092     2.606    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.965%)  route 0.663ns (76.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.561     1.976    i_asg/ch[0]/adc_clk
    SLICE_X30Y39         FDRE                                         r  i_asg/ch[0]/dac_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     2.140 f  i_asg/ch[0]/dac_o_reg[9]/Q
                         net (fo=2, routed)           0.663     2.803    i_asg/ch[0]/asg_dat[0][9]
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.848 r  i_asg/ch[0]/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.848    i_asg_n_374
    SLICE_X43Y59         FDRE                                         r  dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X43Y59         FDRE                                         r  dac_dat_a_reg[9]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.092     2.606    dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.456%)  route 0.723ns (79.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.560     1.975    i_asg/ch[1]/adc_clk
    SLICE_X31Y37         FDRE                                         r  i_asg/ch[1]/dac_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     2.116 f  i_asg/ch[1]/dac_o_reg[6]/Q
                         net (fo=2, routed)           0.723     2.839    i_asg/ch[1]/asg_dat[1][6]
    SLICE_X42Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.884 r  i_asg/ch[1]/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.884    p_1_out[6]
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.855     2.396    dac_clk_1x
    SLICE_X42Y63         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism             -0.075     2.321    
                         clock uncertainty            0.189     2.510    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121     2.631    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.186ns (20.480%)  route 0.722ns (79.520%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.559     1.974    i_asg/ch[1]/adc_clk
    SLICE_X31Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     2.115 f  i_asg/ch[1]/dac_o_reg[7]/Q
                         net (fo=2, routed)           0.722     2.837    i_asg/ch[1]/asg_dat[1][7]
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.882 r  i_asg/ch[1]/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.882    p_1_out[7]
    SLICE_X43Y59         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X43Y59         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.092     2.606    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.186ns (19.121%)  route 0.787ns (80.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.559     1.974    i_asg/ch[1]/adc_clk
    SLICE_X29Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     2.115 f  i_asg/ch[1]/dac_o_reg[9]/Q
                         net (fo=2, routed)           0.787     2.902    i_asg/ch[1]/asg_dat[1][9]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.947 r  i_asg/ch[1]/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     2.947    p_1_out[9]
    SLICE_X42Y56         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.401    dac_clk_1x
    SLICE_X42Y56         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.120     2.635    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 i_asg/ch[0]/dac_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.209ns (21.058%)  route 0.784ns (78.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.561     1.976    i_asg/ch[0]/adc_clk
    SLICE_X30Y39         FDRE                                         r  i_asg/ch[0]/dac_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     2.140 f  i_asg/ch[0]/dac_o_reg[8]/Q
                         net (fo=2, routed)           0.784     2.924    i_asg/ch[0]/asg_dat[0][8]
    SLICE_X43Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.969 r  i_asg/ch[0]/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.969    i_asg_n_375
    SLICE_X43Y59         FDRE                                         r  dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X43Y59         FDRE                                         r  dac_dat_a_reg[8]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.091     2.605    dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.333%)  route 0.829ns (81.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.559     1.974    i_asg/ch[1]/adc_clk
    SLICE_X31Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     2.115 f  i_asg/ch[1]/dac_o_reg[12]/Q
                         net (fo=2, routed)           0.829     2.944    i_asg/ch[1]/asg_dat[1][12]
    SLICE_X42Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.989 r  i_asg/ch[1]/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.989    p_1_out[12]
    SLICE_X42Y77         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    SLICE_X42Y77         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism             -0.075     2.313    
                         clock uncertainty            0.189     2.502    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.121     2.623    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.186ns (18.286%)  route 0.831ns (81.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.559     1.974    i_asg/ch[1]/adc_clk
    SLICE_X29Y36         FDRE                                         r  i_asg/ch[1]/dac_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     2.115 f  i_asg/ch[1]/dac_o_reg[2]/Q
                         net (fo=2, routed)           0.831     2.946    i_asg/ch[1]/asg_dat[1][2]
    SLICE_X42Y76         LUT1 (Prop_lut1_I0_O)        0.045     2.991 r  i_asg/ch[1]/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.991    p_1_out[2]
    SLICE_X42Y76         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.845     2.386    dac_clk_1x
    SLICE_X42Y76         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism             -0.075     2.311    
                         clock uncertainty            0.189     2.500    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.121     2.621    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 i_asg/ch[1]/dac_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.186ns (17.911%)  route 0.852ns (82.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.559     1.974    i_asg/ch[1]/adc_clk
    SLICE_X31Y35         FDRE                                         r  i_asg/ch[1]/dac_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     2.115 f  i_asg/ch[1]/dac_o_reg[1]/Q
                         net (fo=2, routed)           0.852     2.968    i_asg/ch[1]/asg_dat[1][1]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.045     3.013 r  i_asg/ch[1]/dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     3.013    p_1_out[1]
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.844     2.385    dac_clk_1x
    SLICE_X42Y74         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism             -0.075     2.310    
                         clock uncertainty            0.189     2.499    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.120     2.619    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.394    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/i_iserdese/RST
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.642ns (20.150%)  route 2.544ns (79.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 11.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 f  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 r  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.212     9.083    i_daisy/i_rx/RST0
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.751    11.031    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
                         clock pessimism              0.000    11.031    
                         clock uncertainty           -0.166    10.866    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    10.349    i_daisy/i_rx/i_iserdese
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.642ns (16.184%)  route 3.325ns (83.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     9.882    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[24]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.166    12.497    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.068    i_daisy/i_test/rx_dat_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.642ns (16.184%)  route 3.325ns (83.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     9.882    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[25]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.166    12.497    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.068    i_daisy/i_test/rx_dat_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.642ns (16.184%)  route 3.325ns (83.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     9.882    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[26]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.166    12.497    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.068    i_daisy/i_test/rx_dat_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.642ns (16.184%)  route 3.325ns (83.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 12.663 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.147     9.882    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.560    12.663    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y64         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[27]/C
                         clock pessimism              0.000    12.663    
                         clock uncertainty           -0.166    12.497    
    SLICE_X39Y64         FDRE (Setup_fdre_C_R)       -0.429    12.068    i_daisy/i_test/rx_dat_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.642ns (16.315%)  route 3.293ns (83.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.850    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[16]/C
                         clock pessimism              0.000    12.664    
                         clock uncertainty           -0.166    12.498    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.069    i_daisy/i_test/rx_dat_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.642ns (16.315%)  route 3.293ns (83.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.850    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[17]/C
                         clock pessimism              0.000    12.664    
                         clock uncertainty           -0.166    12.498    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.069    i_daisy/i_test/rx_dat_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.642ns (16.315%)  route 3.293ns (83.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.850    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[18]/C
                         clock pessimism              0.000    12.664    
                         clock uncertainty           -0.166    12.498    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.069    i_daisy/i_test/rx_dat_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.642ns (16.315%)  route 3.293ns (83.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 12.664 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.735 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.850    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.561    12.664    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X39Y62         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[19]/C
                         clock pessimism              0.000    12.664    
                         clock uncertainty           -0.166    12.498    
    SLICE_X39Y62         FDRE (Setup_fdre_C_R)       -0.429    12.069    i_daisy/i_test/rx_dat_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.069    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.668ns (18.920%)  route 2.863ns (81.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 12.665 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X10Y48         FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.518     6.433 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           2.178     8.611    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X39Y57         LUT3 (Prop_lut3_I1_O)        0.150     8.761 r  i_daisy/i_test/rx_err_cnt[0]_i_1/O
                         net (fo=32, routed)          0.685     9.446    i_daisy/i_test/rx_err_cnt[0]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.562    12.665    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X38Y61         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[16]/C
                         clock pessimism              0.000    12.665    
                         clock uncertainty           -0.166    12.499    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.726    11.773    i_daisy/i_test/rx_err_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_train_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_train_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.141ns (17.732%)  route 0.654ns (82.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X33Y50         FDRE                                         r  i_daisy/cfg_rx_train_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_daisy/cfg_rx_train_reg/Q
                         net (fo=3, routed)           0.654     2.772    i_daisy/i_rx/par_train_r_reg[0]_0[0]
    SLICE_X39Y50         FDRE                                         r  i_daisy/i_rx/par_train_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.859     2.307    i_daisy/i_rx/i_BUFR_clk_0
    SLICE_X39Y50         FDRE                                         r  i_daisy/i_rx/par_train_r_reg[0]/C
                         clock pessimism              0.000     2.307    
                         clock uncertainty            0.166     2.473    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     2.543    i_daisy/i_rx/par_train_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.460ns (56.408%)  route 0.355ns (43.592%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    i_daisy/i_test/adc_clk
    SLICE_X40Y68         FDRE                                         r  i_daisy/i_test/tx_dat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     2.139 r  i_daisy/i_test/tx_dat_reg[6]/Q
                         net (fo=2, routed)           0.153     2.293    i_daisy/i_test/tx_dat[6]
    SLICE_X41Y66         LUT6 (Prop_lut6_I1_O)        0.045     2.338 r  i_daisy/i_test/rx_dat_inc_i_7/O
                         net (fo=1, routed)           0.000     2.338    i_daisy/i_test/rx_dat_inc_i_7_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.453 r  i_daisy/i_test/rx_dat_inc_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.453    i_daisy/i_test/rx_dat_inc_reg_i_3_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.498 r  i_daisy/i_test/rx_dat_inc_reg_i_2/CO[1]
                         net (fo=1, routed)           0.202     2.700    i_daisy/i_test/rx_dat_inc2
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.114     2.814 r  i_daisy/i_test/rx_dat_inc_i_1/O
                         net (fo=1, routed)           0.000     2.814    i_daisy/i_test/rx_dat_inc0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.854     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.000     2.302    
                         clock uncertainty            0.166     2.468    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.091     2.559    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_err_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.500ns (56.340%)  route 0.387ns (43.660%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.583     1.998    i_daisy/i_test/adc_clk
    SLICE_X40Y68         FDRE                                         r  i_daisy/i_test/tx_dat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     2.139 r  i_daisy/i_test/tx_dat_reg[4]/Q
                         net (fo=2, routed)           0.129     2.268    i_daisy/i_test/tx_dat[4]
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.313 r  i_daisy/i_test/rx_err_inc_i_12/O
                         net (fo=1, routed)           0.000     2.313    i_daisy/i_test/rx_err_inc_i_12_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.468 r  i_daisy/i_test/rx_err_inc_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.468    i_daisy/i_test/rx_err_inc_reg_i_7_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.513 r  i_daisy/i_test/rx_err_inc_reg_i_6/CO[1]
                         net (fo=1, routed)           0.259     2.772    i_daisy/i_test/rx_err_inc2
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.114     2.886 r  i_daisy/i_test/rx_err_inc_i_1/O
                         net (fo=1, routed)           0.000     2.886    i_daisy/i_test/rx_err_inc0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.854     2.302    i_daisy/i_test/rx_dat_cnt_reg[0]_0
    SLICE_X41Y65         FDRE                                         r  i_daisy/i_test/rx_err_inc_reg/C
                         clock pessimism              0.000     2.302    
                         clock uncertainty            0.166     2.468    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.092     2.560    i_daisy/i_test/rx_err_inc_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dvr_reg/S
                            (rising edge-triggered cell FDSE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.128ns (13.927%)  route 0.791ns (86.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.791     2.896    i_daisy/daisy_mode[0]
    SLICE_X42Y62         FDSE                                         r  i_daisy/rxp_dvr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X42Y62         FDSE                                         r  i_daisy/rxp_dvr_reg/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X42Y62         FDSE (Hold_fdse_C_S)        -0.044     2.426    i_daisy/rxp_dvr_reg
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.128ns (12.418%)  route 0.903ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.903     3.008    i_daisy/daisy_mode[0]
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[10]/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X41Y62         FDRE (Hold_fdre_C_R)        -0.071     2.399    i_daisy/rxp_datr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.128ns (12.418%)  route 0.903ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.903     3.008    i_daisy/daisy_mode[0]
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[11]/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X41Y62         FDRE (Hold_fdre_C_R)        -0.071     2.399    i_daisy/rxp_datr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.128ns (12.418%)  route 0.903ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.903     3.008    i_daisy/daisy_mode[0]
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[12]/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X41Y62         FDRE (Hold_fdre_C_R)        -0.071     2.399    i_daisy/rxp_datr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.128ns (12.418%)  route 0.903ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.903     3.008    i_daisy/daisy_mode[0]
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X41Y62         FDRE                                         r  i_daisy/rxp_datr_reg[15]/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X41Y62         FDRE (Hold_fdre_C_R)        -0.071     2.399    i_daisy/rxp_datr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.128ns (12.365%)  route 0.907ns (87.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.907     3.012    i_daisy/daisy_mode[0]
    SLICE_X40Y62         FDRE                                         r  i_daisy/rxp_datr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X40Y62         FDRE                                         r  i_daisy/rxp_datr_reg[13]/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X40Y62         FDRE (Hold_fdre_C_R)        -0.071     2.399    i_daisy/rxp_datr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.128ns (12.365%)  route 0.907ns (87.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_hk/adc_clk
    SLICE_X27Y50         FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     2.105 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=70, routed)          0.907     3.012    i_daisy/daisy_mode[0]
    SLICE_X40Y62         FDRE                                         r  i_daisy/rxp_datr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.856     2.304    i_daisy/adc_clk_daisy
    SLICE_X40Y62         FDRE                                         r  i_daisy/rxp_datr_reg[14]/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.166     2.470    
    SLICE_X40Y62         FDRE (Hold_fdre_C_R)        -0.071     2.399    i_daisy/rxp_datr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.614    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[8]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.642ns (20.911%)  route 2.428ns (79.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 11.107 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.096     8.967    i_daisy/i_rx/RST0
    SLICE_X33Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.827    11.107    i_daisy/i_rx/par_clk
    SLICE_X33Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[8]/C
                         clock pessimism              0.000    11.107    
                         clock uncertainty           -0.166    10.942    
    SLICE_X33Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.537    i_daisy/i_rx/par_rstn_r_reg[8]
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[0]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X35Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X35Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[0]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.535    i_daisy/i_rx/par_rstn_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[1]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X35Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X35Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[1]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.535    i_daisy/i_rx/par_rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[2]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X35Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X35Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[2]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.535    i_daisy/i_rx/par_rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[3]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X35Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X35Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[3]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X35Y45         FDCE (Recov_fdce_C_CLR)     -0.405    10.535    i_daisy/i_rx/par_rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[4]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X34Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    10.621    i_daisy/i_rx/par_rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[5]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X34Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[5]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    10.621    i_daisy/i_rx/par_rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[6]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X34Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[6]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    10.621    i_daisy/i_rx/par_rstn_r_reg[6]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[7]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.642ns (21.731%)  route 2.312ns (78.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 11.105 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.981     8.851    i_daisy/i_rx/RST0
    SLICE_X34Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.825    11.105    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[7]/C
                         clock pessimism              0.000    11.105    
                         clock uncertainty           -0.166    10.940    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.319    10.621    i_daisy/i_rx/par_rstn_r_reg[7]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.642ns (22.901%)  route 2.161ns (77.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=8009, routed)        1.664     5.897    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     6.415 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.332     7.747    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.871 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.830     8.701    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.701    
  -------------------------------------------------------------------
                         slack                                  1.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[11]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[11]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[12]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[12]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[13]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[13]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[14]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[14]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[15]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[15]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[9]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[9]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_reg/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.209ns (17.000%)  route 1.020ns (83.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.393     3.207    i_daisy/i_rx/RST0
    SLICE_X33Y47         FDCE                                         f  i_daisy/i_rx/par_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X33Y47         FDCE                                         r  i_daisy/i_rx/par_rstn_reg/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X33Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[4]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.209ns (16.210%)  route 1.080ns (83.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.453     3.267    i_daisy/i_rx/RST0
    SLICE_X34Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.166     1.629    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.562    i_daisy/i_rx/par_rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[5]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.209ns (16.210%)  route 1.080ns (83.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=8009, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X16Y50         FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     2.141 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.628     2.769    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.045     2.814 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.453     3.267    i_daisy/i_rx/RST0
    SLICE_X34Y45         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.325     1.463    i_daisy/i_rx/par_clk
    SLICE_X34Y45         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[5]/C
                         clock pessimism              0.000     1.463    
                         clock uncertainty            0.166     1.629    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.562    i_daisy/i_rx/par_rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.705    





