#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 21 20:32:58 2022
# Process ID: 17932
# Current directory: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8928 C:\Users\Baptiste\Documents\ENSEA\3D\S10_007_Soc\002_TD\vivado_projet_zynq\projet8TD.old1\projet8TD.xpr
# Log file: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/vivado.log
# Journal file: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1'
INFO: [Project 1-313] Project file moved from 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 877.195 ; gain = 280.672
update_compile_order -fileset sources_1
update_module_reference zynq_1_accu_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:module_ref:accu:1.0 - accu_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /accu_0/clk(clk)
Successfully read diagram <zynq_1> from BD file <C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/zynq_1.bd>
Upgrading 'C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/zynq_1.bd'
INFO: [IP_Flow 19-3420] Updated zynq_1_accu_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /accu_0_upgraded_ipi/clk(clk)
Wrote  : <C:\Users\Baptiste\Documents\ENSEA\3D\S10_007_Soc\002_TD\vivado_projet_zynq\projet8TD.old1\projet8TD.srcs\sources_1\bd\zynq_1\zynq_1.bd> 
Wrote  : <C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/ui/bd_cf78a2d4.ui> 
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1318.023 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1318.023 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:\Users\Baptiste\Documents\ENSEA\3D\S10_007_Soc\002_TD\vivado_projet_zynq\projet8TD.old1\projet8TD.srcs\sources_1\bd\zynq_1\zynq_1.bd> 
VHDL Output written to : C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/synth/zynq_1.vhd
VHDL Output written to : C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/sim/zynq_1.vhd
VHDL Output written to : C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/hdl/zynq_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block accu_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/ip/zynq_1_auto_pc_0/zynq_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/hw_handoff/zynq_1.hwh
Generated Block Design Tcl file C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/hw_handoff/zynq_1_bd.tcl
Generated Hardware Definition File C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.srcs/sources_1/bd/zynq_1/synth/zynq_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zynq_1_auto_pc_0, cache-ID = 6bded8d354181f7f; cache size = 5.495 MB.
[Sat May 21 21:16:24 2022] Launched zynq_1_accu_0_0_synth_1, synth_1...
Run output will be captured here:
zynq_1_accu_0_0_synth_1: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.runs/zynq_1_accu_0_0_synth_1/runme.log
synth_1: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.runs/synth_1/runme.log
[Sat May 21 21:16:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1318.023 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.662 . Memory (MB): peak = 2027.535 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.664 . Memory (MB): peak = 2027.535 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2027.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2140.590 ; gain = 822.566
file copy -force C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.runs/impl_1/zynq_1_wrapper.sysdef C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.sdk/zynq_1_wrapper.hdf

launch_sdk -workspace C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.sdk -hwspec C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.sdk/zynq_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.sdk -hwspec C:/Users/Baptiste/Documents/ENSEA/3D/S10_007_Soc/002_TD/vivado_projet_zynq/projet8TD.old1/projet8TD.sdk/zynq_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 21 21:42:17 2022...
