{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552396769777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552396769788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 08:19:29 2019 " "Processing started: Tue Mar 12 08:19:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552396769788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396769788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GaimBoi -c GaimBoi " "Command: quartus_map --read_settings_files=on --write_settings_files=off GaimBoi -c GaimBoi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396769788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552396771387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Structural " "Found design unit 1: CPU-Structural" {  } { { "CPU.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CPU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796324 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796347 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gaimboilibrary.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gaimboilibrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GaimBoiLibrary " "Found design unit 1: GaimBoiLibrary" {  } { { "GaimBoiLibrary.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796367 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GaimBoiLibrary-body " "Found design unit 2: GaimBoiLibrary-body" {  } { { "GaimBoiLibrary.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage0-Structural " "Found design unit 1: Stage0-Structural" {  } { { "Stage0.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796389 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage0 " "Found entity 1: Stage0" {  } { { "Stage0.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage1-Structural " "Found design unit 1: Stage1-Structural" {  } { { "Stage1.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796403 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage1 " "Found entity 1: Stage1" {  } { { "Stage1.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2-Behavioral " "Found design unit 1: Stage2-Behavioral" {  } { { "Stage2.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2 " "Found entity 1: Stage2" {  } { { "Stage2.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s0_ifu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s0_ifu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFU-Behavioral " "Found design unit 1: IFU-Behavioral" {  } { { "S0_IFU.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S0_IFU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796432 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFU " "Found entity 1: IFU" {  } { { "S0_IFU.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S0_IFU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMC-Behavioral " "Found design unit 1: IMC-Behavioral" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796443 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMC " "Found entity 1: IMC" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcontroller-Structural " "Found design unit 1: Microcontroller-Structural" {  } { { "Microcontroller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Microcontroller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcontroller " "Found entity 1: Microcontroller" {  } { { "Microcontroller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Microcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s1_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S1_Decoder-Behavioral " "Found design unit 1: S1_Decoder-Behavioral" {  } { { "S1_Decoder.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S1_Decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796467 ""} { "Info" "ISGN_ENTITY_NAME" "1 S1_Decoder " "Found entity 1: S1_Decoder" {  } { { "S1_Decoder.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S1_Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s2_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2_ALU-Behavioral " "Found design unit 1: S2_ALU-Behavioral" {  } { { "S2_ALU.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S2_ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796476 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2_ALU " "Found entity 1: S2_ALU" {  } { { "S2_ALU.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S2_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-Behavioral " "Found design unit 1: RegisterFile-Behavioral" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RegisterFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796490 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-Structural " "Found design unit 1: Processor-Structural" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-Structural " "Found design unit 1: TOP-Structural" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796533 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Interface_Controller-Structural " "Found design unit 1: Interface_Controller-Structural" {  } { { "Interface_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Interface_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796547 ""} { "Info" "ISGN_ENTITY_NAME" "1 Interface_Controller " "Found entity 1: Interface_Controller" {  } { { "Interface_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Interface_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Controller-Structural " "Found design unit 1: Display_Controller-Structural" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Display_Controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796560 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Controller " "Found entity 1: Display_Controller" {  } { { "Display_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Display_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Interface-Structural " "Found design unit 1: LCD_Interface-Structural" {  } { { "LCD_Interface.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_Interface.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796572 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Interface " "Found entity 1: LCD_Interface" {  } { { "LCD_Interface.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_Interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_testrun.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_testrun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_TestRun-Structural " "Found design unit 1: LCD_TestRun-Structural" {  } { { "LCD_TestRun.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_TestRun.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796586 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_TestRun " "Found entity 1: LCD_TestRun" {  } { { "LCD_TestRun.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_TestRun.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hx8357_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hx8357_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HX8357_Controller-Structural " "Found design unit 1: HX8357_Controller-Structural" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796601 ""} { "Info" "ISGN_ENTITY_NAME" "1 HX8357_Controller " "Found entity 1: HX8357_Controller" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-rtl " "Found design unit 1: CLOCK-rtl" {  } { { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796611 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock/clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_0002 " "Found entity 1: CLOCK_0002" {  } { { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396796624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396796624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552396796794 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 TOP.vhd(14) " "VHDL Signal Declaration warning at TOP.vhd(14): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796796 "|TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 TOP.vhd(15) " "VHDL Signal Declaration warning at TOP.vhd(15): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796796 "|TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 TOP.vhd(16) " "VHDL Signal Declaration warning at TOP.vhd(16): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796796 "|TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 TOP.vhd(17) " "VHDL Signal Declaration warning at TOP.vhd(17): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796796 "|TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 TOP.vhd(18) " "VHDL Signal Declaration warning at TOP.vhd(18): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796797 "|TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 TOP.vhd(19) " "VHDL Signal Declaration warning at TOP.vhd(19): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796797 "|TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WIRE_NMI TOP.vhd(113) " "VHDL Signal Declaration warning at TOP.vhd(113): used implicit default value for signal \"WIRE_NMI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796797 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WIRE_BUSAK TOP.vhd(116) " "Verilog HDL or VHDL warning at TOP.vhd(116): object \"WIRE_BUSAK\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396796797 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WIRE_LCD_INT TOP.vhd(117) " "Verilog HDL or VHDL warning at TOP.vhd(117): object \"WIRE_LCD_INT\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396796797 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:IC_0 " "Elaborating entity \"Processor\" for hierarchy \"Processor:IC_0\"" {  } { { "TOP.vhd" "IC_0" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396796827 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HALT Processor.vhd(14) " "VHDL Signal Declaration warning at Processor.vhd(14): used implicit default value for signal \"HALT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796829 "|TOP|Processor:IC_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RFSH Processor.vhd(24) " "VHDL Signal Declaration warning at Processor.vhd(24): used implicit default value for signal \"RFSH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396796829 "|TOP|Processor:IC_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_REGISTERS Processor.vhd(33) " "Verilog HDL or VHDL warning at Processor.vhd(33): object \"DEBUG_REGISTERS\" assigned a value but never read" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396796829 "|TOP|Processor:IC_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PREFIX_CB Processor.vhd(46) " "Verilog HDL or VHDL warning at Processor.vhd(46): object \"PREFIX_CB\" assigned a value but never read" {  } { { "Processor.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396796830 "|TOP|Processor:IC_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:IC_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:IC_1\"" {  } { { "TOP.vhd" "IC_1" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396797933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:IC_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396798319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:IC_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:IC_1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396798384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:IC_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:IC_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM.mif " "Parameter \"init_file\" = \"RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396798385 ""}  } { { "RAM.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552396798385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3344.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3344.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3344 " "Found entity 1: altsyncram_3344" {  } { { "db/altsyncram_3344.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396798572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396798572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3344 RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated " "Elaborating entity \"altsyncram_3344\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396798579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vi13.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vi13.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vi13 " "Found entity 1: altsyncram_vi13" {  } { { "db/altsyncram_vi13.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396798855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396798855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vi13 RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1 " "Elaborating entity \"altsyncram_vi13\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\"" {  } { { "db/altsyncram_3344.tdf" "altsyncram1" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396798861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396799342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396799342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|decode_dla:decode4 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|decode_dla:decode4\"" {  } { { "db/altsyncram_vi13.tdf" "decode4" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396799353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396799616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396799616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_vi13.tdf" "rden_decode_a" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396799627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396799787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396799787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|mux_tfb:mux6 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|altsyncram_vi13:altsyncram1\|mux_tfb:mux6\"" {  } { { "db/altsyncram_vi13.tdf" "mux6" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396799796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3344.tdf" "mgl_prim2" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396800389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_3344.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396800454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396800454 ""}  } { { "db/altsyncram_3344.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552396800454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396800875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396801186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM:IC_1\|altsyncram:altsyncram_component\|altsyncram_3344:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396801476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMC IMC:IC_2 " "Elaborating entity \"IMC\" for hierarchy \"IMC:IC_2\"" {  } { { "TOP.vhd" "IC_2" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396801636 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA IMC.vhd(24) " "VHDL Process Statement warning at IMC.vhd(24): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552396801637 "|TOP|IMC:IC_2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_8 IMC.vhd(24) " "VHDL Process Statement warning at IMC.vhd(24): inferring latch(es) for signal or variable \"IO_8\", which holds its previous value in one or more paths through the process" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552396801637 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[0\] IMC.vhd(24) " "Inferred latch for \"IO_8\[0\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[1\] IMC.vhd(24) " "Inferred latch for \"IO_8\[1\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[2\] IMC.vhd(24) " "Inferred latch for \"IO_8\[2\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[3\] IMC.vhd(24) " "Inferred latch for \"IO_8\[3\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[4\] IMC.vhd(24) " "Inferred latch for \"IO_8\[4\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[5\] IMC.vhd(24) " "Inferred latch for \"IO_8\[5\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[6\] IMC.vhd(24) " "Inferred latch for \"IO_8\[6\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801638 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_8\[7\] IMC.vhd(24) " "Inferred latch for \"IO_8\[7\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801639 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] IMC.vhd(24) " "Inferred latch for \"DATA\[0\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801639 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] IMC.vhd(24) " "Inferred latch for \"DATA\[1\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801639 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] IMC.vhd(24) " "Inferred latch for \"DATA\[2\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801639 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] IMC.vhd(24) " "Inferred latch for \"DATA\[3\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801639 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] IMC.vhd(24) " "Inferred latch for \"DATA\[4\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801639 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] IMC.vhd(24) " "Inferred latch for \"DATA\[5\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801640 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] IMC.vhd(24) " "Inferred latch for \"DATA\[6\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801640 "|TOP|IMC:IC_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] IMC.vhd(24) " "Inferred latch for \"DATA\[7\]\" at IMC.vhd(24)" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396801640 "|TOP|IMC:IC_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HX8357_Controller HX8357_Controller:IC_3 " "Elaborating entity \"HX8357_Controller\" for hierarchy \"HX8357_Controller:IC_3\"" {  } { { "TOP.vhd" "IC_3" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396801669 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MCU_BUSRQ HX8357_Controller.vhd(17) " "VHDL Signal Declaration warning at HX8357_Controller.vhd(17): used implicit default value for signal \"MCU_BUSRQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396801670 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PORT_ID HX8357_Controller.vhd(35) " "VHDL Signal Declaration warning at HX8357_Controller.vhd(35): used explicit default value for signal \"PORT_ID\" because signal was never assigned a value" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1552396801670 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GET_COLUMN HX8357_Controller.vhd(46) " "Verilog HDL or VHDL warning at HX8357_Controller.vhd(46): object \"GET_COLUMN\" assigned a value but never read" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396801671 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GET_PAGE HX8357_Controller.vhd(47) " "Verilog HDL or VHDL warning at HX8357_Controller.vhd(47): object \"GET_PAGE\" assigned a value but never read" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396801671 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GET_RGB HX8357_Controller.vhd(48) " "Verilog HDL or VHDL warning at HX8357_Controller.vhd(48): object \"GET_RGB\" assigned a value but never read" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396801671 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GET_OSC HX8357_Controller.vhd(50) " "Verilog HDL or VHDL warning at HX8357_Controller.vhd(50): object \"GET_OSC\" assigned a value but never read" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396801671 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GET_IPF HX8357_Controller.vhd(55) " "Verilog HDL or VHDL warning at HX8357_Controller.vhd(55): object \"GET_IPF\" assigned a value but never read" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396801672 "|TOP|HX8357_Controller:IC_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GET_SPC HX8357_Controller.vhd(56) " "Verilog HDL or VHDL warning at HX8357_Controller.vhd(56): object \"GET_SPC\" assigned a value but never read" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552396801672 "|TOP|HX8357_Controller:IC_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:IC_4 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:IC_4\"" {  } { { "TOP.vhd" "IC_4" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396801930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_0002 CLOCK:IC_4\|CLOCK_0002:clock_inst " "Elaborating entity \"CLOCK_0002\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\"" {  } { { "CLOCK.vhd" "clock_inst" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396801984 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_0 CLOCK_0002.v(11) " "Output port \"outclk_0\" at CLOCK_0002.v(11) has no driver" {  } { { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396801986 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "CLOCK/CLOCK_0002.v" "altera_pll_i" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802143 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802188 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802190 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802190 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1552396802194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 6.000000 MHz " "Parameter \"output_clock_frequency0\" = \"6.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 3 " "Parameter \"m_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 3 " "Parameter \"m_cnt_lo_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 50 " "Parameter \"c_cnt_hi_div0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 50 " "Parameter \"c_cnt_lo_div0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 6 " "Parameter \"c_cnt_hi_div1\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 6 " "Parameter \"c_cnt_lo_div1\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 cscd_clk " "Parameter \"c_cnt_in_src1\" = \"cscd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 600.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"600.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396802218 ""}  } { { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552396802218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802357 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802490 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802586 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802798 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802815 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802818 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802818 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552396802818 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802887 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396802935 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1552396803299 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552396803580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.12.08:20:12 Progress: Loading sldb9d8144e/alt_sld_fab_wrapper_hw.tcl " "2019.03.12.08:20:12 Progress: Loading sldb9d8144e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396812721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396820067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396820706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396833178 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396833392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396833640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396833919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396833935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396833940 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552396834749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb9d8144e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb9d8144e/alt_sld_fab.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396835191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396835191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396835375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396835375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396835393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396835393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396835589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396835589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396835865 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396835865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396835865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396836122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396836122 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } } { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } } { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396838462 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } } { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } } { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396838462 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } } { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } } { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396838462 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } } { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } } { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396838462 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } } { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } } { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396838462 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"CLOCK:IC_4\|CLOCK_0002:clock_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "CLOCK/CLOCK_0002.v" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v" 235 0 0 } } { "CLOCK.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd" 32 0 0 } } { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396838462 "|TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1552396838462 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1552396838462 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "HX8357_Controller:IC_3\|PARAMETERS_rtl_0 " "Inferred RAM node \"HX8357_Controller:IC_3\|PARAMETERS_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552396839644 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[7\]\" " "Converted tri-state node \"WIRE_IO\[7\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[6\]\" " "Converted tri-state node \"WIRE_IO\[6\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[5\]\" " "Converted tri-state node \"WIRE_IO\[5\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[4\]\" " "Converted tri-state node \"WIRE_IO\[4\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[3\]\" " "Converted tri-state node \"WIRE_IO\[3\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[2\]\" " "Converted tri-state node \"WIRE_IO\[2\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[1\]\" " "Converted tri-state node \"WIRE_IO\[1\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"WIRE_IO\[0\]\" " "Converted tri-state node \"WIRE_IO\[0\]\" into a selector" {  } { { "HX8357_Controller.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd" 123 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[0\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[0\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[1\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[1\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[2\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[2\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[3\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[3\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[4\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[4\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[5\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[5\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[6\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[6\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMC:IC_2\|DATA\[7\] " "Converted tri-state buffer \"IMC:IC_2\|DATA\[7\]\" feeding internal logic into a wire" {  } { { "IMC.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd" 24 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1552396839746 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1552396839746 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HX8357_Controller:IC_3\|PARAMETERS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HX8357_Controller:IC_3\|PARAMETERS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552396853938 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552396853937 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552396853937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HX8357_Controller:IC_3\|altsyncram:PARAMETERS_rtl_0 " "Elaborated megafunction instantiation \"HX8357_Controller:IC_3\|altsyncram:PARAMETERS_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396854134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HX8357_Controller:IC_3\|altsyncram:PARAMETERS_rtl_0 " "Instantiated megafunction \"HX8357_Controller:IC_3\|altsyncram:PARAMETERS_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552396854134 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552396854134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tm1 " "Found entity 1: altsyncram_6tm1" {  } { { "db/altsyncram_6tm1.tdf" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_6tm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552396854370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396854370 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552396856419 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552396856419 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552396856419 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552396856419 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552396856419 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1552396856419 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552396856420 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1552396856420 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[13\] GND pin " "The pin \"GPIO_0\[13\]\" is fed by GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552396856424 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552396856424 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1552396856424 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396866427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396866427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396866427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396866427 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396866427 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1552396866427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552396866428 "|TOP|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552396866428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396866794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552396875905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TestClock 3 " "Ignored 3 assignments for entity \"TestClock\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity TestClock -sip TestClock.sip -library lib_TestClock " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552396876053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.0 -entity TestClock -sip TestClock.sip -library lib_TestClock " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552396876053 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity TestClock -sip TestClock.sip -library lib_TestClock " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552396876053 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552396876053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 0 0 0 " "Adding 16 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552396878695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552396878695 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[0\] " "No output dependent on input pin \"GPIO_1\[0\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[1\] " "No output dependent on input pin \"GPIO_1\[1\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[2\] " "No output dependent on input pin \"GPIO_1\[2\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[3\] " "No output dependent on input pin \"GPIO_1\[3\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[4\] " "No output dependent on input pin \"GPIO_1\[4\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[5\] " "No output dependent on input pin \"GPIO_1\[5\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[7\] " "No output dependent on input pin \"GPIO_1\[7\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[8\] " "No output dependent on input pin \"GPIO_1\[8\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[9\] " "No output dependent on input pin \"GPIO_1\[9\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[10\] " "No output dependent on input pin \"GPIO_1\[10\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[11\] " "No output dependent on input pin \"GPIO_1\[11\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[12\] " "No output dependent on input pin \"GPIO_1\[12\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[13\] " "No output dependent on input pin \"GPIO_1\[13\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[14\] " "No output dependent on input pin \"GPIO_1\[14\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[15\] " "No output dependent on input pin \"GPIO_1\[15\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[16\] " "No output dependent on input pin \"GPIO_1\[16\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[17\] " "No output dependent on input pin \"GPIO_1\[17\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[18\] " "No output dependent on input pin \"GPIO_1\[18\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[19\] " "No output dependent on input pin \"GPIO_1\[19\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[20\] " "No output dependent on input pin \"GPIO_1\[20\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[21\] " "No output dependent on input pin \"GPIO_1\[21\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[22\] " "No output dependent on input pin \"GPIO_1\[22\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[23\] " "No output dependent on input pin \"GPIO_1\[23\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[24\] " "No output dependent on input pin \"GPIO_1\[24\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[25\] " "No output dependent on input pin \"GPIO_1\[25\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[26\] " "No output dependent on input pin \"GPIO_1\[26\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[27\] " "No output dependent on input pin \"GPIO_1\[27\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[28\] " "No output dependent on input pin \"GPIO_1\[28\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[29\] " "No output dependent on input pin \"GPIO_1\[29\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[30\] " "No output dependent on input pin \"GPIO_1\[30\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[31\] " "No output dependent on input pin \"GPIO_1\[31\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[32\] " "No output dependent on input pin \"GPIO_1\[32\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[33\] " "No output dependent on input pin \"GPIO_1\[33\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[34\] " "No output dependent on input pin \"GPIO_1\[34\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[35\] " "No output dependent on input pin \"GPIO_1\[35\]\"" {  } { { "TOP.vhd" "" { Text "C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552396879541 "|TOP|GPIO_1[35]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552396879541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3388 " "Implemented 3388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "57 " "Implemented 57 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552396879579 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552396879579 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552396879579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3164 " "Implemented 3164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552396879579 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552396879579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552396879579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552396879743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 12 08:21:19 2019 " "Processing ended: Tue Mar 12 08:21:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552396879743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552396879743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552396879743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552396879743 ""}
