<?xml version="1.0" ?>
<core_and_chip_wide>
    <input name="CPI_infinitL2" value="" description="thread i CPI when assuming infinit L2 cache, from model [7]; " />
    <input name="CPI_alone" value="" description="Thread is CPI when running alone in a CMP system, from model [7]; " />
    <input name="CPI_preL2" value="" description="CPI in the core and L1s, from model [9]; " />
    <input name="big_core_speed,relative" value="" description="big core speed (small core is 1), from model [5]; " />
    <input name="chip_area" value="" description="base line chip area (in CEAs), from model [4];  total area of the chip for cores and cache, in CEAs, 1 CEA equal to 1MB cache area, from model [9]; " />
    <input name="core_bandwidth,GB/s" value="" description="bandwidth requirement of the starting cache, from model [6]; " />
    <input name="core_count" value="" description="base line core number , from model [4];  circular profile file path, from model [9]; " />
    <input name="core_area" value="" description="area of each core in CEAs, from model [9]; " />
    <input name="core_frequency,GB/s" value="" description="processor frequency GHz, from model [9]; " />
    <input name="tech_node" value="" description="please refer to CACTI document, from model [10]; " />
    <input name="thread_count" value="" description="number of threads, from model [5];  number of threads, from model [7]; " />
</core_and_chip_wide>
<cache>
    <input name="L2_Dcache_access_frequency,million/s" value="" description="thread i&apos;s access frequency (million/s), from model [7]; " />
    <input name="L2_Dcache_miss_penalty" value="" description="thread i l2 cache miss penalty, from model [7]; " />
    <input name="L2_Dcache_access_frequency,/inst" value="" description="L2 accesses per inst , from model [9]; " />
    <input name="L2_Dcache_hit_latency,cycles" value="" description="L2 access time in cycle, from model [9]; " />
    <input name="L2_Dcache_miss_rate" value="" description="thread i L2 cache missrate, from model [7];  L2 miss rate for a 1MB L2, from model [9]; " />
    <input name="L2_Dcache_block_size" value="" description="block size (Bytes), from model [7];  L2 cache block size (Bytes), from model [9]; " />
    <input name="cache_size" value="" description="starting level(shared) cache size, from model [6];  please refer to CACTI document, from model [10];  please refer to simplescalar document, from model [11]; " />
    <input name="cache_block_size" value="" description="please refer to CACTI document, from model [10];  please refer to simplescalar document, from model [11]; " />
    <input name="cache_assoc_number" value="" description="number of associativity, from model [8];  please refer to CACTI document, from model [10];  please refer to simplescalar document, from model [11]; " />
</cache>
<specific_parameters>
    <input name="acapp_replacement_policy_index" value="" description="replacement policy index number, from model [2]; " />
    <input name="contextswitch_shift_amount" value="" description="shift amount, from model [8]; " />
    <input name="examdahl_fraction_parallel_outside_critical" value="" description="fparn, fraction of parallel part outside critical section, from model [5]; " />
    <input name="examdahl_fraction_parallel_inside_critical" value="" description="fparc, fraction of parallel part inside critical section, from model [5]; " />
    <input name="examdahl_probability_contention" value="" description="pctn, contention probability, from model [5]; " />
    <input name="fraction_serial" value="" description="fraction of program that cannot be parallelized, from model [9]; " />
</specific_parameters>
<factor_or_constant>
    <input name="factor_memwall_indirect_tech" value="" description="factor for indirect technique, from model [4]; " />
    <input name="factor_memwall_direct_tech" value="" description="factor for direct technique, from model [4]; " />
    <input name="factor_memwall_annual_bwgrowth" value="" description="bandwidth growth rate per year, from model [4]; " />
    <input name="factor_examdahl_ACS_a" value="" description="parameter_a, ACS parameter, from model [5]; " />
    <input name="factor_examdahl_ACS_b" value="" description="parameter_b, ACS parameter, from model [5]; " />
    <input name="factor_moguls_tech" value="" description="constant determined by process technology, from model [6]; " />
    <input name="factor_powerlaw_index" value="" description="can use 0.5, from model [4];  , from model [9]; " />
    <input name="factor_sharing_impact" value="" description="Data sharing impact on miss rates, from model [9]; " />
</factor_or_constant>
<file_path>
    <input name="file_csq,1" value="./acapp/csq/benchmark2.csq" description="circular profile file 2 path, from model [1]; " />
    <input name="file_csq" value="./acapp/csq/benchmark1.csq" description="circular profile file path, from model [1];  circular profile file path, from model [2];  circular profile or stack distance profile file path, from model [3];  circular profile file path, from model [8]; " />
    <input name="file_benchmark" value="" description="please refer to simplescalar document, from model [11]; " />
</file_path>
<memory>
    <input name="memory_bandwidth,B/s" value="" description="bandwidth provided by the main memory (Bytes/S), from model [7]; " />
    <input name="memory_access_penalty,cycles" value="" description="L2 cache access penalty, in number of cycles, from model [9]; " />
    <input name="memory_bandwidth,GB/s" value="" description="bandwidth provided by the main memory , from model [6];  bandwidth provided by the main memory  GB/s, from model [9]; " />
</memory>
