module nand_beh(c,a,b);
input a,b;
output c;
reg c;
always@(a,b)

begin
if (a==1 & b==1)
c=0;
else
c=1;
end
endmodule