Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug  5 23:22:29 2021
| Host         : DESKTOP-AVFRCEL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   110 |
|    Minimum number of control sets                        |   110 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   137 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   110 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             797 |          221 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1000 |          354 |
| Yes          | No                    | No                     |             800 |          200 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2602 |         1248 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                       Enable Signal                                                                                      |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | confreg/step0_sample                                                                                                                                                                     | cpu/id/regfile/SR[0]                                                                                                                                                                     |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | confreg/step1_sample                                                                                                                                                                     | cpu/id/regfile/SR[0]                                                                                                                                                                     |                1 |              1 |
|  cpu/if_id/E[0]             |                                                                                                                                                                                          |                                                                                                                                                                                          |                1 |              2 |
| ~pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          |                                                                                                                                                                                          |                1 |              2 |
|  n_0_3440_BUFG              |                                                                                                                                                                                          |                                                                                                                                                                                          |                3 |              3 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | confreg/state_count0                                                                                                                                                                     |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | cpu/mem_wb/outOverflow_reg_0                                                                                                                                                             |                3 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/ena                                                                                                                                                                           |                                                                                                                                                                                          |                2 |              4 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_0                                                                                                                                                                 | cpu/id/regfile/SR[0]                                                                                                                                                                     |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | cpu/id_ex/outMDUOP_reg[2]_0                                                                                                                                                              |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | confreg/p_0_in_1                                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[12]_0[0]                                                                                                                                                        | cpu/id/regfile/SR[0]                                                                                                                                                                     |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/conf_wdata_r                                                                                                                                                                  | confreg/conf_wdata_r[7]_i_1_n_1                                                                                                                                                          |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | confreg/step1_count0                                                                                                                                                                     |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | confreg/step0_count0                                                                                                                                                                     |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | confreg/key_count0                                                                                                                                                                       |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/conf_wdata_r                                                                                                                                                                  |                                                                                                                                                                                          |                6 |             24 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_1                                                                                                                                                                 | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             26 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_30                                                                                                                                                                | cpu/id/regfile/SR[0]                                                                                                                                                                     |               13 |             31 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_4[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_7[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               12 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_21[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               20 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_16[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_23[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               12 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_13[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               15 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_15[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               13 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_18[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_2[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               21 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_24[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_29[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_8[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_9[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_10[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_25[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_19[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_22[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_3[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_11[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               10 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_6[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               12 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_14[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_5[0]                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_30[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               26 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_0[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               22 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_28[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               19 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_2[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_17[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_23[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               22 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_25[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               20 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_4[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_6[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               19 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_1[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               15 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_14[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               22 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_10[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_16[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_24[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               20 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_3[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               12 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_26[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_5[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_15[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_11[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_13[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               22 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_21[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_27[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               13 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_19[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_20[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               15 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_9[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               23 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_18[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_22[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_29[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_7[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_8[0]                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               22 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outRegWrite_reg_12[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               21 |             32 |
|  If/CLK0                    | cpu/cu/E[0]                                                                                                                                                                              | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/cp0_reg[9]0                                                                                                                                                                   | cpu/id/regfile/SR[0]                                                                                                                                                                     |                8 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/E[0]                                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[3]_0[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outHILOWrite_reg_0[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[3]_1[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[4]_0[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outMemEN_reg_0[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[2]_1[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[2]_3[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               15 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outHILOWrite_reg_1[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[12]_1[0]                                                                                                                                                        | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[2]_0[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[2]_2[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[15]_0[0]                                                                                                                                                        | cpu/id/regfile/SR[0]                                                                                                                                                                     |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[3]_2[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               12 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_17[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               14 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_12[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |                6 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_20[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_26[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |                8 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_27[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             32 |
|  n_0_3440_BUFG              | cpu/mem_wb/outMTC0_reg_28[0]                                                                                                                                                             | cpu/id/regfile/SR[0]                                                                                                                                                                     |               15 |             32 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[1]_0[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               11 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/outALURes_reg[2]_4[0]                                                                                                                                                         | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             34 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               16 |             44 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex_mem/E[0]                                                                                                                                                                          | cpu/id/regfile/SR[0]                                                                                                                                                                     |               19 |             48 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                          |                                                                                                                                                                                          |               10 |             67 |
|  If/CLK0                    |                                                                                                                                                                                          | cpu/cu/RST0                                                                                                                                                                              |               28 |             74 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                          |               28 |            112 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                          |               31 |            114 |
|  If/CLK0                    |                                                                                                                                                                                          | cpu/mem_wb/outOverflow_reg_0                                                                                                                                                             |               93 |            200 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex/mdu/div1/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                          |               65 |            273 |
|  pll.clk_pll/inst/cpu_clk   | cpu/ex/mdu/div2/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                          |               68 |            273 |
|  cpun_1_2824_BUFG           |                                                                                                                                                                                          | cpu/mem_wb/outOverflow_reg_0                                                                                                                                                             |              170 |            510 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                          |                                                                                                                                                                                          |              206 |            729 |
+-----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


