***************
*** 62,71 ****
  
  	local-timer@48240600 {
  		compatible = "arm,cortex-a9-twd-timer";
  		reg = <0x48240600 0x20>;
  		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_HIGH)>;
  	};
  
  	/*
  	 * The soc node represents the soc top level view. It is uses for IPs
  	 * that are not memory mapped in the MPU view or for the MPU itself.
--- 62,78 ----
  
  	local-timer@48240600 {
  		compatible = "arm,cortex-a9-twd-timer";
+ 		clocks = <&mpu_periphclk>;
  		reg = <0x48240600 0x20>;
  		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_HIGH)>;
  	};
  
+ 	global_timer: timer@48240200 {
+ 		compatible = "arm,cortex-a9-global-timer";
+ 		reg = <0x48240200 0x20>;
+ 		clocks = <&mpu_periphclk>;
+ 	};
+ 
  	/*
  	 * The soc node represents the soc top level view. It is uses for IPs
  	 * that are not memory mapped in the MPU view or for the MPU itself.
