Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sun May  1 16:11:32 2022
| Host              : Youssef-Dell running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    228.952        0.000                      0                 2996        0.048        0.000                      0                 2996      119.458        0.000                       0                  1106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 120.000}      240.000         4.167           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               228.952        0.000                      0                 2481        0.048        0.000                      0                 2481      119.458        0.000                       0                  1106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    237.662        0.000                      0                  515        0.291        0.000                      0                  515  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      228.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             228.952ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 2.758ns (25.201%)  route 8.186ns (74.799%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 241.262 - 240.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.010ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.009ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.637     1.909    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X96Y335        FDCE                                         r  u_PathMetricsRegister/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y335        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.988 r  u_PathMetricsRegister/Q_reg[49]/Q
                         net (fo=18, routed)          1.016     3.004    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[9]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     3.128 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.137    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.321 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.159    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.225 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.396    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.520 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.761    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.892 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.361    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.471 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.791    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.936 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     5.961    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.094 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.531    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.697 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.913    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.063 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.218    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.344 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.491    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.639 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.166    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.265 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.432    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.558 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.944    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.054 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.235    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.333 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.424    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.477 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.608    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.790 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.948    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.985 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.360    11.345    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X99Y335        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    11.381 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[60]_i_3/O
                         net (fo=3, routed)           0.489    11.870    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[60]_i_3_n_0
    SLICE_X100Y337       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    12.019 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[61]_i_2/O
                         net (fo=2, routed)           0.143    12.162    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[61]_i_2_n_0
    SLICE_X100Y333       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.198 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[63]_i_2/O
                         net (fo=2, routed)           0.460    12.658    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[63]_i_2_n_0
    SLICE_X99Y333        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    12.804 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[62]_i_1/O
                         net (fo=1, routed)           0.049    12.853    u_PathMetricsRegister/p_0_in[62]
    SLICE_X99Y333        FDCE                                         r  u_PathMetricsRegister/Q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.536   241.262    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y333        FDCE                                         r  u_PathMetricsRegister/Q_reg[62]/C
                         clock pessimism              0.554   241.816    
                         clock uncertainty           -0.035   241.781    
    SLICE_X99Y333        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025   241.806    u_PathMetricsRegister/Q_reg[62]
  -------------------------------------------------------------------
                         required time                        241.806    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                228.952    

Slack (MET) :             229.023ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.873ns  (logic 2.700ns (24.832%)  route 8.173ns (75.168%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 241.262 - 240.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.637ns (routing 0.010ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.009ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.637     1.909    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X96Y335        FDCE                                         r  u_PathMetricsRegister/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y335        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     1.988 r  u_PathMetricsRegister/Q_reg[49]/Q
                         net (fo=18, routed)          1.016     3.004    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[9]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     3.128 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.137    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.321 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.159    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.225 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.396    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.520 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.761    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.892 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.361    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.471 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.791    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.936 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     5.961    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.094 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.531    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.697 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.913    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.063 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.218    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.344 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.491    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.639 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.166    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.265 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.432    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.558 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.944    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.054 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.235    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.333 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.424    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.477 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.608    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.790 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.948    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     9.985 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.360    11.345    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X99Y335        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036    11.381 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[60]_i_3/O
                         net (fo=3, routed)           0.489    11.870    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[60]_i_3_n_0
    SLICE_X100Y337       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    12.019 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[61]_i_2/O
                         net (fo=2, routed)           0.143    12.162    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[61]_i_2_n_0
    SLICE_X100Y333       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    12.198 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[63]_i_2/O
                         net (fo=2, routed)           0.446    12.644    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[63]_i_2_n_0
    SLICE_X99Y333        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088    12.732 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[63]_i_1/O
                         net (fo=1, routed)           0.050    12.782    u_PathMetricsRegister/p_0_in[63]
    SLICE_X99Y333        FDCE                                         r  u_PathMetricsRegister/Q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.536   241.262    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y333        FDCE                                         r  u_PathMetricsRegister/Q_reg[63]/C
                         clock pessimism              0.554   241.816    
                         clock uncertainty           -0.035   241.781    
    SLICE_X99Y333        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025   241.806    u_PathMetricsRegister/Q_reg[63]
  -------------------------------------------------------------------
                         required time                        241.806    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                229.023    

Slack (MET) :             229.164ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 2.658ns (24.666%)  route 8.118ns (75.334%))
  Logic Levels:           22  (CARRY8=6 LUT3=4 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 241.282 - 240.000 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.010ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.613     1.885    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.964 r  u_PathMetricsRegister/Q_reg[57]/Q
                         net (fo=22, routed)          1.119     3.083    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[17]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.173 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.182    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.366 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.204    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.270 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.441    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.565 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.806    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.937 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.406    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.516 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.836    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.981 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     6.006    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.139 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.576    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.742 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.958    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.108 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.263    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.389 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.536    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.684 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.211    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.310 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.477    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.603 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.989    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.099 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.280    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.378 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.469    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.522 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.653    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.835 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.993    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    10.030 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.948    11.978    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X96Y345        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    12.076 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[116]_i_3/O
                         net (fo=3, routed)           0.088    12.164    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[116]_i_3_n_0
    SLICE_X97Y345        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051    12.215 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_2/O
                         net (fo=2, routed)           0.236    12.451    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_2_n_0
    SLICE_X96Y341        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152    12.603 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_1/O
                         net (fo=1, routed)           0.058    12.661    u_PathMetricsRegister/p_0_in[117]
    SLICE_X96Y341        FDCE                                         r  u_PathMetricsRegister/Q_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.556   241.282    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X96Y341        FDCE                                         r  u_PathMetricsRegister/Q_reg[117]/C
                         clock pessimism              0.554   241.836    
                         clock uncertainty           -0.035   241.801    
    SLICE_X96Y341        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025   241.826    u_PathMetricsRegister/Q_reg[117]
  -------------------------------------------------------------------
                         required time                        241.826    
                         arrival time                         -12.661    
  -------------------------------------------------------------------
                         slack                                229.164    

Slack (MET) :             229.188ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.755ns  (logic 2.817ns (26.192%)  route 7.938ns (73.808%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 241.285 - 240.000 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.010ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.009ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.613     1.885    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.964 r  u_PathMetricsRegister/Q_reg[57]/Q
                         net (fo=22, routed)          1.119     3.083    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[17]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.173 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.182    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.366 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.204    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.270 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.441    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.565 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.806    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.937 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.406    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.516 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.836    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.981 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     6.006    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.139 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.576    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.742 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.958    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.108 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.263    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.389 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.536    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.684 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.211    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.310 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.477    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.603 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.989    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.099 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.280    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.378 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.469    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.522 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.653    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.835 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.993    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    10.030 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.672    11.702    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X96Y350        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090    11.792 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[252]_i_3/O
                         net (fo=3, routed)           0.206    11.998    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[252]_i_3_n_0
    SLICE_X97Y349        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098    12.096 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[253]_i_2/O
                         net (fo=2, routed)           0.064    12.160    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[253]_i_2_n_0
    SLICE_X97Y349        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    12.308 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[255]_i_2/O
                         net (fo=2, routed)           0.159    12.467    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[255]_i_2_n_0
    SLICE_X97Y349        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    12.591 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[255]_i_1/O
                         net (fo=1, routed)           0.049    12.640    u_PathMetricsRegister/p_0_in[255]
    SLICE_X97Y349        FDCE                                         r  u_PathMetricsRegister/Q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.559   241.285    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X97Y349        FDCE                                         r  u_PathMetricsRegister/Q_reg[255]/C
                         clock pessimism              0.554   241.839    
                         clock uncertainty           -0.035   241.804    
    SLICE_X97Y349        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025   241.829    u_PathMetricsRegister/Q_reg[255]
  -------------------------------------------------------------------
                         required time                        241.829    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                229.188    

Slack (MET) :             229.188ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 2.658ns (24.721%)  route 8.094ns (75.279%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 241.282 - 240.000 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.010ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.613     1.885    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.964 r  u_PathMetricsRegister/Q_reg[57]/Q
                         net (fo=22, routed)          1.119     3.083    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[17]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.173 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.182    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.366 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.204    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.270 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.441    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.565 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.806    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.937 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.406    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.516 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.836    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.981 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     6.006    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.139 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.576    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.742 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.958    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.108 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.263    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.389 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.536    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.684 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.211    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.310 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.477    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.603 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.989    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.099 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.280    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.378 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.469    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.522 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.653    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.835 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.993    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    10.030 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.948    11.978    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X96Y345        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    12.076 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[116]_i_3/O
                         net (fo=3, routed)           0.088    12.164    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[116]_i_3_n_0
    SLICE_X97Y345        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051    12.215 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_2/O
                         net (fo=2, routed)           0.160    12.375    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_2_n_0
    SLICE_X96Y341        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    12.427 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[119]_i_2/O
                         net (fo=2, routed)           0.051    12.478    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[119]_i_2_n_0
    SLICE_X96Y341        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100    12.578 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[118]_i_1/O
                         net (fo=1, routed)           0.059    12.637    u_PathMetricsRegister/p_0_in[118]
    SLICE_X96Y341        FDCE                                         r  u_PathMetricsRegister/Q_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.556   241.282    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X96Y341        FDCE                                         r  u_PathMetricsRegister/Q_reg[118]/C
                         clock pessimism              0.554   241.836    
                         clock uncertainty           -0.035   241.801    
    SLICE_X96Y341        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025   241.826    u_PathMetricsRegister/Q_reg[118]
  -------------------------------------------------------------------
                         required time                        241.826    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                229.188    

Slack (MET) :             229.220ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 2.743ns (25.581%)  route 7.980ns (74.419%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=4 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 241.285 - 240.000 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.010ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.009ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.613     1.885    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.964 r  u_PathMetricsRegister/Q_reg[57]/Q
                         net (fo=22, routed)          1.119     3.083    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[17]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.173 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.182    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.366 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.204    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.270 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.441    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.565 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.806    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.937 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.406    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.516 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.836    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.981 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     6.006    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.139 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.576    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.742 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.958    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.108 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.263    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.389 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.536    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.684 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.211    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.310 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.477    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.603 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.989    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.099 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.280    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.378 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.469    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.522 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.653    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.835 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.993    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    10.030 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.672    11.702    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X96Y350        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090    11.792 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[252]_i_3/O
                         net (fo=3, routed)           0.206    11.998    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[252]_i_3_n_0
    SLICE_X97Y349        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098    12.096 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[253]_i_2/O
                         net (fo=2, routed)           0.064    12.160    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[253]_i_2_n_0
    SLICE_X97Y349        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148    12.308 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[255]_i_2/O
                         net (fo=2, routed)           0.200    12.508    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[255]_i_2_n_0
    SLICE_X97Y349        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    12.558 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[254]_i_1/O
                         net (fo=1, routed)           0.050    12.608    u_PathMetricsRegister/p_0_in[254]
    SLICE_X97Y349        FDCE                                         r  u_PathMetricsRegister/Q_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.559   241.285    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X97Y349        FDCE                                         r  u_PathMetricsRegister/Q_reg[254]/C
                         clock pessimism              0.554   241.839    
                         clock uncertainty           -0.035   241.804    
    SLICE_X97Y349        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025   241.829    u_PathMetricsRegister/Q_reg[254]
  -------------------------------------------------------------------
                         required time                        241.829    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                229.220    

Slack (MET) :             229.242ns  (required time - arrival time)
  Source:                 pmuIN_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_viterbiControlUnit/r_columnAddress_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.615ns  (logic 2.628ns (24.757%)  route 7.987ns (75.243%))
  Logic Levels:           21  (CARRY8=6 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 241.285 - 240.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.010ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.009ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.614     1.886    i_clk_IBUF_BUFG
    SLICE_X98Y330        FDRE                                         r  pmuIN_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y330        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.965 r  pmuIN_reg[36]/Q
                         net (fo=4, routed)           0.823     2.788    u_traceBackUnit/Q[36]
    SLICE_X99Y328        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.911 r  u_traceBackUnit/o_dataOut1_carry_i_6__84/O
                         net (fo=1, routed)           0.010     2.921    u_getMax/genblk1[3].u_c1/r_rowGenerator[0]_i_26_0[2]
    SLICE_X99Y328        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     3.065 r  u_getMax/genblk1[3].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=17, routed)          0.998     4.063    u_getMax/genblk1[3].u_c1/CO[0]
    SLICE_X98Y329        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.162 f  u_getMax/genblk1[3].u_c1/o_dataOut1_carry_i_12__56/O
                         net (fo=2, routed)           0.249     4.411    u_getMax/genblk1[4].u_c1/w_dataStage1[2]_75[4]
    SLICE_X99Y330        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.534 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_2__103/O
                         net (fo=1, routed)           0.558     5.092    u_getMax/genblk2[1].u_c2/DI[2]
    SLICE_X100Y329       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.129     5.221 r  u_getMax/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=10, routed)          0.755     5.976    u_getMax/genblk1[4].u_c1/CO[0]
    SLICE_X98Y330        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     6.066 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_13__52/O
                         net (fo=3, routed)           0.381     6.447    u_getMax/genblk1[4].u_c1/w_dataStage2[1]_73[4]
    SLICE_X95Y330        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.593 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_6__110/O
                         net (fo=1, routed)           0.010     6.603    u_getMax/genblk3[0].u_c3/S[2]
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.747 r  u_getMax/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.195     6.942    u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_1__124[0]
    SLICE_X95Y329        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     7.100 f  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_19__54/O
                         net (fo=3, routed)           0.407     7.507    u_getMax/genblk1[8].u_c1/w_dataStage3[0]_72[1]
    SLICE_X95Y335        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.604 r  u_getMax/genblk1[8].u_c1/o_dataOut1_carry_i_4__124/O
                         net (fo=1, routed)           0.180     7.784    u_getMax/genblk4[0].u_c4/o_dataOut1_carry_i_9__60[0]
    SLICE_X95Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     7.964 r  u_getMax/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.301     8.265    u_getMax/genblk1[8].u_c1/CO[0]
    SLICE_X96Y336        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     8.414 f  u_getMax/genblk1[8].u_c1/o_dataOut1_carry_i_18__58/O
                         net (fo=3, routed)           0.180     8.594    u_getMax/genblk1[16].u_c1/w_dataStage4[0]_66[0]
    SLICE_X94Y336        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     8.684 r  u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_4__122/O
                         net (fo=1, routed)           0.179     8.863    u_getMax/genblk5[0].u_c5/r_rowGenerator_reg[4][0]
    SLICE_X94Y336        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.045 r  u_getMax/genblk5[0].u_c5/o_dataOut1_carry/CO[3]
                         net (fo=14, routed)          0.355     9.400    u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_1__118[0]
    SLICE_X95Y337        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     9.490 f  u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_16__58/O
                         net (fo=2, routed)           0.300     9.790    u_getMax/genblk1[32].u_c1/w_dataStage5[0]_52[4]
    SLICE_X90Y341        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.880 r  u_getMax/genblk1[32].u_c1/o_dataOut1_carry_i_2__118/O
                         net (fo=1, routed)           0.212    10.092    u_getMax/u_c6/r_rowGenerator_reg[4][2]
    SLICE_X91Y341        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.129    10.221 r  u_getMax/u_c6/o_dataOut1_carry/CO[3]
                         net (fo=7, routed)           0.683    10.904    u_getMax/genblk1[32].u_c1/CO[0]
    SLICE_X95Y337        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097    11.001 r  u_getMax/genblk1[32].u_c1/r_rowGenerator[3]_i_2/O
                         net (fo=2, routed)           0.353    11.354    u_getMax/genblk1[32].u_c1/w_maxLocation[3]
    SLICE_X98Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    11.503 r  u_getMax/genblk1[32].u_c1/r_operationCounter[0]_i_2/O
                         net (fo=2, routed)           0.370    11.873    u_viterbiControlUnit/r_operationCounter_reg[0]_0
    SLICE_X98Y315        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.923 f  u_viterbiControlUnit/r_currState[3]_i_3/O
                         net (fo=8, routed)           0.108    12.031    u_viterbiControlUnit/r_currState[3]_i_3_n_0
    SLICE_X98Y315        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    12.121 r  u_viterbiControlUnit/r_columnAddress[11]_i_1/O
                         net (fo=12, routed)          0.380    12.501    u_viterbiControlUnit/r_columnAddress[11]_i_1_n_0
    SLICE_X98Y318        FDCE                                         r  u_viterbiControlUnit/r_columnAddress_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.559   241.285    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y318        FDCE                                         r  u_viterbiControlUnit/r_columnAddress_reg[9]/C
                         clock pessimism              0.554   241.839    
                         clock uncertainty           -0.035   241.804    
    SLICE_X98Y318        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060   241.744    u_viterbiControlUnit/r_columnAddress_reg[9]
  -------------------------------------------------------------------
                         required time                        241.744    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                229.242    

Slack (MET) :             229.244ns  (required time - arrival time)
  Source:                 pmuIN_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_viterbiControlUnit/r_columnAddress_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 2.628ns (24.762%)  route 7.985ns (75.238%))
  Logic Levels:           21  (CARRY8=6 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 241.285 - 240.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.010ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.559ns (routing 0.009ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.614     1.886    i_clk_IBUF_BUFG
    SLICE_X98Y330        FDRE                                         r  pmuIN_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y330        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.965 r  pmuIN_reg[36]/Q
                         net (fo=4, routed)           0.823     2.788    u_traceBackUnit/Q[36]
    SLICE_X99Y328        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.911 r  u_traceBackUnit/o_dataOut1_carry_i_6__84/O
                         net (fo=1, routed)           0.010     2.921    u_getMax/genblk1[3].u_c1/r_rowGenerator[0]_i_26_0[2]
    SLICE_X99Y328        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     3.065 r  u_getMax/genblk1[3].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=17, routed)          0.998     4.063    u_getMax/genblk1[3].u_c1/CO[0]
    SLICE_X98Y329        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.162 f  u_getMax/genblk1[3].u_c1/o_dataOut1_carry_i_12__56/O
                         net (fo=2, routed)           0.249     4.411    u_getMax/genblk1[4].u_c1/w_dataStage1[2]_75[4]
    SLICE_X99Y330        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.534 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_2__103/O
                         net (fo=1, routed)           0.558     5.092    u_getMax/genblk2[1].u_c2/DI[2]
    SLICE_X100Y329       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.129     5.221 r  u_getMax/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=10, routed)          0.755     5.976    u_getMax/genblk1[4].u_c1/CO[0]
    SLICE_X98Y330        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     6.066 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_13__52/O
                         net (fo=3, routed)           0.381     6.447    u_getMax/genblk1[4].u_c1/w_dataStage2[1]_73[4]
    SLICE_X95Y330        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.593 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_6__110/O
                         net (fo=1, routed)           0.010     6.603    u_getMax/genblk3[0].u_c3/S[2]
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.747 r  u_getMax/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.195     6.942    u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_1__124[0]
    SLICE_X95Y329        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     7.100 f  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_19__54/O
                         net (fo=3, routed)           0.407     7.507    u_getMax/genblk1[8].u_c1/w_dataStage3[0]_72[1]
    SLICE_X95Y335        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.604 r  u_getMax/genblk1[8].u_c1/o_dataOut1_carry_i_4__124/O
                         net (fo=1, routed)           0.180     7.784    u_getMax/genblk4[0].u_c4/o_dataOut1_carry_i_9__60[0]
    SLICE_X95Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     7.964 r  u_getMax/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.301     8.265    u_getMax/genblk1[8].u_c1/CO[0]
    SLICE_X96Y336        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     8.414 f  u_getMax/genblk1[8].u_c1/o_dataOut1_carry_i_18__58/O
                         net (fo=3, routed)           0.180     8.594    u_getMax/genblk1[16].u_c1/w_dataStage4[0]_66[0]
    SLICE_X94Y336        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     8.684 r  u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_4__122/O
                         net (fo=1, routed)           0.179     8.863    u_getMax/genblk5[0].u_c5/r_rowGenerator_reg[4][0]
    SLICE_X94Y336        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.045 r  u_getMax/genblk5[0].u_c5/o_dataOut1_carry/CO[3]
                         net (fo=14, routed)          0.355     9.400    u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_1__118[0]
    SLICE_X95Y337        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     9.490 f  u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_16__58/O
                         net (fo=2, routed)           0.300     9.790    u_getMax/genblk1[32].u_c1/w_dataStage5[0]_52[4]
    SLICE_X90Y341        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.880 r  u_getMax/genblk1[32].u_c1/o_dataOut1_carry_i_2__118/O
                         net (fo=1, routed)           0.212    10.092    u_getMax/u_c6/r_rowGenerator_reg[4][2]
    SLICE_X91Y341        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.129    10.221 r  u_getMax/u_c6/o_dataOut1_carry/CO[3]
                         net (fo=7, routed)           0.683    10.904    u_getMax/genblk1[32].u_c1/CO[0]
    SLICE_X95Y337        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097    11.001 r  u_getMax/genblk1[32].u_c1/r_rowGenerator[3]_i_2/O
                         net (fo=2, routed)           0.353    11.354    u_getMax/genblk1[32].u_c1/w_maxLocation[3]
    SLICE_X98Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    11.503 r  u_getMax/genblk1[32].u_c1/r_operationCounter[0]_i_2/O
                         net (fo=2, routed)           0.370    11.873    u_viterbiControlUnit/r_operationCounter_reg[0]_0
    SLICE_X98Y315        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.923 f  u_viterbiControlUnit/r_currState[3]_i_3/O
                         net (fo=8, routed)           0.108    12.031    u_viterbiControlUnit/r_currState[3]_i_3_n_0
    SLICE_X98Y315        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    12.121 r  u_viterbiControlUnit/r_columnAddress[11]_i_1/O
                         net (fo=12, routed)          0.378    12.499    u_viterbiControlUnit/r_columnAddress[11]_i_1_n_0
    SLICE_X98Y318        FDCE                                         r  u_viterbiControlUnit/r_columnAddress_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.559   241.285    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y318        FDCE                                         r  u_viterbiControlUnit/r_columnAddress_reg[8]/C
                         clock pessimism              0.554   241.839    
                         clock uncertainty           -0.035   241.804    
    SLICE_X98Y318        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060   241.744    u_viterbiControlUnit/r_columnAddress_reg[8]
  -------------------------------------------------------------------
                         required time                        241.744    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                229.244    

Slack (MET) :             229.247ns  (required time - arrival time)
  Source:                 u_PathMetricsRegister/Q_reg[57]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 2.595ns (24.268%)  route 8.098ns (75.732%))
  Logic Levels:           23  (CARRY8=6 LUT3=4 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 241.282 - 240.000 ) 
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.010ns, distribution 0.603ns)
  Clock Net Delay (Destination): 0.556ns (routing 0.009ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.613     1.885    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.964 r  u_PathMetricsRegister/Q_reg[57]/Q
                         net (fo=22, routed)          1.119     3.083    u_PathMetricsRegister/m1/genblk1[4].u_c1/Q[17]
    SLICE_X100Y328       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.173 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28/O
                         net (fo=1, routed)           0.009     3.182    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_8__28_n_0
    SLICE_X100Y328       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     3.366 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=24, routed)          0.838     4.204    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1
    SLICE_X96Y331        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     4.270 f  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__25/O
                         net (fo=1, routed)           0.171     4.441    u_PathMetricsRegister/m1/genblk1[3].u_c1/w_dataStage1[3]_57[6]
    SLICE_X97Y330        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     4.565 r  u_PathMetricsRegister/m1/genblk1[3].u_c1/o_dataOut1_carry_i_1__45/O
                         net (fo=1, routed)           0.241     4.806    u_PathMetricsRegister/m1/genblk2[1].u_c2/DI[3]
    SLICE_X96Y330        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[3])
                                                      0.131     4.937 r  u_PathMetricsRegister/m1/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.469     5.406    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__54[0]
    SLICE_X97Y330        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.516 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_11__26/O
                         net (fo=3, routed)           0.320     5.836    u_PathMetricsRegister/m1/genblk1[2].u_c1/w_dataStage2[1]_56[7]
    SLICE_X96Y329        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.981 r  u_PathMetricsRegister/m1/genblk1[2].u_c1/o_dataOut1_carry_i_5__54/O
                         net (fo=1, routed)           0.025     6.006    u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry_i_11__25[3]
    SLICE_X96Y329        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[3])
                                                      0.133     6.139 r  u_PathMetricsRegister/m1/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.437     6.576    u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_1__117[0]
    SLICE_X96Y331        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     6.742 r  u_PathMetricsRegister/m1/genblk1[4].u_c1/o_dataOut1_carry_i_9__24/O
                         net (fo=3, routed)           0.216     6.958    u_PathMetricsRegister/m1/genblk1[8].u_c1/w_dataStage3[0]_55[6]
    SLICE_X97Y333        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.108 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__117/O
                         net (fo=1, routed)           0.155     7.263    u_PathMetricsRegister/m1/genblk4[0].u_c4/DI[3]
    SLICE_X97Y333        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     7.389 r  u_PathMetricsRegister/m1/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=8, routed)           0.147     7.536    u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_1__115[0]
    SLICE_X96Y333        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     7.684 r  u_PathMetricsRegister/m1/genblk1[8].u_c1/o_dataOut1_carry_i_11__21/O
                         net (fo=3, routed)           0.527     8.211    u_PathMetricsRegister/m1/genblk1[16].u_c1/w_dataStage4[0]_5[7]
    SLICE_X90Y341        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     8.310 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_1__115/O
                         net (fo=1, routed)           0.167     8.477    u_PathMetricsRegister/m1/genblk5[0].u_c4/DI[3]
    SLICE_X90Y339        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.126     8.603 r  u_PathMetricsRegister/m1/genblk5[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=13, routed)          0.386     8.989    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[496]_0[0]
    SLICE_X90Y343        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110     9.099 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/o_dataOut1_carry_i_31__1/O
                         net (fo=2, routed)           0.181     9.280    u_PathMetricsRegister/m1/genblk5[1].u_c4/w_dataStage5[0]_4[0]
    SLICE_X88Y343        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     9.378 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50/O
                         net (fo=1, routed)           0.091     9.469    u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_24__50_n_0
    SLICE_X88Y343        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     9.522 r  u_PathMetricsRegister/m1/genblk5[1].u_c4/o_dataOut1_carry_i_4/O
                         net (fo=1, routed)           0.131     9.653    u_PathMetricsRegister/m1/u_c4/DI[0]
    SLICE_X88Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.835 r  u_PathMetricsRegister/m1/u_c4/o_dataOut1_carry/CO[3]
                         net (fo=135, routed)         0.158     9.993    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q_reg[501][0]
    SLICE_X89Y341        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037    10.030 f  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[505]_i_3/O
                         net (fo=192, routed)         1.948    11.978    u_PathMetricsRegister/m1/genblk1[16].u_c1/r_minValue[1]
    SLICE_X96Y345        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.098    12.076 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[116]_i_3/O
                         net (fo=3, routed)           0.088    12.164    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[116]_i_3_n_0
    SLICE_X97Y345        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051    12.215 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_2/O
                         net (fo=2, routed)           0.160    12.375    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[117]_i_2_n_0
    SLICE_X96Y341        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    12.427 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[119]_i_2/O
                         net (fo=2, routed)           0.047    12.474    u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[119]_i_2_n_0
    SLICE_X96Y341        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037    12.511 r  u_PathMetricsRegister/m1/genblk1[16].u_c1/Q[119]_i_1/O
                         net (fo=1, routed)           0.067    12.578    u_PathMetricsRegister/p_0_in[119]
    SLICE_X96Y341        FDCE                                         r  u_PathMetricsRegister/Q_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.556   241.282    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X96Y341        FDCE                                         r  u_PathMetricsRegister/Q_reg[119]/C
                         clock pessimism              0.554   241.836    
                         clock uncertainty           -0.035   241.801    
    SLICE_X96Y341        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025   241.826    u_PathMetricsRegister/Q_reg[119]
  -------------------------------------------------------------------
                         required time                        241.826    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                229.247    

Slack (MET) :             229.247ns  (required time - arrival time)
  Source:                 pmuIN_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_viterbiControlUnit/r_columnAddress_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        10.609ns  (logic 2.628ns (24.771%)  route 7.981ns (75.229%))
  Logic Levels:           21  (CARRY8=6 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 241.283 - 240.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.614ns (routing 0.010ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.009ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.614     1.886    i_clk_IBUF_BUFG
    SLICE_X98Y330        FDRE                                         r  pmuIN_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y330        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.965 r  pmuIN_reg[36]/Q
                         net (fo=4, routed)           0.823     2.788    u_traceBackUnit/Q[36]
    SLICE_X99Y328        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     2.911 r  u_traceBackUnit/o_dataOut1_carry_i_6__84/O
                         net (fo=1, routed)           0.010     2.921    u_getMax/genblk1[3].u_c1/r_rowGenerator[0]_i_26_0[2]
    SLICE_X99Y328        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     3.065 r  u_getMax/genblk1[3].u_c1/o_dataOut1_carry/CO[3]
                         net (fo=17, routed)          0.998     4.063    u_getMax/genblk1[3].u_c1/CO[0]
    SLICE_X98Y329        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.162 f  u_getMax/genblk1[3].u_c1/o_dataOut1_carry_i_12__56/O
                         net (fo=2, routed)           0.249     4.411    u_getMax/genblk1[4].u_c1/w_dataStage1[2]_75[4]
    SLICE_X99Y330        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     4.534 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_2__103/O
                         net (fo=1, routed)           0.558     5.092    u_getMax/genblk2[1].u_c2/DI[2]
    SLICE_X100Y329       CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.129     5.221 r  u_getMax/genblk2[1].u_c2/o_dataOut1_carry/CO[3]
                         net (fo=10, routed)          0.755     5.976    u_getMax/genblk1[4].u_c1/CO[0]
    SLICE_X98Y330        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.090     6.066 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_13__52/O
                         net (fo=3, routed)           0.381     6.447    u_getMax/genblk1[4].u_c1/w_dataStage2[1]_73[4]
    SLICE_X95Y330        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.593 r  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_6__110/O
                         net (fo=1, routed)           0.010     6.603    u_getMax/genblk3[0].u_c3/S[2]
    SLICE_X95Y330        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.144     6.747 r  u_getMax/genblk3[0].u_c3/o_dataOut1_carry/CO[3]
                         net (fo=11, routed)          0.195     6.942    u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_1__124[0]
    SLICE_X95Y329        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     7.100 f  u_getMax/genblk1[4].u_c1/o_dataOut1_carry_i_19__54/O
                         net (fo=3, routed)           0.407     7.507    u_getMax/genblk1[8].u_c1/w_dataStage3[0]_72[1]
    SLICE_X95Y335        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     7.604 r  u_getMax/genblk1[8].u_c1/o_dataOut1_carry_i_4__124/O
                         net (fo=1, routed)           0.180     7.784    u_getMax/genblk4[0].u_c4/o_dataOut1_carry_i_9__60[0]
    SLICE_X95Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[3])
                                                      0.180     7.964 r  u_getMax/genblk4[0].u_c4/o_dataOut1_carry/CO[3]
                         net (fo=12, routed)          0.301     8.265    u_getMax/genblk1[8].u_c1/CO[0]
    SLICE_X96Y336        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     8.414 f  u_getMax/genblk1[8].u_c1/o_dataOut1_carry_i_18__58/O
                         net (fo=3, routed)           0.180     8.594    u_getMax/genblk1[16].u_c1/w_dataStage4[0]_66[0]
    SLICE_X94Y336        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     8.684 r  u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_4__122/O
                         net (fo=1, routed)           0.179     8.863    u_getMax/genblk5[0].u_c5/r_rowGenerator_reg[4][0]
    SLICE_X94Y336        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[3])
                                                      0.182     9.045 r  u_getMax/genblk5[0].u_c5/o_dataOut1_carry/CO[3]
                         net (fo=14, routed)          0.355     9.400    u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_1__118[0]
    SLICE_X95Y337        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     9.490 f  u_getMax/genblk1[16].u_c1/o_dataOut1_carry_i_16__58/O
                         net (fo=2, routed)           0.300     9.790    u_getMax/genblk1[32].u_c1/w_dataStage5[0]_52[4]
    SLICE_X90Y341        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.880 r  u_getMax/genblk1[32].u_c1/o_dataOut1_carry_i_2__118/O
                         net (fo=1, routed)           0.212    10.092    u_getMax/u_c6/r_rowGenerator_reg[4][2]
    SLICE_X91Y341        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[3])
                                                      0.129    10.221 r  u_getMax/u_c6/o_dataOut1_carry/CO[3]
                         net (fo=7, routed)           0.683    10.904    u_getMax/genblk1[32].u_c1/CO[0]
    SLICE_X95Y337        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097    11.001 r  u_getMax/genblk1[32].u_c1/r_rowGenerator[3]_i_2/O
                         net (fo=2, routed)           0.353    11.354    u_getMax/genblk1[32].u_c1/w_maxLocation[3]
    SLICE_X98Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    11.503 r  u_getMax/genblk1[32].u_c1/r_operationCounter[0]_i_2/O
                         net (fo=2, routed)           0.370    11.873    u_viterbiControlUnit/r_operationCounter_reg[0]_0
    SLICE_X98Y315        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050    11.923 f  u_viterbiControlUnit/r_currState[3]_i_3/O
                         net (fo=8, routed)           0.108    12.031    u_viterbiControlUnit/r_currState[3]_i_3_n_0
    SLICE_X98Y315        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    12.121 r  u_viterbiControlUnit/r_columnAddress[11]_i_1/O
                         net (fo=12, routed)          0.374    12.495    u_viterbiControlUnit/r_columnAddress[11]_i_1_n_0
    SLICE_X98Y318        FDCE                                         r  u_viterbiControlUnit/r_columnAddress_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.557   241.283    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y318        FDCE                                         r  u_viterbiControlUnit/r_columnAddress_reg[3]/C
                         clock pessimism              0.554   241.837    
                         clock uncertainty           -0.035   241.802    
    SLICE_X98Y318        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059   241.743    u_viterbiControlUnit/r_columnAddress_reg[3]
  -------------------------------------------------------------------
                         required time                        241.743    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                229.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_PathMetricsRegister/Q_reg[510]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            pmuIN_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.058ns (29.293%)  route 0.140ns (70.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.555ns (routing 0.009ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.010ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.555     1.281    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y353        FDCE                                         r  u_PathMetricsRegister/Q_reg[510]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y353        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.339 r  u_PathMetricsRegister/Q_reg[510]/Q
                         net (fo=14, routed)          0.140     1.479    w_pmuIn[510]
    SLICE_X97Y353        FDRE                                         r  pmuIN_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.653     1.925    i_clk_IBUF_BUFG
    SLICE_X97Y353        FDRE                                         r  pmuIN_reg[510]/C
                         clock pessimism             -0.554     1.371    
    SLICE_X97Y353        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.431    pmuIN_reg[510]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_PathMetricsRegister/Q_reg[499]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            pmuIN_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.059ns (28.502%)  route 0.148ns (71.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.558ns (routing 0.009ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.664ns (routing 0.010ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.558     1.284    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y356        FDCE                                         r  u_PathMetricsRegister/Q_reg[499]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y356        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.343 r  u_PathMetricsRegister/Q_reg[499]/Q
                         net (fo=24, routed)          0.148     1.491    w_pmuIn[499]
    SLICE_X97Y355        FDRE                                         r  pmuIN_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.664     1.936    i_clk_IBUF_BUFG
    SLICE_X97Y355        FDRE                                         r  pmuIN_reg[499]/C
                         clock pessimism             -0.554     1.382    
    SLICE_X97Y355        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.442    pmuIN_reg[499]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_lifoMemory/r_counterWrite_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_lifoMemory/r_counterWrite_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.074ns (50.340%)  route 0.073ns (49.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.363ns (routing 0.007ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.363     0.845    u_lifoMemory/i_clk_IBUF_BUFG
    SLICE_X99Y302        FDRE                                         r  u_lifoMemory/r_counterWrite_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y302        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.884 r  u_lifoMemory/r_counterWrite_reg[0]/Q
                         net (fo=7, routed)           0.056     0.940    u_lifoMemory/r_counterWrite_reg[0]
    SLICE_X98Y302        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     0.975 r  u_lifoMemory/r_counterWrite[3]_i_1/O
                         net (fo=1, routed)           0.017     0.992    u_lifoMemory/p_0_in[3]
    SLICE_X98Y302        FDRE                                         r  u_lifoMemory/r_counterWrite_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_lifoMemory/i_clk_IBUF_BUFG
    SLICE_X98Y302        FDRE                                         r  u_lifoMemory/r_counterWrite_reg[3]/C
                         clock pessimism             -0.318     0.896    
    SLICE_X98Y302        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.942    u_lifoMemory/r_counterWrite_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_traceBackUnit/r_rowGenerator_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_traceBackUnit/r_rowGenerator_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.059ns (54.630%)  route 0.049ns (45.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.847ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      0.365ns (routing 0.007ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.414ns (routing 0.008ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.365     0.847    u_traceBackUnit/i_clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  u_traceBackUnit/r_rowGenerator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y336        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.886 r  u_traceBackUnit/r_rowGenerator_reg[4]/Q
                         net (fo=3, routed)           0.043     0.929    u_traceBackUnit/r_rowGenerator_reg[5]_0[4]
    SLICE_X98Y336        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.020     0.949 r  u_traceBackUnit/r_rowGenerator[5]_i_2/O
                         net (fo=1, routed)           0.006     0.955    u_traceBackUnit/r_rowGenerator[5]_i_2_n_0
    SLICE_X98Y336        FDCE                                         r  u_traceBackUnit/r_rowGenerator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.414     1.208    u_traceBackUnit/i_clk_IBUF_BUFG
    SLICE_X98Y336        FDCE                                         r  u_traceBackUnit/r_rowGenerator_reg[5]/C
                         clock pessimism             -0.352     0.856    
    SLICE_X98Y336        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.903    u_traceBackUnit/r_rowGenerator_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_lifoMemory/r_counterRead_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_lifoMemory/r_counterRead_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.053ns (50.962%)  route 0.051ns (49.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_lifoMemory/i_clk_IBUF_BUFG
    SLICE_X98Y303        FDRE                                         r  u_lifoMemory/r_counterRead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y303        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_lifoMemory/r_counterRead_reg[3]/Q
                         net (fo=7, routed)           0.034     0.923    u_lifoMemory/r_counterRead[3]
    SLICE_X98Y303        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.937 r  u_lifoMemory/r_counterRead[5]_i_1/O
                         net (fo=1, routed)           0.017     0.954    u_lifoMemory/r_counterRead[5]_i_1_n_0
    SLICE_X98Y303        FDRE                                         r  u_lifoMemory/r_counterRead_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_lifoMemory/i_clk_IBUF_BUFG
    SLICE_X98Y303        FDRE                                         r  u_lifoMemory/r_counterRead_reg[5]/C
                         clock pessimism             -0.358     0.856    
    SLICE_X98Y303        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.902    u_lifoMemory/r_counterRead_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_lifoMemory/r_counterRead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_lifoMemory/r_counterRead_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.060ns (47.619%)  route 0.066ns (52.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.008ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_lifoMemory/i_clk_IBUF_BUFG
    SLICE_X98Y303        FDRE                                         r  u_lifoMemory/r_counterRead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y303        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.890 r  u_lifoMemory/r_counterRead_reg[0]/Q
                         net (fo=10, routed)          0.060     0.950    u_lifoMemory/r_counterRead[0]
    SLICE_X98Y301        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.970 r  u_lifoMemory/r_counterRead[2]_i_1/O
                         net (fo=1, routed)           0.006     0.976    u_lifoMemory/r_counterRead[2]_i_1_n_0
    SLICE_X98Y301        FDRE                                         r  u_lifoMemory/r_counterRead_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.424     1.218    u_lifoMemory/i_clk_IBUF_BUFG
    SLICE_X98Y301        FDRE                                         r  u_lifoMemory/r_counterRead_reg[2]/C
                         clock pessimism             -0.346     0.872    
    SLICE_X98Y301        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.919    u_lifoMemory/r_counterRead_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_currState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_viterbiControlUnit/r_lifoOut_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.054ns (36.242%)  route 0.095ns (63.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y315        FDCE                                         r  u_viterbiControlUnit/r_currState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y315        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_currState_reg[3]/Q
                         net (fo=18, routed)          0.078     0.967    u_viterbiControlUnit/r_currState_reg[3]_0[0]
    SLICE_X99Y314        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.982 r  u_viterbiControlUnit/r_lifoOut_i_1/O
                         net (fo=1, routed)           0.017     0.999    u_viterbiControlUnit/r_lifoOut_i_1_n_0
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_lifoOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_lifoOut_reg/C
                         clock pessimism             -0.318     0.896    
    SLICE_X99Y314        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.942    u_viterbiControlUnit/r_lifoOut_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_viterbiControlUnit/r_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.061ns (54.955%)  route 0.050ns (45.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      0.369ns (routing 0.007ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.421ns (routing 0.008ns, distribution 0.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.369     0.851    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y314        FDCE                                         r  u_viterbiControlUnit/r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.890 r  u_viterbiControlUnit/r_currState_reg[1]/Q
                         net (fo=18, routed)          0.034     0.924    u_viterbiControlUnit/r_currState__0[1]
    SLICE_X98Y314        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     0.946 r  u_viterbiControlUnit/r_currState[1]_i_1/O
                         net (fo=1, routed)           0.016     0.962    u_viterbiControlUnit/p_1_in[1]
    SLICE_X98Y314        FDCE                                         r  u_viterbiControlUnit/r_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.421     1.215    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X98Y314        FDCE                                         r  u_viterbiControlUnit/r_currState_reg[1]/C
                         clock pessimism             -0.358     0.857    
    SLICE_X98Y314        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.903    u_viterbiControlUnit/r_currState_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_PathMetricsRegister/Q_reg[485]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            pmuIN_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.037ns (30.579%)  route 0.084ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      0.375ns (routing 0.007ns, distribution 0.368ns)
  Clock Net Delay (Destination): 0.424ns (routing 0.008ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.375     0.857    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X96Y355        FDCE                                         r  u_PathMetricsRegister/Q_reg[485]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y355        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.894 r  u_PathMetricsRegister/Q_reg[485]/Q
                         net (fo=17, routed)          0.084     0.978    w_pmuIn[485]
    SLICE_X96Y356        FDRE                                         r  pmuIN_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.424     1.218    i_clk_IBUF_BUFG
    SLICE_X96Y356        FDRE                                         r  pmuIN_reg[485]/C
                         clock pessimism             -0.346     0.872    
    SLICE_X96Y356        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.918    pmuIN_reg[485]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_PathMetricsRegister/Q_reg[243]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            pmuIN_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.841%)  route 0.118ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.363ns (routing 0.007ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.419ns (routing 0.008ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.363     0.845    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y354        FDCE                                         r  u_PathMetricsRegister/Q_reg[243]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y354        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.884 r  u_PathMetricsRegister/Q_reg[243]/Q
                         net (fo=24, routed)          0.118     1.002    w_pmuIn[243]
    SLICE_X99Y348        FDRE                                         r  pmuIN_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.419     1.213    i_clk_IBUF_BUFG
    SLICE_X99Y348        FDRE                                         r  pmuIN_reg[243]/C
                         clock pessimism             -0.318     0.895    
    SLICE_X99Y348        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.942    pmuIN_reg[243]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         240.000     238.431    RAMB18_X3Y120     u_lifoMemory/r_lifoMemory_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB18_X3Y138     u_pathRecordMemory/r_memArray_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB36_X3Y64      u_pathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB36_X3Y65      u_pathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB36_X3Y66      u_pathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         240.000     238.645    RAMB18_X3Y120     u_lifoMemory/r_lifoMemory_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB36_X3Y67      u_pathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB36_X3Y63      u_pathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         240.000     238.645    RAMB36_X3Y68      u_pathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         240.000     238.710    BUFGCE_HDIO_X2Y2  i_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y138     u_pathRecordMemory/r_memArray_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y68      u_pathRecordMemory/r_memArray_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y138     u_pathRecordMemory/r_memArray_reg_bram_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y64      u_pathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y64      u_pathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y65      u_pathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y66      u_pathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y120     u_lifoMemory/r_lifoMemory_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y67      u_pathRecordMemory/r_memArray_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y63      u_pathRecordMemory/r_memArray_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y66      u_pathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y120     u_lifoMemory/r_lifoMemory_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y120     u_lifoMemory/r_lifoMemory_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y138     u_pathRecordMemory/r_memArray_reg_bram_6/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB18_X3Y138     u_pathRecordMemory/r_memArray_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y64      u_pathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y64      u_pathRecordMemory/r_memArray_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y65      u_pathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y65      u_pathRecordMemory/r_memArray_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         120.000     119.458    RAMB36_X3Y66      u_pathRecordMemory/r_memArray_reg_bram_3/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      237.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             237.662ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[364]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.168ns (7.571%)  route 2.051ns (92.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 241.345 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.009ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.954     4.137    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X86Y345        FDCE                                         f  u_PathMetricsRegister/Q_reg[364]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.619   241.345    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X86Y345        FDCE                                         r  u_PathMetricsRegister/Q_reg[364]/C
                         clock pessimism              0.556   241.901    
                         clock uncertainty           -0.035   241.866    
    SLICE_X86Y345        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   241.800    u_PathMetricsRegister/Q_reg[364]
  -------------------------------------------------------------------
                         required time                        241.800    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                237.662    

Slack (MET) :             237.662ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[365]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.168ns (7.571%)  route 2.051ns (92.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 241.345 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.009ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.954     4.137    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X86Y345        FDCE                                         f  u_PathMetricsRegister/Q_reg[365]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.619   241.345    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X86Y345        FDCE                                         r  u_PathMetricsRegister/Q_reg[365]/C
                         clock pessimism              0.556   241.901    
                         clock uncertainty           -0.035   241.866    
    SLICE_X86Y345        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   241.800    u_PathMetricsRegister/Q_reg[365]
  -------------------------------------------------------------------
                         required time                        241.800    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                237.662    

Slack (MET) :             237.664ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[363]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.168ns (7.581%)  route 2.048ns (92.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 241.344 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.618ns (routing 0.009ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.951     4.134    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X86Y345        FDCE                                         f  u_PathMetricsRegister/Q_reg[363]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.618   241.344    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X86Y345        FDCE                                         r  u_PathMetricsRegister/Q_reg[363]/C
                         clock pessimism              0.556   241.900    
                         clock uncertainty           -0.035   241.865    
    SLICE_X86Y345        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066   241.799    u_PathMetricsRegister/Q_reg[363]
  -------------------------------------------------------------------
                         required time                        241.799    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                237.664    

Slack (MET) :             237.664ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[366]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.168ns (7.581%)  route 2.048ns (92.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 241.344 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.618ns (routing 0.009ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.951     4.134    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X86Y345        FDCE                                         f  u_PathMetricsRegister/Q_reg[366]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.618   241.344    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X86Y345        FDCE                                         r  u_PathMetricsRegister/Q_reg[366]/C
                         clock pessimism              0.556   241.900    
                         clock uncertainty           -0.035   241.865    
    SLICE_X86Y345        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066   241.799    u_PathMetricsRegister/Q_reg[366]
  -------------------------------------------------------------------
                         required time                        241.799    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                237.664    

Slack (MET) :             237.664ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[367]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.168ns (7.581%)  route 2.048ns (92.419%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 241.344 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.618ns (routing 0.009ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.951     4.134    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X86Y345        FDCE                                         f  u_PathMetricsRegister/Q_reg[367]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.618   241.344    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X86Y345        FDCE                                         r  u_PathMetricsRegister/Q_reg[367]/C
                         clock pessimism              0.556   241.900    
                         clock uncertainty           -0.035   241.865    
    SLICE_X86Y345        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066   241.799    u_PathMetricsRegister/Q_reg[367]
  -------------------------------------------------------------------
                         required time                        241.799    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                237.664    

Slack (MET) :             237.665ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[395]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.168ns (7.650%)  route 2.028ns (92.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 241.325 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.009ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.931     4.114    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X88Y334        FDCE                                         f  u_PathMetricsRegister/Q_reg[395]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.599   241.325    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X88Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[395]/C
                         clock pessimism              0.556   241.881    
                         clock uncertainty           -0.035   241.846    
    SLICE_X88Y334        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   241.780    u_PathMetricsRegister/Q_reg[395]
  -------------------------------------------------------------------
                         required time                        241.780    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                237.665    

Slack (MET) :             237.665ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[396]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.168ns (7.650%)  route 2.028ns (92.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 241.325 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.009ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.931     4.114    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X88Y334        FDCE                                         f  u_PathMetricsRegister/Q_reg[396]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.599   241.325    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X88Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[396]/C
                         clock pessimism              0.556   241.881    
                         clock uncertainty           -0.035   241.846    
    SLICE_X88Y334        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066   241.780    u_PathMetricsRegister/Q_reg[396]
  -------------------------------------------------------------------
                         required time                        241.780    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                237.665    

Slack (MET) :             237.665ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[397]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.168ns (7.650%)  route 2.028ns (92.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 241.325 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.009ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.931     4.114    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X88Y334        FDCE                                         f  u_PathMetricsRegister/Q_reg[397]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.599   241.325    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X88Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[397]/C
                         clock pessimism              0.556   241.881    
                         clock uncertainty           -0.035   241.846    
    SLICE_X88Y334        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066   241.780    u_PathMetricsRegister/Q_reg[397]
  -------------------------------------------------------------------
                         required time                        241.780    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                237.665    

Slack (MET) :             237.665ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[399]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.168ns (7.650%)  route 2.028ns (92.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 241.325 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.599ns (routing 0.009ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.931     4.114    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X88Y334        FDCE                                         f  u_PathMetricsRegister/Q_reg[399]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.599   241.325    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X88Y334        FDCE                                         r  u_PathMetricsRegister/Q_reg[399]/C
                         clock pessimism              0.556   241.881    
                         clock uncertainty           -0.035   241.846    
    SLICE_X88Y334        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066   241.780    u_PathMetricsRegister/Q_reg[399]
  -------------------------------------------------------------------
                         required time                        241.780    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                237.665    

Slack (MET) :             237.665ns  (required time - arrival time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[465]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            240.000ns  (clk rise@240.000ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.168ns (7.557%)  route 2.055ns (92.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 241.352 - 240.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.646ns (routing 0.010ns, distribution 0.636ns)
  Clock Net Delay (Destination): 0.626ns (routing 0.009ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.646     1.918    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.997 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.097     2.094    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.183 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         1.958     4.141    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X84Y353        FDCE                                         f  u_PathMetricsRegister/Q_reg[465]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      240.000   240.000 r  
    E4                                                0.000   240.000 r  i_clk (IN)
                         net (fo=0)                   0.000   240.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533   240.533 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   240.533    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   240.533 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   240.702    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   240.726 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.626   241.352    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X84Y353        FDCE                                         r  u_PathMetricsRegister/Q_reg[465]/C
                         clock pessimism              0.556   241.908    
                         clock uncertainty           -0.035   241.873    
    SLICE_X84Y353        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066   241.807    u_PathMetricsRegister/Q_reg[465]
  -------------------------------------------------------------------
                         required time                        241.807    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                237.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.344%)  route 0.243ns (76.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.197     1.167    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X98Y323        FDCE                                         f  u_PathMetricsRegister/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y323        FDCE                                         r  u_PathMetricsRegister/Q_reg[7]/C
                         clock pessimism             -0.318     0.896    
    SLICE_X98Y323        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.876    u_PathMetricsRegister/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.074ns (23.642%)  route 0.239ns (76.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.008ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.193     1.163    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X98Y321        FDCE                                         f  u_PathMetricsRegister/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.413     1.207    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y321        FDCE                                         r  u_PathMetricsRegister/Q_reg[6]/C
                         clock pessimism             -0.318     0.889    
    SLICE_X98Y321        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.869    u_PathMetricsRegister/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.344%)  route 0.243ns (76.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.197     1.167    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X98Y323        FDCE                                         f  u_PathMetricsRegister/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.416     1.210    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y323        FDCE                                         r  u_PathMetricsRegister/Q_reg[1]/C
                         clock pessimism             -0.318     0.892    
    SLICE_X98Y323        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.872    u_PathMetricsRegister/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.344%)  route 0.243ns (76.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.197     1.167    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X98Y323        FDCE                                         f  u_PathMetricsRegister/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.416     1.210    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y323        FDCE                                         r  u_PathMetricsRegister/Q_reg[5]/C
                         clock pessimism             -0.318     0.892    
    SLICE_X98Y323        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.872    u_PathMetricsRegister/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.074ns (23.125%)  route 0.246ns (76.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.410ns (routing 0.008ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.200     1.170    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X98Y326        FDCE                                         f  u_PathMetricsRegister/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.410     1.204    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y326        FDCE                                         r  u_PathMetricsRegister/Q_reg[26]/C
                         clock pessimism             -0.318     0.886    
    SLICE_X98Y326        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.866    u_PathMetricsRegister/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.074ns (22.424%)  route 0.256ns (77.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.413ns (routing 0.008ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.210     1.180    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X95Y322        FDCE                                         f  u_PathMetricsRegister/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.413     1.207    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X95Y322        FDCE                                         r  u_PathMetricsRegister/Q_reg[13]/C
                         clock pessimism             -0.318     0.889    
    SLICE_X95Y322        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.869    u_PathMetricsRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.074ns (21.023%)  route 0.278ns (78.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.414ns (routing 0.008ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.232     1.202    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X98Y325        FDCE                                         f  u_PathMetricsRegister/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.414     1.208    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X98Y325        FDCE                                         r  u_PathMetricsRegister/Q_reg[31]/C
                         clock pessimism             -0.318     0.890    
    SLICE_X98Y325        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.870    u_PathMetricsRegister/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[256]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.074ns (20.499%)  route 0.287ns (79.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.241     1.211    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X94Y323        FDCE                                         f  u_PathMetricsRegister/Q_reg[256]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X94Y323        FDCE                                         r  u_PathMetricsRegister/Q_reg[256]/C
                         clock pessimism             -0.318     0.896    
    SLICE_X94Y323        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     0.876    u_PathMetricsRegister/Q_reg[256]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[257]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.074ns (20.499%)  route 0.287ns (79.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.241     1.211    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X94Y323        FDCE                                         f  u_PathMetricsRegister/Q_reg[257]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X94Y323        FDCE                                         r  u_PathMetricsRegister/Q_reg[257]/C
                         clock pessimism             -0.318     0.896    
    SLICE_X94Y323        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.876    u_PathMetricsRegister/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 u_viterbiControlUnit/r_pathMetricsReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            u_PathMetricsRegister/Q_reg[258]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.074ns (20.499%)  route 0.287ns (79.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.368ns (routing 0.007ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.368     0.850    u_viterbiControlUnit/i_clk_IBUF_BUFG
    SLICE_X99Y314        FDCE                                         r  u_viterbiControlUnit/r_pathMetricsReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.889 r  u_viterbiControlUnit/r_pathMetricsReset_reg/Q
                         net (fo=2, routed)           0.046     0.935    u_viterbiControlUnit/cu_pathMetricsReset
    SLICE_X99Y314        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.970 f  u_viterbiControlUnit/r_counterChangeAxis[2]_i_2/O
                         net (fo=515, routed)         0.241     1.211    u_PathMetricsRegister/Q_reg[0]_1
    SLICE_X94Y323        FDCE                                         f  u_PathMetricsRegister/Q_reg[258]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    i_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  i_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=1105, routed)        0.420     1.214    u_PathMetricsRegister/i_clk_IBUF_BUFG
    SLICE_X94Y323        FDCE                                         r  u_PathMetricsRegister/Q_reg[258]/C
                         clock pessimism             -0.318     0.896    
    SLICE_X94Y323        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     0.876    u_PathMetricsRegister/Q_reg[258]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.335    





