// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11
);


output   ap_ready;
input  [14:0] data_0_val;
input  [14:0] data_1_val;
input  [14:0] data_2_val;
input  [14:0] data_3_val;
input  [14:0] data_4_val;
input  [14:0] data_5_val;
input  [14:0] data_6_val;
input  [14:0] data_7_val;
input  [14:0] data_8_val;
input  [14:0] data_9_val;
input  [14:0] data_10_val;
input  [14:0] data_11_val;
output  [14:0] ap_return_0;
output  [14:0] ap_return_1;
output  [14:0] ap_return_2;
output  [14:0] ap_return_3;
output  [14:0] ap_return_4;
output  [14:0] ap_return_5;
output  [14:0] ap_return_6;
output  [14:0] ap_return_7;
output  [14:0] ap_return_8;
output  [14:0] ap_return_9;
output  [14:0] ap_return_10;
output  [14:0] ap_return_11;

wire   [22:0] y_fu_148_p3;
wire   [22:0] add_ln54_fu_156_p2;
wire   [22:0] y_3_fu_172_p3;
wire   [22:0] add_ln54_37_fu_180_p2;
wire   [22:0] y_4_fu_196_p3;
wire   [22:0] add_ln54_38_fu_204_p2;
wire   [22:0] y_5_fu_220_p3;
wire   [22:0] add_ln54_39_fu_228_p2;
wire   [22:0] y_6_fu_244_p3;
wire   [22:0] add_ln54_40_fu_252_p2;
wire   [22:0] y_7_fu_268_p3;
wire   [22:0] add_ln54_41_fu_276_p2;
wire   [22:0] y_8_fu_292_p3;
wire   [22:0] add_ln54_42_fu_300_p2;
wire   [22:0] y_9_fu_316_p3;
wire   [22:0] add_ln54_43_fu_324_p2;
wire   [22:0] y_12_fu_340_p3;
wire   [22:0] add_ln54_44_fu_348_p2;
wire   [22:0] y_1_fu_364_p3;
wire   [22:0] add_ln54_45_fu_372_p2;
wire   [22:0] y_2_fu_388_p3;
wire   [22:0] add_ln54_46_fu_396_p2;
wire   [22:0] y_10_fu_412_p3;
wire   [22:0] add_ln54_47_fu_420_p2;

assign add_ln54_37_fu_180_p2 = (y_3_fu_172_p3 + 23'd8192);

assign add_ln54_38_fu_204_p2 = ($signed(y_4_fu_196_p3) + $signed(23'd8377856));

assign add_ln54_39_fu_228_p2 = (y_5_fu_220_p3 + 23'd5120);

assign add_ln54_40_fu_252_p2 = (y_6_fu_244_p3 + 23'd31744);

assign add_ln54_41_fu_276_p2 = (y_7_fu_268_p3 + 23'd3072);

assign add_ln54_42_fu_300_p2 = (y_8_fu_292_p3 + 23'd512);

assign add_ln54_43_fu_324_p2 = ($signed(y_9_fu_316_p3) + $signed(23'd8385536));

assign add_ln54_44_fu_348_p2 = (y_12_fu_340_p3 + 23'd26112);

assign add_ln54_45_fu_372_p2 = (y_1_fu_364_p3 + 23'd4608);

assign add_ln54_46_fu_396_p2 = (y_2_fu_388_p3 + 23'd10752);

assign add_ln54_47_fu_420_p2 = (y_10_fu_412_p3 + 23'd32256);

assign add_ln54_fu_156_p2 = (y_fu_148_p3 + 23'd3584);

assign ap_ready = 1'b1;

assign y_10_fu_412_p3 = {{data_11_val}, {8'd0}};

assign y_12_fu_340_p3 = {{data_8_val}, {8'd0}};

assign y_1_fu_364_p3 = {{data_9_val}, {8'd0}};

assign y_2_fu_388_p3 = {{data_10_val}, {8'd0}};

assign y_3_fu_172_p3 = {{data_1_val}, {8'd0}};

assign y_4_fu_196_p3 = {{data_2_val}, {8'd0}};

assign y_5_fu_220_p3 = {{data_3_val}, {8'd0}};

assign y_6_fu_244_p3 = {{data_4_val}, {8'd0}};

assign y_7_fu_268_p3 = {{data_5_val}, {8'd0}};

assign y_8_fu_292_p3 = {{data_6_val}, {8'd0}};

assign y_9_fu_316_p3 = {{data_7_val}, {8'd0}};

assign y_fu_148_p3 = {{data_0_val}, {8'd0}};

assign ap_return_0 = {{add_ln54_fu_156_p2[22:8]}};

assign ap_return_1 = {{add_ln54_37_fu_180_p2[22:8]}};

assign ap_return_10 = {{add_ln54_46_fu_396_p2[22:8]}};

assign ap_return_11 = {{add_ln54_47_fu_420_p2[22:8]}};

assign ap_return_2 = {{add_ln54_38_fu_204_p2[22:8]}};

assign ap_return_3 = {{add_ln54_39_fu_228_p2[22:8]}};

assign ap_return_4 = {{add_ln54_40_fu_252_p2[22:8]}};

assign ap_return_5 = {{add_ln54_41_fu_276_p2[22:8]}};

assign ap_return_6 = {{add_ln54_42_fu_300_p2[22:8]}};

assign ap_return_7 = {{add_ln54_43_fu_324_p2[22:8]}};

assign ap_return_8 = {{add_ln54_44_fu_348_p2[22:8]}};

assign ap_return_9 = {{add_ln54_45_fu_372_p2[22:8]}};

endmodule //myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s
