{
    "code": "module TopModule (\n    input logic clk,          // Clock signal, positive edge-triggered\n    input logic reset,        // Synchronous active-high reset\n    output logic [31:0] q     // 32-bit output, unsigned\n);\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            q <= 32'h1;  // Initial state on reset\n        end else begin\n            q <= {q[30:0], (q[31] ^ q[21] ^ q[1] ^ q[0])};  // Shift and feedback logic\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}