(* ProofUsertrap.v -- usertrap()'s ENTRY and DISPATCH blocks, and the seal.
   The last of the five blocks of the walk; ProofUsertrapTail.v (the tail),
   ProofUsertrapSys.v (the syscall arm) and ProofUsertrapArms.v (the three
   cheap arms) are the other four, and every block lemma here has their
   statement shape (claude-notes/projects/usertrap.md, "THE BLOCK
   VOCABULARY").

     ut_entry     +0x00 .. +0x2e -- the 32-byte prologue and the frame
                  pointer, the SPP test, the [csrw stvec, kernelvec], the
                  [jal myproc], and [p->trapframe->epc = r_sepc()].
     ut_dispatch  +0x30 .. +0x54 -- the scause demultiplexer, which hands
                  control to one of the four proven arms.
     UsertrapProof  the functor, sealed by [SpecUsertrap.USERTRAP].

   *** THE PANIC ARM IS REFUTED, AND THAT IS WHAT KEEPS printk'S PANIC PATH
   OUT OF usertrap'S CONE. ***

       if ((r_sstatus() & SSTATUS_SPP) != 0)
         panic("usertrap: not from user mode");


   TWO THINGS ABOUT THE DISPATCH, both from the notes:

   * IT IS THE ONLY BLOCK THAT CARRIES [ut_csrs_raw] RATHER THAN THE FOLDED
     BUNDLE.  [IntrDefs.trap_csrs] buries sepc / scause / stval under
     existentials, and the three [beq]s here BRANCH on the scause value, so
     the values must be PINNED.  The fold into [trap_csrs] happens once per
     outgoing route ([UsertrapRes.ut_csrs_raw_fold], via [ud_hold] below).
   * THAT FOLD IS WHY THE KERNELVEC ARGUMENT EXISTS.  [ut_csrs_raw_fold]
     needs [intr_handler_spec kernelvec], which is deliberately NOT in
     [usertrap_res] -- it is DERIVABLE, from [SpecKernelvec.
     kernelvec_handler_spec] applied to hw_config + minstret_inv (the two
     persistent conjuncts of the [sconf] inside [sie_cap_gpr], extracted by
     [ut_dup_hw] below, ProofMainSecondary's idiom) + kernel_text +
     [devintr_caps] (out of the bundle's hart-generic
     [UsertrapRes.devintr_caps_any]).  So KERNELVEC belongs to this file
     alone.

   EVERYTHING HERE RUNS AT [b = false] -- the trap cleared SIE and only the
   syscall arm's [csrsi] at +0x9e ever re-enables it -- so every [wp_next]
   collapses with [WpNext.wp_next_off_intro] at the entry hart and not one
   [(CID := ...)] annotation is needed. *)
From Stdlib Require Import ZArith Lia List.
From stdpp Require Import gmap list bitvector.definitions bitvector.tactics.
From iris.algebra Require Import dfrac.
From iris.proofmode Require Import proofmode.
From iris.program_logic Require Import language lifting.
From iris.base_logic.lib Require Import ghost_var invariants gen_heap.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto RiscvFetchExec.
Require Import MinstretInv.
Require Import PageGeom.
Require Import RegFile HartTp WpGpr WpNext CpuOwn.
Require Import WpMmodeLeafBase.
Require Import RiscvExtras.
Require Import StackOwn CalleeSaved.
Require Import InstrBytes.
Require Import KernelText KernelRvcDecode.
Require Import WpGprCsrwCommon WpGprCsrwA.
Require Import WpSconfAlu WpSconfMem WpSconfCtl WpSconfCsr WpSconfBtype.
Require Import WpSmodeIntr.
Require Import IntrDefs.
Require Import WpLock.
Require Import ProcGeom.
Require Import UserPtTree.
Require Import UserPerm.   (* [lazy_free] -- the residue's fill row *)
Require Import KptTree.
Require Import TrampPt.
Require Import WpUart LogInv.
Require Import Xv6Cameras.
Require Import SpecFileclose.
Require Import IrefSlots.
Require Import FdSlots ProcInv.
Require Import FileInvDefs.
Require Import SchedCtx.
Require Import CodeUsertrap.
Require Import SpecMyproc.
Require Import SpecKilled SpecSetkilled SpecKexit SpecYield SpecPrepareReturn.
Require Import SpecDevintr SpecVmfault.
Require Import SpecPrintk.
Require Import SpecKernelvec.
Require Import SpecSyscall.
Require Import SpecUsertrap UsertrapRes UtResFits ParkCap.
Require Import UhistDefs.   (* [uround] / [uhist_auth] -- the residue's key history *)
Require Import UexecSG.   (* [uexecSG]: [sfam] -- the deposit's families *)
Require Import UexecRet.  (* [upay_at] -- the payment the trap route carries *)
Require Import UsysMemOk.   (* [uecall_scause] -- the dispatch branch fact *)
Require Import KptShare.   (* [tlb_res_pt] -- the translation slot the parked residue drops *)
Require Import ProcPtOwn.  (* [proc_pt] / [ud_norm] -- the bare residue drops the address space *)
Require Import ProofUsertrapParts ProofPrepareReturnParts.
Require Import ProofUsertrapTail ProofUsertrapArms ProofUsertrapSys.
From Kernel Require KernelInstrs.
From Kernel Require KernelSyms.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import ProcAvail.
Require Import TimerCap.   (* [sstc_enabled]: the residue's mcounteren pin *)
Import Defs.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import FsCfg.  (* [fscfg]: the fs configuration is AMBIENT *)
Local Open Scope Z_scope.
Require Import TsoCtx.
Set Printing Depth 40.

Require Import UserFd.   (* [ufdG] -- the class a minted user slot needs *)
Module UsertrapProof (SY : SYSCALL) (PK : PRINTK_GEN) (MP : MYPROC)
                     (KI : KILLED) (SK : SETKILLED) (DE : DEVINTR)
                     (VM : VMFAULT) (YI : YIELD) (PR : PREPARE_RETURN)
                     (KE : KEXIT) (KV : KERNELVEC) : UtResFits.USERTRAP_PARK.

(* THE PARK'S PRODUCER, at this file's [SY].  [UtResFits.UtResFits] is the
   fit check that has always been written under a [SYSCALL] for exactly this
   reason -- it can name [SY.syscall_env] -- so the entry is proved there and
   re-exported here rather than restated.  Its [usertrap_res_bare] is
   [ut_res_bare SY.syscall_env], which is this file's verbatim, so the
   re-export typechecks by conversion. *)
Module Fits := UtResFits SY.

(* the four proven blocks, at this file's callee instances *)
Module A := UtArms PR KI KE YI SK VM PK.
Module S := UtSys PR KI KE YI SY.

Notation Rra := (mword_of_int 1  : mword 5).
Notation Rs0 := (mword_of_int 8  : mword 5).
Notation Rs1 := (mword_of_int 9  : mword 5).
Notation Rs2 := (mword_of_int 18 : mword 5).
Notation Ra0 := (mword_of_int 10 : mword 5).
Notation Ra4 := (mword_of_int 14 : mword 5).
Notation Ra5 := (mword_of_int 15 : mword 5).

Ltac reg_neq :=
  lazymatch goal with |- ?a <> ?b =>
    tryif unify a b then fail else (vm_compute; discriminate) end.

Ltac pcw := apply bv_eq; vm_compute; reflexivity.


(* ===================================================================== *)
(*  +0x00 .. +0x2e -- THE ENTRY.                                          *)
(* ===================================================================== *)
Section UtEntry.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{!ufdG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (Rsys : gname -> mword 64 -> fclose_names -> iProp Σ).

  (* the trapframe page's own [page_valid], read off [proc_priv] without
     consuming it -- [proc_pt_wf]'s last conjunct.  A PURE-goal [iDestruct]
     does not spend the resource (durable-notes.md), so [Hpv] is still
     whole for [proc_priv_tf_upd] right afterward. *)
  Local Lemma ut_entry_tfp_valid (γf : gname) (pa : mword 64) (pid : mword 32) (U : ustate) :
    proc_priv γf pa pid U -∗ ⌜page_valid (page_base (ud_tfp (pv_upt (us_V U))))⌝.
  Proof using .
    iIntros "[(_ & _ & _ & _ & Hpt & _) _]".
    rewrite /proc_ptm_at. iDestruct "Hpt" as "(_ & _ & Hptt)".
    iDestruct (proc_ptm_wf with "Hptt") as "%Hwf".
    iPureIntro. exact (proj2 (proj2 (proj2 (proj2 Hwf)))).
  Qed.

  (* THE BOUNDARY'S RAW MACHINE STATE IN, THE KERNEL CONE'S STATE OUT.
     [UsertrapRes.ut_trap_open] is the resource half and is already proven --
     no instruction is involved in it -- so what is left here is thirteen
     instructions and the refutation.  The exit hands the dispatch the
     PINNED trap-CSR set ([ut_csrs_raw]) rather than [trap_csrs]: see the
     header. *)
  Lemma ut_entry (N : ut_names) (U : ustate) (ksp : mword 64)
      (m : regfile) (av : nat)
      (ms_v sc_v stval_v sepc_v : mword 64)
      (mie_v mdv0 menvcfg0 : mword 64) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
    usertrap_entry_ms ms_v ->
    (K_usertrap <= av)%nat ->
    m !!! Regidx csp_rs1 = ksp ->
    m !!! Regidx Rtp = cid_word ->
    mie_v = MIE_S ->
    and_vec mie_v (not_vec mdv0) = zeros' 64 ->
    menvcfg0 = MENVCFG_S ->
    kernel_text -∗
    pc_is (mword_of_int UT) -∗
    hw_config -∗
    minstret_inv -∗
    hart_state ↦ᵣ HART_ACTIVE tt -∗
    cur_privilege ↦ᵣ Supervisor -∗
    mstatus ↦ᵣ ms_v -∗
    scause ↦ᵣ sc_v -∗
    stval ↦ᵣ stval_v -∗
    sepc ↦ᵣ sepc_v -∗
    stvec ↦ᵣ (mword_of_int TRAMPOLINE : mword 64) -∗
    mie ↦ᵣ mie_v -∗
    mideleg ↦ᵣ mdv0 -∗
    menvcfg ↦ᵣ menvcfg0 -∗
    gpr_file m -∗
    (* the trap enters from USERSPACE, which holds no kernel lock, so the
       held set here is the literal [∅] -- the same one the continuation
       below names. *)
    (* THIS HART'S TIMER CAPABILITY, which [ut_trap_open] needs to assemble
       [sie_cap_gpr] (it is a conjunct of [IntrDefs.sie_cap] now).  The
       caller has it: [ut_res] carries it beside the [ut_trap] half. *)
    TimerCap.timer_cap -∗
    ut_trap (un_pj N) ksp av ∅ -∗
    ut_env Rsys N U sts cs pid -∗
    (∀ (M : regfile) (V' : pprivate),
       ⌜M !!! Regidx csp_rs1 = pa_stk ksp 4⌝ -∗ ⌜M !!! Regidx Rs1 = un_pj N⌝ -∗
       ⌜M !!! Regidx Ra0 = un_pj N⌝ -∗ ⌜ut_cs m M⌝ -∗ ⌜pv_upt V' = pv_upt (us_V U)⌝ -∗
       (* THE PROLOGUE'S MOVE, NAMED (milestone J1a).  +0x28..+0x2e writes
          [p->trapframe->epc = r_sepc()] and nothing else, so the record the
          dispatch runs on differs from the entry one in exactly the epc
          word -- which is what makes it [usertrap_post]'s own [tf0]. *)
       ⌜pv_tf V' = <[tf_epc_idx := ret_pc sepc_v]> (pv_tf (us_V U))⌝ -∗
       ⌜pv_sz V' = pv_sz (us_V U)⌝ -∗
       (* ...nor the cwd's inum *)
       ⌜pv_cwi V' = pv_cwi (us_V U)⌝ -∗
       (* ...AND ITS GENERATION, on the same footing: the prologue writes
          the epc word of the trapframe and nothing else of the block, so
          the record it leaves is the SAME incarnation -- which is what the
          payment row and the post's [SpecUsertrap.ut_gen_kept] are keyed
          by. *)
       ⌜pv_gen V' = pv_gen (us_V U)⌝ -∗
       (* ...AND ITS LAZY BIT, on the generation's footing exactly (lane
          LAZY-FLAG): the prologue writes one trapframe word and no block
          field, so [ProcDefs.pv_lazy] is the entry record's -- which is
          what [SpecUsertrap.ut_pro]'s seventh row states. *)
       ⌜pv_lazy V' = pv_lazy (us_V U)⌝ -∗
       (* ...and its mask, likewise ([SpecUsertrap.ut_pro]'s eighth row) *)
       ⌜pv_secc V' = pv_secc (us_V U)⌝ -∗
       pc_is (mword_of_int (UT + 0x30)) -∗
       sie_cap_gpr KT1 M (av - 4)%nat false (un_pj N) -∗
       cpu_own 0%nat false (un_pj N) false ∅ -∗ cpu_claim (un_pj N) -∗
       ut_csrs_raw sepc_v sc_v stval_v -∗ ut_env Rsys N (MkUstate V' ((us_M U))) sts cs pid -∗
       (* THE FRAME, which this block is what CREATES: the four slots the
          prologue's [c.sdsp]s filled.  Not in the note's printed exit
          premise, and it has to be -- [stack_own] arrives inside
          [ut_trap] and nothing outside can frame what the push carved. *)
       ut_frame ksp (m !!! Regidx Rra) (m !!! Regidx Rs0)
                    (m !!! Regidx Rs1) (m !!! Regidx Rs2) -∗
       mWP (Loop : expr riscv_lang)) -∗
    mWP (Loop : expr riscv_lang).
  Proof using .
    intros Hentry Hav Hsp Htp Hmiev Hmask Hmenvv.
    destruct Hentry as (Htms & Hmsf & Hspie).
    destruct Htms as (Hsxl & Hmprv & Hmxr & Hspp & Hsie & Htvm & Htsr).
    pose proof (ut_nx_bound false av (av - 4)%nat Hav (trap_res_off (av - 4)%nat))
      as Hks.
    
    iIntros "#Htext Hpc #Hhw #Hminv Hhs Hpriv Hms Hsc Hst Hep Hstv
             Hmie Hmdl Hmenv Hgpr #Htc Htrap Henv Hcont".
    iDestruct (ut_trap_open (un_pj N) ksp av m ms_v mie_v mdv0 menvcfg0 ∅
                 Hmsf Hsie Hspp Hspie Hsp Htp Hmiev Hmask Hmenvv
                 with "Hhw Hminv Hhs Hpriv Hms Hmie Hmdl Hmenv Hgpr Htc Htrap")
      as "(Hcg & Hcpu & Hclm & Hq & Hkpt & Hsret)".
    (* ---- +0x00: c.addi sp,sp,-32 -- the 4-slot frame ---- *)
    assert (Hpush : add_vec (m !!! Regidx csp_rs1)
                      (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))
                    = pa_stk (m !!! Regidx csp_rs1) 4)
      by apply stk_push_32.
    iApply (wp_caddi_sp_push_s_sconf (mword_of_int UT) (mword_of_int 32 : mword 6)
              m av 4 false ltac:(lia) Hpush with "Hcg Hpc [] [-]").
    { iApply (uti_000 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hframe Hpc".
    set (M1 := <[Regidx csp_rs1 := regval_into_reg
                   (add_vec (m !!! Regidx csp_rs1)
                      (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m).
    change (<[Regidx csp_rs1 := regval_into_reg
               (add_vec (m !!! Regidx csp_rs1)
                  (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m)
      with M1.
    assert (HM1sp : M1 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M1 upd_eq Hpush Hsp; reflexivity).
    assert (Hp02 : add_vec_int (mword_of_int UT : mword 64) 2
                   = mword_of_int (UT + 0x2)) by pcw.
    iEval (rewrite Hp02) in "Hpc".
    iEval (rewrite Hsp) in "Hframe".
    iDestruct (stack_own_4_elim (KTR := KT1) with "Hframe") as (w1 w2 w3 w4) "(Hb1 & Hb2 & Hb3 & Hb4)".
    (* the four slot addresses, from the PUSHED sp -- [stk_frm] at d = 4 *)
    assert (Hpa1 : add_vec (M1 !!! Regidx csp_rs1)
                     (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000")))
                   = pa_stk ksp 1)
      by (rewrite HM1sp; apply stk_frm; apply bv_eq; vm_compute; reflexivity).
    assert (Hpa2 : add_vec (M1 !!! Regidx csp_rs1)
                     (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000")))
                   = pa_stk ksp 2)
      by (rewrite HM1sp; apply stk_frm; apply bv_eq; vm_compute; reflexivity).
    assert (Hpa3 : add_vec (M1 !!! Regidx csp_rs1)
                     (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000")))
                   = pa_stk ksp 3)
      by (rewrite HM1sp; apply stk_frm; apply bv_eq; vm_compute; reflexivity).
    assert (Hpa4 : add_vec (M1 !!! Regidx csp_rs1)
                     (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000")))
                   = pa_stk ksp 4)
      by (rewrite HM1sp; apply stk_frm; apply bv_eq; vm_compute; reflexivity).
    (* the four stored values, in the map's own spelling *)
    assert (Hvra : rget M1 Rra = m !!! Regidx Rra).
    { rgne. rewrite /M1 upd_ne; [reflexivity | reg_neq]. }
    assert (Hvs0 : rget M1 Rs0 = m !!! Regidx Rs0).
    { rgne. rewrite /M1 upd_ne; [reflexivity | reg_neq]. }
    assert (Hvs1 : rget M1 Rs1 = m !!! Regidx Rs1).
    { rgne. rewrite /M1 upd_ne; [reflexivity | reg_neq]. }
    assert (Hvs2 : rget M1 Rs2 = m !!! Regidx Rs2).
    { rgne. rewrite /M1 upd_ne; [reflexivity | reg_neq]. }
    (* ---- +0x02: c.sdsp ra,24(sp) ---- *)
    iEval (rewrite -Hpa1) in "Hb1".
    iApply (wp_csdsp_s_sconf (mword_of_int (UT + 0x2)) (mword_of_int 3 : mword 6)
              Rra M1 (av - 4)%nat w1 false with "Hcg Hpc [] Hb1 [-]").
    { iApply (uti_002 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hb1".
    iEval (rewrite Hpa1 Hvra) in "Hb1".
    assert (Hp04 : add_vec_int (mword_of_int (UT + 0x2) : mword 64) 2
                   = mword_of_int (UT + 0x4)) by pcw.
    iEval (rewrite Hp04) in "Hpc".
    (* ---- +0x04: c.sdsp s0,16(sp) ---- *)
    iEval (rewrite -Hpa2) in "Hb2".
    iApply (wp_csdsp_s_sconf (mword_of_int (UT + 0x4)) (mword_of_int 2 : mword 6)
              Rs0 M1 (av - 4)%nat w2 false with "Hcg Hpc [] Hb2 [-]").
    { iApply (uti_004 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hb2".
    iEval (rewrite Hpa2 Hvs0) in "Hb2".
    assert (Hp06 : add_vec_int (mword_of_int (UT + 0x4) : mword 64) 2
                   = mword_of_int (UT + 0x6)) by pcw.
    iEval (rewrite Hp06) in "Hpc".
    (* ---- +0x06: c.sdsp s1,8(sp) ---- *)
    iEval (rewrite -Hpa3) in "Hb3".
    iApply (wp_csdsp_s_sconf (mword_of_int (UT + 0x6)) (mword_of_int 1 : mword 6)
              Rs1 M1 (av - 4)%nat w3 false with "Hcg Hpc [] Hb3 [-]").
    { iApply (uti_006 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hb3".
    iEval (rewrite Hpa3 Hvs1) in "Hb3".
    assert (Hp08 : add_vec_int (mword_of_int (UT + 0x6) : mword 64) 2
                   = mword_of_int (UT + 0x8)) by pcw.
    iEval (rewrite Hp08) in "Hpc".
    (* ---- +0x08: c.sdsp s2,0(sp) ---- *)
    iEval (rewrite -Hpa4) in "Hb4".
    iApply (wp_csdsp_s_sconf (mword_of_int (UT + 0x8)) (mword_of_int 0 : mword 6)
              Rs2 M1 (av - 4)%nat w4 false with "Hcg Hpc [] Hb4 [-]").
    { iApply (uti_008 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hb4".
    iEval (rewrite Hpa4 Hvs2) in "Hb4".
    assert (Hp0a : add_vec_int (mword_of_int (UT + 0x8) : mword 64) 2
                   = mword_of_int (UT + 0xa)) by pcw.
    iEval (rewrite Hp0a) in "Hpc".
    (* ---- +0x0a: c.addi4spn s0,sp,32 -- the frame pointer, back at ksp ---- *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (UT + 0xa)) (Cregidx (mword_of_int 0))
              (mword_of_int 8 : mword 8) Rs0 M1 (av - 4)%nat false
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rdok) with "Hcg Hpc [] [-]").
    { iApply (uti_00a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (M2 := <[Regidx Rs0 := regval_into_reg
                   (add_vec (M1 !!! Regidx csp_rs1)
                      (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> M1).
    change (<[Regidx Rs0 := regval_into_reg
               (add_vec (M1 !!! Regidx csp_rs1)
                  (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> M1)
      with M2.
    assert (HM2sp : M2 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M2 upd_ne; [exact HM1sp | reg_neq]).
    assert (Hp0c : add_vec_int (mword_of_int (UT + 0xa) : mword 64) 2
                   = mword_of_int (UT + 0xc)) by pcw.
    iEval (rewrite Hp0c) in "Hpc".
    (* =============================================================== *)
    (*  +0x0c .. +0x14: THE SPP TEST.  The [c.bnez] is REFUTED.          *)
    (* =============================================================== *)
    iApply (wp_csrr_sstatus_s_sconf (mword_of_int (UT + 0xc)) Ra5
              M2 (av - 4)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [-]").
    { iApply (uti_00c with "Htext"). }
    iApply wp_next_off_intro.
    iIntros (ms1) "%Hms1f Hhs Hscf Htr Hpc Hfile (Hstk & %Hsie1 & Harm & Hctx & #Htc1 & #Hwit)".
    (* the mstatus the read SAW has the boundary's SPP, off the travelling
       sret mirror's agreement with [sconf]'s stationary tie *)
    iDestruct (sconf_at_sret ms1 ('b"0") ('b"1") with "Hscf Hsret") as %[Hspp1 Hspie1].
    iDestruct (sconf_at_close with "Hscf") as "Hscf".
    iDestruct (sie_cap_gpr_join with "Hhs Hscf [Hstk Htr Harm Hctx] Hfile") as "Hcg".
    { rewrite /sie_cap. iSplitL "Hstk"; [iExact "Hstk" |].
      iSplitL "Htr"; [iExact "Htr" |].
      iSplitL "Harm"; [iExact "Harm" |].
      iSplitL "Hctx"; [iExact "Hctx" |].
      iSplitR; [iExact "Htc1" |]. iExact "Hwit". }
    set (M3 := <[Regidx Ra5 := regval_into_reg (sstatus_read ms1)]> M2).
    change (<[Regidx Ra5 := regval_into_reg (sstatus_read ms1)]> M2) with M3.
    assert (HM3sp : M3 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M3 upd_ne; [exact HM2sp | reg_neq]).
    assert (HM3a5 : rget M3 Ra5 = sstatus_read ms1)
      by (rgne; rewrite /M3; apply upd_eq).
    assert (Hp10 : add_vec_int (mword_of_int (UT + 0xc) : mword 64) 4
                   = mword_of_int (UT + 0x10)) by pcw.
    iEval (rewrite Hp10) in "Hpc".
    (* ---- +0x10: andi a5,a5,256 ---- *)
    iApply (wp_andi_s_sconf (mword_of_int (UT + 0x10)) Ra5 Ra5
              (mword_of_int 256 : mword 12)
              (and_vec (sstatus_read ms1)
                 (sign_extend' 64 (mword_of_int 256 : mword 12)))
              M3 (av - 4)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(rewrite HM3a5; reflexivity) with "Hcg Hpc [] [-]").
    { iApply (uti_010 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (M4 := <[Regidx Ra5 := regval_into_reg
                   (and_vec (sstatus_read ms1)
                      (sign_extend' 64 (mword_of_int 256 : mword 12)))]> M3).
    change (<[Regidx Ra5 := regval_into_reg
               (and_vec (sstatus_read ms1)
                  (sign_extend' 64 (mword_of_int 256 : mword 12)))]> M3) with M4.
    assert (HM4sp : M4 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M4 upd_ne; [exact HM3sp | reg_neq]).
    assert (HM4a5 : rget M4 Ra5 = and_vec (sstatus_read ms1)
                      (sign_extend' 64 (mword_of_int 256 : mword 12)))
      by (rgne; rewrite /M4; apply upd_eq).
    assert (Hp14 : add_vec_int (mword_of_int (UT + 0x10) : mword 64) 4
                   = mword_of_int (UT + 0x14)) by pcw.
    iEval (rewrite Hp14) in "Hpc".
    (* ---- +0x14: c.bnez a5 -> +0x84 (panic).  DEAD -- see the header ---- *)
    iApply (wp_cbnez_fall_s_sconf (mword_of_int (UT + 0x14))
              (mword_of_int 56 : mword 8) (Cregidx (mword_of_int 7)) Ra5
              M4 (av - 4)%nat false
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rewrite HM4a5; exact (ut_spp_clear_neq ms1 Hspp1))
              with "Hcg Hpc [] [-]").
    { iApply (uti_014 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    assert (Hp16 : add_vec_int (mword_of_int (UT + 0x14) : mword 64) 2
                   = mword_of_int (UT + 0x16)) by pcw.
    iEval (rewrite Hp16) in "Hpc".
    (* =============================================================== *)
    (*  +0x16 .. +0x1e: w_stvec(kernelvec) -- the RAW cell is written.    *)
    (* =============================================================== *)
    iApply (wp_auipc_s_sconf (mword_of_int (UT + 0x16)) Ra5
              (mword_of_int 3 : mword 20) M4 (av - 4)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [-]").
    { iApply (uti_016 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (M5 := <[Regidx Ra5 := regval_into_reg
                   (add_vec (mword_of_int (UT + 0x16) : mword 64)
                      (auipc_off (mword_of_int 3 : mword 20)))]> M4).
    change (<[Regidx Ra5 := regval_into_reg
               (add_vec (mword_of_int (UT + 0x16) : mword 64)
                  (auipc_off (mword_of_int 3 : mword 20)))]> M4) with M5.
    assert (HM5sp : M5 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M5 upd_ne; [exact HM4sp | reg_neq]).
    assert (HM5a5 : rget M5 Ra5 = add_vec (mword_of_int (UT + 0x16) : mword 64)
                      (auipc_off (mword_of_int 3 : mword 20)))
      by (rgne; rewrite /M5; apply upd_eq).
    assert (Hp1a : add_vec_int (mword_of_int (UT + 0x16) : mword 64) 4
                   = mword_of_int (UT + 0x1a)) by pcw.
    iEval (rewrite Hp1a) in "Hpc".
    (* ---- +0x1a: addi a5,a5,3722 -- the pair sums to kernelvec ---- *)
    iApply (wp_addi4_s_sconf (mword_of_int (UT + 0x1a)) Ra5 Ra5
              (mword_of_int 30 : mword 12) M5 (av - 4)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [-]").
    { iApply (uti_01a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (M6 := <[Regidx Ra5 := regval_into_reg
                   (add_vec (rget M5 Ra5)
                      (sign_extend' 64 (mword_of_int 30 : mword 12)))]> M5).
    change (<[Regidx Ra5 := regval_into_reg
               (add_vec (rget M5 Ra5)
                  (sign_extend' 64 (mword_of_int 30 : mword 12)))]> M5) with M6.
    assert (HM6sp : M6 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M6 upd_ne; [exact HM5sp | reg_neq]).
    assert (HM6a5 : rget M6 Ra5
                    = (mword_of_int KernelSyms.kernelvec : mword 64)).
    { rgne. rewrite /M6 upd_eq. rewrite HM5a5. pcw. }
    assert (Hp1e : add_vec_int (mword_of_int (UT + 0x1a) : mword 64) 4
                   = mword_of_int (UT + 0x1e)) by pcw.
    iEval (rewrite Hp1e) in "Hpc".
    (* ---- +0x1e: csrw stvec,a5 ---- *)
    iApply (wp_csrw_stvec_s_sconf (mword_of_int (UT + 0x1e)) Ra5 M6 (av - 4)%nat
              (mword_of_int TRAMPOLINE : mword 64)
              (mword_of_int KernelSyms.kernelvec : mword 64)
              ltac:(vm_compute; discriminate) HM6a5
              ltac:(rewrite kernelvec_tv_direct; discriminate)
              with "Hcg Hstv Hpc [] [-]").
    { iApply (uti_01e with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hstv Hpc".
    assert (Hp22 : add_vec_int (mword_of_int (UT + 0x1e) : mword 64) 4
                   = mword_of_int (UT + 0x22)) by pcw.
    iEval (rewrite Hp22) in "Hpc".
    (* =============================================================== *)
    (*  +0x22 .. +0x26: p = myproc(); s1 = p.                            *)
    (* =============================================================== *)
    iApply (wp_jal_s_sconf (mword_of_int (UT + 0x22)) Rra
              (mword_of_int 2093770 : mword 21) M6 (av - 4)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity) with "Hcg Hpc [] [-]").
    { iApply (uti_022 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (M7 := <[Regidx Rra := regval_into_reg
                   (add_vec_int (mword_of_int (UT + 0x22) : mword 64) 4)]> M6).
    change (<[Regidx Rra := regval_into_reg
               (add_vec_int (mword_of_int (UT + 0x22) : mword 64) 4)]> M6) with M7.
    assert (Hmyp : add_vec (mword_of_int (UT + 0x22) : mword 64)
                     (sign_extend' 64 (mword_of_int 2093770 : mword 21))
                   = mword_of_int KernelSyms.myproc) by pcw.
    iEval (rewrite Hmyp) in "Hpc".
    assert (HM7sp : M7 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /M7 upd_ne; [exact HM6sp | reg_neq]).
    assert (HM7ra : M7 !!! Regidx Rra = mword_of_int (UT + 0x26))
      by (rewrite /M7 upd_eq; pcw).
    iApply (MP.wp_myproc_sconf M7 (av - 4)%nat 0%nat false (un_pj N) false _
              ltac:(change (2 ^ 31)%Z with 2147483648%Z; lia) ltac:(lia)
              with "Hcg Hcpu Htext Hpc [-]").
    iApply wp_next_off_intro.
    iIntros (ms2 mf) "%Hms2f Hcg Hcpu Hpc [%Hcsmf %Hmfa0]".
    assert (Hret26 : ret_pc (M7 !!! Regidx Rra) = mword_of_int (UT + 0x26))
      by (rewrite HM7ra; pcw).
    iEval (rewrite Hret26) in "Hpc".
    assert (Hmfsp : mf !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite (callee_saved_lookup Hcsmf csp_rs1
                     ltac:(vm_compute; reflexivity)); exact HM7sp).
    (* ---- +0x26: c.mv s1,a0 ---- *)
    iApply (wp_cmv_s_sconf (mword_of_int (UT + 0x26)) Rs1 Ra0 mf (av - 4)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [-]").
    { iApply (uti_026 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (S1 := <[Regidx Rs1 := regval_into_reg (add_vec zero_reg (rget mf Ra0))]> mf).
    change (<[Regidx Rs1 := regval_into_reg (add_vec zero_reg (rget mf Ra0))]> mf)
      with S1.
    assert (HS1sp : S1 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /S1 upd_ne; [exact Hmfsp | reg_neq]).
    assert (HS1s1 : S1 !!! Regidx Rs1 = un_pj N).
    { rewrite /S1 upd_eq. rewrite (rget_ne (CID := CID) mf Ra0 ltac:(reg_neq)).
      rewrite Hmfa0 add_vec_zero_l. reflexivity. }
    assert (HS1a0 : S1 !!! Regidx Ra0 = un_pj N)
      by (rewrite /S1 upd_ne; [exact Hmfa0 | reg_neq]).
    assert (Hp28 : add_vec_int (mword_of_int (UT + 0x26) : mword 64) 2
                   = mword_of_int (UT + 0x28)) by pcw.
    iEval (rewrite Hp28) in "Hpc".
    (* =============================================================== *)
    (*  +0x28 .. +0x2e: p->trapframe->epc = r_sepc().                    *)
    (* =============================================================== *)
    iDestruct "Henv" as "[#Hcaps Hown]".
    iDestruct (ut_own_priv with "Hown") as "(Hpv & Hufr & Hch & Hsy & Hownback)".
    iDestruct (ut_epc_exists with "Hpv") as %Hepcx.
    destruct Hepcx as [uepc Hepc].
    iDestruct (ut_entry_tfp_valid with "Hpv") as %Hpv_valid.
    iDestruct (proc_priv_tf_upd with "Hpv") as "(Htfc & Htfp & Hpvback)".
    (* [pt_node_claim], off [Hhw] (already a top-level, persistent premise of
       [ut_entry]) and [Hpv_valid] -- the mem-tier convenience wrapper is
       what the VA-tier [c.ld]/[c.sd] through the kernel identity map needs
       (ProcInv.v's header on [tf_page_word_mem]). *)
    iDestruct "Hhw" as (misa0 mseccfg0 pmar0 elp0)
      "(#Hmisa & #Hmseccfg & #Hpma & #Hhtif & #Help & #Hsenv & %HmisaS & %HmisaC &
        %HmisaU & %HmisaM & %Hpma_all & %Hseccfg1 & %Hseccfg2 & %Help_np &
        %HmisaA & %Hmisa_val0 & %Hmseccfg_val0 & #Hkmapb & #Hgcert & #Hctrs)".
    iPoseProof (pt_node_claim_from_static (ud_tfp (pv_upt (us_V U))) Hpv_valid with "Hkmapb") as "#Hptc".
    iDestruct (tf_page_word_upd_mem _ _ tf_epc_idx uepc ltac:(vm_compute; lia) Hepc
                 with "Hptc Htfp")
      as "(Hword & Htfback)".
    assert (Haddrtf : add_vec (rget S1 Ra0)
                        (sign_extend' 64 (mword_of_int 88 : mword 12))
                      = p_trapframe (un_pj N))
      by (rgne; rewrite HS1a0; apply prr_p_trapframe).
    iEval (rewrite -Haddrtf) in "Htfc".
    iApply (wp_cld_s_sconf (kt := KT1) (ktd := KT0) (mword_of_int (UT + 0x28)) Ra5 Ra0
              (mword_of_int 88 : mword 12) S1 (av - 4)%nat
              (page_base (ud_tfp (pv_upt (us_V U)))) false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] Htfc [-]").
    { iApply (uti_028 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Htfc".
    iEval (rewrite Haddrtf) in "Htfc".
    set (S2 := <[Regidx Ra5 := regval_into_reg
                   (page_base (ud_tfp (pv_upt (us_V U))))]> S1).
    change (<[Regidx Ra5 := regval_into_reg
               (page_base (ud_tfp (pv_upt (us_V U))))]> S1) with S2.
    assert (HS2sp : S2 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /S2 upd_ne; [exact HS1sp | reg_neq]).
    assert (HS2s1 : S2 !!! Regidx Rs1 = un_pj N)
      by (rewrite /S2 upd_ne; [exact HS1s1 | reg_neq]).
    assert (HS2a0 : S2 !!! Regidx Ra0 = un_pj N)
      by (rewrite /S2 upd_ne; [exact HS1a0 | reg_neq]).
    assert (Hp2a : add_vec_int (mword_of_int (UT + 0x28) : mword 64) 2
                   = mword_of_int (UT + 0x2a)) by pcw.
    iEval (rewrite Hp2a) in "Hpc".
    (* ---- +0x2a: csrr a4,sepc ---- *)
    iApply (wp_csrr_sepc_s_sconf (mword_of_int (UT + 0x2a)) Ra4 S2 (av - 4)%nat
              (DfracOwn 1) sepc_v
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hep Hpc [] [-]").
    { iApply (uti_02a with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hep Hpc".
    set (S3 := <[Regidx Ra4 := regval_into_reg (mepc_val sepc_v)]> S2).
    change (<[Regidx Ra4 := regval_into_reg (mepc_val sepc_v)]> S2) with S3.
    assert (HS3sp : S3 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /S3 upd_ne; [exact HS2sp | reg_neq]).
    assert (HS3s1 : S3 !!! Regidx Rs1 = un_pj N)
      by (rewrite /S3 upd_ne; [exact HS2s1 | reg_neq]).
    assert (HS3a0 : S3 !!! Regidx Ra0 = un_pj N)
      by (rewrite /S3 upd_ne; [exact HS2a0 | reg_neq]).
    assert (HS3a5 : rget S3 Ra5 = page_base (ud_tfp (pv_upt (us_V U)))).
    { rgne. rewrite /S3 upd_ne; [| reg_neq]. rewrite /S2. apply upd_eq. }
    assert (Haddrw : add_vec (rget S3 Ra5)
                       (sign_extend' 64 (mword_of_int 24 : mword 12))
                     = tf_pa (ud_tfp (pv_upt (us_V U))) (8 * Z.of_nat tf_epc_idx))
      by (rewrite HS3a5; apply prr_tf_addr_24).
    assert (Hp2e : add_vec_int (mword_of_int (UT + 0x2a) : mword 64) 4
                   = mword_of_int (UT + 0x2e)) by pcw.
    iEval (rewrite Hp2e) in "Hpc".
    (* ---- +0x2e: c.sd a4,24(a5) ---- *)
    iEval (rewrite -Haddrw) in "Hword".
    iApply (wp_csd_s_sconf (mword_of_int (UT + 0x2e)) Ra4 Ra5
              (mword_of_int 24 : mword 12) S3 (av - 4)%nat uepc false
              with "Hcg Hpc [] Hword [-]").
    { iApply (uti_02e with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc Hword".
    iEval (rewrite Haddrw) in "Hword".
    assert (Hp30 : add_vec_int (mword_of_int (UT + 0x2e) : mword 64) 2
                   = mword_of_int (UT + 0x30)) by pcw.
    iEval (rewrite Hp30) in "Hpc".
    (* the page and the process block, rebuilt at the written epc *)
    iDestruct ("Htfback" $! (rget S3 Ra4) with "Hword") as "Htfp".
    iDestruct ("Hpvback" $! (<[tf_epc_idx := rget S3 Ra4]> (pv_tf (us_V U)))
                 with "Htfc Htfp") as "Hpv".
    set (V' := upd_tf (us_V U) (<[tf_epc_idx := rget S3 Ra4]> (pv_tf (us_V U)))).
    change (upd_tf (us_V U) (<[tf_epc_idx := rget S3 Ra4]> (pv_tf (us_V U)))) with V'.
    assert (HuptV' : pv_upt V' = pv_upt (us_V U))
      by (rewrite /V'; destruct (us_V U); reflexivity).
    iDestruct ("Hownback" $! (MkUstate V' (us_M U)) sts cs with "Hpv Hufr Hch Hsy") as "Hown".
    (* the callee-saved relation, threaded through eleven writes *)
    assert (Hcs1 : ut_cs m M1)
      by (rewrite /M1; apply ut_cs_insert4;
          [left; reflexivity | apply ut_cs_refl]).
    assert (Hcs2 : ut_cs m M2)
      by (rewrite /M2; apply ut_cs_insert4;
          [right; left; reflexivity | exact Hcs1]).
    assert (Hcs3 : ut_cs m M3)
      by (rewrite /M3; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcs2]).
    assert (Hcs4 : ut_cs m M4)
      by (rewrite /M4; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcs3]).
    assert (Hcs5 : ut_cs m M5)
      by (rewrite /M5; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcs4]).
    assert (Hcs6 : ut_cs m M6)
      by (rewrite /M6; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcs5]).
    assert (Hcs7 : ut_cs m M7)
      by (rewrite /M7; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcs6]).
    assert (Hcsf : ut_cs m mf)
      by exact (ut_cs_trans m M7 mf Hcs7 (ut_cs_of_callee_saved _ _ Hcsmf)).
    assert (Hcss1 : ut_cs m S1)
      by (rewrite /S1; apply ut_cs_insert4;
          [right; right; left; reflexivity | exact Hcsf]).
    assert (Hcss2 : ut_cs m S2)
      by (rewrite /S2; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcss1]).
    assert (Hcss3 : ut_cs m S3)
      by (rewrite /S3; apply ut_cs_insert;
          [vm_compute; reflexivity | exact Hcss2]).
    (* the three outgoing bundles, named rather than [iFrame]d *)
    iAssert (ut_csrs_raw sepc_v sc_v stval_v)
      with "[Hep Hsc Hst Hstv Hq Hsret Hkpt]" as "Hraw".
    { rewrite /ut_csrs_raw.
      iSplitL "Hep"; [iExact "Hep" |].
      iSplitL "Hsc"; [iExact "Hsc" |].
      iSplitL "Hst"; [iExact "Hst" |].
      iSplitL "Hstv"; [iExact "Hstv" |].
      iSplitL "Hq"; [iExact "Hq" |].
      iSplitL "Hsret"; [iExact "Hsret" | iExact "Hkpt"]. }
    iAssert (ut_env Rsys N (MkUstate V' ((us_M U))) sts cs pid) with "[Hown]" as "Henv".
    { rewrite /ut_env. iSplitR; [iExact "Hcaps" | iExact "Hown"]. }
    iAssert (ut_frame ksp (m !!! Regidx Rra) (m !!! Regidx Rs0)
                          (m !!! Regidx Rs1) (m !!! Regidx Rs2))
      with "[Hb1 Hb2 Hb3 Hb4]" as "Hfr".
    { rewrite /ut_frame.
      iSplitL "Hb1"; [iExact "Hb1" |].
      iSplitL "Hb2"; [iExact "Hb2" |].
      iSplitL "Hb3"; [iExact "Hb3" | iExact "Hb4"]. }
    assert (HS3a4 : rget S3 Ra4 = ret_pc sepc_v)
      by (rgne; rewrite /S3; apply upd_eq).
    iApply ("Hcont" $! S3 V' with "[%] [%] [%] [%] [%] [%] [%] [%] [%] [%] [%] Hpc Hcg Hcpu Hclm
              Hraw Henv Hfr").
    - exact HS3sp.
    - exact HS3s1.
    - exact HS3a0.
    - exact Hcss3.
    - exact HuptV'.
    - rewrite /V'. cbn [pv_tf upd_tf]. rewrite HS3a4. reflexivity.
    - rewrite /V'; destruct (us_V U); reflexivity.
    - rewrite /V'; destruct (us_V U); reflexivity.
    - (* ...and the generation: the prologue writes one trapframe word *)
      rewrite /V'; destruct (us_V U); reflexivity.
    - (* ...and the lazy bit, for the generation's reason (lane LAZY-FLAG) *)
      rewrite /V'; destruct (us_V U); reflexivity.
    - (* ...and the mask *)
      rewrite /V'; destruct (us_V U); reflexivity.
  Qed.

End UtEntry.


(* ===================================================================== *)
(*  +0x30 .. +0x54 -- THE scause DISPATCH.                                *)
(* ===================================================================== *)
(* THE UNEXPECTED-SCAUSE ARM IS EXACTLY [UexecRet.ukill_sc] (lane KILL-PAY,
   K3(b)).  usertrap kills at a cause that is neither the ecall nor one
   devintr recognised, and [SpecDevintr.devintr_ret] is 1 at the S-mode
   external cause, 2 at the S-mode timer cause and 0 nowhere else -- so a
   ZERO answer beside "not the ecall cause" IS the process's kill-row
   guard, and that is what turns [SpecUsertrap.ut_kill_in] into the
   credential [setkilled] is charged. *)
Lemma ud_devintr_zero_ukill (sc : mword 64) :
  sc <> uecall_scause ->
  neq_vec (devintr_ret sc) (zero_reg : mword 64) = false ->
  ukill_sc sc.
Proof.
  intros Hne Hz. rewrite /ukill_sc.
  split; [ exact Hne | split ];
    intros ->; rewrite /devintr_ret in Hz; vm_compute in Hz; discriminate Hz.
Qed.

Section UtDispatch.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{!ufdG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* [hw_config] + [minstret_inv], both persistent, out of the ambient
     bundle -- ProofMainSecondary's [ms_dup_hw], which is [Local] there.
     They are what [SpecKernelvec.kernelvec_handler_spec] consumes. *)
  Local Lemma ut_dup_hw (m : regfile) (avail : nat) (b : bool) (p : mword 64) :
    sie_cap_gpr KT1 m avail b p -∗
    hw_config ∗ minstret_inv ∗ sie_cap_gpr KT1 m avail b p.
  Proof using .
    iIntros "Hcg".
    iDestruct (sie_cap_gpr_split with "Hcg") as "(Hhs & Hsc & Hsie & Hgpr)".
    iEval (rewrite /sconf) in "Hsc".
    iDestruct "Hsc" as "(#Hhw & #Hmin & Hrest)".
    iSplitR; [iExact "Hhw" |]. iSplitR; [iExact "Hmin" |].
    iApply (sie_cap_gpr_join with "Hhs [Hrest] Hsie Hgpr").
    rewrite /sconf. iSplitR; [iExact "Hhw" |].
    iSplitR; [iExact "Hmin" | iExact "Hrest"].
  Qed.

  (* THE FOLD, once, for the four outgoing routes.  This is the only place in
     the whole walk where [intr_handler_spec kernelvec] is needed. *)
  Local Lemma ud_hold (N : ut_names) (U : ustate)
      (ep sc st : mword 64) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
    ihs_env KT1 (mword_of_int KernelSyms.kernelvec : mword 64) -∗
    cpu_own 0%nat false (un_pj N) false ∅ -∗
    cpu_claim (un_pj N) -∗
    sepc ↦ᵣ ep -∗ scause ↦ᵣ sc -∗ stval ↦ᵣ st -∗
    stvec ↦ᵣ (mword_of_int KernelSyms.kernelvec : mword 64) -∗
    ghost_var_frac sie_gname (1/4) ('b"0" : mword 1) -∗
    sret_bits ('b"0" : mword 1) ('b"1" : mword 1) -∗
    kpt_on cpu_id -∗
    ut_env SY.syscall_env N U sts cs pid -∗
    ut_hold SY.syscall_env N U false ∅ sts cs pid.
  Proof using .
    iIntros "#Hih Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt Henv".
    iAssert (ut_csrs_raw ep sc st)
      with "[Hep Hsc Hst Hstv Hq Hsret Hkpt]" as "Hraw".
    { rewrite /ut_csrs_raw.
      iSplitL "Hep"; [iExact "Hep" |].
      iSplitL "Hsc"; [iExact "Hsc" |].
      iSplitL "Hst"; [iExact "Hst" |].
      iSplitL "Hstv"; [iExact "Hstv" |].
      iSplitL "Hq"; [iExact "Hq" |].
      iSplitL "Hsret"; [iExact "Hsret" | iExact "Hkpt"]. }
    rewrite /ut_hold.
    iSplitL "Hcpu"; [iExact "Hcpu" |].
    iSplitL "Hraw".
    { rewrite /trap_csrs_ext. iApply (ut_csrs_raw_fold with "Hraw Hih"). }
    iSplitL "Hclm"; [rewrite /cpu_claim_ext; iExact "Hclm" | iExact "Henv"].
  Qed.

  Lemma ut_dispatch (N : ut_names) (U0 U : ustate) (pt : uptd) (ksp : mword 64)
      (m0 m : regfile) (av nx : nat)
      (ep sc st : mword 64)
      (mie_v menvcfg0 : mword 64) (sts : list fdstate) (gn : gname)
      (cs : gset gname) (pid : mword 32) (fdep : sfam) (Wk : UexecSlot.uvis) :
    (* the key's generation is the block's (lane TRAP-ROWS, T2) *)
    gn = pv_gen (us_V U0) ->
    (* THE PROLOGUE'S MOVE (milestone J1a): [U0] is the state usertrap was
       entered at and [U] the one the +0x28..+0x2e block handed on, so the
       two differ in exactly the epc word.  The arms below turn this into
       the round relation at whatever record they hand on. *)
    ut_pro ep U0 U ->
    ut_wf N ->
    (K_usertrap <= av)%nat ->
    (trap_res false + nx)%nat = (av - 4)%nat ->
    ud_tfp (pv_upt (us_V U)) = ud_tfp pt ->
    add_vec (un_ks N) (mword_of_int 4096) = ksp ->
    m0 !!! Regidx csp_rs1 = ksp ->
    m !!! Regidx csp_rs1 = pa_stk ksp 4 ->
    m !!! Regidx Rs1 = un_pj N ->
    m !!! Regidx Ra0 = un_pj N ->
    ut_cs m0 m ->
    mie_v = MIE_S ->
    menvcfg0 = MENVCFG_S ->
    kernel_text -∗
    pc_is (mword_of_int (UT + 0x30)) -∗
    sie_cap_gpr KT1 m nx false (un_pj N) -∗
    cpu_own 0%nat false (un_pj N) false ∅ -∗
    cpu_claim (un_pj N) -∗
    ut_csrs_raw ep sc st -∗
    ut_env SY.syscall_env N U sts cs pid -∗
    ut_frame ksp (m0 !!! Regidx Rra) (m0 !!! Regidx Rs0)
                 (m0 !!! Regidx Rs1) (m0 !!! Regidx Rs2) -∗
    (* the process's exec bundle, at the ENTRY record -- the ecall arm's
       alone ([SpecUsertrap.ut_sys_in]) *)
    (∀ n : Z, ut_sys_in n fdep sc (pv_tf (us_V U0)) U0 sts gn cs pid) -∗
    (* ...and fork's deposit, the ecall arm's alone too, at the frame the
       prologue leaves ([SpecUsertrap.ut_fork_in]) *)
    ut_fork_in fdep sc (<[tf_epc_idx := ret_pc ep]> (pv_tf (us_V U0))) U0 sts -∗
    (* ...and the PAYMENT, owed at every cause and every number, at the
       same frame ([SpecUsertrap.ut_pay_in]) *)
    ut_pay_in fdep sc (<[tf_epc_idx := ret_pc ep]> (pv_tf (us_V U0))) U0 -∗
    (* ...AND THE KILL ROW (lane KILL-PAY, K3(b)), owed at every cause too
       and EMPTY at all but the ones usertrap kills at: what the process
       deposited for the kill that this dispatch may perform.  Cashed in
       the fall-through below, where [SpecDevintr.devintr_ret]'s zero
       answer and the ecall test together say the cause is a
       [UexecRet.ukill_sc] one. *)
    ut_kill_in fdep sc Wk gn sts -∗
    wp_next true (un_pj N)
      (fun CID' => usertrap_post (CID := CID') (ut_res (CID := CID') SY.syscall_env) pt ksp m0
                     mie_v menvcfg0 U0 sts gn cs pid ep sc fdep Wk) -∗
    mWP (Loop : expr riscv_lang).
  Proof using ufdG0.
    intros Hgnq Hpro Hwf Hav Hnx Htfpe Hksp Hm0sp Hmsp Hms1 Hma0 Hcs Hmiev Hmenvv.
    pose proof (ut_nx_bound false av nx Hav Hnx) as Hks.
    
    pose proof Hwf as Hwf'. destruct Hwf as (Hj & Hjl & Hlen & Hlg).
    iIntros "#Htext Hpc Hcg Hcpu Hclm Hraw Henv Hframe Hxin Hfin Hein Hkin Hcont".
    iDestruct "Henv" as "[#Hcaps Hown]".
    (* the device complement, at THIS hart, out of the bundle's [∀ h] form *)
    iAssert (devintr_caps_any (fsc_uart) (fsc_disk) (fsc_dlock) (un_tk N) (un_s N)
               (un_pd N) (un_pav N) (un_pu N)) with "[]" as "#Hdca".
    { iDestruct "Hcaps" as "(_ & _ & _ & $ & _)". }
    (* THIS HART'S TIMER CAPABILITY, read off the kernel bundle rather than
       threaded: it is a conjunct of [IntrDefs.sie_cap] now, and it is the
       one member of [devintr_caps] the hart-free [devintr_caps_any] cannot
       carry. *)
    iDestruct (sie_cap_gpr_timer_cap with "Hcg") as "[#Htc Hcg]".
    iAssert (devintr_caps (fsc_uart) (fsc_disk) (fsc_dlock) (un_tk N) (un_s N)
               (un_pd N) (un_pav N) (un_pu N)) with "[]" as "#Hdc".
    { iApply (devintr_caps_any_at CID with "Hdca Htc"). }
    (* THE KERNELVEC FUNCTOR ARGUMENT, cashed here and nowhere else *)
    iDestruct (ut_dup_hw with "Hcg") as "(#Hhw & #Hmin & Hcg)".
    iPoseProof (KV.kernelvec_handler_spec (fsc_uart) (fsc_disk) (fsc_dlock) (un_tk N)
                  (un_s N) (un_pd N) (un_pav N) (un_pu N) Hlen
                  with "Hhw Hmin Htext") as "#Hihs".
    iPoseProof (kernelvec_env_move (fsc_uart) (fsc_disk) (fsc_dlock) (un_tk N)
                  (un_s N) (un_pd N) (un_pav N) (un_pu N)) as "#HEmv".
    iAssert (ihs_env KT1 (mword_of_int KernelSyms.kernelvec : mword 64))
      with "[]" as "#Hih".
    { iApply (ihs_env_intro with "Hihs [] HEmv").
      iEval (rewrite /kernelvec_env). iModIntro. iExact "Hdc". }
    iDestruct "Hraw" as "(Hep & Hsc & Hst & Hstv & Hq & Hsret & Hkpt)".
    (* ---- +0x30: csrr a4,scause ---- *)
    iApply (wp_csrr_scause_s_sconf (mword_of_int (UT + 0x30)) Ra4 m nx
              (DfracOwn 1) sc ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hsc Hpc [] [-]").
    { iApply (uti_030 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hsc Hpc".
    set (D1 := <[Regidx Ra4 := regval_into_reg sc]> m).
    change (<[Regidx Ra4 := regval_into_reg sc]> m) with D1.
    assert (HD1sp : D1 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /D1 upd_ne; [exact Hmsp | reg_neq]).
    assert (HD1s1 : D1 !!! Regidx Rs1 = un_pj N)
      by (rewrite /D1 upd_ne; [exact Hms1 | reg_neq]).
    assert (HD1a0 : D1 !!! Regidx Ra0 = un_pj N)
      by (rewrite /D1 upd_ne; [exact Hma0 | reg_neq]).
    assert (HcsD1 : ut_cs m0 D1)
      by (rewrite /D1; apply ut_cs_insert; [vm_compute; reflexivity | exact Hcs]).
    assert (HD1a4 : rget D1 Ra4 = sc) by (rgne; rewrite /D1; apply upd_eq).
    assert (Hp34 : add_vec_int (mword_of_int (UT + 0x30) : mword 64) 4
                   = mword_of_int (UT + 0x34)) by pcw.
    iEval (rewrite Hp34) in "Hpc".
    (* ---- +0x34: c.li a5,8 ---- *)
    iApply (wp_cli_s_sconf (mword_of_int (UT + 0x34)) Ra5 (mword_of_int 8 : mword 6)
              (add_vec zero_reg (sign_extend' 64
                 (sign_extend' 12 (mword_of_int 8 : mword 6))))
              D1 nx false ltac:(vm_compute; discriminate) ltac:(rdok) eq_refl
              with "Hcg Hpc [] [-]").
    { iApply (uti_034 with "Htext"). }
    iApply wp_next_off_intro. iIntros "Hcg Hpc".
    set (D2 := <[Regidx Ra5 := regval_into_reg
                   (add_vec zero_reg (sign_extend' 64
                      (sign_extend' 12 (mword_of_int 8 : mword 6))))]> D1).
    change (<[Regidx Ra5 := regval_into_reg
               (add_vec zero_reg (sign_extend' 64
                  (sign_extend' 12 (mword_of_int 8 : mword 6))))]> D1) with D2.
    assert (HD2sp : D2 !!! Regidx csp_rs1 = pa_stk ksp 4)
      by (rewrite /D2 upd_ne; [exact HD1sp | reg_neq]).
    assert (HD2s1 : D2 !!! Regidx Rs1 = un_pj N)
      by (rewrite /D2 upd_ne; [exact HD1s1 | reg_neq]).
    assert (HD2a0 : D2 !!! Regidx Ra0 = un_pj N)
      by (rewrite /D2 upd_ne; [exact HD1a0 | reg_neq]).
    assert (HcsD2 : ut_cs m0 D2)
      by (rewrite /D2; apply ut_cs_insert; [vm_compute; reflexivity | exact HcsD1]).
    assert (HD2a4 : rget D2 Ra4 = sc).
    { rgne. rewrite /D2 upd_ne; [| reg_neq]. rewrite /D1. apply upd_eq. }
    assert (Hp36 : add_vec_int (mword_of_int (UT + 0x34) : mword 64) 2
                   = mword_of_int (UT + 0x36)) by pcw.
    iEval (rewrite Hp36) in "Hpc".
    (* THE BRANCH THE ROUND IS KEYED BY: this beq IS [uround_ok]'s own
       [decide (sc = 8)], since [c.li a5,8] just put [uecall_scause] in a5. *)
    assert (HD2a5 : rget D2 Ra5 = (uecall_scause : mword 64)).
    { rgne. rewrite /D2 upd_eq. apply bv_eq; vm_compute; reflexivity. }
    (* ---- +0x36: beq a4,a5 -> +0x90 (the syscall arm) ---- *)
    destruct (eq_vec (rget D2 Ra4) (rget D2 Ra5)) eqn:Hsys.
    - (* scause == 8: the SYSCALL arm *)
      iApply (wp_beq_taken_s_sconf (mword_of_int (UT + 0x36))
                (mword_of_int 90 : mword 13) Ra5 Ra4 D2 nx false
                ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                Hsys ltac:(vm_compute; reflexivity) with "Hcg Hpc [] [-]").
      { iApply (uti_036 with "Htext"). }
      iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hj90 : add_vec (mword_of_int (UT + 0x36) : mword 64)
                       (sign_extend' 64 (mword_of_int 90 : mword 13))
                     = mword_of_int (UT + 0x90)) by pcw.
      iEval (rewrite Hj90) in "Hpc".
      iAssert (ut_hold SY.syscall_env N U false ∅ sts cs pid)
        with "[Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt Hown]" as "Hhold".
      { iApply (ud_hold N U ep sc st sts cs pid with
                  "Hih Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt [Hown]").
        rewrite /ut_env. iSplitR; [iExact "Hcaps" | iExact "Hown"]. }
      assert (Hscec : sc = (uecall_scause : mword 64)).
      { apply eq_vec_true_iff in Hsys. rewrite HD2a4 HD2a5 in Hsys. exact Hsys. }
      iApply (S.ut_90 N U0 U pt ksp m0 D2 av nx
                mie_v menvcfg0 ep sc ∅ sts gn cs pid fdep Wk
                Hgnq
                Hwf' Hav Hnx Htfpe Hksp Hm0sp HD2sp HD2s1 HD2a0 HcsD2
                Hmiev Hmenvv Hpro Hscec
                with "Htext Hpc Hcg Hhold Hframe Hxin Hfin Hein Hcont").
    - (* not a syscall: the device demultiplexer.  The beq FELL THROUGH, so
         the round's [decide] goes the other way and the four arms below get
         the transparent instance. *)
      assert (Hscne : sc <> (uecall_scause : mword 64)).
      { intro Hc. apply (proj1 (eq_vec_false_iff _ _) Hsys).
        rewrite HD2a4 HD2a5. exact Hc. }
      (* no ecall, so no BUNDLE and no fork slot is owed and those two rows
         are dropped.  THE PAYMENT IS NOT: it is owed at every cause
         ([SpecUsertrap.ut_pay_in]) because the killed check runs on every
         arm, so it is opened here at its transparent branch and carried
         down. *)
      iClear "Hxin". iClear "Hfin".
      iEval (rewrite /ut_pay_in /upay_at) in "Hein".
      destruct (decide (sc = uecall_scause)) as [Hc | _];
        [ exfalso; exact (Hscne Hc) | ].
      iDestruct "Hein" as "[#Hmyp _]".
      (* ...AND RE-KEYED ONTO THE PROLOGUE'S RECORD, which is what the arms
         below run at: the prologue writes one trapframe word and no
         incarnation ([SpecUsertrap.ut_pro]'s own generation row). *)
      iAssert (my_pay (pv_gen (us_V U)) (sexit_pay fdep)) as "#Hmyu".
      { rewrite (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 Hpro)))))). iExact "Hmyp". }
      iApply (wp_beq_fall_s_sconf (mword_of_int (UT + 0x36))
                (mword_of_int 90 : mword 13) Ra5 Ra4 D2 nx false
                ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                Hsys with "Hcg Hpc [] [-]").
      { iApply (uti_036 with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      assert (Hp3a : add_vec_int (mword_of_int (UT + 0x36) : mword 64) 4
                     = mword_of_int (UT + 0x3a)) by pcw.
      iEval (rewrite Hp3a) in "Hpc".
      (* ---- +0x3a: jal devintr ---- *)
      iApply (wp_jal_s_sconf (mword_of_int (UT + 0x3a)) Rra
                (mword_of_int 2096960 : mword 21) D2 nx false
                ltac:(vm_compute; discriminate) ltac:(rdok)
                ltac:(vm_compute; reflexivity) with "Hcg Hpc [] [-]").
      { iApply (uti_03a with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (D3 := <[Regidx Rra := regval_into_reg
                     (add_vec_int (mword_of_int (UT + 0x3a) : mword 64) 4)]> D2).
      change (<[Regidx Rra := regval_into_reg
                 (add_vec_int (mword_of_int (UT + 0x3a) : mword 64) 4)]> D2) with D3.
      assert (Hjdi : add_vec (mword_of_int (UT + 0x3a) : mword 64)
                       (sign_extend' 64 (mword_of_int 2096960 : mword 21))
                     = mword_of_int KernelSyms.devintr) by pcw.
      iEval (rewrite Hjdi) in "Hpc".
      assert (HD3sp : D3 !!! Regidx csp_rs1 = pa_stk ksp 4)
        by (rewrite /D3 upd_ne; [exact HD2sp | reg_neq]).
      assert (HD3s1 : D3 !!! Regidx Rs1 = un_pj N)
        by (rewrite /D3 upd_ne; [exact HD2s1 | reg_neq]).
      assert (HD3ra : D3 !!! Regidx Rra = mword_of_int (UT + 0x3e))
        by (rewrite /D3 upd_eq; pcw).
      assert (HcsD3 : ut_cs m0 D3)
        by (rewrite /D3; apply ut_cs_insert;
            [vm_compute; reflexivity | exact HcsD2]).
      iApply (DE.wp_devintr_sconf (fsc_uart) (fsc_disk) (fsc_dlock) (un_tk N) (un_s N)
                (un_pd N) (un_pav N) (un_pu N)
                D3 nx 0 false (un_pj N) (DfracOwn 1) sc ∅
                Hlen ltac:(change (2 ^ 31)%Z with 2147483648%Z; lia)
                ltac:(lia)
                with "Hcg Hcpu Htext Hpc Hsc Hdc [-]").
      all: try lkbelow.
      iIntros (mg) "[%Hcsg %Hga0] Hcg Hcpu Hsc Hpc".
      assert (Hret3e : ret_pc (D3 !!! Regidx Rra) = mword_of_int (UT + 0x3e))
        by (rewrite HD3ra; pcw).
      iEval (rewrite Hret3e) in "Hpc".
      assert (Hgsp : mg !!! Regidx csp_rs1 = pa_stk ksp 4)
        by (rewrite (callee_saved_lookup Hcsg csp_rs1
                       ltac:(vm_compute; reflexivity)); exact HD3sp).
      assert (Hgs1 : mg !!! Regidx Rs1 = un_pj N)
        by (rewrite (callee_saved_lookup Hcsg Rs1
                       ltac:(vm_compute; reflexivity)); exact HD3s1).
      assert (Hcsg' : ut_cs m0 mg)
        by exact (ut_cs_trans m0 D3 mg HcsD3 (ut_cs_of_callee_saved _ _ Hcsg)).
      (* ---- +0x3e: c.mv s2,a0 -- which_dev ---- *)
      iApply (wp_cmv_s_sconf (mword_of_int (UT + 0x3e)) Rs2 Ra0 mg nx false
                ltac:(vm_compute; discriminate) ltac:(rdok)
                with "Hcg Hpc [] [-]").
      { iApply (uti_03e with "Htext"). }
      iApply wp_next_off_intro. iIntros "Hcg Hpc".
      set (D4 := <[Regidx Rs2 := regval_into_reg
                     (add_vec zero_reg (rget mg Ra0))]> mg).
      change (<[Regidx Rs2 := regval_into_reg
                 (add_vec zero_reg (rget mg Ra0))]> mg) with D4.
      assert (HD4sp : D4 !!! Regidx csp_rs1 = pa_stk ksp 4)
        by (rewrite /D4 upd_ne; [exact Hgsp | reg_neq]).
      assert (HD4s1 : D4 !!! Regidx Rs1 = un_pj N)
        by (rewrite /D4 upd_ne; [exact Hgs1 | reg_neq]).
      assert (HcsD4 : ut_cs m0 D4)
        by (rewrite /D4; apply ut_cs_insert4;
            [right; right; right; reflexivity | exact Hcsg']).
      assert (HD4a0 : rget D4 Ra0 = devintr_ret sc).
      { rgne. rewrite /D4 upd_ne; [| reg_neq]. exact Hga0. }
      assert (Hp40 : add_vec_int (mword_of_int (UT + 0x3e) : mword 64) 2
                     = mword_of_int (UT + 0x40)) by pcw.
      iEval (rewrite Hp40) in "Hpc".
      (* ---- +0x40: c.bnez a0 -> +0xea (the device arm) ---- *)
      destruct (neq_vec (rget D4 Ra0) (zero_reg : mword 64)) eqn:Hdev.
      + (* a device interrupt was handled *)
        iApply (wp_cbnez_taken_s_sconf (mword_of_int (UT + 0x40))
                  (mword_of_int 85 : mword 8) (Cregidx (mword_of_int 2)) Ra0
                  D4 nx false ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; discriminate) Hdev
                  ltac:(vm_compute; reflexivity) with "Hcg Hpc [] [-]").
        { iApply (uti_040 with "Htext"). }
        iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hjea : add_vec (mword_of_int (UT + 0x40) : mword 64)
                         (sign_extend' 64 (sign_extend' 13
                            (concat_vec (mword_of_int 85 : mword 8) ('b"0"))))
                       = mword_of_int (UT + 0xea)) by pcw.
        iEval (rewrite Hjea) in "Hpc".
        iAssert (ut_hold SY.syscall_env N U false ∅ sts cs pid)
          with "[Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt Hown]" as "Hhold".
        { iApply (ud_hold N U ep sc st sts cs pid with
                    "Hih Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt [Hown]").
          rewrite /ut_env. iSplitR; [iExact "Hcaps" | iExact "Hown"]. }
        (* THE PAIR'S RIGHT SIDE IS ALL A HANDLED INTERRUPT NEEDS (lane
           TRAP-ROWS, T3): the kernel serves the device and resumes, so it
           owes the slot back and never touches the (here empty) deposit. *)
        iDestruct (ut_kill_in_pair fdep sc Wk gn sts Hscne
                     with "Hkin") as "[%Hgw Hkp]".
        iDestruct (bi.and_elim_r with "Hkp") as "Hko".
        iAssert (ut_kill_out sc Wk)%I with "[Hko]" as "Hkor".
        { iApply (ut_kill_out_of_slot_ne _ _ Hscne with "Hko"). }
        iApply (A.ut_e8 SY.syscall_env N U0 U pt ksp m0 D4 av nx
                  mie_v menvcfg0 ep sc ∅ sts gn cs pid fdep Wk
                  Hwf' ltac:(exact (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 Hpro)))))))
                  Hav Hnx Htfpe Hksp Hm0sp HD4sp HD4s1 HcsD4
                  Hmiev Hmenvv (ut_round_entry ep sc U0 U Hscne Hpro)
                  (* the transparent arms' defining cause, off the dispatch's own
                     [c.li a5,8; bne] at +0x50 *)
                  Hscne
                  with "Htext Hpc Hcg Hhold Hframe Hmyu Hkor Hcont").
      + (* no device: the two page-fault causes, then the fall-through *)
        (* ...AND THIS IS WHERE THE KILL ROW IS CASHED (lane KILL-PAY,
           K3(b)).  devintr answered 0, so the cause is neither of the two
           delegated S-mode interrupts, and the [beq] at +0x36 already said
           it is not the ecall: that IS [UexecRet.ukill_sc], the guard the
           process's deposit carries its kill credential behind.  All three
           blocks below ([ut_d0] twice, [ut_56] once) can reach setkilled,
           so each takes the credential. *)
        assert (Hkill : ukill_sc sc)
          by exact (ud_devintr_zero_ukill sc Hscne
                      ltac:(rewrite <- HD4a0; exact Hdev)).
        (* ...AND THE PAIR'S TWO PURE FACTS COME OUT HERE, before the row
           is packaged: the key's generation is the block's, and the key's
           TABLE is the trap's -- which is what lets the owed side's exit
           bundle row pay the tear-down at the table kexit walks
           (design/pipe.md, "The exit path"). *)
        iDestruct (ut_kill_in_pair fdep sc Wk gn sts (proj1 Hkill)
                     with "Hkin") as "[%Hgw Hkin]".
        destruct Hgw as [Hgw Hfdw].
        (* THE ROW IS TWO-SIDED AND LINEAR NOW (lane SELF-KILL, P6b): what
           comes out is the application's TAINT or the process's OWN
           payload at -1, and setkilled takes either. *)
        (* ...AND THE RESUME SLOT COMES WITH IT (lane TRAP-ROWS, T3): what
           the process handed over is the additive PAIR, and the two arms
           below are the ones that decide which side the kernel takes. *)
        (* ...AND THE OWED SIDE CARRIES THE EXIT NUMBER'S BUNDLE ROW NOW
           (design/pipe.md, "The exit path"): a process that kills ITSELF
           pays the closes of the table it is holding, and what pays them is
           the deposit it made when it trapped. *)
        iAssert ((app_taint
                  ∨ (ChildTok.kill_owed (pv_gen (us_V U))
                     ∗ UexecSG.sbundle_at UexecRet.uslot UsysMemOk.USYS_exit fdep Wk))
                 ∧ UexecRet.uslot Wk)%I
          with "[Hkin]" as "Hkc".
        { rewrite (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 Hpro)))))).
          iEval (rewrite Hgnq) in "Hkin".
          rewrite /ukill_cred_at.
          destruct (decide (ukill_sc sc)) as [_ | Hn];
            [ iExact "Hkin" | exfalso; exact (Hn Hkill) ]. }
        iApply (wp_cbnez_fall_s_sconf (mword_of_int (UT + 0x40))
                  (mword_of_int 85 : mword 8) (Cregidx (mword_of_int 2)) Ra0
                  D4 nx false ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; discriminate) Hdev
                  with "Hcg Hpc [] [-]").
        { iApply (uti_040 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        assert (Hp42 : add_vec_int (mword_of_int (UT + 0x40) : mword 64) 2
                       = mword_of_int (UT + 0x42)) by pcw.
        iEval (rewrite Hp42) in "Hpc".
        (* ---- +0x42: csrr a4,scause ---- *)
        iApply (wp_csrr_scause_s_sconf (mword_of_int (UT + 0x42)) Ra4 D4 nx
                  (DfracOwn 1) sc ltac:(vm_compute; discriminate) ltac:(rdok)
                  with "Hcg Hsc Hpc [] [-]").
        { iApply (uti_042 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hsc Hpc".
        set (D5 := <[Regidx Ra4 := regval_into_reg sc]> D4).
        change (<[Regidx Ra4 := regval_into_reg sc]> D4) with D5.
        assert (HD5sp : D5 !!! Regidx csp_rs1 = pa_stk ksp 4)
          by (rewrite /D5 upd_ne; [exact HD4sp | reg_neq]).
        assert (HD5s1 : D5 !!! Regidx Rs1 = un_pj N)
          by (rewrite /D5 upd_ne; [exact HD4s1 | reg_neq]).
        assert (HcsD5 : ut_cs m0 D5)
          by (rewrite /D5; apply ut_cs_insert;
              [vm_compute; reflexivity | exact HcsD4]).
        assert (Hp46 : add_vec_int (mword_of_int (UT + 0x42) : mword 64) 4
                       = mword_of_int (UT + 0x46)) by pcw.
        iEval (rewrite Hp46) in "Hpc".
        (* ---- +0x46: c.li a5,15 ---- *)
        iApply (wp_cli_s_sconf (mword_of_int (UT + 0x46)) Ra5
                  (mword_of_int 15 : mword 6)
                  (add_vec zero_reg (sign_extend' 64
                     (sign_extend' 12 (mword_of_int 15 : mword 6))))
                  D5 nx false ltac:(vm_compute; discriminate) ltac:(rdok) eq_refl
                  with "Hcg Hpc [] [-]").
        { iApply (uti_046 with "Htext"). }
        iApply wp_next_off_intro. iIntros "Hcg Hpc".
        set (D6 := <[Regidx Ra5 := regval_into_reg
                       (add_vec zero_reg (sign_extend' 64
                          (sign_extend' 12 (mword_of_int 15 : mword 6))))]> D5).
        change (<[Regidx Ra5 := regval_into_reg
                   (add_vec zero_reg (sign_extend' 64
                      (sign_extend' 12 (mword_of_int 15 : mword 6))))]> D5) with D6.
        assert (HD6sp : D6 !!! Regidx csp_rs1 = pa_stk ksp 4)
          by (rewrite /D6 upd_ne; [exact HD5sp | reg_neq]).
        assert (HD6s1 : D6 !!! Regidx Rs1 = un_pj N)
          by (rewrite /D6 upd_ne; [exact HD5s1 | reg_neq]).
        assert (HcsD6 : ut_cs m0 D6)
          by (rewrite /D6; apply ut_cs_insert;
              [vm_compute; reflexivity | exact HcsD5]).
        assert (Hp48 : add_vec_int (mword_of_int (UT + 0x46) : mword 64) 2
                       = mword_of_int (UT + 0x48)) by pcw.
        iEval (rewrite Hp48) in "Hpc".
        (* ---- +0x48: beq a4,a5 -> +0xd0 (vmfault, store page fault) ---- *)
        destruct (eq_vec (rget D6 Ra4) (rget D6 Ra5)) eqn:Hf15.
        * iApply (wp_beq_taken_s_sconf (mword_of_int (UT + 0x48))
                    (mword_of_int 136 : mword 13) Ra5 Ra4 D6 nx false
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    Hf15 ltac:(vm_compute; reflexivity) with "Hcg Hpc [] [-]").
        { iApply (uti_048 with "Htext"). }
          iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
          assert (Hjd0 : add_vec (mword_of_int (UT + 0x48) : mword 64)
                           (sign_extend' 64 (mword_of_int 136 : mword 13))
                         = mword_of_int (UT + 0xd0)) by pcw.
          iEval (rewrite Hjd0) in "Hpc".
          iAssert (ut_hold SY.syscall_env N U false ∅ sts cs pid)
            with "[Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt Hown]" as "Hhold".
          { iApply (ud_hold N U ep sc st sts cs pid with
                      "Hih Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt [Hown]").
            rewrite /ut_env. iSplitR; [iExact "Hcaps" | iExact "Hown"]. }
          iApply (A.ut_d0 SY.syscall_env N U0 U pt ksp m0 D6 av nx
                    mie_v menvcfg0 ep sc ∅ sts gn cs pid fdep Wk
 Hfdw Hwf' ltac:(exact (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 Hpro)))))))
                    Hav Hnx Htfpe Hksp Hm0sp HD6sp HD6s1 HcsD6
                    Hmiev Hmenvv (ut_round_entry ep sc U0 U Hscne Hpro)
                    (* the transparent arms' defining cause, off the dispatch's own
                       [c.li a5,8; bne] at +0x50 *)
                    Hscne
                    with "Htext Hpc Hcg Hhold Hframe Hkc Hmyu Hcont").
        *
          iApply (wp_beq_fall_s_sconf (mword_of_int (UT + 0x48))
                    (mword_of_int 136 : mword 13) Ra5 Ra4 D6 nx false
                    ltac:(vm_compute; discriminate) ltac:(vm_compute; discriminate)
                    Hf15 with "Hcg Hpc [] [-]").
          { iApply (uti_048 with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          assert (Hp4c : add_vec_int (mword_of_int (UT + 0x48) : mword 64) 4
                         = mword_of_int (UT + 0x4c)) by pcw.
          iEval (rewrite Hp4c) in "Hpc".
          (* ---- +0x4c: csrr a4,scause ---- *)
          iApply (wp_csrr_scause_s_sconf (mword_of_int (UT + 0x4c)) Ra4 D6 nx
                    (DfracOwn 1) sc ltac:(vm_compute; discriminate) ltac:(rdok)
                    with "Hcg Hsc Hpc [] [-]").
          { iApply (uti_04c with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hsc Hpc".
          set (D7 := <[Regidx Ra4 := regval_into_reg sc]> D6).
          change (<[Regidx Ra4 := regval_into_reg sc]> D6) with D7.
          assert (HD7sp : D7 !!! Regidx csp_rs1 = pa_stk ksp 4)
            by (rewrite /D7 upd_ne; [exact HD6sp | reg_neq]).
          assert (HD7s1 : D7 !!! Regidx Rs1 = un_pj N)
            by (rewrite /D7 upd_ne; [exact HD6s1 | reg_neq]).
          assert (HcsD7 : ut_cs m0 D7)
            by (rewrite /D7; apply ut_cs_insert;
                [vm_compute; reflexivity | exact HcsD6]).
          assert (Hp50 : add_vec_int (mword_of_int (UT + 0x4c) : mword 64) 4
                         = mword_of_int (UT + 0x50)) by pcw.
          iEval (rewrite Hp50) in "Hpc".
          (* ---- +0x50: c.li a5,13 ---- *)
          iApply (wp_cli_s_sconf (mword_of_int (UT + 0x50)) Ra5
                    (mword_of_int 13 : mword 6)
                    (add_vec zero_reg (sign_extend' 64
                       (sign_extend' 12 (mword_of_int 13 : mword 6))))
                    D7 nx false ltac:(vm_compute; discriminate) ltac:(rdok) eq_refl
                    with "Hcg Hpc [] [-]").
          { iApply (uti_050 with "Htext"). }
          iApply wp_next_off_intro. iIntros "Hcg Hpc".
          set (D8 := <[Regidx Ra5 := regval_into_reg
                         (add_vec zero_reg (sign_extend' 64
                            (sign_extend' 12 (mword_of_int 13 : mword 6))))]> D7).
          change (<[Regidx Ra5 := regval_into_reg
                     (add_vec zero_reg (sign_extend' 64
                        (sign_extend' 12 (mword_of_int 13 : mword 6))))]> D7)
            with D8.
          assert (HD8sp : D8 !!! Regidx csp_rs1 = pa_stk ksp 4)
            by (rewrite /D8 upd_ne; [exact HD7sp | reg_neq]).
          assert (HD8s1 : D8 !!! Regidx Rs1 = un_pj N)
            by (rewrite /D8 upd_ne; [exact HD7s1 | reg_neq]).
          assert (HcsD8 : ut_cs m0 D8)
            by (rewrite /D8; apply ut_cs_insert;
                [vm_compute; reflexivity | exact HcsD7]).
          assert (Hp52 : add_vec_int (mword_of_int (UT + 0x50) : mword 64) 2
                         = mword_of_int (UT + 0x52)) by pcw.
          iEval (rewrite Hp52) in "Hpc".
          (* ---- +0x52: beq a4,a5 -> +0xd0 (vmfault, load page fault) ---- *)
          destruct (eq_vec (rget D8 Ra4) (rget D8 Ra5)) eqn:Hf13.
          -- iApply (wp_beq_taken_s_sconf (mword_of_int (UT + 0x52))
                       (mword_of_int 126 : mword 13) Ra5 Ra4 D8 nx false
                       ltac:(vm_compute; discriminate)
                       ltac:(vm_compute; discriminate)
                       Hf13 ltac:(vm_compute; reflexivity)
                       with "Hcg Hpc [] [-]").
          { iApply (uti_052 with "Htext"). }
             iApply bi.later_intro. iApply wp_next_off_intro. iIntros "Hcg Hpc".
             assert (Hjd0' : add_vec (mword_of_int (UT + 0x52) : mword 64)
                              (sign_extend' 64 (mword_of_int 126 : mword 13))
                            = mword_of_int (UT + 0xd0)) by pcw.
             iEval (rewrite Hjd0') in "Hpc".
             iAssert (ut_hold SY.syscall_env N U false ∅ sts cs pid)
               with "[Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt Hown]" as "Hhold".
             { iApply (ud_hold N U ep sc st sts cs pid with
                         "Hih Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt [Hown]").
               rewrite /ut_env. iSplitR; [iExact "Hcaps" | iExact "Hown"]. }
             iApply (A.ut_d0 SY.syscall_env N U0 U pt ksp m0 D8 av nx
                       mie_v menvcfg0 ep sc ∅ sts gn cs pid fdep Wk
 Hfdw Hwf' ltac:(exact (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 Hpro)))))))
                       Hav Hnx Htfpe Hksp Hm0sp HD8sp HD8s1 HcsD8
                       Hmiev Hmenvv (ut_round_entry ep sc U0 U Hscne Hpro)
                       (* the transparent arms' defining cause, off the dispatch's own
                          [c.li a5,8; bne] at +0x50 *)
                       Hscne
                       with "Htext Hpc Hcg Hhold Hframe Hkc Hmyu Hcont").
          -- (* the unexpected-scause arm *)
             iApply (wp_beq_fall_s_sconf (mword_of_int (UT + 0x52))
                       (mword_of_int 126 : mword 13) Ra5 Ra4 D8 nx false
                       ltac:(vm_compute; discriminate)
                       ltac:(vm_compute; discriminate)
                       Hf13 with "Hcg Hpc [] [-]").
             { iApply (uti_052 with "Htext"). }
             iApply wp_next_off_intro. iIntros "Hcg Hpc".
             assert (Hp56 : add_vec_int (mword_of_int (UT + 0x52) : mword 64) 4
                            = mword_of_int (UT + 0x56)) by pcw.
             iEval (rewrite Hp56) in "Hpc".
             iAssert (ut_hold SY.syscall_env N U false ∅ sts cs pid)
               with "[Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt Hown]" as "Hhold".
             { iApply (ud_hold N U ep sc st sts cs pid with
                         "Hih Hcpu Hclm Hep Hsc Hst Hstv Hq Hsret Hkpt [Hown]").
               rewrite /ut_env. iSplitR; [iExact "Hcaps" | iExact "Hown"]. }
             iApply (A.ut_56 SY.syscall_env N U0 U pt ksp m0 D8 av nx
                       mie_v menvcfg0 ep sc ∅ sts gn cs pid fdep Wk
 Hfdw Hwf' ltac:(exact (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 Hpro)))))))
                       Hav Hnx Htfpe Hksp Hm0sp HD8sp HD8s1 HcsD8
                       Hmiev Hmenvv (ut_round_entry ep sc U0 U Hscne Hpro)
                       (* the transparent arms' defining cause, off the dispatch's own
                          [c.li a5,8; bne] at +0x50 *)
                       Hscne
                       with "Htext Hpc Hcg Hhold Hframe Hkc Hmyu Hcont").
  Qed.

End UtDispatch.


(* ===================================================================== *)
(*  THE SEAL.                                                             *)
(* ===================================================================== *)
(* [ut_res] is destructed exactly ONCE, here, and the entry block does the
   rest.  Two non-obvious steps:
   * printk's contract is a PURE hypothesis all the way down
     ([ProofUsertrapArms]' [ut_56]/[ut_d0] take it as an [->]), so that the
     three blocks below the dispatch carry no functor argument for it.  It is
     OBTAINED here from [PK], which is what puts [LinkPrintk]'s axiom in
     usertrap's footprint -- deliberately, since the unexpected-scause arm is
     LIVE and does call printk on its general path.
   * the boundary's crossing is at [wp_next true (proc_addr j)] while the
     whole walk runs at [un_pj N]; [UsertrapRes.wp_next_true_swap] moves it,
     and at index [true] that is sound and free (usertrap.md finding 4b). *)
Definition usertrap_res
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} : uptd -> mword 64 -> ustate -> list fdstate -> gset gname -> mword 32 -> iProp Σ :=
  ut_res SY.syscall_env.

Definition usertrap_res_parked
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} : uptd -> mword 64 -> ustate -> list fdstate -> gset gname -> mword 32 -> iProp Σ :=
  ut_res_parked SY.syscall_env.

Lemma usertrap_res_tlb_close
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (kroot : mword 44) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_parked pt ksp U sts cs pid -∗ tlb_res_pt kroot -∗ usertrap_res pt ksp U sts cs pid.
Proof. exact (ut_res_tlb_close SY.syscall_env pt ksp kroot U sts cs pid). Qed.

Lemma usertrap_res_tlb_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res pt ksp U sts cs pid -∗
  ∃ kroot : mword 44, tlb_res_pt kroot ∗ usertrap_res_parked pt ksp U sts cs pid.
Proof. exact (ut_res_tlb_open SY.syscall_env pt ksp U sts cs pid). Qed.

Definition usertrap_res_bare
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} : uptd -> mword 64 -> ustate -> list fdstate -> gset gname -> mword 32 -> iProp Σ :=
  ut_res_bare SY.syscall_env.

Lemma usertrap_res_pt_close
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗ (∃ M : gmap Z (bv 8), proc_pt pt M) -∗
  ∃ Mz : gmap Z (bv 8), usertrap_res_parked pt ksp (upd_usM U Mz) sts cs pid.
Proof.
  (* the closer names the image it re-parks; the public wrapper stays
     ∃-weakened, so the name is introduced here. *)
  iIntros "Hb Hpt". iDestruct "Hpt" as (M) "Hpt".
  iApply (ut_res_pt_close SY.syscall_env pt ksp U M sts cs pid with "Hb Hpt").
Qed.

Lemma usertrap_res_pt_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_parked pt ksp U sts cs pid -∗ (∃ M : gmap Z (bv 8), proc_pt pt M) ∗ usertrap_res_bare pt ksp U sts cs pid.
Proof. exact (ut_res_pt_open SY.syscall_env pt ksp U sts cs pid). Qed.

(* ...and the same two at the NAMED lazy image (milestone J, S3) *)
Lemma usertrap_res_ptm_close
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (M : gmap Z (bv 8)) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  proc_ptm pt (uint (pv_sz (us_V U))) M -∗
  usertrap_res_parked pt ksp (upd_usM U M) sts cs pid.
Proof. exact (ut_res_ptm_close SY.syscall_env pt ksp U M sts cs pid). Qed.

Lemma usertrap_res_ptm_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_parked pt ksp U sts cs pid -∗
  proc_ptm pt (uint (pv_sz (us_V U))) (us_M U) ∗ usertrap_res_bare pt ksp U sts cs pid.
Proof. exact (ut_res_ptm_open SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_bare_fd_tf_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  FdSlots.fd_frags (pv_fdg (us_V U)) sts ∗
  ∃ kroot : mword 44,
    kpt_inv kroot ∗ ⌜tf_kernel_words_ok kroot ksp (pv_tf (us_V U))⌝ ∗
    tf_page (ud_tfp pt) (pv_tf (us_V U)) ∗
    own_context cur_ctx ∗
    (∀ (ws' : list (mword 64)) (sts' : list fdstate),
       ⌜tf_kernel_words_ok kroot ksp ws'⌝ -∗ tf_page (ud_tfp pt) ws' -∗
       FdSlots.fd_frags (pv_fdg (us_V U)) sts' -∗ own_context cur_ctx -∗
       usertrap_res_bare pt ksp (us_tf U ws') sts' cs pid).
Proof. exact (ut_res_bare_fd_tf_open SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_bare_fd_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  FdSlots.fd_frags (pv_fdg (us_V U)) sts ∗
  own_context cur_ctx ∗
  (∀ sts' : list fdstate,
     FdSlots.fd_frags (pv_fdg (us_V U)) sts' -∗ own_context cur_ctx -∗
     usertrap_res_bare pt ksp U sts' cs pid).
Proof. exact (ut_res_bare_fd_open SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_bare_uhist_acc
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  ∃ (γ : gname) (h : list uround), uhist_auth γ h ∗ ⌜uhist_wf h⌝ ∗
    (∀ h' : list uround, uhist_auth γ h' -∗ ⌜uhist_wf h'⌝ -∗
       usertrap_res_bare pt ksp U sts cs pid).
Proof. exact (ut_res_bare_uhist_acc SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_bare_norm
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  usertrap_res_bare (ud_norm pt) ksp (us_upt U (ud_norm pt)) sts cs pid.
Proof. exact (ut_res_bare_norm SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_tf_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  ∃ kroot : mword 44,
    kpt_inv kroot ∗ ⌜tf_kernel_words_ok kroot ksp (pv_tf (us_V U))⌝ ∗
    tf_page (ud_tfp pt) (pv_tf (us_V U)) ∗
    own_context cur_ctx ∗
    (∀ ws' : list (mword 64),
       ⌜tf_kernel_words_ok kroot ksp ws'⌝ -∗ tf_page (ud_tfp pt) ws' -∗
     own_context cur_ctx -∗
       usertrap_res_bare pt ksp (us_tf U ws') sts cs pid).
Proof. exact (ut_res_bare_tf_open SY.syscall_env pt ksp U sts cs pid). Qed.

(* THE PARK'S PRODUCER, re-exported off the fit check.  See [Module Fits]
   above: it is proved under the same [SY], so this is a rename. *)
Definition usertrap_res_bare_park
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{XI : CurCtx}
    (N : ut_names) (av : nat)
  : ut_park_intro_body
      (fun (h : CpuId) (Xc : CurCtx) => Fits.usertrap_res_bare (CID := h) (XI := Xc))
        (park_token (un_s N)) N av
  := Fits.usertrap_res_bare_park N av.

Lemma usertrap_res_csrs_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  hart_csrs ∗ (hart_csrs -∗ usertrap_res_bare pt ksp U sts cs pid).
Proof. exact (ut_res_bare_csrs_open SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_sstc
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗ sstc_enabled ∗ usertrap_res_bare pt ksp U sts cs pid.
Proof. exact (ut_res_bare_sstc SY.syscall_env pt ksp U sts cs pid). Qed.

(* the [p->sz] bound, off the residue -- see [SpecUsertrap]'s Parameter *)
Lemma usertrap_res_bare_sz
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗ ⌜uint (pv_sz (us_V U)) <= uvm_maxsz⌝.
Proof. exact (ut_res_bare_sz SY.syscall_env pt ksp U sts cs pid). Qed.

(* the fill row, off the same residue -- see [SpecUsertrap]'s Parameter *)
Lemma usertrap_res_bare_lazy
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  ⌜pv_lazy (us_V U) = false -> lazy_free (ud_um pt) (uint (pv_sz (us_V U)))⌝.
Proof. exact (ut_res_bare_lazy SY.syscall_env pt ksp U sts cs pid). Qed.

Lemma usertrap_res_bare_fsabs
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  FirstTok.fsabs_env ∗ usertrap_res_bare pt ksp U sts cs pid.
Proof.
  exact (ut_res_bare_fsabs SY.syscall_env pt ksp U sts cs pid
           (fun γ pj fn => SY.syscall_env_fsabs_keep γ pj fn)).
Qed.

Lemma usertrap_res_tf_csrs_open
    `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ} `{!ufdG Σ} `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx} (pt : uptd) (ksp : mword 64) (U : ustate) (sts : list fdstate) (cs : gset gname) (pid : mword 32) :
  usertrap_res_bare pt ksp U sts cs pid -∗
  ∃ kroot : mword 44,
    kpt_inv kroot ∗ ⌜tf_kernel_words_ok kroot ksp (pv_tf (us_V U))⌝ ∗
    tf_page (ud_tfp pt) (pv_tf (us_V U)) ∗ hart_csrs ∗ own_context cur_ctx ∗
    (∀ ws' : list (mword 64),
       ⌜tf_kernel_words_ok kroot ksp ws'⌝ -∗ tf_page (ud_tfp pt) ws' -∗ hart_csrs -∗ own_context cur_ctx -∗
       usertrap_res_bare pt ksp (us_tf U ws') sts cs pid).
Proof. exact (ut_res_bare_tf_csrs_open SY.syscall_env pt ksp U sts cs pid). Qed.

Section UtSeal.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !fileG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{!ufdG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.


  Lemma wp_usertrap (pt : uptd) (j : nat) (m : regfile)
      (ms_v sc_v stval_v sepc_v ksp : mword 64)
      (mie_v mdv0 menvcfg0 : mword 64) (U : ustate) (sts : list fdstate)
      (gn : gname) (cs : gset gname) (pid : mword 32)
      (fdep : sfam) (Wk : UexecSlot.uvis) :
    wp_usertrap_body (fun h : CpuId => usertrap_res (CID := h))
      pt j m ms_v sc_v stval_v sepc_v ksp mie_v mdv0 menvcfg0 U sts gn cs pid
      fdep Wk.
  Proof using .
    cbv beta delta [wp_usertrap_body].
    intros pcE pj Hms Hj Hsp Htp Hmiev Hmask Hmenvv.
    iIntros "#Htext Hpc #Hhw #Hminv Hhs Hpriv Hms Hsc Hst Hep Hstv
             Hmie Hmdl Hmenv Hgpr HR Hxin Hfin Hein %Hgnq Hkin Hcont".
    (* SCOPED: a bare [rewrite] would unfold [ut_res] inside the crossing's
       [usertrap_post] too, and the blocks state it folded. *)
    iEval (rewrite /usertrap_res /ut_res) in "HR".
    iDestruct "HR" as (N av) "(%Hupt & %Hksp & %Hwf & %Hav & #Htfk & #Htc & Htrap & Henv)".
    destruct U as [V Mu].
    assert (Hpjnz : pj <> (zero_reg : mword 64))
      by exact (proc_addr_nonzero j Hj).
    iDestruct (wp_next_true_swap pj (un_pj N) _ Hpjnz with "Hcont") as "Hcont".
    iApply (ut_entry SY.syscall_env N (MkUstate V Mu) ksp m av ms_v sc_v stval_v sepc_v
              mie_v mdv0 menvcfg0 sts cs pid
              Hms Hav Hsp Htp Hmiev Hmask Hmenvv
              with "Htext Hpc Hhw Hminv Hhs Hpriv Hms Hsc Hst Hep Hstv
                    Hmie Hmdl Hmenv Hgpr Htc Htrap Henv [Hcont Hxin Hfin Hein Hkin]").
    iIntros (M V') "%HMsp %HMs1 %HMa0 %HcsM %HuptV %HtfV %HszV %HcwiV %HgenV %HlzV %HscV Hpc Hcg Hcpu Hclm Hraw Henv Hfr".
    iApply (ut_dispatch N (MkUstate V Mu) (MkUstate V' Mu) pt ksp m M av (av - 4)%nat sepc_v sc_v stval_v
              mie_v menvcfg0 sts gn cs pid fdep Wk
              ltac:(cbn [us_V]; exact Hgnq)
              (conj HtfV (conj HuptV (conj HszV (conj eq_refl
                 (conj HcwiV (conj HgenV (conj HlzV HscV)))))))
              Hwf Hav
              (trap_res_off (av - 4)%nat)
              ltac:(rewrite HuptV Hupt; reflexivity) Hksp Hsp HMsp HMs1 HMa0 HcsM
              Hmiev Hmenvv
              with "Htext Hpc Hcg Hcpu Hclm Hraw Henv Hfr Hxin Hfin Hein Hkin Hcont").
  Qed.

End UtSeal.

End UsertrapProof.
