---
layout: default
title: Home
---

## Technical Summary
4th-year Electrical Engineering student at the University of Toronto. Specializing in low-latency RTL design, asynchronous interconnects, and event-driven computing (SNNs).

---

## üèóÔ∏è Active Silicon Projects

<div class="project-card">
<h3>Asynchronous SNN Interconnect</h3>
Developing an elastic Ready/Valid NoC for sparse spiking data.
- **Substrate:** Efinix FPGA
- **Novelty:** Distributed FIFO handshake logic to mitigate routing congestion.
- [View Documentation](#) | [arXiv Preprint Pending]
</div>

<div class="project-card">
<h3>Workshop: The Physics of Memory</h3>
Led a technical deep-dive for 30+ 1st-year students.
- **Focus:** CMOS logic transition to cross-coupled NOR gate state.
- **Artifact:** Whiteboard session on Metastability and Propagation Delay.
- [GitHub Repo](https://github.com/vishweswar/workshop)
</div>

---

## ‚ö° Technical Foundations
- **Languages:** SystemVerilog, C/C++, Python, \(\LaTeX\)
- **Tools:** ModelSim, Vivado, Efinix Sapphire, GTKWave, KiCad
- **Expertise:** Timing Closure, CDC, NoC Topology, Digital Signal Processing