<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Carslake.me</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FPGA_ADC_interface</spirit:name>
  <spirit:version>1.4</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RESET</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SYSCLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SYSCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:description>RESET</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYSCLK.ASSOCIATED_RESET">RESET_OUT</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:description>100MHz</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYSCLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYSCLK.ASSOCIATED_BUSIF">null</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK_2MHZ</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK_2MHZ</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:description>RESET_OUT</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_2MHZ.ASSOCIATED_RESET">RESET_OUT</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:description>Data_output</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_2MHZ.ASSOCIATED_BUSIF">Data_axi_stream</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:description>2MHz</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_2MHZ.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Data_axi_stream</spirit:name>
      <spirit:displayName>Data_axi_stream</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>VALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>LAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>READY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_AXI_STREAM.HAS_TLAST">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_AXI_STREAM.HAS_TKEEP">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_AXI_STREAM.HAS_TSTRB">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_AXI_STREAM.HAS_TREADY">1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DATA_AXI_STREAM.TDATA_NUM_BYTES">1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>RESET_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RESET_OUT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>FPGA_ADC_interface</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89d2eae9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>FPGA_ADC_interface</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>89d2eae9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>FPGA_ADC_interface_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8afe420c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>10bdce6a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CONVST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EOC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DONE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>READY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SYSCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESET</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ENABLE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_2MHZ</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RESET_OUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>MAXSAMPLES</spirit:name>
        <spirit:displayName>Maxsamples</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAXSAMPLES">200</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_61887c79</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../FPGA_ADC_interface/FPGA_ADC_interface.srcs/sources_1/new/FPGA_ADC_interface.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../FPGA_ADC_interface/FPGA_ADC_interface.srcs/sim_1/new/FPGA_ADC_interface_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../FPGA_ADC_interface/FPGA_ADC_interface_tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FPGA_ADC_interface_v1_4.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_10bdce6a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>FPGA_ADC_interface_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FPGA_ADC_interface_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAXSAMPLES</spirit:name>
      <spirit:displayName>Number of samples</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAXSAMPLES" spirit:minimum="200" spirit:maximum="100000" spirit:rangeType="long">200</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FPGA_ADC_interface_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-04-10T13:12:42Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:FPGA_ADC_interface:1.0_ARCHIVE_LOCATION">c:/4th-year-project/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="Lawrence Carslake:user:FPGA_ADC_interface:1.0_ARCHIVE_LOCATION">c:/4th-year-project/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="Carslake.me:user:FPGA_ADC_interface:1.0_ARCHIVE_LOCATION">c:/4th-year-project/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="Carslake.me:user:FPGA_ADC_interface:1.1_ARCHIVE_LOCATION">c:/4th-year-project/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cee077_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7207f78d_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ade447b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23403a87_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3490544d_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1725fa6b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b98471f_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431b07b2_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2e9e79_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e82f52_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450dbd72_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32503206_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644369bd_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133defad_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98707e3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@800b52_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6675fd_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3660c2_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b178931_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633d3697_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f33fb9_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cdf599_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f10a870_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371a7cf0_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d9e131_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55aa6343_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f5c861_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eecf2d1_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b504cc_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dc2505_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9ee1fe_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae4fe8_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6732c3f_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eef0d85_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216c2597_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b2bd59_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7c2455_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@980dc69_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3741b38c_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667152d6_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666c2379_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739b7ec3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4daf837e_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd1e50b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c1c77a_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251a9f0b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a7da45_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab5c38_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218c7040_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9f94a9_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4974d20_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d319f8d_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3d0009_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a87df8_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de529c2_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4a2748_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b39340_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f4b909_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb54fee_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d2dfbc_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71042b5f_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10782e70_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e923776_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d604567_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ebd9ff_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f8f703_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab9dc3b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22705892_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac6aacd_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5e57ff_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a8d1c3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683d0793_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612e61d7_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa3e62b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acbff97_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b2807cd_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa61c36_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687ffc6b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3bdac3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f5cb42_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d182f02_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113936bc_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289d6863_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353c4a2b_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8fa086_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@875e18a_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353ddd85_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51637706_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742ac4a8_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c850d3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225aa2b6_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460f2552_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d5f156_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6e9ea8_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@896d2e3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67563ca4_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448d2fe1_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763214a7_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29562df8_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6b83fa_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166bfb42_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecf4dd6_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eee993d_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@facb43c_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d441233_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5016d92f_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcefc9c_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200d0f90_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9883d3_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677d200d_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6f6466_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634b5cf7_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647ae2ce_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b827758_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef12c8a_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c33993d_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233b2f9e_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783cd689_ARCHIVE_LOCATION">c:/FPGA_Projects/fpga_adc_interface</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="dd2a6482"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1132f603"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3955d1ea"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="02226b2b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4b35172d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
