Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Apr  6 11:11:18 2022
| Host             : Omen1518 running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.121        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.049        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.014 |    10499 |       --- |             --- |
|   LUT as Logic |     0.012 |     6115 |     20800 |           29.40 |
|   CARRY4       |     0.002 |      922 |      8150 |           11.31 |
|   Register     |    <0.001 |     2328 |     41600 |            5.60 |
|   Others       |     0.000 |      180 |       --- |             --- |
|   BUFG         |     0.000 |        8 |        32 |           25.00 |
|   F7/F8 Muxes  |     0.000 |      184 |     32600 |            0.56 |
| Signals        |     0.013 |     9100 |       --- |             --- |
| DSPs           |     0.003 |       12 |        90 |           13.33 |
| I/O            |     0.013 |       60 |       106 |           56.60 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.121 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.036 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | BASYS_CLK |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| Top_Student                |     0.049 |
|   aud0                     |    <0.001 |
|   clk6p25m                 |    <0.001 |
|   clk_20kHz                |    <0.001 |
|   convert0                 |    <0.001 |
|   detect_input_c           |    <0.001 |
|     d0                     |    <0.001 |
|     d1                     |    <0.001 |
|     d2                     |    <0.001 |
|   detect_input_l           |    <0.001 |
|     d0                     |    <0.001 |
|     d1                     |    <0.001 |
|     d2                     |    <0.001 |
|   detect_input_r           |    <0.001 |
|     d0                     |    <0.001 |
|     d1                     |    <0.001 |
|     d2                     |    <0.001 |
|   display0                 |    <0.001 |
|   menu0                    |     0.003 |
|     board0                 |     0.000 |
|     clk0                   |    <0.001 |
|     moving0                |     0.002 |
|     selector0              |     0.000 |
|     words0                 |    <0.001 |
|   menu_button0             |    <0.001 |
|     clk0                   |    <0.001 |
|   morse0                   |     0.002 |
|     clkslow                |    <0.001 |
|     convert1               |     0.000 |
|     detect_input0          |    <0.001 |
|     lsfr0                  |     0.000 |
|     mourse_code_menu0      |     0.000 |
|     practice0              |    <0.001 |
|       AJ0                  |    <0.001 |
|       KT0                  |     0.000 |
|       UZ0                  |     0.000 |
|       slowslow_clk         |    <0.001 |
|       tick0                |     0.000 |
|     timed0                 |     0.001 |
|       AJ0                  |    <0.001 |
|       KT0                  |     0.000 |
|       UZ0                  |     0.000 |
|       slowslow_5clk        |    <0.001 |
|       timeup0              |     0.000 |
|   poly_top1                |     0.023 |
|     clk0                   |    <0.001 |
|     clk6p25m               |    <0.001 |
|     constant_confirmation0 |    <0.001 |
|       coe0                 |    <0.001 |
|       coe1                 |     0.000 |
|       coe2                 |     0.000 |
|       coe3                 |     0.000 |
|       x00                  |     0.000 |
|       x10                  |     0.000 |
|       x20                  |    <0.001 |
|       x30                  |     0.000 |
|     convert0               |     0.001 |
|     cross0                 |    <0.001 |
|     db0                    |    <0.001 |
|       clk0                 |    <0.001 |
|       d0                   |     0.000 |
|       d1                   |    <0.001 |
|       d2                   |     0.000 |
|     degree_confirmation0   |    <0.001 |
|       num0                 |     0.000 |
|       num1                 |     0.000 |
|       num2                 |    <0.001 |
|       num3                 |     0.000 |
|     display_plot0          |     0.019 |
|     display_plot_bg0       |    <0.001 |
|     num0                   |    <0.001 |
|     num1                   |     0.000 |
|     num2                   |     0.000 |
|     num3                   |    <0.001 |
|     num4                   |    <0.001 |
|     num5                   |     0.000 |
|     num6                   |    <0.001 |
|     num7                   |     0.000 |
|     num8                   |    <0.001 |
|     num9                   |     0.000 |
|     select_constant0       |    <0.001 |
|       x_0_0                |     0.000 |
|       x_1_0                |     0.000 |
|       x_2_0                |     0.000 |
|       x_3_0                |     0.000 |
|     select_degree0         |    <0.001 |
|   spectrogram_top0         |     0.004 |
|     clock_20M              |    <0.001 |
|     clock_20k              |    <0.001 |
|     freq_disp              |     0.001 |
|       clock_200            |    <0.001 |
|     pitch                  |    <0.001 |
|     spec                   |     0.002 |
|   subtask4_20              |    <0.001 |
+----------------------------+-----------+


