INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/ALU/ALU.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
