Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 16 for port 'out_sum' [C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sim_1/new/tb_top.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 510. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 473. Module init_done doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 309. Module storage_chunked_neighbor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 272. Module mod_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 37. Module count_ones doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 1. Module store_count doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 510. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 473. Module init_done doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 309. Module storage_chunked_neighbor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 272. Module mod_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 37. Module count_ones doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Vatsal Melwani/EE/FPGA/Advent_of_Code_JS/Puzzle 7/part_1/part_1.srcs/sources_1/new/top.v" Line 1. Module store_count doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_done
Compiling module xil_defaultlib.storage_chunked_neighbor
Compiling module xil_defaultlib.mod_counter
Compiling module xil_defaultlib.count_ones
Compiling module xil_defaultlib.store_count
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
