<stg><name>ConvLayer.1</name>


<trans_list>

<trans id="475" from="1" to="2">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="3">
<condition id="370">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="3" to="6">
<condition id="371">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="3" to="4">
<condition id="373">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="4" to="5">
<condition id="496">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="4" to="4">
<condition id="497">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="5" to="3">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="6" to="7">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="7" to="11">
<condition id="383">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="7" to="8">
<condition id="385">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="8" to="10">
<condition id="498">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="8" to="9">
<condition id="500">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="9" to="8">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="10" to="7">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="11" to="12">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="12" to="16">
<condition id="427">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="12" to="13">
<condition id="429">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="13" to="15">
<condition id="501">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="13" to="14">
<condition id="503">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="14" to="13">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="15" to="12">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="16" to="17">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="17" to="18">
<condition id="442">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="17" to="52">
<condition id="483">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="18" to="51">
<condition id="504">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="18" to="19">
<condition id="537">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="19" to="20">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="20" to="21">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="21" to="22">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="22" to="23">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="23" to="24">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="24" to="25">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="25" to="26">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="26" to="27">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="27" to="28">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="28" to="29">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="29" to="30">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="30" to="31">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="31" to="32">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="32" to="33">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="33" to="34">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="34" to="35">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="35" to="36">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="36" to="37">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="37" to="38">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="38" to="39">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="39" to="40">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="40" to="41">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="41" to="42">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="42" to="43">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="43" to="44">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="44" to="45">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="45" to="46">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="46" to="47">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="47" to="48">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="48" to="49">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="49" to="50">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="50" to="18">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="51" to="17">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="52" to="53">
<condition id="485">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="52" to="2">
<condition id="495">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="53" to="55">
<condition id="538">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="53" to="54">
<condition id="540">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="54" to="53">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="55" to="52">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_kernel_val_V_0_0_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_0_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:1  %p_kernel_val_V_0_1_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_1_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:2  %p_kernel_val_V_0_2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_2_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:3  %p_kernel_val_V_0_3_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_3_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:4  %p_kernel_val_V_0_4_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_4_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:5  %p_kernel_val_V_1_0_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_0_s"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:6  %p_kernel_val_V_1_1_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_1_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:7  %p_kernel_val_V_1_2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_2_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:8  %p_kernel_val_V_1_3_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_3_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:9  %p_kernel_val_V_1_4_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_4_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:10  %p_kernel_val_V_2_0_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_0_s"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:11  %p_kernel_val_V_2_1_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_1_s"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:12  %p_kernel_val_V_2_2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_2_s"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:13  %p_kernel_val_V_2_3_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_3_s"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:14  %p_kernel_val_V_2_4_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_4_s"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:15  %p_kernel_val_V_3_0_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_0_s"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:16  %p_kernel_val_V_3_1_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_1_s"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:17  %p_kernel_val_V_3_2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_2_s"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:18  %p_kernel_val_V_3_3_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_3_s"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:19  %p_kernel_val_V_3_4_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_4_s"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:20  %p_kernel_val_V_4_0_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_0_s"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:21  %p_kernel_val_V_4_1_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_1_s"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:22  %p_kernel_val_V_4_2_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_2_s"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:23  %p_kernel_val_V_4_3_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_3_s"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:24  %p_kernel_val_V_4_4_s = alloca i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_4_s"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:25  %p_temp_val_V = alloca [576 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_temp_val_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:26  %p_output_val_V = alloca [576 x i32], align 4

]]></Node>
<StgValue><ssdm name="p_output_val_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %"operator=.exit2"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
operator=.exit2:0  %i = phi i3 [ 0, %0 ], [ %i_2, %"operator=.exit2.loopexit" ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator=.exit2:1  %exitcond3 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator=.exit2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
operator=.exit2:3  %i_2 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator=.exit2:4  br i1 %exitcond3, label %5, label %._crit_edge1.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.preheader:0  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
._crit_edge1.i:0  %i_0_i = phi i5 [ %i_5, %._crit_edge1.i.loopexit ], [ 0, %._crit_edge1.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge1.i:1  %exitcond7 = icmp eq i5 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge1.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge1.i:3  %i_5 = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i:4  br i1 %exitcond7, label %SetValue.exit.0, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i:0  %tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i:1  %p_shl_cast = zext i10 %tmp_94 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:2  %tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:3  %p_shl1_cast = zext i8 %tmp_95 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i:4  %tmp_96 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="3">
<![CDATA[
SetValue.exit.0:0  %tmp_s = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
SetValue.exit.0:11  %convlayer1_k_rows_ad = getelementptr [6 x i3]* @convlayer1_k_rows, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="convlayer1_k_rows_ad"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3">
<![CDATA[
SetValue.exit.0:12  %convlayer1_k_rows_lo = load i3* %convlayer1_k_rows_ad, align 1

]]></Node>
<StgValue><ssdm name="convlayer1_k_rows_lo"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
SetValue.exit.0:13  %convlayer1_k_cols_ad = getelementptr [6 x i3]* @convlayer1_k_cols, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="convlayer1_k_cols_ad"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3">
<![CDATA[
SetValue.exit.0:14  %convlayer1_k_cols_lo = load i3* %convlayer1_k_cols_ad, align 1

]]></Node>
<StgValue><ssdm name="convlayer1_k_cols_lo"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i5 [ %j, %1 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:1  %exitcond6 = icmp eq i5 %j_0_i, -8

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:3  %j = add i5 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond6, label %._crit_edge1.i.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str67)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="5">
<![CDATA[
:2  %tmp_69_cast = zext i5 %j_0_i to i11

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_100 = add i11 %tmp_96, %tmp_69_cast

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="11">
<![CDATA[
:4  %tmp_105_cast = sext i11 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %p_output_val_V_addr = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="p_output_val_V_addr"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store i32 0, i32* %p_output_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str67, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i.loopexit:0  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="3">
<![CDATA[
SetValue.exit.0:1  %tmp_cast = zext i3 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
SetValue.exit.0:2  %tmp_77 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="5">
<![CDATA[
SetValue.exit.0:3  %p_shl4_cast = zext i5 %tmp_77 to i6

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
SetValue.exit.0:4  %tmp_81 = add i6 %tmp_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
SetValue.exit.0:5  %tmp_82 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
SetValue.exit.0:6  %p_shl2_cast = zext i8 %tmp_82 to i9

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
SetValue.exit.0:7  %tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="6">
<![CDATA[
SetValue.exit.0:8  %p_shl3_cast = zext i6 %tmp_84 to i9

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
SetValue.exit.0:9  %tmp_86 = sub i9 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="9">
<![CDATA[
SetValue.exit.0:10  %tmp_98_cast = sext i9 %tmp_86 to i10

]]></Node>
<StgValue><ssdm name="tmp_98_cast"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3">
<![CDATA[
SetValue.exit.0:12  %convlayer1_k_rows_lo = load i3* %convlayer1_k_rows_ad, align 1

]]></Node>
<StgValue><ssdm name="convlayer1_k_rows_lo"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3">
<![CDATA[
SetValue.exit.0:14  %convlayer1_k_cols_lo = load i3* %convlayer1_k_cols_ad, align 1

]]></Node>
<StgValue><ssdm name="convlayer1_k_cols_lo"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
SetValue.exit.0:15  br label %._crit_edge2.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge2.i.0:0  %i_0_i6 = phi i3 [ 0, %SetValue.exit.0 ], [ %i_s, %._crit_edge2.i.0.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i6"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge2.i.0:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge2.i.0:2  %exitcond1 = icmp eq i3 %i_0_i6, %convlayer1_k_rows_lo

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge2.i.0:3  %i_s = add i3 %i_0_i6, 1

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2.i.0:4  br i1 %exitcond1, label %"operator=.exit.0", label %.preheader.preheader.i14.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader.i14.0:0  %tmp_66_cast = zext i3 %i_0_i6 to i6

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader.i14.0:1  %tmp_97 = add i6 %tmp_66_cast, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader.i14.0:2  %tmp_102_cast = zext i6 %tmp_97 to i9

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader.preheader.i14.0:3  %tmp_98 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_97, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader.i14.0:4  %p_shl5_cast = zext i8 %tmp_98 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.i14.0:5  %tmp_99 = add i9 %p_shl5_cast, %tmp_102_cast

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i14.0:6  br label %.preheader.i16.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:0  %p_kernel_val_V_0_0_l = load i32* %p_kernel_val_V_0_0_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_0_l"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:1  %p_kernel_val_V_0_1_l = load i32* %p_kernel_val_V_0_1_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_1_l"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:2  %p_kernel_val_V_0_2_l = load i32* %p_kernel_val_V_0_2_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_2_l"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:3  %p_kernel_val_V_0_3_l = load i32* %p_kernel_val_V_0_3_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_3_l"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:4  %p_kernel_val_V_0_4_l = load i32* %p_kernel_val_V_0_4_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_0_4_l"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:5  %p_kernel_val_V_1_0_l = load i32* %p_kernel_val_V_1_0_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_0_l"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:6  %p_kernel_val_V_1_1_l = load i32* %p_kernel_val_V_1_1_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_1_l"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:7  %p_kernel_val_V_1_2_l = load i32* %p_kernel_val_V_1_2_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_2_l"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:8  %p_kernel_val_V_1_3_l = load i32* %p_kernel_val_V_1_3_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_3_l"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:9  %p_kernel_val_V_1_4_l = load i32* %p_kernel_val_V_1_4_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_1_4_l"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:10  %p_kernel_val_V_2_0_l = load i32* %p_kernel_val_V_2_0_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_0_l"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:11  %p_kernel_val_V_2_1_l = load i32* %p_kernel_val_V_2_1_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_1_l"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:12  %p_kernel_val_V_2_2_l = load i32* %p_kernel_val_V_2_2_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_2_l"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:13  %p_kernel_val_V_2_3_l = load i32* %p_kernel_val_V_2_3_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_3_l"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:14  %p_kernel_val_V_2_4_l = load i32* %p_kernel_val_V_2_4_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_2_4_l"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:15  %p_kernel_val_V_3_0_l = load i32* %p_kernel_val_V_3_0_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_0_l"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:16  %p_kernel_val_V_3_1_l = load i32* %p_kernel_val_V_3_1_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_1_l"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:17  %p_kernel_val_V_3_2_l = load i32* %p_kernel_val_V_3_2_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_2_l"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:18  %p_kernel_val_V_3_3_l = load i32* %p_kernel_val_V_3_3_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_3_l"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:19  %p_kernel_val_V_3_4_l = load i32* %p_kernel_val_V_3_4_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_3_4_l"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:20  %p_kernel_val_V_4_0_l = load i32* %p_kernel_val_V_4_0_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_0_l"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:21  %p_kernel_val_V_4_1_l = load i32* %p_kernel_val_V_4_1_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_1_l"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:22  %p_kernel_val_V_4_2_l = load i32* %p_kernel_val_V_4_2_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_2_l"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:23  %p_kernel_val_V_4_3_l = load i32* %p_kernel_val_V_4_3_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_3_l"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.0:24  %p_kernel_val_V_4_4_l = load i32* %p_kernel_val_V_4_4_s

]]></Node>
<StgValue><ssdm name="p_kernel_val_V_4_4_l"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32">
<![CDATA[
operator=.exit.0:25  call fastcc void @Conv8([784 x i24]* %input_0_val_V, i32 %p_kernel_val_V_0_0_l, i32 %p_kernel_val_V_0_1_l, i32 %p_kernel_val_V_0_2_l, i32 %p_kernel_val_V_0_3_l, i32 %p_kernel_val_V_0_4_l, i32 %p_kernel_val_V_1_0_l, i32 %p_kernel_val_V_1_1_l, i32 %p_kernel_val_V_1_2_l, i32 %p_kernel_val_V_1_3_l, i32 %p_kernel_val_V_1_4_l, i32 %p_kernel_val_V_2_0_l, i32 %p_kernel_val_V_2_1_l, i32 %p_kernel_val_V_2_2_l, i32 %p_kernel_val_V_2_3_l, i32 %p_kernel_val_V_2_4_l, i32 %p_kernel_val_V_3_0_l, i32 %p_kernel_val_V_3_1_l, i32 %p_kernel_val_V_3_2_l, i32 %p_kernel_val_V_3_3_l, i32 %p_kernel_val_V_3_4_l, i32 %p_kernel_val_V_4_0_l, i32 %p_kernel_val_V_4_1_l, i32 %p_kernel_val_V_4_2_l, i32 %p_kernel_val_V_4_3_l, i32 %p_kernel_val_V_4_4_l, [576 x i32]* %p_temp_val_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader.i16.0:0  %j_0_i6 = phi i3 [ 0, %.preheader.preheader.i14.0 ], [ %j_1, %branch018 ]

]]></Node>
<StgValue><ssdm name="j_0_i6"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i16.0:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i16.0:2  %exitcond = icmp eq i3 %j_0_i6, %convlayer1_k_cols_lo

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i16.0:3  %j_1 = add i3 %j_0_i6, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i16.0:4  br i1 %exitcond, label %._crit_edge2.i.0.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="3">
<![CDATA[
:2  %tmp_72_cast = zext i3 %j_0_i6 to i9

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %tmp_104 = add i9 %tmp_99, %tmp_72_cast

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
:4  %tmp_109_cast = zext i9 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %convlayer1_k_val_V_a = getelementptr [150 x i18]* @convlayer1_k_val_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="convlayer1_k_val_V_a"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="8">
<![CDATA[
:6  %p_kernel_val_4_V_0 = load i18* %convlayer1_k_val_V_a, align 4

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_0"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
:8  switch i3 %i_0_i6, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch3:0  switch i3 %j_0_i6, label %branch24 [
    i3 0, label %branch3.branch018_crit_edge
    i3 1, label %branch21
    i3 2, label %branch22
    i3 3, label %branch23
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch3.branch018_crit_edge:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch2:0  switch i3 %j_0_i6, label %branch19 [
    i3 0, label %branch2.branch018_crit_edge
    i3 1, label %branch16
    i3 2, label %branch17
    i3 3, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch2.branch018_crit_edge:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch1:0  switch i3 %j_0_i6, label %branch14 [
    i3 0, label %branch1.branch018_crit_edge
    i3 1, label %branch11
    i3 2, label %branch12
    i3 3, label %branch13
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch1.branch018_crit_edge:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch0:0  switch i3 %j_0_i6, label %branch9 [
    i3 0, label %branch0.branch018_crit_edge
    i3 1, label %branch6
    i3 2, label %branch7
    i3 3, label %branch8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch0.branch018_crit_edge:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch4:0  switch i3 %j_0_i6, label %branch29 [
    i3 0, label %branch4.branch018_crit_edge
    i3 1, label %branch26
    i3 2, label %branch27
    i3 3, label %branch28
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch4.branch018_crit_edge:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch018

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str59)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="8">
<![CDATA[
:6  %p_kernel_val_4_V_0 = load i18* %convlayer1_k_val_V_a, align 4

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_0"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="18">
<![CDATA[
:7  %p_kernel_val_4_V_0_s = sext i18 %p_kernel_val_4_V_0 to i32

]]></Node>
<StgValue><ssdm name="p_kernel_val_4_V_0_s"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_3_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3.branch018_crit_edge:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="i_0_i6" val="3"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_4_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_3_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.branch018_crit_edge:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="i_0_i6" val="2"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_4_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_3_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.branch018_crit_edge:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="i_0_i6" val="1"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_4_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_3_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.branch018_crit_edge:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="i_0_i6" val="0"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_4_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_3_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4.branch018_crit_edge:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="i_0_i6" val="!0"/>
<literal name="i_0_i6" val="!1"/>
<literal name="i_0_i6" val="!2"/>
<literal name="i_0_i6" val="!3"/>
<literal name="j_0_i6" val="!0"/>
<literal name="j_0_i6" val="!1"/>
<literal name="j_0_i6" val="!2"/>
<literal name="j_0_i6" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:0  store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_4_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch018:0  %empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str59, i32 %tmp_71)

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch018:1  br label %.preheader.i16.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.i.0.loopexit:0  br label %._crit_edge2.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="246" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32">
<![CDATA[
operator=.exit.0:25  call fastcc void @Conv8([784 x i24]* %input_0_val_V, i32 %p_kernel_val_V_0_0_l, i32 %p_kernel_val_V_0_1_l, i32 %p_kernel_val_V_0_2_l, i32 %p_kernel_val_V_0_3_l, i32 %p_kernel_val_V_0_4_l, i32 %p_kernel_val_V_1_0_l, i32 %p_kernel_val_V_1_1_l, i32 %p_kernel_val_V_1_2_l, i32 %p_kernel_val_V_1_3_l, i32 %p_kernel_val_V_1_4_l, i32 %p_kernel_val_V_2_0_l, i32 %p_kernel_val_V_2_1_l, i32 %p_kernel_val_V_2_2_l, i32 %p_kernel_val_V_2_3_l, i32 %p_kernel_val_V_2_4_l, i32 %p_kernel_val_V_3_0_l, i32 %p_kernel_val_V_3_1_l, i32 %p_kernel_val_V_3_2_l, i32 %p_kernel_val_V_3_3_l, i32 %p_kernel_val_V_3_4_l, i32 %p_kernel_val_V_4_0_l, i32 %p_kernel_val_V_4_1_l, i32 %p_kernel_val_V_4_2_l, i32 %p_kernel_val_V_4_3_l, i32 %p_kernel_val_V_4_4_l, [576 x i32]* %p_temp_val_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit.0:26  br label %.loopexit2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit2:0  %i_0_i8 = phi i5 [ 0, %"operator=.exit.0" ], [ %i_1, %.loopexit2.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i8"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit2:1  %exitcond8_i = icmp eq i5 %i_0_i8, -8

]]></Node>
<StgValue><ssdm name="exitcond8_i"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit2:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit2:3  %i_1 = add i5 %i_0_i8, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit2:4  br i1 %exitcond8_i, label %SetValue.exit.1, label %.preheader.preheader.i20.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i20.0:0  %tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i8, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i20.0:1  %p_shl6_cast = zext i10 %tmp_101 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i20.0:2  %tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i8, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i20.0:3  %p_shl7_cast = zext i8 %tmp_102 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i20.0:4  %tmp_103 = sub i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i20.0:5  br label %.preheader.i22.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
SetValue.exit.1:0  %convlayer1_b_V_addr = getelementptr [6 x i18]* @convlayer1_b_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="convlayer1_b_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="3">
<![CDATA[
SetValue.exit.1:1  %p_Val2_35 = load i18* %convlayer1_b_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i22.0:0  %j_0_i8 = phi i5 [ %j_s, %3 ], [ 0, %.preheader.preheader.i20.0 ]

]]></Node>
<StgValue><ssdm name="j_0_i8"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i22.0:1  %exitcond_i = icmp eq i5 %j_0_i8, -8

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i22.0:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i22.0:3  %j_s = add i5 %j_0_i8, 1

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i22.0:4  br i1 %exitcond_i, label %.loopexit2.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="5">
<![CDATA[
:2  %tmp_74_cast = zext i5 %j_0_i8 to i11

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_108 = add i11 %tmp_103, %tmp_74_cast

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="11">
<![CDATA[
:4  %tmp_113_cast = sext i11 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %p_temp_val_V_addr = getelementptr [576 x i32]* %p_temp_val_V, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="p_temp_val_V_addr"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %p_output_val_V_addr_1 = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="p_output_val_V_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
:7  %p_output_val_V_load = load i32* %p_output_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_output_val_V_load"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
:8  %p_temp_val_V_load = load i32* %p_temp_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_temp_val_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str65)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
:7  %p_output_val_V_load = load i32* %p_output_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_output_val_V_load"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="10">
<![CDATA[
:8  %p_temp_val_V_load = load i32* %p_temp_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_temp_val_V_load"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %p_Val2_s = add i32 %p_temp_val_V_load, %p_output_val_V_load

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:10  store i32 %p_Val2_s, i32* %p_output_val_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str65, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i22.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.loopexit2.loopexit:0  br label %.loopexit2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="282" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="3">
<![CDATA[
SetValue.exit.1:1  %p_Val2_35 = load i18* %convlayer1_b_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="33" op_0_bw="18">
<![CDATA[
SetValue.exit.1:2  %tmp_70 = sext i18 %p_Val2_35 to i33

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="18">
<![CDATA[
SetValue.exit.1:3  %tmp_67 = sext i18 %p_Val2_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
SetValue.exit.1:4  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit1:0  %i_0_i5 = phi i5 [ 0, %SetValue.exit.1 ], [ %i_3, %.loopexit1.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i5"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit1:1  %exitcond2_i = icmp eq i5 %i_0_i5, -8

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit1:3  %i_3 = add i5 %i_0_i5, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1:4  br i1 %exitcond2_i, label %"sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit", label %.preheader.preheader.i30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i30:0  %tmp_105 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i30:1  %p_shl8_cast = zext i10 %tmp_105 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i30:2  %tmp_106 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i30:3  %p_shl9_cast = zext i8 %tmp_106 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i30:4  %tmp_107 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i30:5  br label %.preheader.i33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit:0  %convlayer_output_row = getelementptr [6 x i6]* %convlayer_output_rows, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="convlayer_output_row"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit:1  store i6 24, i6* %convlayer_output_row, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit:2  %convlayer_output_col = getelementptr [6 x i6]* %convlayer_output_cols, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="convlayer_output_col"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit:3  store i6 24, i6* %convlayer_output_col, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i33:0  %j_0_i5 = phi i5 [ %j_3, %_ifconv ], [ 0, %.preheader.preheader.i30 ]

]]></Node>
<StgValue><ssdm name="j_0_i5"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i33:1  %exitcond_i2 = icmp eq i5 %j_0_i5, -8

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i33:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i33:3  %j_3 = add i5 %j_0_i5, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i33:4  br i1 %exitcond_i2, label %.loopexit1.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="5">
<![CDATA[
_ifconv:2  %tmp_77_cast = zext i5 %j_0_i5 to i11

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:3  %tmp_115 = add i11 %tmp_77_cast, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:4  %tmp_121_cast = sext i11 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %p_output_val_V_addr_2 = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="p_output_val_V_addr_2"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %p_Val2_s_196 = load i32* %p_output_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s_196"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %p_Val2_s_196 = load i32* %p_output_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s_196"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:7  %tmp_78 = sext i32 %p_Val2_s_196 to i33

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:8  %p_Val2_34 = add nsw i33 %tmp_70, %tmp_78

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %p_Val2_38_cast = add i32 %tmp_67, %p_Val2_s_196

]]></Node>
<StgValue><ssdm name="p_Val2_38_cast"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:10  %tmp_79 = icmp eq i33 %p_Val2_34, 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
_ifconv:11  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_34, i32 32)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_176_cast = sub i32 0, %p_Val2_38_cast

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %p_Val2_38 = select i1 %is_neg, i32 %tmp_176_cast, i32 %p_Val2_38_cast

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:14  %p_Val2_40_cast = zext i32 %p_Val2_38 to i33

]]></Node>
<StgValue><ssdm name="p_Val2_40_cast"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %p_Result_s = call i33 @llvm.part.select.i33(i33 %p_Val2_40_cast, i32 32, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="33">
<![CDATA[
_ifconv:16  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i31.i33(i31 -1, i33 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:17  %tmp_80 = call i64 @llvm.cttz.i64(i64 %p_Result_2, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:18  %num_zeros = trunc i64 %tmp_80 to i32

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="325" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %msb_idx = sub nsw i32 32, %num_zeros

]]></Node>
<StgValue><ssdm name="msb_idx"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:20  %tmp_118 = trunc i32 %msb_idx to i31

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:22  %msb_idx_1 = select i1 %tmp_119, i31 0, i31 %tmp_118

]]></Node>
<StgValue><ssdm name="msb_idx_1"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23  %tmp_120 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:24  %icmp = icmp eq i26 %tmp_120, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:25  %tmp_83 = sub i31 31, %msb_idx_1

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:26  %tmp_181_cast = zext i31 %tmp_83 to i32

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %tmp32_V_4 = shl i32 %p_Val2_38, %tmp_181_cast

]]></Node>
<StgValue><ssdm name="tmp32_V_4"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="31">
<![CDATA[
_ifconv:28  %tmp_121 = trunc i31 %msb_idx_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:29  %tmp_126 = icmp ult i31 %msb_idx_1, 31

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:30  %tmp_128 = add i6 -31, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:31  %tmp_131 = call i33 @llvm.part.select.i33(i33 %p_Val2_40_cast, i32 32, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:32  %tmp_134 = xor i6 %tmp_121, -1

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ifconv:33  %tmp_137 = select i1 %tmp_126, i33 %tmp_131, i33 %p_Val2_40_cast

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:34  %tmp_138 = select i1 %tmp_126, i6 %tmp_134, i6 %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="33" op_0_bw="6">
<![CDATA[
_ifconv:35  %tmp_139 = zext i6 %tmp_138 to i33

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:36  %tmp_140 = lshr i33 %tmp_137, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:37  %tmp32_V = trunc i33 %tmp_140 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %tmp32_V_5 = select i1 %icmp, i32 %tmp32_V_4, i32 %tmp32_V

]]></Node>
<StgValue><ssdm name="tmp32_V_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="345" st_id="21" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:39  %f = uitofp i32 %tmp32_V_5 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="346" st_id="22" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:39  %f = uitofp i32 %tmp32_V_5 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:40  %tmp32_V_8 = bitcast float %f to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_8"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %p_Result_s_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s_197"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="349" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42  %tmp_85 = icmp ne i8 %p_Result_s_197, -98

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:43  %tmp_142 = trunc i32 %msb_idx to i8

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:44  %tmp24_cast_cast = select i1 %tmp_85, i8 112, i8 111

]]></Node>
<StgValue><ssdm name="tmp24_cast_cast"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:45  %p_Repl2_3_trunc = add i8 %tmp_142, %tmp24_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_3_trunc"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:46  %tmp_87 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_3_trunc)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:47  %p_Result_3 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_8, i9 %tmp_87, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %p_Result_12_op = xor i32 %p_Result_3, -2147483648

]]></Node>
<StgValue><ssdm name="p_Result_12_op"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:49  %tmp_68 = bitcast i32 %p_Result_12_op to float

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %x_assign = select i1 %tmp_79, float -0.000000e+00, float %tmp_68

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="358" st_id="24" stage="5" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="359" st_id="25" stage="4" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="360" st_id="26" stage="3" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="361" st_id="27" stage="2" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="362" st_id="28" stage="1" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="363" st_id="29" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:52  %tmp_88 = fpext float %tmp_i_i to double

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="364" st_id="30" stage="4" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_89 = fadd double %tmp_88, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="365" st_id="31" stage="3" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_89 = fadd double %tmp_88, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="366" st_id="32" stage="2" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_89 = fadd double %tmp_88, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="367" st_id="33" stage="1" lat="4">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:53  %tmp_89 = fadd double %tmp_88, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="368" st_id="34" stage="15" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="369" st_id="35" stage="14" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="370" st_id="36" stage="13" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="371" st_id="37" stage="12" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="372" st_id="38" stage="11" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="373" st_id="39" stage="10" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="374" st_id="40" stage="9" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="375" st_id="41" stage="8" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="376" st_id="42" stage="7" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="377" st_id="43" stage="6" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="378" st_id="44" stage="5" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="379" st_id="45" stage="4" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="380" st_id="46" stage="3" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="381" st_id="47" stage="2" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="382" st_id="48" stage="1" lat="15">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54  %tmp_90 = fdiv double 1.000000e+00, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="383" st_id="49" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:55  %res = fptrunc double %tmp_90 to float

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="384" st_id="49" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:56  %d_assign = fpext float %res to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="385" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:57  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="386" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:58  %tmp_143 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="387" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:59  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="388" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:60  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="389" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:61  %tmp_91 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="390" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:62  %tmp_145 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="391" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:67  %tmp_93 = icmp eq i63 %tmp_143, 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="392" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:68  %F2 = sub i12 1075, %tmp_91

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="393" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:69  %tmp_116 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="394" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:70  %tmp_117 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="395" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:71  %tmp_122 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="396" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:74  %tmp_123 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="397" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="398" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:63  %tmp_92 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_145)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="400" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:64  %p_Result_4 = zext i53 %tmp_92 to i54

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="401" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
<literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:65  %man_V_1 = sub i54 0, %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="402" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:66  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="403" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:72  %sh_amt = select i1 %tmp_116, i12 %tmp_117, i12 %tmp_122

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="404" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:73  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="405" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:75  %tmp_146 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="406" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:76  %tmp_124 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="407" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:77  %tmp_147 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="408" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:78  %icmp6 = icmp eq i7 %tmp_147, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="409" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:79  %tmp_125 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="410" st_id="50" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:80  %tmp_127 = ashr i54 %man_V_2, %tmp_125

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="411" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:81  %tmp_148 = trunc i54 %tmp_127 to i32

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="412" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:82  %this_assign = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="this_assign"/></StgValue>
</operation>

<operation id="413" st_id="50" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %tmp_129 = shl i32 %tmp_146, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="414" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %sel_tmp1 = xor i1 %tmp_93, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="415" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %sel_tmp2 = and i1 %tmp_123, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="416" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %sel_tmp6_demorgan = or i1 %tmp_93, %tmp_123

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="417" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="418" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:88  %sel_tmp7 = and i1 %tmp_116, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="419" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %sel_tmp8 = and i1 %sel_tmp7, %tmp_124

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="420" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90  %sel_tmp = xor i1 %tmp_124, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="421" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="422" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_116

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="423" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %sel_tmp3 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="424" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %sel_tmp4 = and i1 %icmp6, %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="425" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:95  %newSel = select i1 %sel_tmp4, i32 %tmp_129, i32 %this_assign

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="426" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %or_cond = or i1 %sel_tmp4, %sel_tmp9

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="427" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:97  %newSel4 = select i1 %sel_tmp8, i32 %tmp_148, i32 %tmp_146

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="428" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %or_cond3 = or i1 %sel_tmp8, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="429" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:99  %newSel5 = select i1 %or_cond, i32 %newSel, i32 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="430" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %or_cond4 = or i1 %or_cond, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="431" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:101  %newSel6 = select i1 %or_cond4, i32 %newSel5, i32 0

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="432" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ifconv:102  store i32 %newSel6, i32* %p_output_val_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:103  %empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="434" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:104  br label %.preheader.i33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="435" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.loopexit:0  br label %.loopexit1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="436" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i_0_i7 = phi i5 [ 0, %"sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit" ], [ %i_4, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i7"/></StgValue>
</operation>

<operation id="437" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond5 = icmp eq i5 %i_0_i7, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="438" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i_4 = add i5 %i_0_i7, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="440" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond5, label %"operator=.exit2.loopexit", label %.preheader.preheader.i41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="5">
<![CDATA[
.preheader.preheader.i41:0  %tmp_75_cast = zext i5 %i_0_i7 to i10

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="442" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader.i41:1  %tmp_109 = add i10 %tmp_75_cast, %tmp_98_cast

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="443" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader.i41:2  %tmp_110 = trunc i10 %tmp_109 to i8

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="444" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader.preheader.i41:3  %p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_110, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="445" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
.preheader.preheader.i41:4  %p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_109, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="446" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader.i41:5  %tmp_111 = sub i13 %p_shl12_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="447" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i41:6  %tmp_112 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="448" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i41:7  %p_shl10_cast = zext i10 %tmp_112 to i11

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="449" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i41:8  %tmp_113 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i7, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="450" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i41:9  %p_shl11_cast = zext i8 %tmp_113 to i11

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="451" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i41:10  %tmp_114 = sub i11 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i41:11  br label %.preheader.i43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit2.loopexit:0  br label %"operator=.exit2"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="454" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i43:0  %j_0_i7 = phi i5 [ %j_2, %4 ], [ 0, %.preheader.preheader.i41 ]

]]></Node>
<StgValue><ssdm name="j_0_i7"/></StgValue>
</operation>

<operation id="455" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i43:1  %exitcond4 = icmp eq i5 %j_0_i7, -8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="456" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i43:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i43:3  %j_2 = add i5 %j_0_i7, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="458" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i43:4  br i1 %exitcond4, label %.loopexit.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="5">
<![CDATA[
:2  %tmp_134_cast1 = zext i5 %j_0_i7 to i11

]]></Node>
<StgValue><ssdm name="tmp_134_cast1"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_133 = add i11 %tmp_114, %tmp_134_cast1

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_136_cast = sext i11 %tmp_133 to i64

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %p_output_val_V_addr_3 = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="p_output_val_V_addr_3"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="10">
<![CDATA[
:10  %p_output_val_V_load_2 = load i32* %p_output_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_output_val_V_load_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="464" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str63)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="465" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="5">
<![CDATA[
:3  %tmp_134_cast = zext i5 %j_0_i7 to i13

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="467" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %tmp_132 = add i13 %tmp_111, %tmp_134_cast

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="468" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_135_cast = zext i13 %tmp_132 to i64

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="469" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %convlayer_output_val = getelementptr [3456 x i32]* %convlayer_output_val_V, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="convlayer_output_val"/></StgValue>
</operation>

<operation id="470" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="10">
<![CDATA[
:10  %p_output_val_V_load_2 = load i32* %p_output_val_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_output_val_V_load_2"/></StgValue>
</operation>

<operation id="471" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:11  store i32 %p_output_val_V_load_2, i32* %convlayer_output_val, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:12  %empty_199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str63, i32 %tmp_130)

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="473" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader.i43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="474" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
