Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 22 14:52:28 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_jacobi_2d_imper_optimized_timing_routed.rpt
| Design       : kernel_jacobi_2d_imper_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.164     -133.150                     80                 1879        0.093        0.000                      0                 1879        4.600        0.000                       0                  1131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -3.164     -133.150                     80                 1879        0.093        0.000                      0                 1879        4.600        0.000                       0                  1131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           80  Failing Endpoints,  Worst Slack       -3.164ns,  Total Violation     -133.150ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.164ns  (required time - arrival time)
  Source:                 B_load_reg_506_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_172/p_Repl2_s_reg_136_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 2.669ns (20.330%)  route 10.460ns (79.670%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1132, unset)         0.672     0.672    ap_clk
    SLICE_X59Y66         FDRE                                         r  B_load_reg_506_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  B_load_reg_506_reg[54]/Q
                         net (fo=18, routed)          0.553     1.494    grp_operator_double_div5_fu_172/Q[54]
    SLICE_X59Y67         LUT2 (Prop_lut2_I0_O)        0.053     1.547 r  grp_operator_double_div5_fu_172/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.547    grp_operator_double_div5_fu_172/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.871 r  grp_operator_double_div5_fu_172/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.871    grp_operator_double_div5_fu_172/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.965 f  grp_operator_double_div5_fu_172/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.562     2.527    grp_operator_double_div5_fu_172/tmp_5_fu_380_p2
    SLICE_X60Y69         LUT3 (Prop_lut3_I2_O)        0.152     2.679 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.133     2.811    grp_operator_double_div5_fu_172/p_0_in1_out__0
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.053     2.864 f  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.309     3.173    grp_operator_double_div5_fu_172/shift_V_2_fu_432_p3[10]
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.053     3.226 f  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=5, routed)           0.260     3.485    grp_operator_double_div5_fu_172/COUNT[10]
    SLICE_X60Y68         LUT5 (Prop_lut5_I2_O)        0.053     3.538 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.867     4.406    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X59Y66         LUT4 (Prop_lut4_I2_O)        0.053     4.459 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__2_i_28/O
                         net (fo=1, routed)           0.243     4.702    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__2_i_28_n_4
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.053     4.755 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__2_i_20/O
                         net (fo=5, routed)           0.601     5.355    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__2_i_20_n_4
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.053     5.408 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__5_i_12/O
                         net (fo=2, routed)           0.563     5.971    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__5_i_12_n_4
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.053     6.024 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__9_i_12/O
                         net (fo=1, routed)           0.384     6.409    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__9_i_12_n_4
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.053     6.462 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__9_i_4/O
                         net (fo=1, routed)           0.000     6.462    grp_operator_double_div5_fu_172/xf_V_3_fu_512_p3[40]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.775 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.775    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.833 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.008     6.840    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.898 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.898    grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     7.034 r  grp_operator_double_div5_fu_172/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.246     7.281    grp_operator_double_div5_fu_172/p_1_in[0]
    SLICE_X55Y76         LUT4 (Prop_lut4_I3_O)        0.152     7.433 r  grp_operator_double_div5_fu_172/tmp_13_reg_511[30]_i_7/O
                         net (fo=4, routed)           0.319     7.752    grp_operator_double_div5_fu_172/d_V[0]
    SLICE_X55Y75         LUT6 (Prop_lut6_I4_O)        0.053     7.805 r  grp_operator_double_div5_fu_172/tmp_10_reg_907[0]_i_2/O
                         net (fo=6, routed)           0.493     8.297    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_145_ap_return_1[2]
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.053     8.350 r  grp_operator_double_div5_fu_172/q_chunk_V_ret2_1_i_i_reg_817[2]_i_2/O
                         net (fo=7, routed)           0.725     9.075    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_152_ap_return_1[2]
    SLICE_X53Y75         LUT6 (Prop_lut6_I0_O)        0.053     9.128 r  grp_operator_double_div5_fu_172/q_chunk_V_ret2_2_i_i_reg_822[2]_i_3/O
                         net (fo=7, routed)           0.469     9.597    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_158_ap_return_1[1]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.053     9.650 r  grp_operator_double_div5_fu_172/q_chunk_V_ret2_3_i_i_reg_827[2]_i_4/O
                         net (fo=7, routed)           0.575    10.225    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_164_ap_return_1[0]
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.053    10.278 r  grp_operator_double_div5_fu_172/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.481    10.759    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X54Y73         LUT6 (Prop_lut6_I2_O)        0.053    10.812 r  grp_operator_double_div5_fu_172/q_chunk_V_ret2_5_i_i_reg_837[2]_i_2/O
                         net (fo=7, routed)           0.577    11.389    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_176_ap_return_1[2]
    SLICE_X48Y73         LUT6 (Prop_lut6_I0_O)        0.053    11.442 r  grp_operator_double_div5_fu_172/q_chunk_V_ret2_6_i_i_reg_842[2]_i_5/O
                         net (fo=7, routed)           0.379    11.821    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_182_ap_return_1[1]
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.053    11.874 r  grp_operator_double_div5_fu_172/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.466    12.340    grp_operator_double_div5_fu_172/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I2_O)        0.053    12.393 r  grp_operator_double_div5_fu_172/ap_return_preg[5]_i_4/O
                         net (fo=6, routed)           0.447    12.840    grp_operator_double_div5_fu_172/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[0]
    SLICE_X51Y75         LUT6 (Prop_lut6_I2_O)        0.053    12.893 r  grp_operator_double_div5_fu_172/ap_return_preg[2]_i_3/O
                         net (fo=3, routed)           0.536    13.429    grp_operator_double_div5_fu_172/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[1]
    SLICE_X49Y76         LUT5 (Prop_lut5_I1_O)        0.053    13.482 r  grp_operator_double_div5_fu_172/tmp_13_reg_511[1]_i_2/O
                         net (fo=3, routed)           0.266    13.748    grp_operator_double_div5_fu_172/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[1]
    SLICE_X51Y75         LUT6 (Prop_lut6_I1_O)        0.053    13.801 r  grp_operator_double_div5_fu_172/p_Repl2_s_reg_136[1]_i_1/O
                         net (fo=1, routed)           0.000    13.801    grp_operator_double_div5_fu_172/p_Repl2_s_reg_136[1]_i_1_n_4
    SLICE_X51Y75         FDRE                                         r  grp_operator_double_div5_fu_172/p_Repl2_s_reg_136_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1132, unset)         0.638    10.638    grp_operator_double_div5_fu_172/ap_clk
    SLICE_X51Y75         FDRE                                         r  grp_operator_double_div5_fu_172/p_Repl2_s_reg_136_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.034    10.637    grp_operator_double_div5_fu_172/p_Repl2_s_reg_136_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                         -13.801    
  -------------------------------------------------------------------
                         slack                                 -3.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 reg_181_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din1_buf1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1132, unset)         0.283     0.283    ap_clk
    SLICE_X67Y33         FDRE                                         r  reg_181_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y33         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_181_reg[2]/Q
                         net (fo=2, routed)           0.067     0.450    kernel_jacobi_2d_cud_U16/reg_181_reg[63][2]
    SLICE_X66Y33         LUT5 (Prop_lut5_I3_O)        0.028     0.478 r  kernel_jacobi_2d_cud_U16/din1_buf1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.478    kernel_jacobi_2d_cud_U16/din1[2]
    SLICE_X66Y33         FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1132, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X66Y33         FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X66Y33         FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/din1_buf1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y11   tmp_5_reg_407_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X82Y36  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_optimized_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X67Y25  tmp_9_reg_425_reg[0]/C



