

================================================================
== Vitis HLS Report for 'exp_core_32_32_66_s'
================================================================
* Date:           Mon Mar 27 01:29:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    790|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   23|    1408|    666|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1686|    416|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   24|    3094|   1872|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   10|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_32ns_8ns_40_2_1_U34    |mul_32ns_8ns_40_2_1    |        0|   1|  165|   50|    0|
    |mul_51ns_50ns_101_5_1_U35  |mul_51ns_50ns_101_5_1  |        0|   4|  361|  104|    0|
    |mul_67ns_63ns_130_5_1_U36  |mul_67ns_63ns_130_5_1  |        0|   9|  441|  256|    0|
    |mul_72ns_68ns_140_5_1_U37  |mul_72ns_68ns_140_5_1  |        0|   9|  441|  256|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                      |                       |        0|  23| 1408|  666|    0|
    +---------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_25ns_8ns_33_4_1_U38  |mul_mul_25ns_8ns_33_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    +-----------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                        Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_core_32_32_66_s_exp_x_msb_1_table_V_ROM_AUTO_1R  |        2|  0|   0|    0|   256|   68|     1|        17408|
    |f_x_msb_2_table_V_U    |exp_core_32_32_66_s_f_x_msb_2_table_V_ROM_AUTO_1R    |        2|  0|   0|    0|   256|   64|     1|        16384|
    |f_x_msb_3_table_V_U    |exp_core_32_32_66_s_f_x_msb_3_table_V_ROM_AUTO_1R    |        2|  0|   0|    0|   256|   51|     1|        13056|
    |f_x_msb_4_table_V_U    |exp_core_32_32_66_s_f_x_msb_4_table_V_ROM_AUTO_1R    |        1|  0|   0|    0|   256|   32|     1|         8192|
    |f_x_msb_5_table_V_U    |exp_core_32_32_66_s_f_x_msb_5_table_V_ROM_AUTO_1R    |        1|  0|   0|    0|   256|   16|     1|         4096|
    +-----------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                                     |        8|  0|   0|    0|  1280|  231|     5|        59136|
    +-----------------------+-----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_726_p2                      |         +|   0|  0|  70|          63|          32|
    |add_ln813_11_fu_641_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln813_fu_544_p2                     |         +|   0|  0|  63|          63|          63|
    |exp_x_msb_2_3_4_5_lsb_m_1_V_fu_651_p2   |         +|   0|  0|  79|          72|          72|
    |exp_x_msb_3_4_5_lsb_m_1_V_fu_550_p2     |         +|   0|  0|  63|          63|          63|
    |exp_x_msb_4_5_lsb_m_1_m3_V_1_fu_433_p2  |         +|   0|  0|  24|          17|          17|
    |exp_x_msb_4_5_lsb_m_1_m4_V_fu_443_p2    |         +|   0|  0|  32|          25|          25|
    |exp_x_msb_4_5_lsb_m_1_m5_V_fu_455_p2    |         +|   0|  0|  40|          33|          33|
    |p_Val2_44_fu_720_p2                     |         +|   0|  0|  72|          65|          32|
    |ret_V_fu_573_p2                         |         +|   0|  0|  14|           9|           9|
    |y_l_V_fu_692_p2                         |         +|   0|  0|  75|          68|          68|
    |and_ln1647_fu_301_p2                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_283_p2                   |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1651_fu_295_p2                   |      icmp|   0|  0|  29|          67|          65|
    |icmp_ln1653_fu_289_p2                   |      icmp|   0|  0|  10|           6|           5|
    |overf_1_fu_741_p2                       |      icmp|   0|  0|   8|           2|           1|
    |p_Result_102_fu_271_p2                  |      icmp|   0|  0|  21|          41|           1|
    |or_ln1647_1_fu_382_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln1647_fu_376_p2                     |        or|   0|  0|   2|           1|           1|
    |ap_return                               |    select|   0|  0|  31|           1|           2|
    |select_ln1632_fu_684_p3                 |    select|   0|  0|   2|           1|           2|
    |y_V_2_fu_706_p3                         |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                           |       xor|   0|  0|   2|           1|           2|
    |overf_fu_277_p2                         |       xor|   0|  0|   2|           1|           1|
    |y_V_fu_679_p2                           |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0| 790|         673|         631|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_948                |  68|   0|   68|          0|
    |exp_x_msb_2_3_4_5_lsb_m_1_V_reg_943  |  72|   0|   72|          0|
    |exp_x_msb_3_4_5_lsb_m_1_V_reg_905    |  63|   0|   63|          0|
    |exp_x_msb_4_5_lsb_m_1_m5_V_reg_869   |  33|   0|   33|          0|
    |f_x_msb_3_V_reg_875                  |  51|   0|   51|          0|
    |f_x_msb_4_V_reg_828                  |  32|   0|   32|          0|
    |f_x_msb_5_V_reg_849                  |  16|   0|   16|          0|
    |or_ln1647_1_reg_823                  |   1|   0|    1|          0|
    |p_Result_s_reg_772                   |   1|   0|    1|          0|
    |ret_V_reg_911                        |   9|   0|    9|          0|
    |tmp_49_reg_880                       |  39|   0|   39|          0|
    |tmp_56_reg_895                       |  44|   0|   44|          0|
    |tmp_58_reg_783                       |   8|   0|    8|          0|
    |tmp_59_reg_789                       |   8|   0|    8|          0|
    |tmp_61_reg_796                       |   8|   0|    8|          0|
    |tmp_61_reg_796_pp0_iter1_reg         |   8|   0|    8|          0|
    |tmp_reg_778                          |   7|   0|    7|          0|
    |trunc_ln2_reg_859                    |  25|   0|   25|          0|
    |trunc_ln3_reg_933                    |  62|   0|   62|          0|
    |trunc_ln594_2_reg_917                |  58|   0|   58|          0|
    |trunc_ln813_1_reg_974                |  63|   0|   63|          0|
    |trunc_ln813_reg_817                  |  16|   0|   16|          0|
    |trunc_ln_reg_854                     |   6|   0|    6|          0|
    |y_V_2_reg_969                        |  64|   0|   64|          0|
    |y_lo_s_V_reg_964                     |  68|   0|   68|          0|
    |exp_x_msb_1_V_reg_948                |  64|  32|   68|          0|
    |exp_x_msb_3_4_5_lsb_m_1_V_reg_905    |  64|  32|   63|          0|
    |exp_x_msb_4_5_lsb_m_1_m5_V_reg_869   |  64|  32|   33|          0|
    |f_x_msb_3_V_reg_875                  |  64|  32|   51|          0|
    |f_x_msb_4_V_reg_828                  |  64|  32|   32|          0|
    |or_ln1647_1_reg_823                  |  64|  32|    1|          0|
    |p_Result_s_reg_772                   |  64|  32|    1|          0|
    |ret_V_reg_911                        |  64|  32|    9|          0|
    |tmp_58_reg_783                       |  64|  32|    8|          0|
    |tmp_59_reg_789                       |  64|  32|    8|          0|
    |tmp_reg_778                          |  64|  32|    7|          0|
    |trunc_ln594_2_reg_917                |  64|  32|   58|          0|
    |trunc_ln813_reg_817                  |  64|  32|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1686| 416| 1209|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|ap_return  |  out|   31|  ap_ctrl_hs|  exp_core<32, 32, 66>|  return value|
|x          |   in|   41|     ap_none|                     x|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %x" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1629]   --->   Operation 25 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_l_int = partselect i6 @_ssdm_op_PartSelect.i6.i41.i32.i32, i41 %x_read, i32 34, i32 39"   --->   Operation 26 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i41 %x_read"   --->   Operation 27 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i34.i33, i34 %trunc_ln594, i33 0"   --->   Operation 28 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %x_read, i32 40" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1629]   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %x_read, i32 39"   --->   Operation 30 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i1.i1.i39, i1 0, i1 %tmp_51, i39 0"   --->   Operation 31 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.57ns)   --->   "%p_Result_102 = icmp_ne  i41 %and_ln, i41 0"   --->   Operation 32 'icmp' 'p_Result_102' <Predicate = true> <Delay = 2.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln1647_1)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_102"   --->   Operation 33 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln1649 = icmp_sgt  i6 %x_l_int, i6 22"   --->   Operation 34 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln1653 = icmp_eq  i6 %x_l_int, i6 22"   --->   Operation 35 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.80ns)   --->   "%icmp_ln1651 = icmp_ugt  i67 %x_l_fract, i67 26668056198998764480"   --->   Operation 36 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 2.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln1647_1)   --->   "%and_ln1647 = and i1 %icmp_ln1653, i1 %icmp_ln1651" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 37 'and' 'and_ln1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i41.i32.i32, i41 %x_read, i32 32, i32 38"   --->   Operation 38 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 24, i32 31"   --->   Operation 39 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 16, i32 23"   --->   Operation 40 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i41.i32.i32, i41 %x_read, i32 8, i32 15"   --->   Operation 41 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i41 %x_read"   --->   Operation 42 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %tmp_60"   --->   Operation 43 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%f_x_msb_4_table_V_addr = getelementptr i32 %f_x_msb_4_table_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743]   --->   Operation 44 'getelementptr' 'f_x_msb_4_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%f_x_msb_4_V = load i8 %f_x_msb_4_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743]   --->   Operation 45 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_msb_5_lsb_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i8.i17, i8 %tmp_61, i17 0"   --->   Operation 46 'bitconcatenate' 'x_msb_5_lsb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i25 %x_msb_5_lsb_V"   --->   Operation 47 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i8 %tmp_60"   --->   Operation 48 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 49 'mul' 'r_V_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i41 %x_read"   --->   Operation 50 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln1647_1)   --->   "%or_ln1647 = or i1 %icmp_ln1649, i1 %and_ln1647" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 51 'or' 'or_ln1647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1647_1 = or i1 %or_ln1647, i1 %overf" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 52 'or' 'or_ln1647_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 53 [1/2] (3.25ns)   --->   "%f_x_msb_4_V = load i8 %f_x_msb_4_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1743]   --->   Operation 53 'load' 'f_x_msb_4_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_2 : Operation 54 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 54 'mul' 'r_V_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %tmp_61"   --->   Operation 55 'zext' 'zext_ln541_2' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%f_x_msb_5_table_V_addr = getelementptr i16 %f_x_msb_5_table_V, i64 0, i64 %zext_ln541_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1812]   --->   Operation 56 'getelementptr' 'f_x_msb_5_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%f_x_msb_5_V = load i8 %f_x_msb_5_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1812]   --->   Operation 57 'load' 'f_x_msb_5_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_3 : Operation 58 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 58 'mul' 'r_V_21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i8 %tmp_61"   --->   Operation 59 'zext' 'zext_ln1271_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i32 %f_x_msb_4_V"   --->   Operation 60 'zext' 'zext_ln1273_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (6.91ns)   --->   "%r_V_23 = mul i40 %zext_ln1273_1, i40 %zext_ln1271_1"   --->   Operation 61 'mul' 'r_V_23' <Predicate = (!or_ln1647_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%f_x_msb_5_V = load i8 %f_x_msb_5_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1812]   --->   Operation 62 'load' 'f_x_msb_5_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 256> <ROM>
ST_4 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_21 = mul i33 %zext_ln1271, i33 %zext_ln1273"   --->   Operation 63 'mul' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/2] (6.91ns)   --->   "%r_V_23 = mul i40 %zext_ln1273_1, i40 %zext_ln1271_1"   --->   Operation 64 'mul' 'r_V_23' <Predicate = (!or_ln1647_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i40.i32.i32, i40 %r_V_23, i32 34, i32 39"   --->   Operation 65 'partselect' 'trunc_ln' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i25 @_ssdm_op_PartSelect.i25.i33.i32.i32, i33 %r_V_21, i32 8, i32 32"   --->   Operation 66 'partselect' 'trunc_ln2' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %tmp_59"   --->   Operation 67 'zext' 'zext_ln541_3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i51 %f_x_msb_3_table_V, i64 0, i64 %zext_ln541_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1914]   --->   Operation 68 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i8 %f_x_msb_3_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1914]   --->   Operation 69 'load' 'f_x_msb_3_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 51> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i16 %f_x_msb_5_V"   --->   Operation 70 'zext' 'zext_ln294' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i6 %trunc_ln"   --->   Operation 71 'zext' 'zext_ln813' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.07ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m3_V_1 = add i17 %zext_ln294, i17 %zext_ln813"   --->   Operation 72 'add' 'exp_x_msb_4_5_lsb_m_1_m3_V_1' <Predicate = (!or_ln1647_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i17 %exp_x_msb_4_5_lsb_m_1_m3_V_1"   --->   Operation 73 'zext' 'zext_ln813_7' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.34ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m4_V = add i25 %trunc_ln2, i25 %zext_ln813_7"   --->   Operation 74 'add' 'exp_x_msb_4_5_lsb_m_1_m4_V' <Predicate = (!or_ln1647_1)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln294_1 = zext i32 %f_x_msb_4_V"   --->   Operation 75 'zext' 'zext_ln294_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i25 %exp_x_msb_4_5_lsb_m_1_m4_V"   --->   Operation 76 'zext' 'zext_ln813_8' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.55ns)   --->   "%exp_x_msb_4_5_lsb_m_1_m5_V = add i33 %zext_ln294_1, i33 %zext_ln813_8"   --->   Operation 77 'add' 'exp_x_msb_4_5_lsb_m_1_m5_V' <Predicate = (!or_ln1647_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i8 %f_x_msb_3_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1914]   --->   Operation 78 'load' 'f_x_msb_3_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 51> <Depth = 256> <ROM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i39 @_ssdm_op_PartSelect.i39.i51.i32.i32, i51 %f_x_msb_3_V, i32 12, i32 50"   --->   Operation 79 'partselect' 'tmp_49' <Predicate = (!or_ln1647_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i16.i2.i33, i16 %trunc_ln813, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_V"   --->   Operation 80 'bitconcatenate' 'tmp_s' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%exp_x_msb_3_m_1_s_V = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i8.i3.i39, i8 %tmp_59, i3 0, i39 %tmp_49"   --->   Operation 81 'bitconcatenate' 'exp_x_msb_3_m_1_s_V' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1273_6 = zext i50 %exp_x_msb_3_m_1_s_V"   --->   Operation 82 'zext' 'zext_ln1273_6' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1273_7 = zext i51 %tmp_s"   --->   Operation 83 'zext' 'zext_ln1273_7' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_6 : Operation 84 [5/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 84 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 85 [4/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 85 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.66>
ST_8 : Operation 86 [3/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 86 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 87 [2/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 87 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 88 [1/5] (5.66ns)   --->   "%r_V_24 = mul i101 %zext_ln1273_7, i101 %zext_ln1273_6"   --->   Operation 88 'mul' 'r_V_24' <Predicate = (!or_ln1647_1)> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i44 @_ssdm_op_PartSelect.i44.i101.i32.i32, i101 %r_V_24, i32 57, i32 100"   --->   Operation 89 'partselect' 'tmp_56' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i8 %tmp_58"   --->   Operation 90 'zext' 'zext_ln541_4' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i64 %f_x_msb_2_table_V, i64 0, i64 %zext_ln541_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1992]   --->   Operation 91 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1992]   --->   Operation 92 'load' 'f_x_msb_2_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 5.28>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_118 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i8.i3.i51, i8 %tmp_59, i3 0, i51 %f_x_msb_3_V"   --->   Operation 93 'bitconcatenate' 'p_Result_118' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i44 %tmp_56"   --->   Operation 94 'zext' 'zext_ln813_9' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i62 %p_Result_118"   --->   Operation 95 'zext' 'zext_ln813_10' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i16.i2.i33.i3, i16 %trunc_ln813, i2 0, i33 %exp_x_msb_4_5_lsb_m_1_m5_V, i3 0"   --->   Operation 96 'bitconcatenate' 'tmp_50' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i54 %tmp_50"   --->   Operation 97 'zext' 'zext_ln813_11' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i63 %zext_ln813_10, i63 %zext_ln813_9"   --->   Operation 98 'add' 'add_ln813' <Predicate = (!or_ln1647_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 99 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%exp_x_msb_3_4_5_lsb_m_1_V = add i63 %add_ln813, i63 %zext_ln813_11"   --->   Operation 99 'add' 'exp_x_msb_3_4_5_lsb_m_1_V' <Predicate = (!or_ln1647_1)> <Delay = 5.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.64> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 100 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1992]   --->   Operation 100 'load' 'f_x_msb_2_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%f_x_msb_2_h_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %f_x_msb_2_V, i32 58, i32 63"   --->   Operation 101 'partselect' 'f_x_msb_2_h_V' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i6 %f_x_msb_2_h_V"   --->   Operation 102 'zext' 'zext_ln813_12' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i8 %tmp_58"   --->   Operation 103 'zext' 'zext_ln813_13' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.91ns)   --->   "%ret_V = add i9 %zext_ln813_13, i9 %zext_ln813_12"   --->   Operation 104 'add' 'ret_V' <Predicate = (!or_ln1647_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln594_2 = trunc i64 %f_x_msb_2_V"   --->   Operation 105 'trunc' 'trunc_ln594_2' <Predicate = (!or_ln1647_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_119 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i9.i58, i9 %ret_V, i58 %trunc_ln594_2"   --->   Operation 106 'bitconcatenate' 'p_Result_119' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i67 %p_Result_119"   --->   Operation 107 'zext' 'zext_ln1271_3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i63 %exp_x_msb_3_4_5_lsb_m_1_V"   --->   Operation 108 'zext' 'zext_ln1273_3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_12 : Operation 109 [5/5] (6.97ns)   --->   "%r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 109 'mul' 'r_V_28' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 110 [4/5] (6.97ns)   --->   "%r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 110 'mul' 'r_V_28' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 111 [3/5] (6.97ns)   --->   "%r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 111 'mul' 'r_V_28' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 112 [2/5] (6.97ns)   --->   "%r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 112 'mul' 'r_V_28' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_117 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp"   --->   Operation 113 'bitconcatenate' 'p_Result_117' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 114 [1/5] (6.97ns)   --->   "%r_V_28 = mul i130 %zext_ln1271_3, i130 %zext_ln1273_3"   --->   Operation 114 'mul' 'r_V_28' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i130.i32.i32, i130 %r_V_28, i32 68, i32 129"   --->   Operation 115 'partselect' 'trunc_ln3' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i8 %p_Result_117"   --->   Operation 116 'zext' 'zext_ln541_5' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i68 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2070]   --->   Operation 117 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_16 : Operation 118 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2070]   --->   Operation 118 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 7.21>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i62 %trunc_ln3"   --->   Operation 119 'zext' 'zext_ln1347' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_14 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4, i9 %ret_V, i58 %trunc_ln594_2, i4 0"   --->   Operation 120 'bitconcatenate' 'rhs_14' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1347_5 = zext i71 %rhs_14"   --->   Operation 121 'zext' 'zext_ln1347_5' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i63 %exp_x_msb_3_4_5_lsb_m_1_V"   --->   Operation 122 'zext' 'zext_ln813_14' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (3.49ns)   --->   "%add_ln813_11 = add i64 %zext_ln813_14, i64 %zext_ln1347"   --->   Operation 123 'add' 'add_ln813_11' <Predicate = (!or_ln1647_1)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln813_15 = zext i64 %add_ln813_11"   --->   Operation 124 'zext' 'zext_ln813_15' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (3.72ns)   --->   "%exp_x_msb_2_3_4_5_lsb_m_1_V = add i72 %zext_ln813_15, i72 %zext_ln1347_5"   --->   Operation 125 'add' 'exp_x_msb_2_3_4_5_lsb_m_1_V' <Predicate = (!or_ln1647_1)> <Delay = 3.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2070]   --->   Operation 126 'load' 'exp_x_msb_1_V' <Predicate = (!or_ln1647_1)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i68 %exp_x_msb_1_V"   --->   Operation 127 'zext' 'zext_ln1271_4' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i72 %exp_x_msb_2_3_4_5_lsb_m_1_V"   --->   Operation 128 'zext' 'zext_ln1273_4' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_18 : Operation 129 [5/5] (6.97ns)   --->   "%r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 129 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 130 [4/5] (6.97ns)   --->   "%r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 130 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.97>
ST_20 : Operation 131 [3/5] (6.97ns)   --->   "%r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 131 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 132 [2/5] (6.97ns)   --->   "%r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 132 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 133 [1/5] (6.97ns)   --->   "%r_V_29 = mul i140 %zext_ln1273_4, i140 %zext_ln1271_4"   --->   Operation 133 'mul' 'r_V_29' <Predicate = (!or_ln1647_1)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i68 @_ssdm_op_PartSelect.i68.i140.i32.i32, i140 %r_V_29, i32 72, i32 139"   --->   Operation 134 'partselect' 'y_lo_s_V' <Predicate = (!or_ln1647_1)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.11>
ST_23 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1648]   --->   Operation 135 'xor' 'y_V' <Predicate = (or_ln1647_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln1632 = select i1 %y_V, i64 18446744073709551615, i64 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1632]   --->   Operation 136 'select' 'select_ln1632' <Predicate = (or_ln1647_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (3.63ns)   --->   "%y_l_V = add i68 %exp_x_msb_1_V, i68 %y_lo_s_V"   --->   Operation 137 'add' 'y_l_V' <Predicate = (!or_ln1647_1)> <Delay = 3.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%y_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i68.i32.i32, i68 %y_l_V, i32 4, i32 67"   --->   Operation 138 'partselect' 'y_V_1' <Predicate = (!or_ln1647_1)> <Delay = 0.00>
ST_23 : Operation 139 [1/1] (1.48ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln1647_1, i64 %select_ln1632, i64 %y_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1647]   --->   Operation 139 'select' 'y_V_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = trunc i64 %y_V_2"   --->   Operation 140 'trunc' 'trunc_ln813_1' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.21>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln959 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:959]   --->   Operation 141 'specpipeline' 'specpipeline_ln959' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln1632 = zext i64 %y_V_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:1632]   --->   Operation 142 'zext' 'zext_ln1632' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (3.52ns)   --->   "%p_Val2_44 = add i65 %zext_ln1632, i65 2147483648"   --->   Operation 143 'add' 'p_Val2_44' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (3.49ns)   --->   "%add_ln58 = add i63 %trunc_ln813_1, i63 2147483648"   --->   Operation 144 'add' 'add_ln58' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i2 @_ssdm_op_PartSelect.i2.i65.i32.i32, i65 %p_Val2_44, i32 63, i32 64" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2081]   --->   Operation 145 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.95ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_57, i2 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2081]   --->   Operation 146 'icmp' 'overf_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i31 @_ssdm_op_PartSelect.i31.i63.i32.i32, i63 %add_ln58, i32 32, i32 62"   --->   Operation 147 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.73ns)   --->   "%r_V = select i1 %overf_1, i31 2147483647, i31 %tmp_52" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2084]   --->   Operation 148 'select' 'r_V' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln2098 = ret i31 %r_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_exp_apfixed.h:2098]   --->   Operation 149 'ret' 'ret_ln2098' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_4_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_5_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                       (read          ) [ 0000000000000000000000000]
x_l_int                      (partselect    ) [ 0000000000000000000000000]
trunc_ln594                  (trunc         ) [ 0000000000000000000000000]
x_l_fract                    (bitconcatenate) [ 0000000000000000000000000]
p_Result_s                   (bitselect     ) [ 0111111111111111111111110]
tmp_51                       (bitselect     ) [ 0000000000000000000000000]
and_ln                       (bitconcatenate) [ 0000000000000000000000000]
p_Result_102                 (icmp          ) [ 0000000000000000000000000]
overf                        (xor           ) [ 0000000000000000000000000]
icmp_ln1649                  (icmp          ) [ 0000000000000000000000000]
icmp_ln1653                  (icmp          ) [ 0000000000000000000000000]
icmp_ln1651                  (icmp          ) [ 0000000000000000000000000]
and_ln1647                   (and           ) [ 0000000000000000000000000]
tmp                          (partselect    ) [ 0111111111111111100000000]
tmp_58                       (partselect    ) [ 0111111111110000000000000]
tmp_59                       (partselect    ) [ 0111111111110000000000000]
tmp_60                       (partselect    ) [ 0000000000000000000000000]
tmp_61                       (trunc         ) [ 0111000000000000000000000]
zext_ln541                   (zext          ) [ 0000000000000000000000000]
f_x_msb_4_table_V_addr       (getelementptr ) [ 0110000000000000000000000]
x_msb_5_lsb_V                (bitconcatenate) [ 0000000000000000000000000]
zext_ln1271                  (zext          ) [ 0111100000000000000000000]
zext_ln1273                  (zext          ) [ 0111100000000000000000000]
trunc_ln813                  (trunc         ) [ 0111111111110000000000000]
or_ln1647                    (or            ) [ 0000000000000000000000000]
or_ln1647_1                  (or            ) [ 0111111111111111111111110]
f_x_msb_4_V                  (load          ) [ 0101110000000000000000000]
zext_ln541_2                 (zext          ) [ 0000000000000000000000000]
f_x_msb_5_table_V_addr       (getelementptr ) [ 0100100000000000000000000]
zext_ln1271_1                (zext          ) [ 0100100000000000000000000]
zext_ln1273_1                (zext          ) [ 0100100000000000000000000]
f_x_msb_5_V                  (load          ) [ 0100010000000000000000000]
r_V_21                       (mul           ) [ 0000000000000000000000000]
r_V_23                       (mul           ) [ 0000000000000000000000000]
trunc_ln                     (partselect    ) [ 0100010000000000000000000]
trunc_ln2                    (partselect    ) [ 0100010000000000000000000]
zext_ln541_3                 (zext          ) [ 0000000000000000000000000]
f_x_msb_3_table_V_addr       (getelementptr ) [ 0100010000000000000000000]
zext_ln294                   (zext          ) [ 0000000000000000000000000]
zext_ln813                   (zext          ) [ 0000000000000000000000000]
exp_x_msb_4_5_lsb_m_1_m3_V_1 (add           ) [ 0000000000000000000000000]
zext_ln813_7                 (zext          ) [ 0000000000000000000000000]
exp_x_msb_4_5_lsb_m_1_m4_V   (add           ) [ 0000000000000000000000000]
zext_ln294_1                 (zext          ) [ 0000000000000000000000000]
zext_ln813_8                 (zext          ) [ 0000000000000000000000000]
exp_x_msb_4_5_lsb_m_1_m5_V   (add           ) [ 0100001111110000000000000]
f_x_msb_3_V                  (load          ) [ 0100001111110000000000000]
tmp_49                       (partselect    ) [ 0100001000000000000000000]
tmp_s                        (bitconcatenate) [ 0000000000000000000000000]
exp_x_msb_3_m_1_s_V          (bitconcatenate) [ 0000000000000000000000000]
zext_ln1273_6                (zext          ) [ 0100000111100000000000000]
zext_ln1273_7                (zext          ) [ 0100000111100000000000000]
r_V_24                       (mul           ) [ 0000000000000000000000000]
tmp_56                       (partselect    ) [ 0100000000010000000000000]
zext_ln541_4                 (zext          ) [ 0000000000000000000000000]
f_x_msb_2_table_V_addr       (getelementptr ) [ 0100000000010000000000000]
p_Result_118                 (bitconcatenate) [ 0000000000000000000000000]
zext_ln813_9                 (zext          ) [ 0000000000000000000000000]
zext_ln813_10                (zext          ) [ 0000000000000000000000000]
tmp_50                       (bitconcatenate) [ 0000000000000000000000000]
zext_ln813_11                (zext          ) [ 0000000000000000000000000]
add_ln813                    (add           ) [ 0000000000000000000000000]
exp_x_msb_3_4_5_lsb_m_1_V    (add           ) [ 0100000000001111110000000]
f_x_msb_2_V                  (load          ) [ 0000000000000000000000000]
f_x_msb_2_h_V                (partselect    ) [ 0000000000000000000000000]
zext_ln813_12                (zext          ) [ 0000000000000000000000000]
zext_ln813_13                (zext          ) [ 0000000000000000000000000]
ret_V                        (add           ) [ 0100000000001111110000000]
trunc_ln594_2                (trunc         ) [ 0100000000001111110000000]
p_Result_119                 (bitconcatenate) [ 0000000000000000000000000]
zext_ln1271_3                (zext          ) [ 0100000000000111100000000]
zext_ln1273_3                (zext          ) [ 0100000000000111100000000]
p_Result_117                 (bitconcatenate) [ 0000000000000000000000000]
r_V_28                       (mul           ) [ 0000000000000000000000000]
trunc_ln3                    (partselect    ) [ 0100000000000000010000000]
zext_ln541_5                 (zext          ) [ 0000000000000000000000000]
exp_x_msb_1_table_V_addr     (getelementptr ) [ 0100000000000000010000000]
zext_ln1347                  (zext          ) [ 0000000000000000000000000]
rhs_14                       (bitconcatenate) [ 0000000000000000000000000]
zext_ln1347_5                (zext          ) [ 0000000000000000000000000]
zext_ln813_14                (zext          ) [ 0000000000000000000000000]
add_ln813_11                 (add           ) [ 0000000000000000000000000]
zext_ln813_15                (zext          ) [ 0000000000000000000000000]
exp_x_msb_2_3_4_5_lsb_m_1_V  (add           ) [ 0100000000000000001000000]
exp_x_msb_1_V                (load          ) [ 0100000000000000001111110]
zext_ln1271_4                (zext          ) [ 0100000000000000000111100]
zext_ln1273_4                (zext          ) [ 0100000000000000000111100]
r_V_29                       (mul           ) [ 0000000000000000000000000]
y_lo_s_V                     (partselect    ) [ 0100000000000000000000010]
y_V                          (xor           ) [ 0000000000000000000000000]
select_ln1632                (select        ) [ 0000000000000000000000000]
y_l_V                        (add           ) [ 0000000000000000000000000]
y_V_1                        (partselect    ) [ 0000000000000000000000000]
y_V_2                        (select        ) [ 0100000000000000000000001]
trunc_ln813_1                (trunc         ) [ 0100000000000000000000001]
specpipeline_ln959           (specpipeline  ) [ 0000000000000000000000000]
zext_ln1632                  (zext          ) [ 0000000000000000000000000]
p_Val2_44                    (add           ) [ 0000000000000000000000000]
add_ln58                     (add           ) [ 0000000000000000000000000]
tmp_57                       (partselect    ) [ 0000000000000000000000000]
overf_1                      (icmp          ) [ 0000000000000000000000000]
tmp_52                       (partselect    ) [ 0000000000000000000000000]
r_V                          (select        ) [ 0000000000000000000000000]
ret_ln2098                   (ret           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_4_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_5_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_5_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i34.i33"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i41.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i1.i1.i39"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i8.i17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i16.i2.i33"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i8.i3.i39"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i101.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i8.i3.i51"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i16.i2.i33.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i9.i58"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i130.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i9.i58.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i68.i140.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i68.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="x_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="41" slack="0"/>
<pin id="154" dir="0" index="1" bw="41" slack="0"/>
<pin id="155" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="f_x_msb_4_table_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_4_table_V_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_4_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="f_x_msb_5_table_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_5_table_V_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_5_V/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="f_x_msb_3_table_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="51" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_addr/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="51" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/10 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="68" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/16 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="68" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/16 "/>
</bind>
</comp>

<comp id="223" class="1004" name="x_l_int_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="41" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln594_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="41" slack="0"/>
<pin id="235" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="x_l_fract_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="67" slack="0"/>
<pin id="239" dir="0" index="1" bw="34" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="41" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_51_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="41" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="and_ln_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="41" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="0" index="3" bw="1" slack="0"/>
<pin id="266" dir="1" index="4" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_Result_102_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="41" slack="0"/>
<pin id="273" dir="0" index="1" bw="41" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_102/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="overf_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln1649_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln1653_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="6" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln1651_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="67" slack="0"/>
<pin id="297" dir="0" index="1" bw="67" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1651/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln1647_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1647/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="41" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="0" index="3" bw="7" slack="0"/>
<pin id="312" dir="1" index="4" bw="7" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_58_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="41" slack="0"/>
<pin id="320" dir="0" index="2" bw="6" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_59_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="41" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_60_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="41" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="0" index="3" bw="5" slack="0"/>
<pin id="342" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_61_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="41" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln541_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="x_msb_5_lsb_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="25" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_5_lsb_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln1271_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="25" slack="0"/>
<pin id="366" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln1273_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln813_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="41" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln1647_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1647/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_ln1647_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1647_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln541_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln1271_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="2"/>
<pin id="394" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln1273_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="0" index="1" bw="40" slack="0"/>
<pin id="407" dir="0" index="2" bw="7" slack="0"/>
<pin id="408" dir="0" index="3" bw="7" slack="0"/>
<pin id="409" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="25" slack="0"/>
<pin id="416" dir="0" index="1" bw="33" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln541_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="3"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln294_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="1"/>
<pin id="429" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln813_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="1"/>
<pin id="432" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="exp_x_msb_4_5_lsb_m_1_m3_V_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_4_5_lsb_m_1_m3_V_1/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln813_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="17" slack="0"/>
<pin id="441" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_7/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exp_x_msb_4_5_lsb_m_1_m4_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="25" slack="1"/>
<pin id="445" dir="0" index="1" bw="17" slack="0"/>
<pin id="446" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_4_5_lsb_m_1_m4_V/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln294_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="3"/>
<pin id="450" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln294_1/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln813_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="25" slack="0"/>
<pin id="453" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_8/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="exp_x_msb_4_5_lsb_m_1_m5_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="25" slack="0"/>
<pin id="458" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_4_5_lsb_m_1_m5_V/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_49_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="39" slack="0"/>
<pin id="463" dir="0" index="1" bw="51" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="7" slack="0"/>
<pin id="466" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="51" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="5"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="0" index="3" bw="33" slack="1"/>
<pin id="476" dir="1" index="4" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="exp_x_msb_3_m_1_s_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="50" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="5"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="39" slack="1"/>
<pin id="484" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_msb_3_m_1_s_V/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln1273_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="50" slack="0"/>
<pin id="489" dir="1" index="1" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_6/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1273_7_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="51" slack="0"/>
<pin id="493" dir="1" index="1" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_7/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="grp_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="51" slack="0"/>
<pin id="497" dir="0" index="1" bw="50" slack="0"/>
<pin id="498" dir="1" index="2" bw="101" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_56_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="44" slack="0"/>
<pin id="503" dir="0" index="1" bw="101" slack="0"/>
<pin id="504" dir="0" index="2" bw="7" slack="0"/>
<pin id="505" dir="0" index="3" bw="8" slack="0"/>
<pin id="506" dir="1" index="4" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln541_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="9"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_Result_118_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="62" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="10"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="0" index="3" bw="51" slack="6"/>
<pin id="520" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_118/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln813_9_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="44" slack="1"/>
<pin id="525" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_9/11 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln813_10_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="62" slack="0"/>
<pin id="528" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_10/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_50_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="54" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="10"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="0" index="3" bw="33" slack="6"/>
<pin id="535" dir="0" index="4" bw="1" slack="0"/>
<pin id="536" dir="1" index="5" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln813_11_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="54" slack="0"/>
<pin id="542" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_11/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln813_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="62" slack="0"/>
<pin id="546" dir="0" index="1" bw="44" slack="0"/>
<pin id="547" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="exp_x_msb_3_4_5_lsb_m_1_V_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="63" slack="0"/>
<pin id="552" dir="0" index="1" bw="54" slack="0"/>
<pin id="553" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_3_4_5_lsb_m_1_V/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="f_x_msb_2_h_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="0" index="2" bw="7" slack="0"/>
<pin id="560" dir="0" index="3" bw="7" slack="0"/>
<pin id="561" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_x_msb_2_h_V/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln813_12_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_12/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln813_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="10"/>
<pin id="572" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_13/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ret_V_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="6" slack="0"/>
<pin id="576" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln594_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594_2/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Result_119_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="67" slack="0"/>
<pin id="585" dir="0" index="1" bw="9" slack="1"/>
<pin id="586" dir="0" index="2" bw="58" slack="1"/>
<pin id="587" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_119/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln1271_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="67" slack="0"/>
<pin id="591" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/12 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln1273_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="63" slack="1"/>
<pin id="595" dir="1" index="1" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="67" slack="0"/>
<pin id="598" dir="0" index="1" bw="63" slack="0"/>
<pin id="599" dir="1" index="2" bw="130" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_28/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_Result_117_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="15"/>
<pin id="605" dir="0" index="2" bw="7" slack="15"/>
<pin id="606" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_117/16 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln3_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="62" slack="0"/>
<pin id="610" dir="0" index="1" bw="130" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="0" index="3" bw="9" slack="0"/>
<pin id="613" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/16 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln541_5_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/16 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln1347_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="62" slack="1"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="rhs_14_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="71" slack="0"/>
<pin id="628" dir="0" index="1" bw="9" slack="6"/>
<pin id="629" dir="0" index="2" bw="58" slack="6"/>
<pin id="630" dir="0" index="3" bw="1" slack="0"/>
<pin id="631" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_14/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln1347_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="71" slack="0"/>
<pin id="636" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_5/17 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln813_14_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="63" slack="6"/>
<pin id="640" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_14/17 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln813_11_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="63" slack="0"/>
<pin id="643" dir="0" index="1" bw="62" slack="0"/>
<pin id="644" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_11/17 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln813_15_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="0"/>
<pin id="649" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_15/17 "/>
</bind>
</comp>

<comp id="651" class="1004" name="exp_x_msb_2_3_4_5_lsb_m_1_V_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="64" slack="0"/>
<pin id="653" dir="0" index="1" bw="71" slack="0"/>
<pin id="654" dir="1" index="2" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_3_4_5_lsb_m_1_V/17 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln1271_4_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="68" slack="1"/>
<pin id="659" dir="1" index="1" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/18 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln1273_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="72" slack="1"/>
<pin id="662" dir="1" index="1" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/18 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="72" slack="0"/>
<pin id="665" dir="0" index="1" bw="68" slack="0"/>
<pin id="666" dir="1" index="2" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/18 "/>
</bind>
</comp>

<comp id="669" class="1004" name="y_lo_s_V_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="68" slack="0"/>
<pin id="671" dir="0" index="1" bw="140" slack="0"/>
<pin id="672" dir="0" index="2" bw="8" slack="0"/>
<pin id="673" dir="0" index="3" bw="9" slack="0"/>
<pin id="674" dir="1" index="4" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/22 "/>
</bind>
</comp>

<comp id="679" class="1004" name="y_V_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="22"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_V/23 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln1632_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="0"/>
<pin id="687" dir="0" index="2" bw="64" slack="0"/>
<pin id="688" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1632/23 "/>
</bind>
</comp>

<comp id="692" class="1004" name="y_l_V_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="68" slack="6"/>
<pin id="694" dir="0" index="1" bw="68" slack="1"/>
<pin id="695" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/23 "/>
</bind>
</comp>

<comp id="696" class="1004" name="y_V_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="0" index="1" bw="68" slack="0"/>
<pin id="699" dir="0" index="2" bw="4" slack="0"/>
<pin id="700" dir="0" index="3" bw="8" slack="0"/>
<pin id="701" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_1/23 "/>
</bind>
</comp>

<comp id="706" class="1004" name="y_V_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="22"/>
<pin id="708" dir="0" index="1" bw="64" slack="0"/>
<pin id="709" dir="0" index="2" bw="64" slack="0"/>
<pin id="710" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/23 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln813_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="0"/>
<pin id="715" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813_1/23 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln1632_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1632/24 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Val2_44_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="0"/>
<pin id="722" dir="0" index="1" bw="33" slack="0"/>
<pin id="723" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_44/24 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln58_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="63" slack="1"/>
<pin id="728" dir="0" index="1" bw="33" slack="0"/>
<pin id="729" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/24 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_57_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="0" index="1" bw="65" slack="0"/>
<pin id="734" dir="0" index="2" bw="7" slack="0"/>
<pin id="735" dir="0" index="3" bw="8" slack="0"/>
<pin id="736" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/24 "/>
</bind>
</comp>

<comp id="741" class="1004" name="overf_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="0"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/24 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_52_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="31" slack="0"/>
<pin id="749" dir="0" index="1" bw="63" slack="0"/>
<pin id="750" dir="0" index="2" bw="7" slack="0"/>
<pin id="751" dir="0" index="3" bw="7" slack="0"/>
<pin id="752" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/24 "/>
</bind>
</comp>

<comp id="757" class="1004" name="r_V_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="31" slack="0"/>
<pin id="760" dir="0" index="2" bw="31" slack="0"/>
<pin id="761" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/24 "/>
</bind>
</comp>

<comp id="765" class="1007" name="grp_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="25" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="p_Result_s_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="15"/>
<pin id="774" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="15"/>
<pin id="780" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmp_58_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="9"/>
<pin id="785" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_59_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="3"/>
<pin id="791" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_61_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="2"/>
<pin id="798" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="802" class="1005" name="f_x_msb_4_table_V_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_table_V_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="zext_ln1271_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="33" slack="1"/>
<pin id="809" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln1273_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="33" slack="1"/>
<pin id="814" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln813_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="5"/>
<pin id="819" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln813 "/>
</bind>
</comp>

<comp id="823" class="1005" name="or_ln1647_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="2"/>
<pin id="825" dir="1" index="1" bw="1" slack="22"/>
</pin_list>
<bind>
<opset="or_ln1647_1 "/>
</bind>
</comp>

<comp id="828" class="1005" name="f_x_msb_4_V_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_4_V "/>
</bind>
</comp>

<comp id="834" class="1005" name="f_x_msb_5_table_V_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_5_table_V_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="zext_ln1271_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="40" slack="1"/>
<pin id="841" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln1273_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="40" slack="1"/>
<pin id="846" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="f_x_msb_5_V_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_5_V "/>
</bind>
</comp>

<comp id="854" class="1005" name="trunc_ln_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="1"/>
<pin id="856" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="859" class="1005" name="trunc_ln2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="25" slack="1"/>
<pin id="861" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="864" class="1005" name="f_x_msb_3_table_V_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="exp_x_msb_4_5_lsb_m_1_m5_V_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="33" slack="1"/>
<pin id="871" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_4_5_lsb_m_1_m5_V "/>
</bind>
</comp>

<comp id="875" class="1005" name="f_x_msb_3_V_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="51" slack="6"/>
<pin id="877" dir="1" index="1" bw="51" slack="6"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_49_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="39" slack="1"/>
<pin id="882" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="885" class="1005" name="zext_ln1273_6_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="101" slack="1"/>
<pin id="887" dir="1" index="1" bw="101" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_6 "/>
</bind>
</comp>

<comp id="890" class="1005" name="zext_ln1273_7_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="101" slack="1"/>
<pin id="892" dir="1" index="1" bw="101" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_7 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_56_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="44" slack="1"/>
<pin id="897" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="900" class="1005" name="f_x_msb_2_table_V_addr_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="905" class="1005" name="exp_x_msb_3_4_5_lsb_m_1_V_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="63" slack="1"/>
<pin id="907" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_3_4_5_lsb_m_1_V "/>
</bind>
</comp>

<comp id="911" class="1005" name="ret_V_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="1"/>
<pin id="913" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="917" class="1005" name="trunc_ln594_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="58" slack="1"/>
<pin id="919" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln594_2 "/>
</bind>
</comp>

<comp id="923" class="1005" name="zext_ln1271_3_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="130" slack="1"/>
<pin id="925" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_3 "/>
</bind>
</comp>

<comp id="928" class="1005" name="zext_ln1273_3_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="130" slack="1"/>
<pin id="930" dir="1" index="1" bw="130" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_3 "/>
</bind>
</comp>

<comp id="933" class="1005" name="trunc_ln3_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="62" slack="1"/>
<pin id="935" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="938" class="1005" name="exp_x_msb_1_table_V_addr_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="8" slack="1"/>
<pin id="940" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="943" class="1005" name="exp_x_msb_2_3_4_5_lsb_m_1_V_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="72" slack="1"/>
<pin id="945" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_5_lsb_m_1_V "/>
</bind>
</comp>

<comp id="948" class="1005" name="exp_x_msb_1_V_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="68" slack="1"/>
<pin id="950" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="954" class="1005" name="zext_ln1271_4_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="140" slack="1"/>
<pin id="956" dir="1" index="1" bw="140" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_4 "/>
</bind>
</comp>

<comp id="959" class="1005" name="zext_ln1273_4_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="140" slack="1"/>
<pin id="961" dir="1" index="1" bw="140" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_4 "/>
</bind>
</comp>

<comp id="964" class="1005" name="y_lo_s_V_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="68" slack="1"/>
<pin id="966" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

<comp id="969" class="1005" name="y_V_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="1"/>
<pin id="971" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="trunc_ln813_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="63" slack="1"/>
<pin id="976" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln813_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="156"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="152" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="152" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="152" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="152" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="253" pin="3"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="245" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="223" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="223" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="237" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="289" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="152" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="152" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="152" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="54" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="152" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="152" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="337" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="347" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="337" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="152" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="283" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="301" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="277" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="402"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="392" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="56" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="422"><net_src comp="42" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="426"><net_src comp="423" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="70" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="191" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="72" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="74" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="78" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="485"><net_src comp="80" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="82" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="471" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="487" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="86" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="510"><net_src comp="88" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="521"><net_src comp="90" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="529"><net_src comp="515" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="82" pin="0"/><net_sink comp="530" pin=4"/></net>

<net id="543"><net_src comp="530" pin="5"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="526" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="523" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="540" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="562"><net_src comp="94" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="204" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="96" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="98" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="556" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="570" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="566" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="204" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="583" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="600"><net_src comp="589" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="102" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="614"><net_src comp="104" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="596" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="106" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="602" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="632"><net_src comp="110" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="112" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="637"><net_src comp="626" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="645"><net_src comp="638" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="623" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="634" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="114" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="116" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="118" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="683"><net_src comp="120" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="122" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="60" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="702"><net_src comp="124" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="126" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="128" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="711"><net_src comp="684" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="696" pin="4"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="138" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="140" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="142" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="720" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="98" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="144" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="745"><net_src comp="731" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="78" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="146" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="726" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="42" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="148" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="762"><net_src comp="741" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="150" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="747" pin="4"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="364" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="368" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="771"><net_src comp="765" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="775"><net_src comp="245" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="781"><net_src comp="307" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="786"><net_src comp="317" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="792"><net_src comp="327" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="799"><net_src comp="347" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="805"><net_src comp="158" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="810"><net_src comp="364" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="815"><net_src comp="368" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="820"><net_src comp="372" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="826"><net_src comp="382" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="831"><net_src comp="165" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="837"><net_src comp="171" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="842"><net_src comp="392" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="847"><net_src comp="395" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="852"><net_src comp="178" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="857"><net_src comp="404" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="862"><net_src comp="414" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="867"><net_src comp="184" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="872"><net_src comp="455" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="471" pin=3"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="530" pin=3"/></net>

<net id="878"><net_src comp="191" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="515" pin=3"/></net>

<net id="883"><net_src comp="461" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="479" pin=3"/></net>

<net id="888"><net_src comp="487" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="893"><net_src comp="491" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="898"><net_src comp="501" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="903"><net_src comp="197" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="908"><net_src comp="550" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="914"><net_src comp="573" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="920"><net_src comp="579" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="926"><net_src comp="589" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="931"><net_src comp="593" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="936"><net_src comp="608" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="941"><net_src comp="210" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="946"><net_src comp="651" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="951"><net_src comp="217" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="957"><net_src comp="657" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="962"><net_src comp="660" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="967"><net_src comp="669" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="972"><net_src comp="706" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="977"><net_src comp="713" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="726" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: f_x_msb_4_table_V | {}
	Port: f_x_msb_5_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp_core<32, 32, 66> : x | {1 }
	Port: exp_core<32, 32, 66> : f_x_msb_4_table_V | {1 2 }
	Port: exp_core<32, 32, 66> : f_x_msb_5_table_V | {3 4 }
	Port: exp_core<32, 32, 66> : f_x_msb_3_table_V | {4 5 }
	Port: exp_core<32, 32, 66> : f_x_msb_2_table_V | {10 11 }
	Port: exp_core<32, 32, 66> : exp_x_msb_1_table_V | {16 17 }
  - Chain level:
	State 1
		x_l_fract : 1
		and_ln : 1
		p_Result_102 : 2
		overf : 3
		icmp_ln1649 : 1
		icmp_ln1653 : 1
		icmp_ln1651 : 2
		and_ln1647 : 3
		zext_ln541 : 1
		f_x_msb_4_table_V_addr : 2
		f_x_msb_4_V : 3
		x_msb_5_lsb_V : 1
		zext_ln1271 : 2
		zext_ln1273 : 1
		r_V_21 : 3
		or_ln1647 : 3
		or_ln1647_1 : 3
	State 2
	State 3
		f_x_msb_5_table_V_addr : 1
		f_x_msb_5_V : 2
		r_V_23 : 1
	State 4
		trunc_ln : 1
		trunc_ln2 : 1
		f_x_msb_3_table_V_addr : 1
		f_x_msb_3_V : 2
	State 5
		exp_x_msb_4_5_lsb_m_1_m3_V_1 : 1
		zext_ln813_7 : 2
		exp_x_msb_4_5_lsb_m_1_m4_V : 3
		zext_ln813_8 : 4
		exp_x_msb_4_5_lsb_m_1_m5_V : 5
		tmp_49 : 1
	State 6
		zext_ln1273_6 : 1
		zext_ln1273_7 : 1
		r_V_24 : 2
	State 7
	State 8
	State 9
	State 10
		tmp_56 : 1
		f_x_msb_2_table_V_addr : 1
		f_x_msb_2_V : 2
	State 11
		zext_ln813_10 : 1
		zext_ln813_11 : 1
		add_ln813 : 2
		exp_x_msb_3_4_5_lsb_m_1_V : 3
		f_x_msb_2_h_V : 1
		zext_ln813_12 : 2
		ret_V : 3
		trunc_ln594_2 : 1
	State 12
		zext_ln1271_3 : 1
		r_V_28 : 2
	State 13
	State 14
	State 15
	State 16
		trunc_ln3 : 1
		zext_ln541_5 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 17
		zext_ln1347_5 : 1
		add_ln813_11 : 1
		zext_ln813_15 : 2
		exp_x_msb_2_3_4_5_lsb_m_1_V : 3
	State 18
		r_V_29 : 1
	State 19
	State 20
	State 21
	State 22
		y_lo_s_V : 1
	State 23
		y_V_1 : 1
		y_V_2 : 2
		trunc_ln813_1 : 3
	State 24
		p_Val2_44 : 1
		tmp_57 : 2
		overf_1 : 3
		tmp_52 : 1
		r_V : 4
		ret_ln2098 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|          |              grp_fu_398             |    1    |   165   |    50   |
|          |              grp_fu_495             |    4    |   361   |   104   |
|    mul   |              grp_fu_596             |    9    |   441   |   256   |
|          |              grp_fu_663             |    9    |   441   |   256   |
|          |              grp_fu_765             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          | exp_x_msb_4_5_lsb_m_1_m3_V_1_fu_433 |    0    |    0    |    23   |
|          |  exp_x_msb_4_5_lsb_m_1_m4_V_fu_443  |    0    |    0    |    32   |
|          |  exp_x_msb_4_5_lsb_m_1_m5_V_fu_455  |    0    |    0    |    39   |
|          |           add_ln813_fu_544          |    0    |    0    |    62   |
|          |   exp_x_msb_3_4_5_lsb_m_1_V_fu_550  |    0    |    0    |    63   |
|    add   |             ret_V_fu_573            |    0    |    0    |    15   |
|          |         add_ln813_11_fu_641         |    0    |    0    |    70   |
|          |  exp_x_msb_2_3_4_5_lsb_m_1_V_fu_651 |    0    |    0    |    78   |
|          |             y_l_V_fu_692            |    0    |    0    |    75   |
|          |           p_Val2_44_fu_720          |    0    |    0    |    71   |
|          |           add_ln58_fu_726           |    0    |    0    |    70   |
|----------|-------------------------------------|---------|---------|---------|
|          |         select_ln1632_fu_684        |    0    |    0    |    64   |
|  select  |             y_V_2_fu_706            |    0    |    0    |    64   |
|          |              r_V_fu_757             |    0    |    0    |    31   |
|----------|-------------------------------------|---------|---------|---------|
|          |         p_Result_102_fu_271         |    0    |    0    |    21   |
|          |          icmp_ln1649_fu_283         |    0    |    0    |    10   |
|   icmp   |          icmp_ln1653_fu_289         |    0    |    0    |    10   |
|          |          icmp_ln1651_fu_295         |    0    |    0    |    29   |
|          |            overf_1_fu_741           |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|
|    xor   |             overf_fu_277            |    0    |    0    |    2    |
|          |              y_V_fu_679             |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    or    |           or_ln1647_fu_376          |    0    |    0    |    2    |
|          |          or_ln1647_1_fu_382         |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|    and   |          and_ln1647_fu_301          |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|
|   read   |          x_read_read_fu_152         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |            x_l_int_fu_223           |    0    |    0    |    0    |
|          |              tmp_fu_307             |    0    |    0    |    0    |
|          |            tmp_58_fu_317            |    0    |    0    |    0    |
|          |            tmp_59_fu_327            |    0    |    0    |    0    |
|          |            tmp_60_fu_337            |    0    |    0    |    0    |
|          |           trunc_ln_fu_404           |    0    |    0    |    0    |
|          |           trunc_ln2_fu_414          |    0    |    0    |    0    |
|partselect|            tmp_49_fu_461            |    0    |    0    |    0    |
|          |            tmp_56_fu_501            |    0    |    0    |    0    |
|          |         f_x_msb_2_h_V_fu_556        |    0    |    0    |    0    |
|          |           trunc_ln3_fu_608          |    0    |    0    |    0    |
|          |           y_lo_s_V_fu_669           |    0    |    0    |    0    |
|          |             y_V_1_fu_696            |    0    |    0    |    0    |
|          |            tmp_57_fu_731            |    0    |    0    |    0    |
|          |            tmp_52_fu_747            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          trunc_ln594_fu_233         |    0    |    0    |    0    |
|          |            tmp_61_fu_347            |    0    |    0    |    0    |
|   trunc  |          trunc_ln813_fu_372         |    0    |    0    |    0    |
|          |         trunc_ln594_2_fu_579        |    0    |    0    |    0    |
|          |         trunc_ln813_1_fu_713        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |           x_l_fract_fu_237          |    0    |    0    |    0    |
|          |            and_ln_fu_261            |    0    |    0    |    0    |
|          |         x_msb_5_lsb_V_fu_356        |    0    |    0    |    0    |
|          |             tmp_s_fu_471            |    0    |    0    |    0    |
|bitconcatenate|      exp_x_msb_3_m_1_s_V_fu_479     |    0    |    0    |    0    |
|          |         p_Result_118_fu_515         |    0    |    0    |    0    |
|          |            tmp_50_fu_530            |    0    |    0    |    0    |
|          |         p_Result_119_fu_583         |    0    |    0    |    0    |
|          |         p_Result_117_fu_602         |    0    |    0    |    0    |
|          |            rhs_14_fu_626            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
| bitselect|          p_Result_s_fu_245          |    0    |    0    |    0    |
|          |            tmp_51_fu_253            |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |          zext_ln541_fu_351          |    0    |    0    |    0    |
|          |          zext_ln1271_fu_364         |    0    |    0    |    0    |
|          |          zext_ln1273_fu_368         |    0    |    0    |    0    |
|          |         zext_ln541_2_fu_388         |    0    |    0    |    0    |
|          |         zext_ln1271_1_fu_392        |    0    |    0    |    0    |
|          |         zext_ln1273_1_fu_395        |    0    |    0    |    0    |
|          |         zext_ln541_3_fu_423         |    0    |    0    |    0    |
|          |          zext_ln294_fu_427          |    0    |    0    |    0    |
|          |          zext_ln813_fu_430          |    0    |    0    |    0    |
|          |         zext_ln813_7_fu_439         |    0    |    0    |    0    |
|          |         zext_ln294_1_fu_448         |    0    |    0    |    0    |
|          |         zext_ln813_8_fu_451         |    0    |    0    |    0    |
|          |         zext_ln1273_6_fu_487        |    0    |    0    |    0    |
|          |         zext_ln1273_7_fu_491        |    0    |    0    |    0    |
|   zext   |         zext_ln541_4_fu_511         |    0    |    0    |    0    |
|          |         zext_ln813_9_fu_523         |    0    |    0    |    0    |
|          |         zext_ln813_10_fu_526        |    0    |    0    |    0    |
|          |         zext_ln813_11_fu_540        |    0    |    0    |    0    |
|          |         zext_ln813_12_fu_566        |    0    |    0    |    0    |
|          |         zext_ln813_13_fu_570        |    0    |    0    |    0    |
|          |         zext_ln1271_3_fu_589        |    0    |    0    |    0    |
|          |         zext_ln1273_3_fu_593        |    0    |    0    |    0    |
|          |         zext_ln541_5_fu_618         |    0    |    0    |    0    |
|          |          zext_ln1347_fu_623         |    0    |    0    |    0    |
|          |         zext_ln1347_5_fu_634        |    0    |    0    |    0    |
|          |         zext_ln813_14_fu_638        |    0    |    0    |    0    |
|          |         zext_ln813_15_fu_647        |    0    |    0    |    0    |
|          |         zext_ln1271_4_fu_657        |    0    |    0    |    0    |
|          |         zext_ln1273_4_fu_660        |    0    |    0    |    0    |
|          |          zext_ln1632_fu_717         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    24   |   1408  |   1511  |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|       exp_x_msb_1_V_reg_948       |   68   |
|  exp_x_msb_1_table_V_addr_reg_938 |    8   |
|exp_x_msb_2_3_4_5_lsb_m_1_V_reg_943|   72   |
| exp_x_msb_3_4_5_lsb_m_1_V_reg_905 |   63   |
| exp_x_msb_4_5_lsb_m_1_m5_V_reg_869|   33   |
|   f_x_msb_2_table_V_addr_reg_900  |    8   |
|        f_x_msb_3_V_reg_875        |   51   |
|   f_x_msb_3_table_V_addr_reg_864  |    8   |
|        f_x_msb_4_V_reg_828        |   32   |
|   f_x_msb_4_table_V_addr_reg_802  |    8   |
|        f_x_msb_5_V_reg_849        |   16   |
|   f_x_msb_5_table_V_addr_reg_834  |    8   |
|        or_ln1647_1_reg_823        |    1   |
|         p_Result_s_reg_772        |    1   |
|           ret_V_reg_911           |    9   |
|           tmp_49_reg_880          |   39   |
|           tmp_56_reg_895          |   44   |
|           tmp_58_reg_783          |    8   |
|           tmp_59_reg_789          |    8   |
|           tmp_61_reg_796          |    8   |
|            tmp_reg_778            |    7   |
|         trunc_ln2_reg_859         |   25   |
|         trunc_ln3_reg_933         |   62   |
|       trunc_ln594_2_reg_917       |   58   |
|       trunc_ln813_1_reg_974       |   63   |
|        trunc_ln813_reg_817        |   16   |
|          trunc_ln_reg_854         |    6   |
|           y_V_2_reg_969           |   64   |
|          y_lo_s_V_reg_964         |   68   |
|       zext_ln1271_1_reg_839       |   40   |
|       zext_ln1271_3_reg_923       |   130  |
|       zext_ln1271_4_reg_954       |   140  |
|        zext_ln1271_reg_807        |   33   |
|       zext_ln1273_1_reg_844       |   40   |
|       zext_ln1273_3_reg_928       |   130  |
|       zext_ln1273_4_reg_959       |   140  |
|       zext_ln1273_6_reg_885       |   101  |
|       zext_ln1273_7_reg_890       |   101  |
|        zext_ln1273_reg_812        |   33   |
+-----------------------------------+--------+
|               Total               |  1750  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_204 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_398    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_398    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_495    |  p0  |   2  |  51  |   102  ||    9    |
|     grp_fu_495    |  p1  |   2  |  50  |   100  ||    9    |
|     grp_fu_596    |  p0  |   2  |  67  |   134  ||    9    |
|     grp_fu_596    |  p1  |   2  |  63  |   126  ||    9    |
|     grp_fu_663    |  p0  |   2  |  72  |   144  ||    9    |
|     grp_fu_663    |  p1  |   2  |  68  |   136  ||    9    |
|     grp_fu_765    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_765    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   968  ||  23.82  ||   135   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1408  |  1511  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   135  |
|  Register |    -   |    -   |  1750  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   23   |  3158  |  1646  |
+-----------+--------+--------+--------+--------+
