scale 1000 1 0.5
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D" 0 0 812 1750 0
rnode "D_in.t0" 0 0 794 2222 0
rnode "D_in.t1" 0 0 784 1647 0
rnode "D_in.n0" 0 0 808 1819 0
rnode "D_in.n1" 0 0 808 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D" 0 0 -236 1820 0
rnode "D_in" 0 0 -330 1870 0
rnode "ShiftReg_row_10_2$1_0.D_in" 0 0 -313 1841 0
resist "ShiftReg_row_10_2$1_0.D_in" "D_in" 0.0153
resist "ShiftReg_row_10_2$1_0.D_in" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D" 0.0693
resist "D_in.n1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.D" 0.102006
resist "D_in.n1" "D_in.n0" 8
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.D" "D_in.n1" 9.9495
resist "D_in.n0" "D_in.t1" 11.4367
resist "D_in.n0" "D_in.t0" 29.419
rnode "d_out.t3" 0 0 61011 2207 0
rnode "d_out.t2" 0 0 61021 1671 0
rnode "d_out.n0" 0 0 60997 1987 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2" 0 0 61004 1862 0
rnode "d_out.n1" 0 0 61071 1875 0
rnode "d_out" 0 0 62147 1845 0
rnode "d_out.n2" 0 0 61071 1875 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q" 0 0 60949 1852 0
rnode "d_out.t1" 0 0 60592 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q" 0 0 60556 1974 0
rnode "d_out.t0" 0 0 60592 1671 0
rnode "d_out.n3" 0 0 60532 1848 0
rnode "ShiftReg_row_10_2$1_0.Q[10]" 0 0 60695 1859 0
resist "d_out.n1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A2" 0.00790541
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q" "d_out.n2" 0.13725
resist "d_out.n3" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q" 0.150231
resist "ShiftReg_row_10_2$1_0.Q[10]" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.Q" 0.28575
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.Q" "d_out.t1" 3.91438
resist "d_out.n3" "d_out.t0" 4.5896
resist "d_out.n2" "d_out" 5.47586
resist "d_out.n1" "d_out.n0" 8.11962
resist "d_out.n2" "d_out.n1" 9
resist "ShiftReg_row_10_2$1_0.Q[10]" "d_out.n3" 9.16559
resist "d_out.n0" "d_out.t3" 16.06
resist "d_out.n0" "d_out.t2" 21.1943
rnode "BUS[10].t3" 0 87.3444 57126 642 0
rnode "BUS[10].t4" 0 87.3444 57022 642 0
rnode "BUS[10].n0" 0 470.403 57074 642 0
rnode "BUS[10].t5" 0 87.3444 57446 642 0
rnode "BUS[10].t1" 0 87.3444 57342 642 0
rnode "BUS[10].n1" 0 467.636 57394 642 0
rnode "BUS[10].n2" 0 273.865 57394 1163 0
rnode "BUS[10].t0" 0 87.3444 57766 642 0
rnode "BUS[10].t2" 0 87.3444 57662 642 0
rnode "BUS[10].n3" 0 467.636 57714 642 0
rnode "BUS[10].n4" 0 236.41 57714 1163 0
rnode "BUS[10].t8" 0 87.3444 58550 643 0
rnode "BUS[10].t17" 0 87.3444 58446 643 0
rnode "BUS[10].n5" 0 470.446 58498 643 0
rnode "BUS[10].n6" 0 209.765 58498 1163 0
rnode "BUS[10].t11" 0 87.3444 61110 643 0
rnode "BUS[10].t14" 0 87.3444 61006 643 0
rnode "BUS[10].n7" 0 473.168 61058 643 0
rnode "BUS[10].t23" 0 87.3444 60790 643 0
rnode "BUS[10].t6" 0 87.3444 60686 643 0
rnode "BUS[10].n8" 0 470.446 60738 643 0
rnode "BUS[10].n9" 0 267.651 60738 1163 0
rnode "BUS[10].t15" 0 87.3444 60470 643 0
rnode "BUS[10].t19" 0 87.3444 60366 643 0
rnode "BUS[10].n10" 0 470.446 60418 643 0
rnode "BUS[10].n11" 0 155.343 60418 1163 0
rnode "BUS[10].t7" 0 87.3444 60150 643 0
rnode "BUS[10].t18" 0 87.3444 60046 643 0
rnode "BUS[10].n12" 0 470.446 60098 643 0
rnode "BUS[10].n13" 0 155.343 60098 1163 0
rnode "BUS[10].t21" 0 87.3444 59830 643 0
rnode "BUS[10].t9" 0 87.3444 59726 643 0
rnode "BUS[10].n14" 0 470.446 59778 643 0
rnode "BUS[10].n15" 0 155.343 59778 1163 0
rnode "BUS[10].t12" 0 87.3444 59510 643 0
rnode "BUS[10].t22" 0 87.3444 59406 643 0
rnode "BUS[10].n16" 0 470.446 59458 643 0
rnode "BUS[10].n17" 0 155.343 59458 1163 0
rnode "BUS[10].t10" 0 87.3444 59190 643 0
rnode "BUS[10].t13" 0 87.3444 59086 643 0
rnode "BUS[10].n18" 0 470.446 59138 643 0
rnode "BUS[10].n19" 0 155.343 59138 1163 0
rnode "BUS[10].t16" 0 87.3444 58870 643 0
rnode "BUS[10].t20" 0 87.3444 58766 643 0
rnode "BUS[10].n20" 0 470.446 58818 643 0
rnode "BUS[10].n21" 0 103.776 58818 1163 0
rnode "BUS[10]" 0 359.712 58732 -136 0
rnode "BUS[10].n22" 0 394.797 58678 1163 0
rnode "swmatrix_Tgate_2.T2" 0 738.627 58754 1223 0
resist "BUS[10].n22" "BUS[10].n21" 0.014625
resist "swmatrix_Tgate_2.T2" "BUS[10].n22" 0.0425197
resist "BUS[10].n22" "BUS[10].n6" 0.2025
resist "BUS[10].n21" "BUS[10].n19" 0.36
resist "BUS[10].n19" "BUS[10].n17" 0.36
resist "BUS[10].n17" "BUS[10].n15" 0.36
resist "BUS[10].n15" "BUS[10].n13" 0.36
resist "BUS[10].n13" "BUS[10].n11" 0.36
resist "BUS[10].n11" "BUS[10].n9" 0.36
resist "BUS[10].n4" "BUS[10].n2" 0.36
resist "BUS[10].n3" "BUS[10].t2" 0.4095
resist "BUS[10].n3" "BUS[10].t0" 0.4095
resist "BUS[10].n1" "BUS[10].t1" 0.4095
resist "BUS[10].n1" "BUS[10].t5" 0.4095
resist "BUS[10].n0" "BUS[10].t4" 0.4095
resist "BUS[10].n0" "BUS[10].t3" 0.4095
resist "BUS[10].n5" "BUS[10].t17" 0.455
resist "BUS[10].n5" "BUS[10].t8" 0.455
resist "BUS[10].n7" "BUS[10].t14" 0.455
resist "BUS[10].n7" "BUS[10].t11" 0.455
resist "BUS[10].n8" "BUS[10].t6" 0.455
resist "BUS[10].n8" "BUS[10].t23" 0.455
resist "BUS[10].n10" "BUS[10].t19" 0.455
resist "BUS[10].n10" "BUS[10].t15" 0.455
resist "BUS[10].n12" "BUS[10].t18" 0.455
resist "BUS[10].n12" "BUS[10].t7" 0.455
resist "BUS[10].n14" "BUS[10].t9" 0.455
resist "BUS[10].n14" "BUS[10].t21" 0.455
resist "BUS[10].n16" "BUS[10].t22" 0.455
resist "BUS[10].n16" "BUS[10].t12" 0.455
resist "BUS[10].n18" "BUS[10].t13" 0.455
resist "BUS[10].n18" "BUS[10].t10" 0.455
resist "BUS[10].n20" "BUS[10].t20" 0.455
resist "BUS[10].n20" "BUS[10].t16" 0.455
resist "BUS[10].n6" "BUS[10].n4" 0.882
resist "BUS[10].n22" "BUS[10]" 0.920551
resist "BUS[10].n6" "BUS[10].n5" 14.8563
resist "BUS[10].n9" "BUS[10].n8" 14.8563
resist "BUS[10].n11" "BUS[10].n10" 14.8563
resist "BUS[10].n13" "BUS[10].n12" 14.8563
resist "BUS[10].n15" "BUS[10].n14" 14.8563
resist "BUS[10].n17" "BUS[10].n16" 14.8563
resist "BUS[10].n19" "BUS[10].n18" 14.8563
resist "BUS[10].n21" "BUS[10].n20" 14.8563
resist "BUS[10].n4" "BUS[10].n3" 15.0146
resist "BUS[10].n2" "BUS[10].n1" 15.0146
resist "BUS[10].n9" "BUS[10].n7" 15.2163
resist "BUS[10].n2" "BUS[10].n0" 15.3746
rnode "BUS[3].t19" 0 87.3444 13446 642 0
rnode "BUS[3].t22" 0 87.3444 13342 642 0
rnode "BUS[3].n0" 0 470.403 13394 642 0
rnode "BUS[3].t21" 0 87.3444 13766 642 0
rnode "BUS[3].t23" 0 87.3444 13662 642 0
rnode "BUS[3].n1" 0 467.636 13714 642 0
rnode "BUS[3].n2" 0 273.865 13714 1163 0
rnode "BUS[3].t20" 0 87.3444 14086 642 0
rnode "BUS[3].t18" 0 87.3444 13982 642 0
rnode "BUS[3].n3" 0 467.636 14034 642 0
rnode "BUS[3].n4" 0 236.41 14034 1163 0
rnode "BUS[3].t5" 0 87.3444 14870 643 0
rnode "BUS[3].t8" 0 87.3444 14766 643 0
rnode "BUS[3].n5" 0 470.446 14818 643 0
rnode "BUS[3].n6" 0 209.765 14818 1163 0
rnode "BUS[3].t14" 0 87.3444 17430 643 0
rnode "BUS[3].t4" 0 87.3444 17326 643 0
rnode "BUS[3].n7" 0 473.168 17378 643 0
rnode "BUS[3].t7" 0 87.3444 17110 643 0
rnode "BUS[3].t11" 0 87.3444 17006 643 0
rnode "BUS[3].n8" 0 470.446 17058 643 0
rnode "BUS[3].n9" 0 267.651 17058 1163 0
rnode "BUS[3].t17" 0 87.3444 16790 643 0
rnode "BUS[3].t2" 0 87.3444 16686 643 0
rnode "BUS[3].n10" 0 470.446 16738 643 0
rnode "BUS[3].n11" 0 155.343 16738 1163 0
rnode "BUS[3].t12" 0 87.3444 16470 643 0
rnode "BUS[3].t13" 0 87.3444 16366 643 0
rnode "BUS[3].n12" 0 470.446 16418 643 0
rnode "BUS[3].n13" 0 155.343 16418 1163 0
rnode "BUS[3].t3" 0 87.3444 16150 643 0
rnode "BUS[3].t6" 0 87.3444 16046 643 0
rnode "BUS[3].n14" 0 470.446 16098 643 0
rnode "BUS[3].n15" 0 155.343 16098 1163 0
rnode "BUS[3].t9" 0 87.3444 15830 643 0
rnode "BUS[3].t15" 0 87.3444 15726 643 0
rnode "BUS[3].n16" 0 470.446 15778 643 0
rnode "BUS[3].n17" 0 155.343 15778 1163 0
rnode "BUS[3].t0" 0 87.3444 15510 643 0
rnode "BUS[3].t10" 0 87.3444 15406 643 0
rnode "BUS[3].n18" 0 470.446 15458 643 0
rnode "BUS[3].n19" 0 155.343 15458 1163 0
rnode "BUS[3].t16" 0 87.3444 15190 643 0
rnode "BUS[3].t1" 0 87.3444 15086 643 0
rnode "BUS[3].n20" 0 470.446 15138 643 0
rnode "BUS[3].n21" 0 103.776 15138 1163 0
rnode "BUS[3]" 0 359.712 15052 -136 0
rnode "BUS[3].n22" 0 394.797 14998 1163 0
rnode "swmatrix_Tgate_4.T2" 0 738.627 15074 1223 0
resist "BUS[3].n22" "BUS[3].n21" 0.014625
resist "swmatrix_Tgate_4.T2" "BUS[3].n22" 0.0425197
resist "BUS[3].n22" "BUS[3].n6" 0.2025
resist "BUS[3].n21" "BUS[3].n19" 0.36
resist "BUS[3].n19" "BUS[3].n17" 0.36
resist "BUS[3].n17" "BUS[3].n15" 0.36
resist "BUS[3].n15" "BUS[3].n13" 0.36
resist "BUS[3].n13" "BUS[3].n11" 0.36
resist "BUS[3].n11" "BUS[3].n9" 0.36
resist "BUS[3].n4" "BUS[3].n2" 0.36
resist "BUS[3].n3" "BUS[3].t18" 0.4095
resist "BUS[3].n3" "BUS[3].t20" 0.4095
resist "BUS[3].n1" "BUS[3].t23" 0.4095
resist "BUS[3].n1" "BUS[3].t21" 0.4095
resist "BUS[3].n0" "BUS[3].t22" 0.4095
resist "BUS[3].n0" "BUS[3].t19" 0.4095
resist "BUS[3].n5" "BUS[3].t8" 0.455
resist "BUS[3].n5" "BUS[3].t5" 0.455
resist "BUS[3].n7" "BUS[3].t4" 0.455
resist "BUS[3].n7" "BUS[3].t14" 0.455
resist "BUS[3].n8" "BUS[3].t11" 0.455
resist "BUS[3].n8" "BUS[3].t7" 0.455
resist "BUS[3].n10" "BUS[3].t2" 0.455
resist "BUS[3].n10" "BUS[3].t17" 0.455
resist "BUS[3].n12" "BUS[3].t13" 0.455
resist "BUS[3].n12" "BUS[3].t12" 0.455
resist "BUS[3].n14" "BUS[3].t6" 0.455
resist "BUS[3].n14" "BUS[3].t3" 0.455
resist "BUS[3].n16" "BUS[3].t15" 0.455
resist "BUS[3].n16" "BUS[3].t9" 0.455
resist "BUS[3].n18" "BUS[3].t10" 0.455
resist "BUS[3].n18" "BUS[3].t0" 0.455
resist "BUS[3].n20" "BUS[3].t1" 0.455
resist "BUS[3].n20" "BUS[3].t16" 0.455
resist "BUS[3].n6" "BUS[3].n4" 0.882
resist "BUS[3].n22" "BUS[3]" 0.920551
resist "BUS[3].n6" "BUS[3].n5" 14.8563
resist "BUS[3].n9" "BUS[3].n8" 14.8563
resist "BUS[3].n11" "BUS[3].n10" 14.8563
resist "BUS[3].n13" "BUS[3].n12" 14.8563
resist "BUS[3].n15" "BUS[3].n14" 14.8563
resist "BUS[3].n17" "BUS[3].n16" 14.8563
resist "BUS[3].n19" "BUS[3].n18" 14.8563
resist "BUS[3].n21" "BUS[3].n20" 14.8563
resist "BUS[3].n4" "BUS[3].n3" 15.0146
resist "BUS[3].n2" "BUS[3].n1" 15.0146
resist "BUS[3].n9" "BUS[3].n7" 15.2163
resist "BUS[3].n2" "BUS[3].n0" 15.3746
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 12800 949 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 12800 394 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 123.075 17458 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 17298 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 17298 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 17138 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 17138 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 16978 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 16978 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 16818 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 16818 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 16658 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 16658 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 16498 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 16498 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 16338 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 16338 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 16178 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 16178 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 16018 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 16018 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 15858 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 15858 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 15698 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 15698 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 15538 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 15538 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 15378 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 15378 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 15218 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 15218 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 15058 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 15058 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 14898 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 14898 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 14738 643 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 14738 145 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 12685 516 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 12764 758 0
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.7989
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 6560 949 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 6560 394 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 123.075 11218 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 11058 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 11058 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 10898 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 10898 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 10738 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 10738 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 10578 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 10578 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 10418 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 10418 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 10258 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 10258 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 10098 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 10098 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 9938 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 9938 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 9778 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 9778 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 9618 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 9618 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 9458 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 9458 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 9298 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 9298 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 9138 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 9138 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 8978 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 8978 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 8818 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 8818 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 8658 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 8658 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 8498 643 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 8498 145 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 6445 516 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 6524 758 0
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.7989
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 56480 949 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 56480 394 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 123.075 61138 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 60978 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 60978 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 60818 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 60818 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 60658 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 60658 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 60498 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 60498 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 60338 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 60338 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 60178 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 60178 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 60018 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 60018 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 59858 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 59858 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 59698 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 59698 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 59538 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 59538 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 59378 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 59378 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 59218 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 59218 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 59058 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 59058 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 58898 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 58898 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 58738 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 58738 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 58578 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 58578 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 58418 643 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 58418 145 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 56365 516 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 56444 758 0
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.7989
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 50240 949 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 50240 394 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 123.075 54898 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 54738 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 54738 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 54578 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 54578 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 54418 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 54418 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 54258 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 54258 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 54098 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 54098 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 53938 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 53938 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 53778 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 53778 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 53618 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 53618 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 53458 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 53458 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 53298 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 53298 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 53138 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 53138 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 52978 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 52978 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 52818 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 52818 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 52658 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 52658 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 52498 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 52498 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 52338 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 52338 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 52178 643 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 52178 145 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 50125 516 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 50204 758 0
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.7989
rnode "PHI_1.t18" 0 127.139 56326 2181 0
rnode "PHI_1.t0" 0 70.296 56316 1641 0
rnode "PHI_1.n0" 0 126.496 56312 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 279.892 56300 1862 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1" 0 4155.9 55928 2252 0
rnode "PHI_1.t4" 0 127.139 50086 2181 0
rnode "PHI_1.t6" 0 70.296 50076 1641 0
rnode "PHI_1.n1" 0 126.496 50072 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 50060 1862 0
rnode "PHI_1.n2" 0 1471.13 50086 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1" 0 1442.45 49688 2252 0
rnode "PHI_1.t8" 0 127.139 43846 2181 0
rnode "PHI_1.t10" 0 70.296 43836 1641 0
rnode "PHI_1.n3" 0 126.496 43832 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 43820 1862 0
rnode "PHI_1.n4" 0 1471.13 43846 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1" 0 1442.45 43448 2252 0
rnode "PHI_1.t16" 0 127.139 37606 2181 0
rnode "PHI_1.t17" 0 70.296 37596 1641 0
rnode "PHI_1.n5" 0 126.496 37592 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 37580 1862 0
rnode "PHI_1.n6" 0 1471.13 37606 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1" 0 1442.45 37208 2252 0
rnode "PHI_1.t19" 0 127.139 31366 2181 0
rnode "PHI_1.t7" 0 70.296 31356 1641 0
rnode "PHI_1.n7" 0 126.496 31352 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 31340 1862 0
rnode "PHI_1.n8" 0 1471.13 31366 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1" 0 1442.45 30968 2252 0
rnode "PHI_1.t11" 0 127.139 25126 2181 0
rnode "PHI_1.t14" 0 70.296 25116 1641 0
rnode "PHI_1.n9" 0 126.496 25112 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 25100 1862 0
rnode "PHI_1.n10" 0 1471.13 25126 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1" 0 1442.45 24728 2252 0
rnode "PHI_1.t12" 0 127.139 18886 2181 0
rnode "PHI_1.t15" 0 70.296 18876 1641 0
rnode "PHI_1.n11" 0 126.496 18872 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 18860 1862 0
rnode "PHI_1.n12" 0 1471.13 18886 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1" 0 1442.45 18488 2252 0
rnode "PHI_1.t1" 0 127.139 12646 2181 0
rnode "PHI_1.t5" 0 70.296 12636 1641 0
rnode "PHI_1.n13" 0 126.496 12632 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 12620 1862 0
rnode "PHI_1.n14" 0 1471.13 12646 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1" 0 1442.45 12248 2252 0
rnode "PHI_1.t9" 0 127.139 6406 2181 0
rnode "PHI_1.t13" 0 70.296 6396 1641 0
rnode "PHI_1.n15" 0 126.496 6392 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 6380 1862 0
rnode "PHI_1.n16" 0 1471.13 6406 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1" 0 1442.45 6008 2252 0
rnode "PHI_1.t2" 0 127.139 166 2181 0
rnode "PHI_1.t3" 0 70.296 156 1641 0
rnode "PHI_1.n17" 0 126.496 152 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 0 178.234 140 1862 0
rnode "PHI_1.n18" 0 1471.13 166 2282 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1" 0 108.415 -232 2252 0
rnode "PHI_1" 0 11.327 -324 2299 0
rnode "ShiftReg_row_10_2$1_0.PHI_1" 0 21.267 -303 2265 0
resist "ShiftReg_row_10_2$1_0.PHI_1" "PHI_1" 0.0189
resist "ShiftReg_row_10_2$1_0.PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1" 0.0639
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_1" "PHI_1.n18" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1" "PHI_1.n16" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1" "PHI_1.n14" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1" "PHI_1.n12" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1" "PHI_1.n10" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1" "PHI_1.n8" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1" "PHI_1.n6" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1" "PHI_1.n4" 0.3582
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1" "PHI_1.n2" 0.3582
resist "PHI_1.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_1" 5.2578
resist "PHI_1.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_1" 5.2578
resist "PHI_1.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_1" 5.2578
resist "PHI_1.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_1" 5.2578
resist "PHI_1.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_1" 5.2578
resist "PHI_1.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_1" 5.2578
resist "PHI_1.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_1" 5.2578
resist "PHI_1.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_1" 5.2578
resist "PHI_1.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1" 5.2578
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n0" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n1" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n3" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n5" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n7" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n9" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n11" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n13" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n15" 8.04663
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" "PHI_1.n17" 8.04663
resist "PHI_1.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "PHI_1.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.56101
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.E" 9.91921
resist "PHI_1.n0" "PHI_1.t0" 11.7652
resist "PHI_1.n1" "PHI_1.t6" 11.7652
resist "PHI_1.n3" "PHI_1.t10" 11.7652
resist "PHI_1.n5" "PHI_1.t17" 11.7652
resist "PHI_1.n7" "PHI_1.t7" 11.7652
resist "PHI_1.n9" "PHI_1.t14" 11.7652
resist "PHI_1.n11" "PHI_1.t15" 11.7652
resist "PHI_1.n13" "PHI_1.t5" 11.7652
resist "PHI_1.n15" "PHI_1.t13" 11.7652
resist "PHI_1.n17" "PHI_1.t3" 11.7652
resist "PHI_1.n0" "PHI_1.t18" 26.426
resist "PHI_1.n1" "PHI_1.t4" 26.426
resist "PHI_1.n3" "PHI_1.t8" 26.426
resist "PHI_1.n5" "PHI_1.t16" 26.426
resist "PHI_1.n7" "PHI_1.t19" 26.426
resist "PHI_1.n9" "PHI_1.t11" 26.426
resist "PHI_1.n11" "PHI_1.t12" 26.426
resist "PHI_1.n13" "PHI_1.t1" 26.426
resist "PHI_1.n15" "PHI_1.t9" 26.426
resist "PHI_1.n17" "PHI_1.t2" 26.426
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 5068 1974 0
rnode "enable.t1" 0 16.0858 5055 2207 0
rnode "enable.t7" 0 19.3306 5045 1671 0
rnode "enable.n0" 0 18.1671 5065 1970 0
rnode "enable.n1" 0 5.83452 5065 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 11308 1974 0
rnode "enable.t13" 0 16.0858 11295 2207 0
rnode "enable.t0" 0 19.3306 11285 1671 0
rnode "enable.n2" 0 18.1671 11305 1970 0
rnode "enable.n3" 0 5.83452 11305 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 17548 1974 0
rnode "enable.t9" 0 16.0858 17535 2207 0
rnode "enable.t15" 0 19.3306 17525 1671 0
rnode "enable.n4" 0 18.1671 17545 1970 0
rnode "enable.n5" 0 5.83452 17545 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 23788 1974 0
rnode "enable.t16" 0 16.0858 23775 2207 0
rnode "enable.t5" 0 19.3306 23765 1671 0
rnode "enable.n6" 0 18.1671 23785 1970 0
rnode "enable.n7" 0 5.83452 23785 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 30028 1974 0
rnode "enable.t12" 0 16.0858 30015 2207 0
rnode "enable.t19" 0 19.3306 30005 1671 0
rnode "enable.n8" 0 18.1671 30025 1970 0
rnode "enable.n9" 0 5.83452 30025 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 36268 1974 0
rnode "enable.t6" 0 16.0858 36255 2207 0
rnode "enable.t17" 0 19.3306 36245 1671 0
rnode "enable.n10" 0 18.1671 36265 1970 0
rnode "enable.n11" 0 5.83452 36265 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 42508 1974 0
rnode "enable.t18" 0 16.0858 42495 2207 0
rnode "enable.t8" 0 19.3306 42485 1671 0
rnode "enable.n12" 0 18.1671 42505 1970 0
rnode "enable.n13" 0 5.83452 42505 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 48748 1974 0
rnode "enable.t14" 0 16.0858 48735 2207 0
rnode "enable.t4" 0 19.3306 48725 1671 0
rnode "enable.n14" 0 18.1671 48745 1970 0
rnode "enable.n15" 0 5.83452 48745 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 54988 1974 0
rnode "enable.t3" 0 16.0858 54975 2207 0
rnode "enable.t11" 0 19.3306 54965 1671 0
rnode "enable.n16" 0 18.1671 54985 1970 0
rnode "enable.n17" 0 5.83452 54985 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0 5.30865 61228 1974 0
rnode "enable.t2" 0 16.0858 61215 2207 0
rnode "enable.t10" 0 19.3306 61205 1671 0
rnode "enable.n18" 0 18.1671 61225 1970 0
rnode "enable.n19" 0 118.761 61225 1970 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN" 0 256.595 55933 1662 0
rnode "enable.n20" 0 178.994 54974 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN" 0 165.791 49693 1662 0
rnode "enable.n21" 0 178.994 48734 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN" 0 165.791 43453 1662 0
rnode "enable.n22" 0 178.994 42494 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN" 0 165.791 37213 1662 0
rnode "enable.n23" 0 178.994 36254 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN" 0 165.791 30973 1662 0
rnode "enable.n24" 0 178.994 30014 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN" 0 165.791 24733 1662 0
rnode "enable.n25" 0 178.994 23774 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN" 0 165.791 18493 1662 0
rnode "enable.n26" 0 178.994 17534 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN" 0 165.791 12253 1662 0
rnode "enable.n27" 0 178.994 11294 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN" 0 165.791 6013 1662 0
rnode "enable.n28" 0 178.994 5054 1690 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN" 0 142.514 -227 1662 0
rnode "enable" 0 2.7853 -320 1626 0
rnode "ShiftReg_row_10_2$1_0.EN" 0 0.636716 -332 1657 0
resist "enable.n1" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n3" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n5" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n7" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n9" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n11" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n13" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n15" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n17" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "enable.n19" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.A1" 0.00692308
resist "ShiftReg_row_10_2$1_0.EN" "enable" 0.0136709
resist "enable" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN" 0.105949
resist "enable.n28" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN" 1.07915
resist "enable.n27" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN" 1.07915
resist "enable.n26" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN" 1.07915
resist "enable.n25" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN" 1.07915
resist "enable.n24" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN" 1.07915
resist "enable.n23" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN" 1.07915
resist "enable.n22" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN" 1.07915
resist "enable.n21" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN" 1.07915
resist "enable.n20" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN" 1.07915
resist "enable.n28" "enable.n1" 4.8356
resist "enable.n27" "enable.n3" 4.8356
resist "enable.n26" "enable.n5" 4.8356
resist "enable.n25" "enable.n7" 4.8356
resist "enable.n24" "enable.n9" 4.8356
resist "enable.n23" "enable.n11" 4.8356
resist "enable.n22" "enable.n13" 4.8356
resist "enable.n21" "enable.n15" 4.8356
resist "enable.n20" "enable.n17" 4.8356
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.EN" "enable.n28" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.EN" "enable.n27" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.EN" "enable.n26" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.EN" "enable.n25" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.EN" "enable.n24" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.EN" "enable.n23" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.EN" "enable.n22" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.EN" "enable.n21" 6.01371
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.EN" "enable.n20" 6.01371
resist "enable.n1" "enable.n0" 8
resist "enable.n3" "enable.n2" 8
resist "enable.n5" "enable.n4" 8
resist "enable.n7" "enable.n6" 8
resist "enable.n9" "enable.n8" 8
resist "enable.n11" "enable.n10" 8
resist "enable.n13" "enable.n12" 8
resist "enable.n15" "enable.n14" 8
resist "enable.n17" "enable.n16" 8
resist "enable.n19" "enable.n18" 8
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.EN" "enable.n19" 10.8493
resist "enable.n0" "enable.t1" 17.301
resist "enable.n2" "enable.t13" 17.301
resist "enable.n4" "enable.t9" 17.301
resist "enable.n6" "enable.t16" 17.301
resist "enable.n8" "enable.t12" 17.301
resist "enable.n10" "enable.t6" 17.301
resist "enable.n12" "enable.t18" 17.301
resist "enable.n14" "enable.t14" 17.301
resist "enable.n16" "enable.t3" 17.301
resist "enable.n18" "enable.t2" 17.301
resist "enable.n0" "enable.t7" 19.9533
resist "enable.n2" "enable.t0" 19.9533
resist "enable.n4" "enable.t15" 19.9533
resist "enable.n6" "enable.t5" 19.9533
resist "enable.n8" "enable.t19" 19.9533
resist "enable.n10" "enable.t17" 19.9533
resist "enable.n12" "enable.t8" 19.9533
resist "enable.n14" "enable.t4" 19.9533
resist "enable.n16" "enable.t11" 19.9533
resist "enable.n18" "enable.t10" 19.9533
rnode "BUS[9].t9" 0 87.3444 50886 642 0
rnode "BUS[9].t10" 0 87.3444 50782 642 0
rnode "BUS[9].n0" 0 470.403 50834 642 0
rnode "BUS[9].t12" 0 87.3444 51206 642 0
rnode "BUS[9].t14" 0 87.3444 51102 642 0
rnode "BUS[9].n1" 0 467.636 51154 642 0
rnode "BUS[9].n2" 0 273.865 51154 1163 0
rnode "BUS[9].t13" 0 87.3444 51526 642 0
rnode "BUS[9].t11" 0 87.3444 51422 642 0
rnode "BUS[9].n3" 0 467.636 51474 642 0
rnode "BUS[9].n4" 0 236.41 51474 1163 0
rnode "BUS[9].t15" 0 87.3444 52310 643 0
rnode "BUS[9].t5" 0 87.3444 52206 643 0
rnode "BUS[9].n5" 0 470.446 52258 643 0
rnode "BUS[9].n6" 0 209.765 52258 1163 0
rnode "BUS[9].t18" 0 87.3444 54870 643 0
rnode "BUS[9].t0" 0 87.3444 54766 643 0
rnode "BUS[9].n7" 0 473.168 54818 643 0
rnode "BUS[9].t1" 0 87.3444 54550 643 0
rnode "BUS[9].t21" 0 87.3444 54446 643 0
rnode "BUS[9].n8" 0 470.446 54498 643 0
rnode "BUS[9].n9" 0 267.651 54498 1163 0
rnode "BUS[9].t8" 0 87.3444 54230 643 0
rnode "BUS[9].t23" 0 87.3444 54126 643 0
rnode "BUS[9].n10" 0 470.446 54178 643 0
rnode "BUS[9].n11" 0 155.343 54178 1163 0
rnode "BUS[9].t3" 0 87.3444 53910 643 0
rnode "BUS[9].t4" 0 87.3444 53806 643 0
rnode "BUS[9].n12" 0 470.446 53858 643 0
rnode "BUS[9].n13" 0 155.343 53858 1163 0
rnode "BUS[9].t16" 0 87.3444 53590 643 0
rnode "BUS[9].t2" 0 87.3444 53486 643 0
rnode "BUS[9].n14" 0 470.446 53538 643 0
rnode "BUS[9].n15" 0 155.343 53538 1163 0
rnode "BUS[9].t19" 0 87.3444 53270 643 0
rnode "BUS[9].t20" 0 87.3444 53166 643 0
rnode "BUS[9].n16" 0 470.446 53218 643 0
rnode "BUS[9].n17" 0 155.343 53218 1163 0
rnode "BUS[9].t7" 0 87.3444 52950 643 0
rnode "BUS[9].t22" 0 87.3444 52846 643 0
rnode "BUS[9].n18" 0 470.446 52898 643 0
rnode "BUS[9].n19" 0 155.343 52898 1163 0
rnode "BUS[9].t6" 0 87.3444 52630 643 0
rnode "BUS[9].t17" 0 87.3444 52526 643 0
rnode "BUS[9].n20" 0 470.446 52578 643 0
rnode "BUS[9].n21" 0 103.776 52578 1163 0
rnode "BUS[9]" 0 359.712 52492 -136 0
rnode "BUS[9].n22" 0 394.797 52438 1163 0
rnode "swmatrix_Tgate_1.T2" 0 738.627 52514 1223 0
resist "BUS[9].n22" "BUS[9].n21" 0.014625
resist "swmatrix_Tgate_1.T2" "BUS[9].n22" 0.0425197
resist "BUS[9].n22" "BUS[9].n6" 0.2025
resist "BUS[9].n21" "BUS[9].n19" 0.36
resist "BUS[9].n19" "BUS[9].n17" 0.36
resist "BUS[9].n17" "BUS[9].n15" 0.36
resist "BUS[9].n15" "BUS[9].n13" 0.36
resist "BUS[9].n13" "BUS[9].n11" 0.36
resist "BUS[9].n11" "BUS[9].n9" 0.36
resist "BUS[9].n4" "BUS[9].n2" 0.36
resist "BUS[9].n3" "BUS[9].t11" 0.4095
resist "BUS[9].n3" "BUS[9].t13" 0.4095
resist "BUS[9].n1" "BUS[9].t14" 0.4095
resist "BUS[9].n1" "BUS[9].t12" 0.4095
resist "BUS[9].n0" "BUS[9].t10" 0.4095
resist "BUS[9].n0" "BUS[9].t9" 0.4095
resist "BUS[9].n5" "BUS[9].t5" 0.455
resist "BUS[9].n5" "BUS[9].t15" 0.455
resist "BUS[9].n7" "BUS[9].t0" 0.455
resist "BUS[9].n7" "BUS[9].t18" 0.455
resist "BUS[9].n8" "BUS[9].t21" 0.455
resist "BUS[9].n8" "BUS[9].t1" 0.455
resist "BUS[9].n10" "BUS[9].t23" 0.455
resist "BUS[9].n10" "BUS[9].t8" 0.455
resist "BUS[9].n12" "BUS[9].t4" 0.455
resist "BUS[9].n12" "BUS[9].t3" 0.455
resist "BUS[9].n14" "BUS[9].t2" 0.455
resist "BUS[9].n14" "BUS[9].t16" 0.455
resist "BUS[9].n16" "BUS[9].t20" 0.455
resist "BUS[9].n16" "BUS[9].t19" 0.455
resist "BUS[9].n18" "BUS[9].t22" 0.455
resist "BUS[9].n18" "BUS[9].t7" 0.455
resist "BUS[9].n20" "BUS[9].t17" 0.455
resist "BUS[9].n20" "BUS[9].t6" 0.455
resist "BUS[9].n6" "BUS[9].n4" 0.882
resist "BUS[9].n22" "BUS[9]" 0.920551
resist "BUS[9].n6" "BUS[9].n5" 14.8563
resist "BUS[9].n9" "BUS[9].n8" 14.8563
resist "BUS[9].n11" "BUS[9].n10" 14.8563
resist "BUS[9].n13" "BUS[9].n12" 14.8563
resist "BUS[9].n15" "BUS[9].n14" 14.8563
resist "BUS[9].n17" "BUS[9].n16" 14.8563
resist "BUS[9].n19" "BUS[9].n18" 14.8563
resist "BUS[9].n21" "BUS[9].n20" 14.8563
resist "BUS[9].n4" "BUS[9].n3" 15.0146
resist "BUS[9].n2" "BUS[9].n1" 15.0146
resist "BUS[9].n9" "BUS[9].n7" 15.2163
resist "BUS[9].n2" "BUS[9].n0" 15.3746
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 44000 949 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 44000 394 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 123.075 48658 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 48498 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 48498 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 48338 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 48338 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 48178 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 48178 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 48018 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 48018 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 47858 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 47858 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 47698 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 47698 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 47538 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 47538 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 47378 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 47378 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 47218 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 47218 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 47058 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 47058 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 46898 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 46898 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 46738 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 46738 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 46578 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 46578 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 46418 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 46418 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 46258 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 46258 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 46098 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 46098 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 45938 643 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 45938 145 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 43885 516 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 43964 758 0
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.7989
rnode "BUS[8].t5" 0 87.3444 44646 642 0
rnode "BUS[8].t9" 0 87.3444 44542 642 0
rnode "BUS[8].n0" 0 470.403 44594 642 0
rnode "BUS[8].t8" 0 87.3444 44966 642 0
rnode "BUS[8].t10" 0 87.3444 44862 642 0
rnode "BUS[8].n1" 0 467.636 44914 642 0
rnode "BUS[8].n2" 0 273.865 44914 1163 0
rnode "BUS[8].t6" 0 87.3444 45286 642 0
rnode "BUS[8].t7" 0 87.3444 45182 642 0
rnode "BUS[8].n3" 0 467.636 45234 642 0
rnode "BUS[8].n4" 0 236.41 45234 1163 0
rnode "BUS[8].t12" 0 87.3444 46070 643 0
rnode "BUS[8].t14" 0 87.3444 45966 643 0
rnode "BUS[8].n5" 0 470.446 46018 643 0
rnode "BUS[8].n6" 0 209.765 46018 1163 0
rnode "BUS[8].t20" 0 87.3444 48630 643 0
rnode "BUS[8].t1" 0 87.3444 48526 643 0
rnode "BUS[8].n7" 0 473.168 48578 643 0
rnode "BUS[8].t0" 0 87.3444 48310 643 0
rnode "BUS[8].t23" 0 87.3444 48206 643 0
rnode "BUS[8].n8" 0 470.446 48258 643 0
rnode "BUS[8].n9" 0 267.651 48258 1163 0
rnode "BUS[8].t19" 0 87.3444 47990 643 0
rnode "BUS[8].t16" 0 87.3444 47886 643 0
rnode "BUS[8].n10" 0 470.446 47938 643 0
rnode "BUS[8].n11" 0 155.343 47938 1163 0
rnode "BUS[8].t11" 0 87.3444 47670 643 0
rnode "BUS[8].t2" 0 87.3444 47566 643 0
rnode "BUS[8].n12" 0 470.446 47618 643 0
rnode "BUS[8].n13" 0 155.343 47618 1163 0
rnode "BUS[8].t15" 0 87.3444 47350 643 0
rnode "BUS[8].t3" 0 87.3444 47246 643 0
rnode "BUS[8].n14" 0 470.446 47298 643 0
rnode "BUS[8].n15" 0 155.343 47298 1163 0
rnode "BUS[8].t21" 0 87.3444 47030 643 0
rnode "BUS[8].t22" 0 87.3444 46926 643 0
rnode "BUS[8].n16" 0 470.446 46978 643 0
rnode "BUS[8].n17" 0 155.343 46978 1163 0
rnode "BUS[8].t18" 0 87.3444 46710 643 0
rnode "BUS[8].t13" 0 87.3444 46606 643 0
rnode "BUS[8].n18" 0 470.446 46658 643 0
rnode "BUS[8].n19" 0 155.343 46658 1163 0
rnode "BUS[8].t4" 0 87.3444 46390 643 0
rnode "BUS[8].t17" 0 87.3444 46286 643 0
rnode "BUS[8].n20" 0 470.446 46338 643 0
rnode "BUS[8].n21" 0 103.776 46338 1163 0
rnode "BUS[8]" 0 359.712 46252 -136 0
rnode "BUS[8].n22" 0 394.797 46198 1163 0
rnode "swmatrix_Tgate_3.T2" 0 738.627 46274 1223 0
resist "BUS[8].n22" "BUS[8].n21" 0.014625
resist "swmatrix_Tgate_3.T2" "BUS[8].n22" 0.0425197
resist "BUS[8].n22" "BUS[8].n6" 0.2025
resist "BUS[8].n21" "BUS[8].n19" 0.36
resist "BUS[8].n19" "BUS[8].n17" 0.36
resist "BUS[8].n17" "BUS[8].n15" 0.36
resist "BUS[8].n15" "BUS[8].n13" 0.36
resist "BUS[8].n13" "BUS[8].n11" 0.36
resist "BUS[8].n11" "BUS[8].n9" 0.36
resist "BUS[8].n4" "BUS[8].n2" 0.36
resist "BUS[8].n3" "BUS[8].t7" 0.4095
resist "BUS[8].n3" "BUS[8].t6" 0.4095
resist "BUS[8].n1" "BUS[8].t10" 0.4095
resist "BUS[8].n1" "BUS[8].t8" 0.4095
resist "BUS[8].n0" "BUS[8].t9" 0.4095
resist "BUS[8].n0" "BUS[8].t5" 0.4095
resist "BUS[8].n5" "BUS[8].t14" 0.455
resist "BUS[8].n5" "BUS[8].t12" 0.455
resist "BUS[8].n7" "BUS[8].t1" 0.455
resist "BUS[8].n7" "BUS[8].t20" 0.455
resist "BUS[8].n8" "BUS[8].t23" 0.455
resist "BUS[8].n8" "BUS[8].t0" 0.455
resist "BUS[8].n10" "BUS[8].t16" 0.455
resist "BUS[8].n10" "BUS[8].t19" 0.455
resist "BUS[8].n12" "BUS[8].t2" 0.455
resist "BUS[8].n12" "BUS[8].t11" 0.455
resist "BUS[8].n14" "BUS[8].t3" 0.455
resist "BUS[8].n14" "BUS[8].t15" 0.455
resist "BUS[8].n16" "BUS[8].t22" 0.455
resist "BUS[8].n16" "BUS[8].t21" 0.455
resist "BUS[8].n18" "BUS[8].t13" 0.455
resist "BUS[8].n18" "BUS[8].t18" 0.455
resist "BUS[8].n20" "BUS[8].t17" 0.455
resist "BUS[8].n20" "BUS[8].t4" 0.455
resist "BUS[8].n6" "BUS[8].n4" 0.882
resist "BUS[8].n22" "BUS[8]" 0.920551
resist "BUS[8].n6" "BUS[8].n5" 14.8563
resist "BUS[8].n9" "BUS[8].n8" 14.8563
resist "BUS[8].n11" "BUS[8].n10" 14.8563
resist "BUS[8].n13" "BUS[8].n12" 14.8563
resist "BUS[8].n15" "BUS[8].n14" 14.8563
resist "BUS[8].n17" "BUS[8].n16" 14.8563
resist "BUS[8].n19" "BUS[8].n18" 14.8563
resist "BUS[8].n21" "BUS[8].n20" 14.8563
resist "BUS[8].n4" "BUS[8].n3" 15.0146
resist "BUS[8].n2" "BUS[8].n1" 15.0146
resist "BUS[8].n9" "BUS[8].n7" 15.2163
resist "BUS[8].n2" "BUS[8].n0" 15.3746
rnode "PHI_2.t18" 0 109.879 58790 2181 0
rnode "PHI_2.t1" 0 60.7527 58780 1641 0
rnode "PHI_2.n0" 0 109.369 58776 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 527.919 58764 1862 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2" 0 2757.67 55928 2078 0
rnode "PHI_2.t4" 0 109.879 52550 2181 0
rnode "PHI_2.t11" 0 60.7527 52540 1641 0
rnode "PHI_2.n1" 0 109.369 52536 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 52524 1862 0
rnode "PHI_2.n2" 0 1263.25 52550 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2" 0 1246.63 49688 2078 0
rnode "PHI_2.t15" 0 109.879 46310 2181 0
rnode "PHI_2.t17" 0 60.7527 46300 1641 0
rnode "PHI_2.n3" 0 109.369 46296 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 46284 1862 0
rnode "PHI_2.n4" 0 1263.25 46310 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2" 0 1246.63 43448 2078 0
rnode "PHI_2.t0" 0 109.879 40070 2181 0
rnode "PHI_2.t3" 0 60.7527 40060 1641 0
rnode "PHI_2.n5" 0 109.369 40056 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 40044 1862 0
rnode "PHI_2.n6" 0 1263.25 40070 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2" 0 1246.63 37208 2078 0
rnode "PHI_2.t6" 0 109.879 33830 2181 0
rnode "PHI_2.t7" 0 60.7527 33820 1641 0
rnode "PHI_2.n7" 0 109.369 33816 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 33804 1862 0
rnode "PHI_2.n8" 0 1263.25 33830 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2" 0 1246.63 30968 2078 0
rnode "PHI_2.t12" 0 109.879 27590 2181 0
rnode "PHI_2.t14" 0 60.7527 27580 1641 0
rnode "PHI_2.n9" 0 109.369 27576 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 27564 1862 0
rnode "PHI_2.n10" 0 1263.25 27590 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2" 0 1246.63 24728 2078 0
rnode "PHI_2.t16" 0 109.879 21350 2181 0
rnode "PHI_2.t5" 0 60.7527 21340 1641 0
rnode "PHI_2.n11" 0 109.369 21336 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 21324 1862 0
rnode "PHI_2.n12" 0 1263.25 21350 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2" 0 1246.63 18488 2078 0
rnode "PHI_2.t8" 0 109.879 15110 2181 0
rnode "PHI_2.t10" 0 60.7527 15100 1641 0
rnode "PHI_2.n13" 0 109.369 15096 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 15084 1862 0
rnode "PHI_2.n14" 0 1263.25 15110 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2" 0 1246.63 12248 2078 0
rnode "PHI_2.t9" 0 109.879 8870 2181 0
rnode "PHI_2.t13" 0 60.7527 8860 1641 0
rnode "PHI_2.n15" 0 109.369 8856 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 8844 1862 0
rnode "PHI_2.n16" 0 1263.25 8870 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2" 0 1246.63 6008 2078 0
rnode "PHI_2.t19" 0 109.879 2630 2181 0
rnode "PHI_2.t2" 0 60.7527 2620 1641 0
rnode "PHI_2.n17" 0 109.369 2616 1819 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 0 106.441 2604 1862 0
rnode "PHI_2.n18" 0 1263.25 2630 2090 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2" 0 588.353 -232 2078 0
rnode "PHI_2" 0 5.99341 -331 2117 0
rnode "ShiftReg_row_10_2$1_0.PHI_2" 0 19.7783 -315 2085 0
resist "ShiftReg_row_10_2$1_0.PHI_2" "PHI_2" 0.0144
resist "ShiftReg_row_10_2$1_0.PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2" 0.0747
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.PHI_2" "PHI_2.n18" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2" "PHI_2.n16" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2" "PHI_2.n14" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2" "PHI_2.n12" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2" "PHI_2.n10" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2" "PHI_2.n8" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2" "PHI_2.n6" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2" "PHI_2.n4" 2.5758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2" "PHI_2.n2" 2.5758
resist "PHI_2.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.PHI_2" 3.0402
resist "PHI_2.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.PHI_2" 3.0402
resist "PHI_2.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.PHI_2" 3.0402
resist "PHI_2.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.PHI_2" 3.0402
resist "PHI_2.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.PHI_2" 3.0402
resist "PHI_2.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.PHI_2" 3.0402
resist "PHI_2.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.PHI_2" 3.0402
resist "PHI_2.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.PHI_2" 3.0402
resist "PHI_2.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2" 3.0402
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n0" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n1" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n3" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n5" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n7" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n9" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n11" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n13" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n15" 8.04207
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" "PHI_2.n17" 8.04207
resist "PHI_2.n2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n4" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n8" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n10" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n12" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n14" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n16" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n18" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 9.23449
resist "PHI_2.n0" "PHI_2.t1" 11.7652
resist "PHI_2.n1" "PHI_2.t11" 11.7652
resist "PHI_2.n3" "PHI_2.t17" 11.7652
resist "PHI_2.n5" "PHI_2.t3" 11.7652
resist "PHI_2.n7" "PHI_2.t7" 11.7652
resist "PHI_2.n9" "PHI_2.t14" 11.7652
resist "PHI_2.n11" "PHI_2.t5" 11.7652
resist "PHI_2.n13" "PHI_2.t10" 11.7652
resist "PHI_2.n15" "PHI_2.t13" 11.7652
resist "PHI_2.n17" "PHI_2.t2" 11.7652
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.PHI_2" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.E" 11.8103
resist "PHI_2.n0" "PHI_2.t18" 26.426
resist "PHI_2.n1" "PHI_2.t4" 26.426
resist "PHI_2.n3" "PHI_2.t15" 26.426
resist "PHI_2.n5" "PHI_2.t0" 26.426
resist "PHI_2.n7" "PHI_2.t6" 26.426
resist "PHI_2.n9" "PHI_2.t12" 26.426
resist "PHI_2.n11" "PHI_2.t16" 26.426
resist "PHI_2.n13" "PHI_2.t8" 26.426
resist "PHI_2.n15" "PHI_2.t9" 26.426
resist "PHI_2.n17" "PHI_2.t19" 26.426
rnode "BUS[4].t19" 0 87.3444 19686 642 0
rnode "BUS[4].t21" 0 87.3444 19582 642 0
rnode "BUS[4].n0" 0 470.403 19634 642 0
rnode "BUS[4].t20" 0 87.3444 20006 642 0
rnode "BUS[4].t23" 0 87.3444 19902 642 0
rnode "BUS[4].n1" 0 467.636 19954 642 0
rnode "BUS[4].n2" 0 273.865 19954 1163 0
rnode "BUS[4].t22" 0 87.3444 20326 642 0
rnode "BUS[4].t18" 0 87.3444 20222 642 0
rnode "BUS[4].n3" 0 467.636 20274 642 0
rnode "BUS[4].n4" 0 236.41 20274 1163 0
rnode "BUS[4].t15" 0 87.3444 21110 643 0
rnode "BUS[4].t1" 0 87.3444 21006 643 0
rnode "BUS[4].n5" 0 470.446 21058 643 0
rnode "BUS[4].n6" 0 209.765 21058 1163 0
rnode "BUS[4].t7" 0 87.3444 23670 643 0
rnode "BUS[4].t9" 0 87.3444 23566 643 0
rnode "BUS[4].n7" 0 473.168 23618 643 0
rnode "BUS[4].t0" 0 87.3444 23350 643 0
rnode "BUS[4].t8" 0 87.3444 23246 643 0
rnode "BUS[4].n8" 0 470.446 23298 643 0
rnode "BUS[4].n9" 0 267.651 23298 1163 0
rnode "BUS[4].t10" 0 87.3444 23030 643 0
rnode "BUS[4].t13" 0 87.3444 22926 643 0
rnode "BUS[4].n10" 0 470.446 22978 643 0
rnode "BUS[4].n11" 0 155.343 22978 1163 0
rnode "BUS[4].t16" 0 87.3444 22710 643 0
rnode "BUS[4].t5" 0 87.3444 22606 643 0
rnode "BUS[4].n12" 0 470.446 22658 643 0
rnode "BUS[4].n13" 0 155.343 22658 1163 0
rnode "BUS[4].t14" 0 87.3444 22390 643 0
rnode "BUS[4].t17" 0 87.3444 22286 643 0
rnode "BUS[4].n14" 0 470.446 22338 643 0
rnode "BUS[4].n15" 0 155.343 22338 1163 0
rnode "BUS[4].t6" 0 87.3444 22070 643 0
rnode "BUS[4].t3" 0 87.3444 21966 643 0
rnode "BUS[4].n16" 0 470.446 22018 643 0
rnode "BUS[4].n17" 0 155.343 22018 1163 0
rnode "BUS[4].t11" 0 87.3444 21750 643 0
rnode "BUS[4].t2" 0 87.3444 21646 643 0
rnode "BUS[4].n18" 0 470.446 21698 643 0
rnode "BUS[4].n19" 0 155.343 21698 1163 0
rnode "BUS[4].t4" 0 87.3444 21430 643 0
rnode "BUS[4].t12" 0 87.3444 21326 643 0
rnode "BUS[4].n20" 0 470.446 21378 643 0
rnode "BUS[4].n21" 0 103.776 21378 1163 0
rnode "BUS[4]" 0 359.712 21292 -136 0
rnode "BUS[4].n22" 0 394.797 21238 1163 0
rnode "swmatrix_Tgate_7.T2" 0 738.627 21314 1223 0
resist "BUS[4].n22" "BUS[4].n21" 0.014625
resist "swmatrix_Tgate_7.T2" "BUS[4].n22" 0.0425197
resist "BUS[4].n22" "BUS[4].n6" 0.2025
resist "BUS[4].n21" "BUS[4].n19" 0.36
resist "BUS[4].n19" "BUS[4].n17" 0.36
resist "BUS[4].n17" "BUS[4].n15" 0.36
resist "BUS[4].n15" "BUS[4].n13" 0.36
resist "BUS[4].n13" "BUS[4].n11" 0.36
resist "BUS[4].n11" "BUS[4].n9" 0.36
resist "BUS[4].n4" "BUS[4].n2" 0.36
resist "BUS[4].n3" "BUS[4].t18" 0.4095
resist "BUS[4].n3" "BUS[4].t22" 0.4095
resist "BUS[4].n1" "BUS[4].t23" 0.4095
resist "BUS[4].n1" "BUS[4].t20" 0.4095
resist "BUS[4].n0" "BUS[4].t21" 0.4095
resist "BUS[4].n0" "BUS[4].t19" 0.4095
resist "BUS[4].n5" "BUS[4].t1" 0.455
resist "BUS[4].n5" "BUS[4].t15" 0.455
resist "BUS[4].n7" "BUS[4].t9" 0.455
resist "BUS[4].n7" "BUS[4].t7" 0.455
resist "BUS[4].n8" "BUS[4].t8" 0.455
resist "BUS[4].n8" "BUS[4].t0" 0.455
resist "BUS[4].n10" "BUS[4].t13" 0.455
resist "BUS[4].n10" "BUS[4].t10" 0.455
resist "BUS[4].n12" "BUS[4].t5" 0.455
resist "BUS[4].n12" "BUS[4].t16" 0.455
resist "BUS[4].n14" "BUS[4].t17" 0.455
resist "BUS[4].n14" "BUS[4].t14" 0.455
resist "BUS[4].n16" "BUS[4].t3" 0.455
resist "BUS[4].n16" "BUS[4].t6" 0.455
resist "BUS[4].n18" "BUS[4].t2" 0.455
resist "BUS[4].n18" "BUS[4].t11" 0.455
resist "BUS[4].n20" "BUS[4].t12" 0.455
resist "BUS[4].n20" "BUS[4].t4" 0.455
resist "BUS[4].n6" "BUS[4].n4" 0.882
resist "BUS[4].n22" "BUS[4]" 0.920551
resist "BUS[4].n6" "BUS[4].n5" 14.8563
resist "BUS[4].n9" "BUS[4].n8" 14.8563
resist "BUS[4].n11" "BUS[4].n10" 14.8563
resist "BUS[4].n13" "BUS[4].n12" 14.8563
resist "BUS[4].n15" "BUS[4].n14" 14.8563
resist "BUS[4].n17" "BUS[4].n16" 14.8563
resist "BUS[4].n19" "BUS[4].n18" 14.8563
resist "BUS[4].n21" "BUS[4].n20" 14.8563
resist "BUS[4].n4" "BUS[4].n3" 15.0146
resist "BUS[4].n2" "BUS[4].n1" 15.0146
resist "BUS[4].n9" "BUS[4].n7" 15.2163
resist "BUS[4].n2" "BUS[4].n0" 15.3746
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 19040 949 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 19040 394 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 123.075 23698 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 23538 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 23538 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 23378 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 23378 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 23218 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 23218 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 23058 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 23058 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 22898 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 22898 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 22738 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 22738 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 22578 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 22578 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 22418 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 22418 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 22258 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 22258 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 22098 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 22098 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 21938 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 21938 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 21778 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 21778 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 21618 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 21618 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 21458 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 21458 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 21298 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 21298 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 21138 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 21138 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 20978 643 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 20978 145 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 18925 516 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 19004 758 0
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.7989
rnode "BUS[6].t5" 0 87.3444 32166 642 0
rnode "BUS[6].t0" 0 87.3444 32062 642 0
rnode "BUS[6].n0" 0 470.403 32114 642 0
rnode "BUS[6].t1" 0 87.3444 32486 642 0
rnode "BUS[6].t3" 0 87.3444 32382 642 0
rnode "BUS[6].n1" 0 467.636 32434 642 0
rnode "BUS[6].n2" 0 273.865 32434 1163 0
rnode "BUS[6].t2" 0 87.3444 32806 642 0
rnode "BUS[6].t4" 0 87.3444 32702 642 0
rnode "BUS[6].n3" 0 467.636 32754 642 0
rnode "BUS[6].n4" 0 236.41 32754 1163 0
rnode "BUS[6].t19" 0 87.3444 33590 643 0
rnode "BUS[6].t21" 0 87.3444 33486 643 0
rnode "BUS[6].n5" 0 470.446 33538 643 0
rnode "BUS[6].n6" 0 209.765 33538 1163 0
rnode "BUS[6].t10" 0 87.3444 36150 643 0
rnode "BUS[6].t14" 0 87.3444 36046 643 0
rnode "BUS[6].n7" 0 473.168 36098 643 0
rnode "BUS[6].t17" 0 87.3444 35830 643 0
rnode "BUS[6].t6" 0 87.3444 35726 643 0
rnode "BUS[6].n8" 0 470.446 35778 643 0
rnode "BUS[6].n9" 0 267.651 35778 1163 0
rnode "BUS[6].t8" 0 87.3444 35510 643 0
rnode "BUS[6].t18" 0 87.3444 35406 643 0
rnode "BUS[6].n10" 0 470.446 35458 643 0
rnode "BUS[6].n11" 0 155.343 35458 1163 0
rnode "BUS[6].t7" 0 87.3444 35190 643 0
rnode "BUS[6].t9" 0 87.3444 35086 643 0
rnode "BUS[6].n12" 0 470.446 35138 643 0
rnode "BUS[6].n13" 0 155.343 35138 1163 0
rnode "BUS[6].t12" 0 87.3444 34870 643 0
rnode "BUS[6].t15" 0 87.3444 34766 643 0
rnode "BUS[6].n14" 0 470.446 34818 643 0
rnode "BUS[6].n15" 0 155.343 34818 1163 0
rnode "BUS[6].t22" 0 87.3444 34550 643 0
rnode "BUS[6].t13" 0 87.3444 34446 643 0
rnode "BUS[6].n16" 0 470.446 34498 643 0
rnode "BUS[6].n17" 0 155.343 34498 1163 0
rnode "BUS[6].t16" 0 87.3444 34230 643 0
rnode "BUS[6].t23" 0 87.3444 34126 643 0
rnode "BUS[6].n18" 0 470.446 34178 643 0
rnode "BUS[6].n19" 0 155.343 34178 1163 0
rnode "BUS[6].t20" 0 87.3444 33910 643 0
rnode "BUS[6].t11" 0 87.3444 33806 643 0
rnode "BUS[6].n20" 0 470.446 33858 643 0
rnode "BUS[6].n21" 0 103.776 33858 1163 0
rnode "BUS[6]" 0 359.712 33772 -136 0
rnode "BUS[6].n22" 0 394.797 33718 1163 0
rnode "swmatrix_Tgate_6.T2" 0 738.627 33794 1223 0
resist "BUS[6].n22" "BUS[6].n21" 0.014625
resist "swmatrix_Tgate_6.T2" "BUS[6].n22" 0.0425197
resist "BUS[6].n22" "BUS[6].n6" 0.2025
resist "BUS[6].n21" "BUS[6].n19" 0.36
resist "BUS[6].n19" "BUS[6].n17" 0.36
resist "BUS[6].n17" "BUS[6].n15" 0.36
resist "BUS[6].n15" "BUS[6].n13" 0.36
resist "BUS[6].n13" "BUS[6].n11" 0.36
resist "BUS[6].n11" "BUS[6].n9" 0.36
resist "BUS[6].n4" "BUS[6].n2" 0.36
resist "BUS[6].n3" "BUS[6].t4" 0.4095
resist "BUS[6].n3" "BUS[6].t2" 0.4095
resist "BUS[6].n1" "BUS[6].t3" 0.4095
resist "BUS[6].n1" "BUS[6].t1" 0.4095
resist "BUS[6].n0" "BUS[6].t0" 0.4095
resist "BUS[6].n0" "BUS[6].t5" 0.4095
resist "BUS[6].n5" "BUS[6].t21" 0.455
resist "BUS[6].n5" "BUS[6].t19" 0.455
resist "BUS[6].n7" "BUS[6].t14" 0.455
resist "BUS[6].n7" "BUS[6].t10" 0.455
resist "BUS[6].n8" "BUS[6].t6" 0.455
resist "BUS[6].n8" "BUS[6].t17" 0.455
resist "BUS[6].n10" "BUS[6].t18" 0.455
resist "BUS[6].n10" "BUS[6].t8" 0.455
resist "BUS[6].n12" "BUS[6].t9" 0.455
resist "BUS[6].n12" "BUS[6].t7" 0.455
resist "BUS[6].n14" "BUS[6].t15" 0.455
resist "BUS[6].n14" "BUS[6].t12" 0.455
resist "BUS[6].n16" "BUS[6].t13" 0.455
resist "BUS[6].n16" "BUS[6].t22" 0.455
resist "BUS[6].n18" "BUS[6].t23" 0.455
resist "BUS[6].n18" "BUS[6].t16" 0.455
resist "BUS[6].n20" "BUS[6].t11" 0.455
resist "BUS[6].n20" "BUS[6].t20" 0.455
resist "BUS[6].n6" "BUS[6].n4" 0.882
resist "BUS[6].n22" "BUS[6]" 0.920551
resist "BUS[6].n6" "BUS[6].n5" 14.8563
resist "BUS[6].n9" "BUS[6].n8" 14.8563
resist "BUS[6].n11" "BUS[6].n10" 14.8563
resist "BUS[6].n13" "BUS[6].n12" 14.8563
resist "BUS[6].n15" "BUS[6].n14" 14.8563
resist "BUS[6].n17" "BUS[6].n16" 14.8563
resist "BUS[6].n19" "BUS[6].n18" 14.8563
resist "BUS[6].n21" "BUS[6].n20" 14.8563
resist "BUS[6].n4" "BUS[6].n3" 15.0146
resist "BUS[6].n2" "BUS[6].n1" 15.0146
resist "BUS[6].n9" "BUS[6].n7" 15.2163
resist "BUS[6].n2" "BUS[6].n0" 15.3746
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 31520 949 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 31520 394 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 123.075 36178 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 36018 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 36018 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 35858 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 35858 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 35698 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 35698 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 35538 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 35538 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 35378 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 35378 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 35218 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 35218 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 35058 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 35058 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 34898 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 34898 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 34738 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 34738 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 34578 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 34578 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 34418 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 34418 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 34258 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 34258 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 34098 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 34098 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 33938 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 33938 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 33778 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 33778 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 33618 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 33618 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 33458 643 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 33458 145 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 31405 516 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 31484 758 0
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.7989
rnode "BUS[5].t3" 0 87.3444 25926 642 0
rnode "BUS[5].t1" 0 87.3444 25822 642 0
rnode "BUS[5].n0" 0 470.403 25874 642 0
rnode "BUS[5].t2" 0 87.3444 26246 642 0
rnode "BUS[5].t5" 0 87.3444 26142 642 0
rnode "BUS[5].n1" 0 467.636 26194 642 0
rnode "BUS[5].n2" 0 273.865 26194 1163 0
rnode "BUS[5].t4" 0 87.3444 26566 642 0
rnode "BUS[5].t0" 0 87.3444 26462 642 0
rnode "BUS[5].n3" 0 467.636 26514 642 0
rnode "BUS[5].n4" 0 236.41 26514 1163 0
rnode "BUS[5].t6" 0 87.3444 27350 643 0
rnode "BUS[5].t14" 0 87.3444 27246 643 0
rnode "BUS[5].n5" 0 470.446 27298 643 0
rnode "BUS[5].n6" 0 209.765 27298 1163 0
rnode "BUS[5].t11" 0 87.3444 29910 643 0
rnode "BUS[5].t19" 0 87.3444 29806 643 0
rnode "BUS[5].n7" 0 473.168 29858 643 0
rnode "BUS[5].t9" 0 87.3444 29590 643 0
rnode "BUS[5].t12" 0 87.3444 29486 643 0
rnode "BUS[5].n8" 0 470.446 29538 643 0
rnode "BUS[5].n9" 0 267.651 29538 1163 0
rnode "BUS[5].t20" 0 87.3444 29270 643 0
rnode "BUS[5].t22" 0 87.3444 29166 643 0
rnode "BUS[5].n10" 0 470.446 29218 643 0
rnode "BUS[5].n11" 0 155.343 29218 1163 0
rnode "BUS[5].t7" 0 87.3444 28950 643 0
rnode "BUS[5].t15" 0 87.3444 28846 643 0
rnode "BUS[5].n12" 0 470.446 28898 643 0
rnode "BUS[5].n13" 0 155.343 28898 1163 0
rnode "BUS[5].t17" 0 87.3444 28630 643 0
rnode "BUS[5].t8" 0 87.3444 28526 643 0
rnode "BUS[5].n14" 0 470.446 28578 643 0
rnode "BUS[5].n15" 0 155.343 28578 1163 0
rnode "BUS[5].t10" 0 87.3444 28310 643 0
rnode "BUS[5].t18" 0 87.3444 28206 643 0
rnode "BUS[5].n16" 0 470.446 28258 643 0
rnode "BUS[5].n17" 0 155.343 28258 1163 0
rnode "BUS[5].t21" 0 87.3444 27990 643 0
rnode "BUS[5].t23" 0 87.3444 27886 643 0
rnode "BUS[5].n18" 0 470.446 27938 643 0
rnode "BUS[5].n19" 0 155.343 27938 1163 0
rnode "BUS[5].t13" 0 87.3444 27670 643 0
rnode "BUS[5].t16" 0 87.3444 27566 643 0
rnode "BUS[5].n20" 0 470.446 27618 643 0
rnode "BUS[5].n21" 0 103.776 27618 1163 0
rnode "BUS[5]" 0 359.712 27532 -136 0
rnode "BUS[5].n22" 0 394.797 27478 1163 0
rnode "swmatrix_Tgate_5.T2" 0 738.627 27554 1223 0
resist "BUS[5].n22" "BUS[5].n21" 0.014625
resist "swmatrix_Tgate_5.T2" "BUS[5].n22" 0.0425197
resist "BUS[5].n22" "BUS[5].n6" 0.2025
resist "BUS[5].n21" "BUS[5].n19" 0.36
resist "BUS[5].n19" "BUS[5].n17" 0.36
resist "BUS[5].n17" "BUS[5].n15" 0.36
resist "BUS[5].n15" "BUS[5].n13" 0.36
resist "BUS[5].n13" "BUS[5].n11" 0.36
resist "BUS[5].n11" "BUS[5].n9" 0.36
resist "BUS[5].n4" "BUS[5].n2" 0.36
resist "BUS[5].n3" "BUS[5].t0" 0.4095
resist "BUS[5].n3" "BUS[5].t4" 0.4095
resist "BUS[5].n1" "BUS[5].t5" 0.4095
resist "BUS[5].n1" "BUS[5].t2" 0.4095
resist "BUS[5].n0" "BUS[5].t1" 0.4095
resist "BUS[5].n0" "BUS[5].t3" 0.4095
resist "BUS[5].n5" "BUS[5].t14" 0.455
resist "BUS[5].n5" "BUS[5].t6" 0.455
resist "BUS[5].n7" "BUS[5].t19" 0.455
resist "BUS[5].n7" "BUS[5].t11" 0.455
resist "BUS[5].n8" "BUS[5].t12" 0.455
resist "BUS[5].n8" "BUS[5].t9" 0.455
resist "BUS[5].n10" "BUS[5].t22" 0.455
resist "BUS[5].n10" "BUS[5].t20" 0.455
resist "BUS[5].n12" "BUS[5].t15" 0.455
resist "BUS[5].n12" "BUS[5].t7" 0.455
resist "BUS[5].n14" "BUS[5].t8" 0.455
resist "BUS[5].n14" "BUS[5].t17" 0.455
resist "BUS[5].n16" "BUS[5].t18" 0.455
resist "BUS[5].n16" "BUS[5].t10" 0.455
resist "BUS[5].n18" "BUS[5].t23" 0.455
resist "BUS[5].n18" "BUS[5].t21" 0.455
resist "BUS[5].n20" "BUS[5].t16" 0.455
resist "BUS[5].n20" "BUS[5].t13" 0.455
resist "BUS[5].n6" "BUS[5].n4" 0.882
resist "BUS[5].n22" "BUS[5]" 0.920551
resist "BUS[5].n6" "BUS[5].n5" 14.8563
resist "BUS[5].n9" "BUS[5].n8" 14.8563
resist "BUS[5].n11" "BUS[5].n10" 14.8563
resist "BUS[5].n13" "BUS[5].n12" 14.8563
resist "BUS[5].n15" "BUS[5].n14" 14.8563
resist "BUS[5].n17" "BUS[5].n16" 14.8563
resist "BUS[5].n19" "BUS[5].n18" 14.8563
resist "BUS[5].n21" "BUS[5].n20" 14.8563
resist "BUS[5].n4" "BUS[5].n3" 15.0146
resist "BUS[5].n2" "BUS[5].n1" 15.0146
resist "BUS[5].n9" "BUS[5].n7" 15.2163
resist "BUS[5].n2" "BUS[5].n0" 15.3746
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 25280 949 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 25280 394 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 123.075 29938 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 29778 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 29778 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 29618 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 29618 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 29458 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 29458 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 29298 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 29298 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 29138 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 29138 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 28978 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 28978 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 28818 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 28818 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 28658 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 28658 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 28498 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 28498 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 28338 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 28338 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 28178 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 28178 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 28018 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 28018 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 27858 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 27858 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 27698 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 27698 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 27538 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 27538 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 27378 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 27378 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 27218 643 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 27218 145 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 25165 516 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 25244 758 0
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.7989
rnode "BUS[1].t19" 0 87.3051 875 651 0
rnode "BUS[1].t20" 0 87.3051 771 651 0
rnode "BUS[1].n0" 0 470.191 823 651 0
rnode "BUS[1].t21" 0 87.3051 1195 651 0
rnode "BUS[1].t23" 0 87.3051 1091 651 0
rnode "BUS[1].n1" 0 467.426 1143 651 0
rnode "BUS[1].n2" 0 273.741 1143 1172 0
rnode "BUS[1].t22" 0 87.3051 1515 651 0
rnode "BUS[1].t18" 0 87.3051 1411 651 0
rnode "BUS[1].n3" 0 467.426 1463 651 0
rnode "BUS[1].n4" 0 236.304 1463 1172 0
rnode "BUS[1].t0" 0 87.3051 2299 652 0
rnode "BUS[1].t3" 0 87.3051 2195 652 0
rnode "BUS[1].n5" 0 470.235 2247 652 0
rnode "BUS[1].n6" 0 209.671 2247 1172 0
rnode "BUS[1].t6" 0 87.3051 4859 652 0
rnode "BUS[1].t13" 0 87.3051 4755 652 0
rnode "BUS[1].n7" 0 472.955 4807 652 0
rnode "BUS[1].t15" 0 87.3051 4539 652 0
rnode "BUS[1].t7" 0 87.3051 4435 652 0
rnode "BUS[1].n8" 0 470.235 4487 652 0
rnode "BUS[1].n9" 0 267.531 4487 1172 0
rnode "BUS[1].t8" 0 87.3051 4219 652 0
rnode "BUS[1].t16" 0 87.3051 4115 652 0
rnode "BUS[1].n10" 0 470.235 4167 652 0
rnode "BUS[1].n11" 0 155.273 4167 1172 0
rnode "BUS[1].t1" 0 87.3051 3899 652 0
rnode "BUS[1].t4" 0 87.3051 3795 652 0
rnode "BUS[1].n12" 0 470.235 3847 652 0
rnode "BUS[1].n13" 0 155.273 3847 1172 0
rnode "BUS[1].t11" 0 87.3051 3579 652 0
rnode "BUS[1].t14" 0 87.3051 3475 652 0
rnode "BUS[1].n14" 0 470.235 3527 652 0
rnode "BUS[1].n15" 0 155.273 3527 1172 0
rnode "BUS[1].t5" 0 87.3051 3259 652 0
rnode "BUS[1].t12" 0 87.3051 3155 652 0
rnode "BUS[1].n16" 0 470.235 3207 652 0
rnode "BUS[1].n17" 0 155.273 3207 1172 0
rnode "BUS[1].t9" 0 87.3051 2939 652 0
rnode "BUS[1].t17" 0 87.3051 2835 652 0
rnode "BUS[1].n18" 0 470.235 2887 652 0
rnode "BUS[1].n19" 0 155.273 2887 1172 0
rnode "BUS[1].t2" 0 87.3051 2619 652 0
rnode "BUS[1].t10" 0 87.3051 2515 652 0
rnode "BUS[1].n20" 0 470.235 2567 652 0
rnode "BUS[1].n21" 0 103.729 2567 1172 0
rnode "BUS[1]" 0 362.152 2480 -136 0
rnode "BUS[1].n22" 0 397.016 2427 1172 0
rnode "swmatrix_Tgate_9.T2" 0 738.295 2503 1232 0
resist "BUS[1].n22" "BUS[1].n21" 0.014625
resist "swmatrix_Tgate_9.T2" "BUS[1].n22" 0.0425197
resist "BUS[1].n22" "BUS[1].n6" 0.2025
resist "BUS[1].n21" "BUS[1].n19" 0.36
resist "BUS[1].n19" "BUS[1].n17" 0.36
resist "BUS[1].n17" "BUS[1].n15" 0.36
resist "BUS[1].n15" "BUS[1].n13" 0.36
resist "BUS[1].n13" "BUS[1].n11" 0.36
resist "BUS[1].n11" "BUS[1].n9" 0.36
resist "BUS[1].n4" "BUS[1].n2" 0.36
resist "BUS[1].n3" "BUS[1].t18" 0.4095
resist "BUS[1].n3" "BUS[1].t22" 0.4095
resist "BUS[1].n1" "BUS[1].t23" 0.4095
resist "BUS[1].n1" "BUS[1].t21" 0.4095
resist "BUS[1].n0" "BUS[1].t20" 0.4095
resist "BUS[1].n0" "BUS[1].t19" 0.4095
resist "BUS[1].n5" "BUS[1].t3" 0.455
resist "BUS[1].n5" "BUS[1].t0" 0.455
resist "BUS[1].n7" "BUS[1].t13" 0.455
resist "BUS[1].n7" "BUS[1].t6" 0.455
resist "BUS[1].n8" "BUS[1].t7" 0.455
resist "BUS[1].n8" "BUS[1].t15" 0.455
resist "BUS[1].n10" "BUS[1].t16" 0.455
resist "BUS[1].n10" "BUS[1].t8" 0.455
resist "BUS[1].n12" "BUS[1].t4" 0.455
resist "BUS[1].n12" "BUS[1].t1" 0.455
resist "BUS[1].n14" "BUS[1].t14" 0.455
resist "BUS[1].n14" "BUS[1].t11" 0.455
resist "BUS[1].n16" "BUS[1].t12" 0.455
resist "BUS[1].n16" "BUS[1].t5" 0.455
resist "BUS[1].n18" "BUS[1].t17" 0.455
resist "BUS[1].n18" "BUS[1].t9" 0.455
resist "BUS[1].n20" "BUS[1].t10" 0.455
resist "BUS[1].n20" "BUS[1].t2" 0.455
resist "BUS[1].n6" "BUS[1].n4" 0.882
resist "BUS[1].n22" "BUS[1]" 0.926917
resist "BUS[1].n6" "BUS[1].n5" 14.8563
resist "BUS[1].n9" "BUS[1].n8" 14.8563
resist "BUS[1].n11" "BUS[1].n10" 14.8563
resist "BUS[1].n13" "BUS[1].n12" 14.8563
resist "BUS[1].n15" "BUS[1].n14" 14.8563
resist "BUS[1].n17" "BUS[1].n16" 14.8563
resist "BUS[1].n19" "BUS[1].n18" 14.8563
resist "BUS[1].n21" "BUS[1].n20" 14.8563
resist "BUS[1].n4" "BUS[1].n3" 15.0146
resist "BUS[1].n2" "BUS[1].n1" 15.0146
resist "BUS[1].n9" "BUS[1].n7" 15.2163
resist "BUS[1].n2" "BUS[1].n0" 15.3746
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 68.6877 229 958 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 94.8454 229 403 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 123.075 4887 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 4727 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 4727 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 4567 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 4567 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 4407 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 4407 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 4247 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 4247 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 4087 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 4087 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 3927 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 3927 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 3767 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 3767 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 3607 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 3607 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 3447 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 3447 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 3287 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 3287 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 3127 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 3127 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 2967 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 2967 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 122.847 2807 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 2807 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 2647 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 2647 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 2487 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 2487 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 2327 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 2327 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 2167 652 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 2167 154 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 114 525 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 193 767 0
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 3.85202
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 4.63322
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.7989
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0 0 180 1404 0
rnode "vss.n0" 0 0 -135 953 0
rnode "vss.n1" 0 0 1871 1556 0
rnode "vss.t113" 0 0 2088 1671 0
rnode "vss.t112" 0 0 2028 1671 0
rnode "vss.n2" 0 0 2320 1697 0
rnode "vss.t111" 0 0 2820 1650 0
rnode "vss.t194" 0 0 2680 1641 0
rnode "vss.n3" 0 0 2732 1615 0
rnode "vss.t152" 0 0 3188 1647 0
rnode "vss.t180" 0 0 4064 1656 0
rnode "vss.t5" 0 0 3960 1656 0
rnode "vss.n4" 0 0 4012 1613 0
rnode "vss.t178" 0 0 4552 1671 0
rnode "vss.t81" 0 0 4801 1671 0
rnode "vss.t366" 0 0 5360 1671 0
rnode "vss.n5" 0 0 5792 1697 0
rnode "vss.n6" 0 0 6096 1697 0
rnode "vss.n7" 0 0 6196 944 0
rnode "vss.t45" 0 0 6596 1650 0
rnode "vss.t261" 0 0 6456 1641 0
rnode "vss.n8" 0 0 6508 1615 0
rnode "vss.t300" 0 0 6680 949 0
rnode "vss.t79" 0 0 6964 1647 0
rnode "vss.t343" 0 0 7840 1656 0
rnode "vss.t333" 0 0 7736 1656 0
rnode "vss.n9" 0 0 7788 1613 0
rnode "swmatrix_Tgate_8.nfet_0.vss" 0 -0 8124 642 0
rnode "vss.t345" 0 0 8328 1671 0
rnode "vss.n10" 0 0 8560 1697 0
rnode "vss.t285" 0 0 9060 1650 0
rnode "vss.t403" 0 0 8920 1641 0
rnode "vss.n11" 0 0 8972 1615 0
rnode "vss.t147" 0 0 9428 1647 0
rnode "vss.t85" 0 0 10304 1656 0
rnode "vss.t149" 0 0 10200 1656 0
rnode "vss.n12" 0 0 10252 1613 0
rnode "vss.t87" 0 0 10792 1671 0
rnode "vss.t347" 0 0 11041 1671 0
rnode "vss.t216" 0 0 11600 1671 0
rnode "vss.n13" 0 0 12032 1697 0
rnode "vss.n14" 0 0 12336 1697 0
rnode "vss.n15" 0 0 12436 944 0
rnode "vss.t77" 0 0 12836 1650 0
rnode "vss.t236" 0 0 12696 1641 0
rnode "vss.n16" 0 0 12748 1615 0
rnode "vss.t105" 0 0 12920 949 0
rnode "vss.t349" 0 0 13204 1647 0
rnode "vss.t319" 0 0 14080 1656 0
rnode "vss.t66" 0 0 13976 1656 0
rnode "vss.n17" 0 0 14028 1613 0
rnode "swmatrix_Tgate_4.nfet_0.vss" 0 -0 14364 642 0
rnode "vss.t317" 0 0 14568 1671 0
rnode "vss.n18" 0 0 14800 1697 0
rnode "vss.t229" 0 0 15300 1650 0
rnode "vss.t218" 0 0 15160 1641 0
rnode "vss.n19" 0 0 15212 1615 0
rnode "vss.t274" 0 0 15668 1647 0
rnode "vss.t339" 0 0 16544 1656 0
rnode "vss.t276" 0 0 16440 1656 0
rnode "vss.n20" 0 0 16492 1613 0
rnode "vss.t337" 0 0 17032 1671 0
rnode "vss.t159" 0 0 17281 1671 0
rnode "vss.t89" 0 0 17840 1671 0
rnode "vss.n21" 0 0 18272 1697 0
rnode "vss.n22" 0 0 18576 1697 0
rnode "vss.n23" 0 0 18676 944 0
rnode "vss.t156" 0 0 19076 1650 0
rnode "vss.t265" 0 0 18936 1641 0
rnode "vss.n24" 0 0 18988 1615 0
rnode "vss.t383" 0 0 19160 949 0
rnode "vss.t161" 0 0 19444 1647 0
rnode "vss.t409" 0 0 20320 1656 0
rnode "vss.t176" 0 0 20216 1656 0
rnode "vss.n25" 0 0 20268 1613 0
rnode "swmatrix_Tgate_7.nfet_0.vss" 0 -0 20604 642 0
rnode "vss.t407" 0 0 20808 1671 0
rnode "vss.n26" 0 0 21040 1697 0
rnode "vss.t33" 0 0 21540 1650 0
rnode "vss.t35" 0 0 21400 1641 0
rnode "vss.n27" 0 0 21452 1615 0
rnode "vss.t164" 0 0 21908 1647 0
rnode "vss.t364" 0 0 22784 1656 0
rnode "vss.t117" 0 0 22680 1656 0
rnode "vss.n28" 0 0 22732 1613 0
rnode "vss.t362" 0 0 23272 1671 0
rnode "vss.t315" 0 0 23521 1671 0
rnode "vss.t40" 0 0 24080 1671 0
rnode "vss.n29" 0 0 24512 1697 0
rnode "vss.n30" 0 0 24816 1697 0
rnode "vss.n31" 0 0 24916 944 0
rnode "vss.t396" 0 0 25316 1650 0
rnode "vss.t263" 0 0 25176 1641 0
rnode "vss.n32" 0 0 25228 1615 0
rnode "vss.t16" 0 0 25400 949 0
rnode "vss.t313" 0 0 25684 1647 0
rnode "vss.t360" 0 0 26560 1656 0
rnode "vss.t372" 0 0 26456 1656 0
rnode "vss.n33" 0 0 26508 1613 0
rnode "swmatrix_Tgate_5.nfet_0.vss" 0 -0 26844 642 0
rnode "vss.t358" 0 0 27048 1671 0
rnode "vss.n34" 0 0 27280 1697 0
rnode "vss.t375" 0 0 27780 1650 0
rnode "vss.t405" 0 0 27640 1641 0
rnode "vss.n35" 0 0 27692 1615 0
rnode "vss.t124" 0 0 28148 1647 0
rnode "vss.t330" 0 0 29024 1656 0
rnode "vss.t91" 0 0 28920 1656 0
rnode "vss.n36" 0 0 28972 1613 0
rnode "vss.t328" 0 0 29512 1671 0
rnode "vss.t128" 0 0 29761 1671 0
rnode "vss.t7" 0 0 30320 1671 0
rnode "vss.n37" 0 0 30752 1697 0
rnode "vss.n38" 0 0 31056 1697 0
rnode "vss.n39" 0 0 31156 944 0
rnode "vss.t139" 0 0 31556 1650 0
rnode "vss.t240" 0 0 31416 1641 0
rnode "vss.n40" 0 0 31468 1615 0
rnode "vss.t70" 0 0 31640 949 0
rnode "vss.t130" 0 0 31924 1647 0
rnode "vss.t252" 0 0 32800 1656 0
rnode "vss.t170" 0 0 32696 1656 0
rnode "vss.n41" 0 0 32748 1613 0
rnode "swmatrix_Tgate_6.nfet_0.vss" 0 -0 33084 642 0
rnode "vss.t254" 0 0 33288 1671 0
rnode "vss.n42" 0 0 33520 1697 0
rnode "vss.t256" 0 0 34020 1650 0
rnode "vss.t37" 0 0 33880 1641 0
rnode "vss.n43" 0 0 33932 1615 0
rnode "vss.t259" 0 0 34388 1647 0
rnode "vss.t141" 0 0 35264 1656 0
rnode "vss.t351" 0 0 35160 1656 0
rnode "vss.n44" 0 0 35212 1613 0
rnode "vss.t143" 0 0 35752 1671 0
rnode "vss.t174" 0 0 36001 1671 0
rnode "vss.t59" 0 0 36560 1671 0
rnode "vss.n45" 0 0 36992 1697 0
rnode "vss.n46" 0 0 37296 1697 0
rnode "vss.n47" 0 0 37396 944 0
rnode "vss.t225" 0 0 37796 1650 0
rnode "vss.t232" 0 0 37656 1641 0
rnode "vss.n48" 0 0 37708 1615 0
rnode "vss.t50" 0 0 37880 949 0
rnode "vss.t172" 0 0 38164 1647 0
rnode "vss.t269" 0 0 39040 1656 0
rnode "vss.t321" 0 0 38936 1656 0
rnode "vss.n49" 0 0 38988 1613 0
rnode "swmatrix_Tgate_0.nfet_0.vss" 0 -0 39324 642 0
rnode "vss.t267" 0 0 39528 1671 0
rnode "vss.n50" 0 0 39760 1697 0
rnode "vss.t272" 0 0 40260 1650 0
rnode "vss.t196" 0 0 40120 1641 0
rnode "vss.n51" 0 0 40172 1615 0
rnode "vss.t108" 0 0 40628 1647 0
rnode "vss.t381" 0 0 41504 1656 0
rnode "vss.t154" 0 0 41400 1656 0
rnode "vss.n52" 0 0 41452 1613 0
rnode "vss.t379" 0 0 41992 1671 0
rnode "vss.t353" 0 0 42241 1671 0
rnode "vss.t227" 0 0 42800 1671 0
rnode "vss.n53" 0 0 43232 1697 0
rnode "vss.n54" 0 0 43536 1697 0
rnode "vss.n55" 0 0 43636 944 0
rnode "vss.t187" 0 0 44036 1650 0
rnode "vss.t248" 0 0 43896 1641 0
rnode "vss.n56" 0 0 43948 1615 0
rnode "vss.t208" 0 0 44120 949 0
rnode "vss.t355" 0 0 44404 1647 0
rnode "vss.t11" 0 0 45280 1656 0
rnode "vss.t283" 0 0 45176 1656 0
rnode "vss.n57" 0 0 45228 1613 0
rnode "swmatrix_Tgate_3.nfet_0.vss" 0 -0 45564 642 0
rnode "vss.t9" 0 0 45768 1671 0
rnode "vss.n58" 0 0 46000 1697 0
rnode "vss.t57" 0 0 46500 1650 0
rnode "vss.t401" 0 0 46360 1641 0
rnode "vss.n59" 0 0 46412 1615 0
rnode "vss.t30" 0 0 46868 1647 0
rnode "vss.t119" 0 0 47744 1656 0
rnode "vss.t377" 0 0 47640 1656 0
rnode "vss.n60" 0 0 47692 1613 0
rnode "vss.t121" 0 0 48232 1671 0
rnode "vss.t168" 0 0 48481 1671 0
rnode "vss.t83" 0 0 49040 1671 0
rnode "vss.n61" 0 0 49472 1697 0
rnode "vss.n62" 0 0 49776 1697 0
rnode "vss.n63" 0 0 49876 944 0
rnode "vss.t289" 0 0 50276 1650 0
rnode "vss.t238" 0 0 50136 1641 0
rnode "vss.n64" 0 0 50188 1615 0
rnode "vss.t309" 0 0 50360 949 0
rnode "vss.t166" 0 0 50644 1647 0
rnode "vss.t96" 0 0 51520 1656 0
rnode "vss.t399" 0 0 51416 1656 0
rnode "vss.n65" 0 0 51468 1613 0
rnode "swmatrix_Tgate_1.nfet_0.vss" 0 -0 51804 642 0
rnode "vss.t94" 0 0 52008 1671 0
rnode "vss.n66" 0 0 52240 1697 0
rnode "vss.t189" 0 0 52740 1650 0
rnode "vss.t220" 0 0 52600 1641 0
rnode "vss.n67" 0 0 52652 1615 0
rnode "vss.t98" 0 0 53108 1647 0
rnode "vss.t368" 0 0 53984 1656 0
rnode "vss.t222" 0 0 53880 1656 0
rnode "vss.n68" 0 0 53932 1613 0
rnode "vss.t370" 0 0 54472 1671 0
rnode "vss.t326" 0 0 54721 1671 0
rnode "vss.t244" 0 0 55280 1671 0
rnode "vss.n69" 0 0 55712 1697 0
rnode "vss.n70" 0 0 56016 1697 0
rnode "vss.n71" 0 0 56116 944 0
rnode "vss.t392" 0 0 56516 1650 0
rnode "vss.t234" 0 0 56376 1641 0
rnode "vss.n72" 0 0 56428 1615 0
rnode "vss.t28" 0 0 56600 949 0
rnode "vss.t324" 0 0 56884 1647 0
rnode "vss.t281" 0 0 57760 1656 0
rnode "vss.t341" 0 0 57656 1656 0
rnode "vss.n73" 0 0 57708 1613 0
rnode "swmatrix_Tgate_2.nfet_0.vss" 0 -0 58044 642 0
rnode "vss.t279" 0 0 58248 1671 0
rnode "vss.n74" 0 0 58480 1697 0
rnode "vss.t293" 0 0 58980 1650 0
rnode "vss.t192" 0 0 58840 1641 0
rnode "vss.n75" 0 0 58892 1615 0
rnode "vss.t303" 0 0 59348 1647 0
rnode "vss.t135" 0 0 60224 1656 0
rnode "vss.t126" 0 0 60120 1656 0
rnode "vss.n76" 0 0 60172 1613 0
rnode "vss.t133" 0 0 60712 1671 0
rnode "vss.t335" 0 0 60961 1671 0
rnode "vss.t394" 0 0 61520 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 61956 1380 0
rnode "vss.t278" 0 0 58188 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 56200 1453 0
rnode "vss.t233" 0 0 56316 1641 0
rnode "vss.t27" 0 0 56540 949 0
rnode "vss.t391" 0 0 56576 1650 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 56656 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 52424 1453 0
rnode "vss.t219" 0 0 52540 1641 0
rnode "vss.t188" 0 0 52800 1650 0
rnode "vss.t97" 0 0 53168 1647 0
rnode "vss.t249" 0 0 53336 1647 0
rnode "vss.t190" 0 0 53560 1647 0
rnode "vss.t221" 0 0 53820 1656 0
rnode "vss.t367" 0 0 54044 1656 0
rnode "vss.t369" 0 0 54412 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 54664 1453 0
rnode "vss.t325" 0 0 54781 1671 0
rnode "vss.t206" 0 0 54965 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 55224 1453 0
rnode "vss.t243" 0 0 55340 1671 0
rnode "vss.n77" 0 0 55627 697 0
rnode "vss.t93" 0 0 51948 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 49960 1453 0
rnode "vss.t237" 0 0 50076 1641 0
rnode "vss.t308" 0 0 50300 949 0
rnode "vss.t288" 0 0 50336 1650 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 50416 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 46184 1453 0
rnode "vss.t400" 0 0 46300 1641 0
rnode "vss.t56" 0 0 46560 1650 0
rnode "vss.t29" 0 0 46928 1647 0
rnode "vss.t136" 0 0 47096 1647 0
rnode "vss.t55" 0 0 47320 1647 0
rnode "vss.t376" 0 0 47580 1656 0
rnode "vss.t118" 0 0 47804 1656 0
rnode "vss.t120" 0 0 48172 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 48424 1453 0
rnode "vss.t167" 0 0 48541 1671 0
rnode "vss.t41" 0 0 48725 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 48984 1453 0
rnode "vss.t82" 0 0 49100 1671 0
rnode "vss.n78" 0 0 49387 697 0
rnode "vss.t8" 0 0 45708 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 43720 1453 0
rnode "vss.t247" 0 0 43836 1641 0
rnode "vss.t207" 0 0 44060 949 0
rnode "vss.t186" 0 0 44096 1650 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 44176 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 39944 1453 0
rnode "vss.t195" 0 0 40060 1641 0
rnode "vss.t271" 0 0 40320 1650 0
rnode "vss.t107" 0 0 40688 1647 0
rnode "vss.t38" 0 0 40856 1647 0
rnode "vss.t270" 0 0 41080 1647 0
rnode "vss.t153" 0 0 41340 1656 0
rnode "vss.t380" 0 0 41564 1656 0
rnode "vss.t378" 0 0 41932 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 42184 1453 0
rnode "vss.t352" 0 0 42301 1671 0
rnode "vss.t182" 0 0 42485 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 42744 1453 0
rnode "vss.t226" 0 0 42860 1671 0
rnode "vss.n79" 0 0 43147 697 0
rnode "vss.t266" 0 0 39468 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 37480 1453 0
rnode "vss.t231" 0 0 37596 1641 0
rnode "vss.t49" 0 0 37820 949 0
rnode "vss.t224" 0 0 37856 1650 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 37936 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 33704 1453 0
rnode "vss.t36" 0 0 33820 1641 0
rnode "vss.t255" 0 0 34080 1650 0
rnode "vss.t258" 0 0 34448 1647 0
rnode "vss.t150" 0 0 34616 1647 0
rnode "vss.t257" 0 0 34840 1647 0
rnode "vss.t350" 0 0 35100 1656 0
rnode "vss.t140" 0 0 35324 1656 0
rnode "vss.t142" 0 0 35692 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 35944 1453 0
rnode "vss.t173" 0 0 36061 1671 0
rnode "vss.t0" 0 0 36245 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 36504 1453 0
rnode "vss.t58" 0 0 36620 1671 0
rnode "vss.n80" 0 0 36907 697 0
rnode "vss.t253" 0 0 33228 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 31240 1453 0
rnode "vss.t239" 0 0 31356 1641 0
rnode "vss.t69" 0 0 31580 949 0
rnode "vss.t138" 0 0 31616 1650 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 31696 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 27464 1453 0
rnode "vss.t404" 0 0 27580 1641 0
rnode "vss.t374" 0 0 27840 1650 0
rnode "vss.t123" 0 0 28208 1647 0
rnode "vss.t162" 0 0 28376 1647 0
rnode "vss.t373" 0 0 28600 1647 0
rnode "vss.t90" 0 0 28860 1656 0
rnode "vss.t329" 0 0 29084 1656 0
rnode "vss.t327" 0 0 29452 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 29704 1453 0
rnode "vss.t127" 0 0 29821 1671 0
rnode "vss.t1" 0 0 30005 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 30264 1453 0
rnode "vss.t6" 0 0 30380 1671 0
rnode "vss.n81" 0 0 30667 697 0
rnode "vss.t357" 0 0 26988 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 25000 1453 0
rnode "vss.t262" 0 0 25116 1641 0
rnode "vss.t15" 0 0 25340 949 0
rnode "vss.t395" 0 0 25376 1650 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 25456 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 21224 1453 0
rnode "vss.t34" 0 0 21340 1641 0
rnode "vss.t32" 0 0 21600 1650 0
rnode "vss.t163" 0 0 21968 1647 0
rnode "vss.t277" 0 0 22136 1647 0
rnode "vss.t31" 0 0 22360 1647 0
rnode "vss.t116" 0 0 22620 1656 0
rnode "vss.t363" 0 0 22844 1656 0
rnode "vss.t361" 0 0 23212 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 23464 1453 0
rnode "vss.t314" 0 0 23581 1671 0
rnode "vss.t42" 0 0 23765 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 24024 1453 0
rnode "vss.t39" 0 0 24140 1671 0
rnode "vss.n82" 0 0 24427 697 0
rnode "vss.t406" 0 0 20748 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 18760 1453 0
rnode "vss.t264" 0 0 18876 1641 0
rnode "vss.t382" 0 0 19100 949 0
rnode "vss.t155" 0 0 19136 1650 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 19216 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 14984 1453 0
rnode "vss.t217" 0 0 15100 1641 0
rnode "vss.t228" 0 0 15360 1650 0
rnode "vss.t273" 0 0 15728 1647 0
rnode "vss.t122" 0 0 15896 1647 0
rnode "vss.t230" 0 0 16120 1647 0
rnode "vss.t275" 0 0 16380 1656 0
rnode "vss.t338" 0 0 16604 1656 0
rnode "vss.t336" 0 0 16972 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 17224 1453 0
rnode "vss.t158" 0 0 17341 1671 0
rnode "vss.t63" 0 0 17525 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 17784 1453 0
rnode "vss.t88" 0 0 17900 1671 0
rnode "vss.n83" 0 0 18187 697 0
rnode "vss.t316" 0 0 14508 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 12520 1453 0
rnode "vss.t235" 0 0 12636 1641 0
rnode "vss.t104" 0 0 12860 949 0
rnode "vss.t76" 0 0 12896 1650 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 12976 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 8744 1453 0
rnode "vss.t402" 0 0 8860 1641 0
rnode "vss.t284" 0 0 9120 1650 0
rnode "vss.t146" 0 0 9488 1647 0
rnode "vss.t145" 0 0 9656 1647 0
rnode "vss.t286" 0 0 9880 1647 0
rnode "vss.t148" 0 0 10140 1656 0
rnode "vss.t84" 0 0 10364 1656 0
rnode "vss.t86" 0 0 10732 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 10984 1453 0
rnode "vss.t346" 0 0 11101 1671 0
rnode "vss.t184" 0 0 11285 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 11544 1453 0
rnode "vss.t215" 0 0 11660 1671 0
rnode "vss.n84" 0 0 11947 697 0
rnode "vss.t344" 0 0 8268 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 6280 1453 0
rnode "vss.t260" 0 0 6396 1641 0
rnode "vss.t299" 0 0 6620 949 0
rnode "vss.t44" 0 0 6656 1650 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 6736 1167 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 2504 1453 0
rnode "vss.t193" 0 0 2620 1641 0
rnode "vss.t110" 0 0 2880 1650 0
rnode "vss.t151" 0 0 3248 1647 0
rnode "vss.t131" 0 0 3416 1647 0
rnode "vss.t109" 0 0 3640 1647 0
rnode "vss.t4" 0 0 3900 1656 0
rnode "vss.t179" 0 0 4124 1656 0
rnode "vss.t177" 0 0 4492 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 4744 1453 0
rnode "vss.t80" 0 0 4861 1671 0
rnode "vss.t181" 0 0 5045 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 5304 1453 0
rnode "vss.t365" 0 0 5420 1671 0
rnode "vss.n85" 0 0 5661 697 0
rnode "vss.n86" 0 0 5329 -24 0
rnode "vss.n87" 0 0 6890 -53 0
rnode "vss.t78" 0 0 7024 1647 0
rnode "vss.t298" 0 0 7074 642 0
rnode "vss.t356" 0 0 7192 1647 0
rnode "vss.t295" 0 0 7234 642 0
rnode "vss.t294" 0 0 7394 642 0
rnode "vss.t43" 0 0 7416 1647 0
rnode "vss.t297" 0 0 7554 642 0
rnode "vss.t332" 0 0 7676 1656 0
rnode "vss.t296" 0 0 7714 642 0
rnode "vss.t301" 0 0 7874 642 0
rnode "vss.t342" 0 0 7900 1656 0
rnode "vss.n88" 0 0 8124 642 0
rnode "vss.n89" 0 0 8202 1552 0
rnode "vss.n90" 0 0 11660 -28 0
rnode "vss.n91" 0 0 13130 -53 0
rnode "vss.t348" 0 0 13264 1647 0
rnode "vss.t103" 0 0 13314 642 0
rnode "vss.t183" 0 0 13432 1647 0
rnode "vss.t100" 0 0 13474 642 0
rnode "vss.t106" 0 0 13634 642 0
rnode "vss.t75" 0 0 13656 1647 0
rnode "vss.t102" 0 0 13794 642 0
rnode "vss.t65" 0 0 13916 1656 0
rnode "vss.t99" 0 0 13954 642 0
rnode "vss.t101" 0 0 14114 642 0
rnode "vss.t318" 0 0 14140 1656 0
rnode "vss.n92" 0 0 14364 642 0
rnode "vss.n93" 0 0 14442 1552 0
rnode "vss.n94" 0 0 17900 -28 0
rnode "vss.n95" 0 0 19370 -53 0
rnode "vss.t160" 0 0 19504 1647 0
rnode "vss.t387" 0 0 19554 642 0
rnode "vss.t290" 0 0 19672 1647 0
rnode "vss.t385" 0 0 19714 642 0
rnode "vss.t389" 0 0 19874 642 0
rnode "vss.t157" 0 0 19896 1647 0
rnode "vss.t386" 0 0 20034 642 0
rnode "vss.t175" 0 0 20156 1656 0
rnode "vss.t384" 0 0 20194 642 0
rnode "vss.t388" 0 0 20354 642 0
rnode "vss.t408" 0 0 20380 1656 0
rnode "vss.n96" 0 0 20604 642 0
rnode "vss.n97" 0 0 20682 1552 0
rnode "vss.n98" 0 0 24140 -28 0
rnode "vss.n99" 0 0 25610 -53 0
rnode "vss.t312" 0 0 25744 1647 0
rnode "vss.t13" 0 0 25794 642 0
rnode "vss.t144" 0 0 25912 1647 0
rnode "vss.t17" 0 0 25954 642 0
rnode "vss.t19" 0 0 26114 642 0
rnode "vss.t397" 0 0 26136 1647 0
rnode "vss.t14" 0 0 26274 642 0
rnode "vss.t371" 0 0 26396 1656 0
rnode "vss.t12" 0 0 26434 642 0
rnode "vss.t18" 0 0 26594 642 0
rnode "vss.t359" 0 0 26620 1656 0
rnode "vss.n100" 0 0 26844 642 0
rnode "vss.n101" 0 0 26922 1552 0
rnode "vss.n102" 0 0 30380 -28 0
rnode "vss.n103" 0 0 31850 -53 0
rnode "vss.t129" 0 0 31984 1647 0
rnode "vss.t67" 0 0 32034 642 0
rnode "vss.t92" 0 0 32152 1647 0
rnode "vss.t74" 0 0 32194 642 0
rnode "vss.t72" 0 0 32354 642 0
rnode "vss.t137" 0 0 32376 1647 0
rnode "vss.t68" 0 0 32514 642 0
rnode "vss.t169" 0 0 32636 1656 0
rnode "vss.t73" 0 0 32674 642 0
rnode "vss.t71" 0 0 32834 642 0
rnode "vss.t251" 0 0 32860 1656 0
rnode "vss.n104" 0 0 33084 642 0
rnode "vss.n105" 0 0 33162 1552 0
rnode "vss.n106" 0 0 36620 -28 0
rnode "vss.n107" 0 0 38090 -53 0
rnode "vss.t171" 0 0 38224 1647 0
rnode "vss.t48" 0 0 38274 642 0
rnode "vss.t250" 0 0 38392 1647 0
rnode "vss.t52" 0 0 38434 642 0
rnode "vss.t51" 0 0 38594 642 0
rnode "vss.t223" 0 0 38616 1647 0
rnode "vss.t47" 0 0 38754 642 0
rnode "vss.t320" 0 0 38876 1656 0
rnode "vss.t54" 0 0 38914 642 0
rnode "vss.t53" 0 0 39074 642 0
rnode "vss.t268" 0 0 39100 1656 0
rnode "vss.n108" 0 0 39324 642 0
rnode "vss.n109" 0 0 39402 1552 0
rnode "vss.n110" 0 0 42860 -28 0
rnode "vss.n111" 0 0 44330 -53 0
rnode "vss.t354" 0 0 44464 1647 0
rnode "vss.t213" 0 0 44514 642 0
rnode "vss.t46" 0 0 44632 1647 0
rnode "vss.t209" 0 0 44674 642 0
rnode "vss.t214" 0 0 44834 642 0
rnode "vss.t185" 0 0 44856 1647 0
rnode "vss.t212" 0 0 44994 642 0
rnode "vss.t282" 0 0 45116 1656 0
rnode "vss.t211" 0 0 45154 642 0
rnode "vss.t210" 0 0 45314 642 0
rnode "vss.t10" 0 0 45340 1656 0
rnode "vss.n112" 0 0 45564 642 0
rnode "vss.n113" 0 0 45642 1552 0
rnode "vss.n114" 0 0 49100 -28 0
rnode "vss.n115" 0 0 50570 -53 0
rnode "vss.t165" 0 0 50704 1647 0
rnode "vss.t305" 0 0 50754 642 0
rnode "vss.t331" 0 0 50872 1647 0
rnode "vss.t304" 0 0 50914 642 0
rnode "vss.t311" 0 0 51074 642 0
rnode "vss.t287" 0 0 51096 1647 0
rnode "vss.t307" 0 0 51234 642 0
rnode "vss.t398" 0 0 51356 1656 0
rnode "vss.t306" 0 0 51394 642 0
rnode "vss.t310" 0 0 51554 642 0
rnode "vss.t95" 0 0 51580 1656 0
rnode "vss.n116" 0 0 51804 642 0
rnode "vss.n117" 0 0 51882 1552 0
rnode "vss.n118" 0 0 55340 -28 0
rnode "vss.n119" 0 0 56810 -53 0
rnode "vss.t323" 0 0 56944 1647 0
rnode "vss.t25" 0 0 56994 642 0
rnode "vss.t322" 0 0 57112 1647 0
rnode "vss.t24" 0 0 57154 642 0
rnode "vss.t22" 0 0 57314 642 0
rnode "vss.t390" 0 0 57336 1647 0
rnode "vss.t26" 0 0 57474 642 0
rnode "vss.t340" 0 0 57596 1656 0
rnode "vss.t23" 0 0 57634 642 0
rnode "vss.t21" 0 0 57794 642 0
rnode "vss.t280" 0 0 57820 1656 0
rnode "vss.n120" 0 0 58044 642 0
rnode "vss.n121" 0 0 58122 1552 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 0 0 58664 1453 0
rnode "vss.t191" 0 0 58780 1641 0
rnode "vss.t292" 0 0 59040 1650 0
rnode "vss.t302" 0 0 59408 1647 0
rnode "vss.t64" 0 0 59576 1647 0
rnode "vss.t291" 0 0 59800 1647 0
rnode "vss.t125" 0 0 60060 1656 0
rnode "vss.t134" 0 0 60284 1656 0
rnode "vss.t132" 0 0 60652 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 0 0 60904 1453 0
rnode "vss.t334" 0 0 61021 1671 0
rnode "vss.t205" 0 0 61205 1671 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 0 0 61464 1453 0
rnode "vss.t393" 0 0 61580 1671 0
rnode "vss.n122" 0 -0 61948 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 61620 1380 0
rnode "vss.n123" 0 0 61468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 61116 1380 0
rnode "vss.n124" 0 0 60909 1560 0
rnode "vss.n125" 0 0 60764 1560 0
rnode "vss.n126" 0 0 60172 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 59716 1380 0
rnode "vss.n127" 0 0 59296 1560 0
rnode "vss.n128" 0 0 58892 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 58484 1380 0
rnode "vss.n129" 0 0 58476 1560 0
rnode "vss.n130" 0 0 58300 1560 0
rnode "vss.n131" 0 0 58044 1250 0
rnode "vss.n132" 0 0 57708 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 57252 1380 0
rnode "vss.n133" 0 0 56832 1560 0
rnode "vss.n134" 0 0 56652 1060 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 56500 1240 0
rnode "vss.n135" 0 0 56428 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0 0 56340 1404 0
rnode "swmatrix_Tgate_2.VSS" 0 0 56339 1344 0
rnode "vss.n136" 0 0 56116 1060 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 56112 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 56020 1380 0
rnode "vss.n137" 0 0 56012 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0 0 55860 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 55716 1380 0
rnode "vss.n138" 0 0 55708 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 55380 1380 0
rnode "vss.n139" 0 0 55228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 54876 1380 0
rnode "vss.n140" 0 0 54669 1560 0
rnode "vss.n141" 0 0 54524 1560 0
rnode "vss.n142" 0 0 53932 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 53476 1380 0
rnode "vss.n143" 0 0 53056 1560 0
rnode "vss.n144" 0 0 52652 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 52244 1380 0
rnode "vss.n145" 0 0 52236 1560 0
rnode "vss.n146" 0 0 52060 1560 0
rnode "vss.n147" 0 0 51804 1250 0
rnode "vss.n148" 0 0 51468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 51012 1380 0
rnode "vss.n149" 0 0 50592 1560 0
rnode "vss.n150" 0 0 50412 1060 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 50260 1240 0
rnode "vss.n151" 0 0 50188 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0 0 50100 1404 0
rnode "swmatrix_Tgate_1.VSS" 0 0 50099 1344 0
rnode "vss.n152" 0 0 49876 1060 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 49872 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 49780 1380 0
rnode "vss.n153" 0 0 49772 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0 0 49620 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 49476 1380 0
rnode "vss.n154" 0 0 49468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 49140 1380 0
rnode "vss.n155" 0 0 48988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 48636 1380 0
rnode "vss.n156" 0 0 48429 1560 0
rnode "vss.n157" 0 0 48284 1560 0
rnode "vss.n158" 0 0 47692 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 47236 1380 0
rnode "vss.n159" 0 0 46816 1560 0
rnode "vss.n160" 0 0 46412 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 46004 1380 0
rnode "vss.n161" 0 0 45996 1560 0
rnode "vss.n162" 0 0 45820 1560 0
rnode "vss.n163" 0 0 45564 1250 0
rnode "vss.n164" 0 0 45228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 44772 1380 0
rnode "vss.n165" 0 0 44352 1560 0
rnode "vss.n166" 0 0 44172 1060 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 44020 1240 0
rnode "vss.n167" 0 0 43948 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0 0 43860 1404 0
rnode "swmatrix_Tgate_3.VSS" 0 0 43859 1344 0
rnode "vss.n168" 0 0 43636 1060 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 43632 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 43540 1380 0
rnode "vss.n169" 0 0 43532 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0 0 43380 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 43236 1380 0
rnode "vss.n170" 0 0 43228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 42900 1380 0
rnode "vss.n171" 0 0 42748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 42396 1380 0
rnode "vss.n172" 0 0 42189 1560 0
rnode "vss.n173" 0 0 42044 1560 0
rnode "vss.n174" 0 0 41452 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 40996 1380 0
rnode "vss.n175" 0 0 40576 1560 0
rnode "vss.n176" 0 0 40172 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 39764 1380 0
rnode "vss.n177" 0 0 39756 1560 0
rnode "vss.n178" 0 0 39580 1560 0
rnode "vss.n179" 0 0 39324 1250 0
rnode "vss.n180" 0 0 38988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 38532 1380 0
rnode "vss.n181" 0 0 38112 1560 0
rnode "vss.n182" 0 0 37932 1060 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 37780 1240 0
rnode "vss.n183" 0 0 37708 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0 0 37620 1404 0
rnode "swmatrix_Tgate_0.VSS" 0 0 37619 1344 0
rnode "vss.n184" 0 0 37396 1060 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 37392 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 37300 1380 0
rnode "vss.n185" 0 0 37292 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0 0 37140 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 36996 1380 0
rnode "vss.n186" 0 0 36988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 36660 1380 0
rnode "vss.n187" 0 0 36508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 36156 1380 0
rnode "vss.n188" 0 0 35949 1560 0
rnode "vss.n189" 0 0 35804 1560 0
rnode "vss.n190" 0 0 35212 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 34756 1380 0
rnode "vss.n191" 0 0 34336 1560 0
rnode "vss.n192" 0 0 33932 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 33524 1380 0
rnode "vss.n193" 0 0 33516 1560 0
rnode "vss.n194" 0 0 33340 1560 0
rnode "vss.n195" 0 0 33084 1250 0
rnode "vss.n196" 0 0 32748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 32292 1380 0
rnode "vss.n197" 0 0 31872 1560 0
rnode "vss.n198" 0 0 31692 1060 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 31540 1240 0
rnode "vss.n199" 0 0 31468 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0 0 31380 1404 0
rnode "swmatrix_Tgate_6.VSS" 0 0 31379 1344 0
rnode "vss.n200" 0 0 31156 1060 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 31152 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 31060 1380 0
rnode "vss.n201" 0 0 31052 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0 0 30900 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 30756 1380 0
rnode "vss.n202" 0 0 30748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 30420 1380 0
rnode "vss.n203" 0 0 30268 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 29916 1380 0
rnode "vss.n204" 0 0 29709 1560 0
rnode "vss.n205" 0 0 29564 1560 0
rnode "vss.n206" 0 0 28972 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 28516 1380 0
rnode "vss.n207" 0 0 28096 1560 0
rnode "vss.n208" 0 0 27692 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 27284 1380 0
rnode "vss.n209" 0 0 27276 1560 0
rnode "vss.n210" 0 0 27100 1560 0
rnode "vss.n211" 0 0 26844 1250 0
rnode "vss.n212" 0 0 26508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 26052 1380 0
rnode "vss.n213" 0 0 25632 1560 0
rnode "vss.n214" 0 0 25452 1060 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 25300 1240 0
rnode "vss.n215" 0 0 25228 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0 0 25140 1404 0
rnode "swmatrix_Tgate_5.VSS" 0 0 25139 1344 0
rnode "vss.n216" 0 0 24916 1060 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 24912 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 24820 1380 0
rnode "vss.n217" 0 0 24812 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0 0 24660 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 24516 1380 0
rnode "vss.n218" 0 0 24508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 24180 1380 0
rnode "vss.n219" 0 0 24028 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 23676 1380 0
rnode "vss.n220" 0 0 23469 1560 0
rnode "vss.n221" 0 0 23324 1560 0
rnode "vss.n222" 0 0 22732 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 22276 1380 0
rnode "vss.n223" 0 0 21856 1560 0
rnode "vss.n224" 0 0 21452 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 21044 1380 0
rnode "vss.n225" 0 0 21036 1560 0
rnode "vss.n226" 0 0 20860 1560 0
rnode "vss.n227" 0 0 20604 1250 0
rnode "vss.n228" 0 0 20268 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 19812 1380 0
rnode "vss.n229" 0 0 19392 1560 0
rnode "vss.n230" 0 0 19212 1060 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 19060 1240 0
rnode "vss.n231" 0 0 18988 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0 0 18900 1404 0
rnode "swmatrix_Tgate_7.VSS" 0 0 18899 1344 0
rnode "vss.n232" 0 0 18676 1060 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 18672 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 18580 1380 0
rnode "vss.n233" 0 0 18572 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0 0 18420 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 18276 1380 0
rnode "vss.n234" 0 0 18268 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 17940 1380 0
rnode "vss.n235" 0 0 17788 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 17436 1380 0
rnode "vss.n236" 0 0 17229 1560 0
rnode "vss.n237" 0 0 17084 1560 0
rnode "vss.n238" 0 0 16492 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 16036 1380 0
rnode "vss.n239" 0 0 15616 1560 0
rnode "vss.n240" 0 0 15212 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 14804 1380 0
rnode "vss.n241" 0 0 14796 1560 0
rnode "vss.n242" 0 0 14620 1560 0
rnode "vss.n243" 0 0 14364 1250 0
rnode "vss.n244" 0 0 14028 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 13572 1380 0
rnode "vss.n245" 0 0 13152 1560 0
rnode "vss.n246" 0 0 12972 1060 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 12820 1240 0
rnode "vss.n247" 0 0 12748 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0 0 12660 1404 0
rnode "swmatrix_Tgate_4.VSS" 0 0 12659 1344 0
rnode "vss.n248" 0 0 12436 1060 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 12432 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 12340 1380 0
rnode "vss.n249" 0 0 12332 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0 0 12180 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 12036 1380 0
rnode "vss.n250" 0 0 12028 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 11700 1380 0
rnode "vss.n251" 0 0 11548 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 11196 1380 0
rnode "vss.n252" 0 0 10989 1560 0
rnode "vss.n253" 0 0 10844 1560 0
rnode "vss.n254" 0 0 10252 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 9796 1380 0
rnode "vss.n255" 0 0 9376 1560 0
rnode "vss.n256" 0 0 8972 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 8564 1380 0
rnode "vss.n257" 0 0 8556 1560 0
rnode "vss.n258" 0 0 8380 1560 0
rnode "vss.n259" 0 0 8124 1250 0
rnode "vss.n260" 0 0 7788 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 7332 1380 0
rnode "vss.n261" 0 0 6912 1560 0
rnode "vss.n262" 0 0 6732 1060 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 6580 1240 0
rnode "vss.n263" 0 0 6508 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0 0 6420 1404 0
rnode "swmatrix_Tgate_8.VSS" 0 0 6419 1344 0
rnode "vss.n264" 0 0 6196 1060 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 6192 1240 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 6100 1380 0
rnode "vss.n265" 0 0 6092 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0 0 5940 1446 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0 0 5796 1380 0
rnode "vss.n266" 0 0 5788 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0 0 5460 1380 0
rnode "vss.n267" 0 0 5308 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0 0 4956 1380 0
rnode "vss.n268" 0 0 4749 1560 0
rnode "vss.n269" 0 0 4604 1560 0
rnode "vss.n270" 0 0 4012 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0 0 3556 1380 0
rnode "vss.n271" 0 0 3136 1560 0
rnode "vss.n272" 0 0 2732 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0 0 2324 1380 0
rnode "vss.n273" 0 0 2316 1560 0
rnode "vss.n274" 0 0 2140 1560 0
rnode "vss.t115" 0 0 1600 1656 0
rnode "vss.t3" 0 0 1496 1656 0
rnode "vss.n275" 0 0 1548 1613 0
rnode "vss.t246" 0 0 724 1647 0
rnode "vss.t204" 0 0 349 958 0
rnode "vss.t61" 0 0 356 1650 0
rnode "vss.t242" 0 0 216 1641 0
rnode "vss.n276" 0 0 268 1615 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0 0 249 1249 0
rnode "vss.n277" 0 0 268 1560 0
rnode "vss.n278" 0 0 401 1069 0
rnode "vss.n279" 0 0 672 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0 0 1092 1380 0
rnode "vss.n280" 0 0 1548 1560 0
rnode "vss.n281" 0 0 1793 1250 0
rnode "swmatrix_Tgate_9.nfet_0.vss" 0 -0 1793 651 0
rnode "vss.n282" 0 0 1793 651 0
rnode "vss.t114" 0 0 1660 1656 0
rnode "vss.t201" 0 0 1543 651 0
rnode "vss.t2" 0 0 1436 1656 0
rnode "vss.t197" 0 0 1383 651 0
rnode "vss.t200" 0 0 1223 651 0
rnode "vss.t62" 0 0 1176 1647 0
rnode "vss.t202" 0 0 1063 651 0
rnode "vss.t20" 0 0 952 1647 0
rnode "vss.t198" 0 0 903 651 0
rnode "vss.t245" 0 0 784 1647 0
rnode "vss.t199" 0 0 743 651 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 0 0 40 1453 0
rnode "vss.t241" 0 0 156 1641 0
rnode "vss.t203" 0 0 289 958 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 0 0 405 1176 0
rnode "vss.t60" 0 0 416 1650 0
rnode "vss.n283" 0 0 559 -48 0
rnode "vss.n284" 0 0 -144 1697 0
rnode "vss" 0 0 -321 1307 0
rnode "ShiftReg_row_10_2$1_0.VSS" 0 0 -317 1449 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0 0 -300 1446 0
rnode "vss.n285" 0 0 -148 1560 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0 0 -140 1380 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0 0 -139 1249 0
rnode "vss.n286" 0 0 -135 1069 0
rnode "swmatrix_Tgate_9.VSS" 0 0 88 1353 0
resist "swmatrix_Tgate_2.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0.00018
resist "swmatrix_Tgate_1.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0.00018
resist "swmatrix_Tgate_3.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0.00018
resist "swmatrix_Tgate_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0.00018
resist "swmatrix_Tgate_6.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0.00018
resist "swmatrix_Tgate_5.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0.00018
resist "swmatrix_Tgate_7.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0.00018
resist "swmatrix_Tgate_4.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0.00018
resist "swmatrix_Tgate_8.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0.00018
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.000183299
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n136" 0.00072
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n152" 0.00072
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n168" 0.00072
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n184" 0.00072
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n200" 0.00072
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n216" 0.00072
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n232" 0.00072
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n248" 0.00072
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" "vss.n264" 0.00072
resist "ShiftReg_row_10_2$1_0.VSS" "vss" 0.000733198
resist "vss.n286" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.000733198
resist "vss.n137" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n153" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n169" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n185" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n201" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n217" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n233" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n249" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "vss.n265" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" 0.00144
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "vss.n285" 0.0014664
resist "vss.n129" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n122" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n145" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n138" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n161" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n154" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n177" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n170" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n193" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n186" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n209" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n202" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n225" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n218" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n241" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n234" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n257" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n250" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "vss.n273" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" 0.00232258
resist "vss.n266" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" 0.00232258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" "ShiftReg_row_10_2$1_0.VSS" 0.00311609
resist "vss.n277" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.00348269
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0.0126477
resist "vss.n135" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n151" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n167" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n183" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n199" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n215" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n231" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n247" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "vss.n263" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" 0.01296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" "vss.n135" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" "vss.n151" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" "vss.n167" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" "vss.n183" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" "vss.n199" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" "vss.n215" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" "vss.n231" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" "vss.n247" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" "vss.n263" 0.01584
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_2.VSS" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VSS" 0.01656
resist "swmatrix_Tgate_9.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0.0168635
resist "vss.n278" "vss.n277" 0.0243788
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n134" 0.02736
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n150" 0.02736
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n166" 0.02736
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n182" 0.02736
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n198" 0.02736
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n214" 0.02736
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n230" 0.02736
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n246" 0.02736
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VSS" "vss.n262" 0.02736
resist "vss.n285" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VSS" 0.0278615
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" "vss.n137" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" "vss.n153" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" "vss.n169" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" "vss.n185" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" "vss.n201" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" "vss.n217" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" "vss.n233" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" "vss.n249" 0.0333174
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" "vss.n265" 0.0333174
resist "vss.n136" "swmatrix_Tgate_2.VSS" 0.04014
resist "vss.n152" "swmatrix_Tgate_1.VSS" 0.04014
resist "vss.n168" "swmatrix_Tgate_3.VSS" 0.04014
resist "vss.n184" "swmatrix_Tgate_0.VSS" 0.04014
resist "vss.n200" "swmatrix_Tgate_6.VSS" 0.04014
resist "vss.n216" "swmatrix_Tgate_5.VSS" 0.04014
resist "vss.n232" "swmatrix_Tgate_7.VSS" 0.04014
resist "vss.n248" "swmatrix_Tgate_4.VSS" 0.04014
resist "vss.n264" "swmatrix_Tgate_8.VSS" 0.04014
resist "swmatrix_Tgate_9.VSS" "vss.n286" 0.0408758
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VSS" 0.0418064
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_0.VSS" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VSS" 0.0418064
resist "vss.n125" "vss.n124" 0.0420968
resist "vss.n141" "vss.n140" 0.0420968
resist "vss.n157" "vss.n156" 0.0420968
resist "vss.n173" "vss.n172" 0.0420968
resist "vss.n189" "vss.n188" 0.0420968
resist "vss.n205" "vss.n204" 0.0420968
resist "vss.n221" "vss.n220" 0.0420968
resist "vss.n237" "vss.n236" 0.0420968
resist "vss.n253" "vss.n252" 0.0420968
resist "vss.n269" "vss.n268" 0.0420968
resist "vss.n134" "vss.n133" 0.043335
resist "vss.n150" "vss.n149" 0.043335
resist "vss.n166" "vss.n165" 0.043335
resist "vss.n182" "vss.n181" 0.043335
resist "vss.n198" "vss.n197" 0.043335
resist "vss.n214" "vss.n213" 0.043335
resist "vss.n230" "vss.n229" 0.043335
resist "vss.n246" "vss.n245" 0.043335
resist "vss.n262" "vss.n261" 0.043335
resist "vss.n123" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n139" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n155" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n171" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n187" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n203" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n219" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n235" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n251" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n267" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" 0.044129
resist "vss.n130" "vss.n129" 0.0510968
resist "vss.n146" "vss.n145" 0.0510968
resist "vss.n162" "vss.n161" 0.0510968
resist "vss.n178" "vss.n177" 0.0510968
resist "vss.n194" "vss.n193" 0.0510968
resist "vss.n210" "vss.n209" 0.0510968
resist "vss.n226" "vss.n225" 0.0510968
resist "vss.n242" "vss.n241" 0.0510968
resist "vss.n258" "vss.n257" 0.0510968
resist "vss.n274" "vss.n273" 0.0510968
resist "vss.n124" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n140" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n156" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n172" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n188" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n204" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n220" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n236" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n252" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n268" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" 0.0600968
resist "vss.n279" "vss.n278" 0.070786
resist "vss.n281" "vss.n280" 0.071129
resist "vss.n131" "vss.n130" 0.0743226
resist "vss.n147" "vss.n146" 0.0743226
resist "vss.n163" "vss.n162" 0.0743226
resist "vss.n179" "vss.n178" 0.0743226
resist "vss.n195" "vss.n194" 0.0743226
resist "vss.n211" "vss.n210" 0.0743226
resist "vss.n227" "vss.n226" 0.0743226
resist "vss.n243" "vss.n242" 0.0743226
resist "vss.n259" "vss.n258" 0.0743226
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n122" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n138" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n154" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n170" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n186" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n202" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n218" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n234" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n250" 0.0952258
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VSS" "vss.n266" 0.0952258
resist "vss.n132" "vss.n131" 0.0975484
resist "vss.n148" "vss.n147" 0.0975484
resist "vss.n164" "vss.n163" 0.0975484
resist "vss.n180" "vss.n179" 0.0975484
resist "vss.n196" "vss.n195" 0.0975484
resist "vss.n212" "vss.n211" 0.0975484
resist "vss.n228" "vss.n227" 0.0975484
resist "vss.n244" "vss.n243" 0.0975484
resist "vss.n260" "vss.n259" 0.0975484
resist "vss.n281" "vss.n274" 0.100742
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n123" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n139" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n155" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n171" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n187" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n203" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n219" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n235" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n251" 0.102194
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VSS" "vss.n267" 0.102194
resist "vss.n128" "vss.n127" 0.11729
resist "vss.n144" "vss.n143" 0.11729
resist "vss.n160" "vss.n159" 0.11729
resist "vss.n176" "vss.n175" 0.11729
resist "vss.n192" "vss.n191" 0.11729
resist "vss.n208" "vss.n207" 0.11729
resist "vss.n224" "vss.n223" 0.11729
resist "vss.n240" "vss.n239" 0.11729
resist "vss.n256" "vss.n255" 0.11729
resist "vss.n272" "vss.n271" 0.11729
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n128" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n144" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n160" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n176" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n192" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n208" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n224" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n240" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n256" 0.118452
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__filltie$1_1.VSS" "vss.n272" 0.118452
resist "vss.n133" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n149" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n165" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n181" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n197" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n213" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n229" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n245" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "vss.n261" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.120883
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n279" 0.121912
resist "vss.n127" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n143" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n159" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n175" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n191" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n207" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n223" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n239" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n255" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "vss.n271" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" 0.121935
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n132" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n126" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n148" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n142" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n164" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n158" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n180" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n174" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n196" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n190" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n212" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n206" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n228" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n222" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n244" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n238" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" "vss.n260" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n254" 0.132387
resist "vss.n280" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VSS" 0.132387
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VSS" "vss.n270" 0.132387
resist "vss.n126" "vss.n125" 0.171871
resist "vss.n142" "vss.n141" 0.171871
resist "vss.n158" "vss.n157" 0.171871
resist "vss.n174" "vss.n173" 0.171871
resist "vss.n190" "vss.n189" 0.171871
resist "vss.n206" "vss.n205" 0.171871
resist "vss.n222" "vss.n221" 0.171871
resist "vss.n238" "vss.n237" 0.171871
resist "vss.n254" "vss.n253" 0.171871
resist "vss.n270" "vss.n269" 0.171871
resist "swmatrix_Tgate_9.nfet_0.vss" "vss.n281" 0.709342
resist "vss.n131" "swmatrix_Tgate_2.nfet_0.vss" 0.72
resist "vss.n147" "swmatrix_Tgate_1.nfet_0.vss" 0.72
resist "vss.n163" "swmatrix_Tgate_3.nfet_0.vss" 0.72
resist "vss.n179" "swmatrix_Tgate_0.nfet_0.vss" 0.72
resist "vss.n195" "swmatrix_Tgate_6.nfet_0.vss" 0.72
resist "vss.n211" "swmatrix_Tgate_5.nfet_0.vss" 0.72
resist "vss.n227" "swmatrix_Tgate_7.nfet_0.vss" 0.72
resist "vss.n243" "swmatrix_Tgate_4.nfet_0.vss" 0.72
resist "vss.n259" "swmatrix_Tgate_8.nfet_0.vss" 0.72
resist "vss.n282" "swmatrix_Tgate_9.nfet_0.vss" 1.48571
resist "vss.n88" "swmatrix_Tgate_8.nfet_0.vss" 1.48571
resist "vss.n92" "swmatrix_Tgate_4.nfet_0.vss" 1.48571
resist "vss.n96" "swmatrix_Tgate_7.nfet_0.vss" 1.48571
resist "vss.n100" "swmatrix_Tgate_5.nfet_0.vss" 1.48571
resist "vss.n104" "swmatrix_Tgate_6.nfet_0.vss" 1.48571
resist "vss.n108" "swmatrix_Tgate_0.nfet_0.vss" 1.48571
resist "vss.n112" "swmatrix_Tgate_3.nfet_0.vss" 1.48571
resist "vss.n116" "swmatrix_Tgate_1.nfet_0.vss" 1.48571
resist "vss.n120" "swmatrix_Tgate_2.nfet_0.vss" 1.48571
resist "vss.n75" "vss.t192" 1.84937
resist "vss.n72" "vss.t234" 1.84937
resist "vss.n67" "vss.t220" 1.84937
resist "vss.n64" "vss.t238" 1.84937
resist "vss.n59" "vss.t401" 1.84937
resist "vss.n56" "vss.t248" 1.84937
resist "vss.n51" "vss.t196" 1.84937
resist "vss.n48" "vss.t232" 1.84937
resist "vss.n43" "vss.t37" 1.84937
resist "vss.n40" "vss.t240" 1.84937
resist "vss.n35" "vss.t405" 1.84937
resist "vss.n32" "vss.t263" 1.84937
resist "vss.n27" "vss.t35" 1.84937
resist "vss.n24" "vss.t265" 1.84937
resist "vss.n19" "vss.t218" 1.84937
resist "vss.n16" "vss.t236" 1.84937
resist "vss.n11" "vss.t403" 1.84937
resist "vss.n8" "vss.t261" 1.84937
resist "vss.n3" "vss.t194" 1.84937
resist "vss.n276" "vss.t242" 1.84937
resist "vss.n73" "vss.t341" 2.07342
resist "vss.n73" "vss.t281" 2.07342
resist "vss.n76" "vss.t126" 2.07342
resist "vss.n76" "vss.t135" 2.07342
resist "vss.n65" "vss.t399" 2.07342
resist "vss.n65" "vss.t96" 2.07342
resist "vss.n68" "vss.t222" 2.07342
resist "vss.n68" "vss.t368" 2.07342
resist "vss.n57" "vss.t283" 2.07342
resist "vss.n57" "vss.t11" 2.07342
resist "vss.n60" "vss.t377" 2.07342
resist "vss.n60" "vss.t119" 2.07342
resist "vss.n49" "vss.t321" 2.07342
resist "vss.n49" "vss.t269" 2.07342
resist "vss.n52" "vss.t154" 2.07342
resist "vss.n52" "vss.t381" 2.07342
resist "vss.n41" "vss.t170" 2.07342
resist "vss.n41" "vss.t252" 2.07342
resist "vss.n44" "vss.t351" 2.07342
resist "vss.n44" "vss.t141" 2.07342
resist "vss.n33" "vss.t372" 2.07342
resist "vss.n33" "vss.t360" 2.07342
resist "vss.n36" "vss.t91" 2.07342
resist "vss.n36" "vss.t330" 2.07342
resist "vss.n25" "vss.t176" 2.07342
resist "vss.n25" "vss.t409" 2.07342
resist "vss.n28" "vss.t117" 2.07342
resist "vss.n28" "vss.t364" 2.07342
resist "vss.n17" "vss.t66" 2.07342
resist "vss.n17" "vss.t319" 2.07342
resist "vss.n20" "vss.t276" 2.07342
resist "vss.n20" "vss.t339" 2.07342
resist "vss.n9" "vss.t333" 2.07342
resist "vss.n9" "vss.t343" 2.07342
resist "vss.n12" "vss.t149" 2.07342
resist "vss.n12" "vss.t85" 2.07342
resist "vss.n275" "vss.t3" 2.07342
resist "vss.n275" "vss.t115" 2.07342
resist "vss.n4" "vss.t5" 2.07342
resist "vss.n4" "vss.t180" 2.07342
resist "vss.n129" "vss.n74" 3.6289
resist "vss.n137" "vss.n70" 3.6289
resist "vss.n145" "vss.n66" 3.6289
resist "vss.n138" "vss.n69" 3.6289
resist "vss.n153" "vss.n62" 3.6289
resist "vss.n161" "vss.n58" 3.6289
resist "vss.n154" "vss.n61" 3.6289
resist "vss.n169" "vss.n54" 3.6289
resist "vss.n177" "vss.n50" 3.6289
resist "vss.n170" "vss.n53" 3.6289
resist "vss.n185" "vss.n46" 3.6289
resist "vss.n193" "vss.n42" 3.6289
resist "vss.n186" "vss.n45" 3.6289
resist "vss.n201" "vss.n38" 3.6289
resist "vss.n209" "vss.n34" 3.6289
resist "vss.n202" "vss.n37" 3.6289
resist "vss.n217" "vss.n30" 3.6289
resist "vss.n225" "vss.n26" 3.6289
resist "vss.n218" "vss.n29" 3.6289
resist "vss.n233" "vss.n22" 3.6289
resist "vss.n241" "vss.n18" 3.6289
resist "vss.n234" "vss.n21" 3.6289
resist "vss.n249" "vss.n14" 3.6289
resist "vss.n257" "vss.n10" 3.6289
resist "vss.n250" "vss.n13" 3.6289
resist "vss.n265" "vss.n6" 3.6289
resist "vss.n273" "vss.n2" 3.6289
resist "vss.n266" "vss.n5" 3.6289
resist "vss.n285" "vss.n284" 3.6289
resist "vss.n75" "vss.t293" 3.96
resist "vss.n72" "vss.t392" 3.96
resist "vss.n67" "vss.t189" 3.96
resist "vss.n64" "vss.t289" 3.96
resist "vss.n59" "vss.t57" 3.96
resist "vss.n56" "vss.t187" 3.96
resist "vss.n51" "vss.t272" 3.96
resist "vss.n48" "vss.t225" 3.96
resist "vss.n43" "vss.t256" 3.96
resist "vss.n40" "vss.t139" 3.96
resist "vss.n35" "vss.t375" 3.96
resist "vss.n32" "vss.t396" 3.96
resist "vss.n27" "vss.t33" 3.96
resist "vss.n24" "vss.t156" 3.96
resist "vss.n19" "vss.t229" 3.96
resist "vss.n16" "vss.t77" 3.96
resist "vss.n11" "vss.t285" 3.96
resist "vss.n8" "vss.t45" 3.96
resist "vss.n3" "vss.t111" 3.96
resist "vss.n276" "vss.t61" 3.96
resist "vss.n124" "vss.t335" 4.51221
resist "vss.n140" "vss.t326" 4.51221
resist "vss.n156" "vss.t168" 4.51221
resist "vss.n172" "vss.t353" 4.51221
resist "vss.n188" "vss.t174" 4.51221
resist "vss.n204" "vss.t128" 4.51221
resist "vss.n220" "vss.t315" 4.51221
resist "vss.n236" "vss.t159" 4.51221
resist "vss.n252" "vss.t347" 4.51221
resist "vss.n268" "vss.t81" 4.51221
resist "vss.n278" "vss.t204" 4.63939
resist "vss.n130" "vss.t279" 4.63939
resist "vss.n125" "vss.t133" 4.63939
resist "vss.n123" "vss.t394" 4.63939
resist "vss.n134" "vss.t28" 4.63939
resist "vss.n146" "vss.t94" 4.63939
resist "vss.n141" "vss.t370" 4.63939
resist "vss.n139" "vss.t244" 4.63939
resist "vss.n150" "vss.t309" 4.63939
resist "vss.n162" "vss.t9" 4.63939
resist "vss.n157" "vss.t121" 4.63939
resist "vss.n155" "vss.t83" 4.63939
resist "vss.n166" "vss.t208" 4.63939
resist "vss.n178" "vss.t267" 4.63939
resist "vss.n173" "vss.t379" 4.63939
resist "vss.n171" "vss.t227" 4.63939
resist "vss.n182" "vss.t50" 4.63939
resist "vss.n194" "vss.t254" 4.63939
resist "vss.n189" "vss.t143" 4.63939
resist "vss.n187" "vss.t59" 4.63939
resist "vss.n198" "vss.t70" 4.63939
resist "vss.n210" "vss.t358" 4.63939
resist "vss.n205" "vss.t328" 4.63939
resist "vss.n203" "vss.t7" 4.63939
resist "vss.n214" "vss.t16" 4.63939
resist "vss.n226" "vss.t407" 4.63939
resist "vss.n221" "vss.t362" 4.63939
resist "vss.n219" "vss.t40" 4.63939
resist "vss.n230" "vss.t383" 4.63939
resist "vss.n242" "vss.t317" 4.63939
resist "vss.n237" "vss.t337" 4.63939
resist "vss.n235" "vss.t89" 4.63939
resist "vss.n246" "vss.t105" 4.63939
resist "vss.n258" "vss.t345" 4.63939
resist "vss.n253" "vss.t87" 4.63939
resist "vss.n251" "vss.t216" 4.63939
resist "vss.n262" "vss.t300" 4.63939
resist "vss.n274" "vss.t113" 4.63939
resist "vss.n269" "vss.t178" 4.63939
resist "vss.n267" "vss.t366" 4.63939
resist "vss.n286" "vss.n0" 5.28419
resist "vss.n136" "vss.n71" 5.28419
resist "vss.n152" "vss.n63" 5.28419
resist "vss.n168" "vss.n55" 5.28419
resist "vss.n184" "vss.n47" 5.28419
resist "vss.n200" "vss.n39" 5.28419
resist "vss.n216" "vss.n31" 5.28419
resist "vss.n232" "vss.n23" 5.28419
resist "vss.n248" "vss.n15" 5.28419
resist "vss.n264" "vss.n7" 5.28419
resist "vss.n132" "vss.n73" 6.4037
resist "vss.n126" "vss.n76" 6.4037
resist "vss.n148" "vss.n65" 6.4037
resist "vss.n142" "vss.n68" 6.4037
resist "vss.n164" "vss.n57" 6.4037
resist "vss.n158" "vss.n60" 6.4037
resist "vss.n180" "vss.n49" 6.4037
resist "vss.n174" "vss.n52" 6.4037
resist "vss.n196" "vss.n41" 6.4037
resist "vss.n190" "vss.n44" 6.4037
resist "vss.n212" "vss.n33" 6.4037
resist "vss.n206" "vss.n36" 6.4037
resist "vss.n228" "vss.n25" 6.4037
resist "vss.n222" "vss.n28" 6.4037
resist "vss.n244" "vss.n17" 6.4037
resist "vss.n238" "vss.n20" 6.4037
resist "vss.n260" "vss.n9" 6.4037
resist "vss.n254" "vss.n12" 6.4037
resist "vss.n280" "vss.n275" 6.4037
resist "vss.n270" "vss.n4" 6.4037
resist "vss.n128" "vss.n75" 6.40761
resist "vss.n135" "vss.n72" 6.40761
resist "vss.n144" "vss.n67" 6.40761
resist "vss.n151" "vss.n64" 6.40761
resist "vss.n160" "vss.n59" 6.40761
resist "vss.n167" "vss.n56" 6.40761
resist "vss.n176" "vss.n51" 6.40761
resist "vss.n183" "vss.n48" 6.40761
resist "vss.n192" "vss.n43" 6.40761
resist "vss.n199" "vss.n40" 6.40761
resist "vss.n208" "vss.n35" 6.40761
resist "vss.n215" "vss.n32" 6.40761
resist "vss.n224" "vss.n27" 6.40761
resist "vss.n231" "vss.n24" 6.40761
resist "vss.n240" "vss.n19" 6.40761
resist "vss.n247" "vss.n16" 6.40761
resist "vss.n256" "vss.n11" 6.40761
resist "vss.n263" "vss.n8" 6.40761
resist "vss.n272" "vss.n3" 6.40761
resist "vss.n277" "vss.n276" 6.40761
resist "vss.n127" "vss.t303" 8.79652
resist "vss.n133" "vss.t324" 8.79652
resist "vss.n143" "vss.t98" 8.79652
resist "vss.n149" "vss.t166" 8.79652
resist "vss.n159" "vss.t30" 8.79652
resist "vss.n165" "vss.t355" 8.79652
resist "vss.n175" "vss.t108" 8.79652
resist "vss.n181" "vss.t172" 8.79652
resist "vss.n191" "vss.t259" 8.79652
resist "vss.n197" "vss.t130" 8.79652
resist "vss.n207" "vss.t124" 8.79652
resist "vss.n213" "vss.t313" 8.79652
resist "vss.n223" "vss.t164" 8.79652
resist "vss.n229" "vss.t161" 8.79652
resist "vss.n239" "vss.t274" 8.79652
resist "vss.n245" "vss.t349" 8.79652
resist "vss.n255" "vss.t147" 8.79652
resist "vss.n261" "vss.t79" 8.79652
resist "vss.n271" "vss.t152" 8.79652
resist "vss.n279" "vss.t246" 8.79652
resist "vss.n284" "vss.n0" 24.0345
resist "vss.t60" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 29.3755
resist "vss.t43" "vss.t294" 34.309
resist "vss.t75" "vss.t106" 34.309
resist "vss.t157" "vss.t389" 34.309
resist "vss.t397" "vss.t19" 34.309
resist "vss.t137" "vss.t72" 34.309
resist "vss.t223" "vss.t51" 34.309
resist "vss.t185" "vss.t214" 34.309
resist "vss.t287" "vss.t311" 34.309
resist "vss.t390" "vss.t22" 34.309
resist "vss.t342" "vss.t301" 40.547
resist "vss.t318" "vss.t101" 40.547
resist "vss.t408" "vss.t388" 40.547
resist "vss.t359" "vss.t18" 40.547
resist "vss.t251" "vss.t71" 40.547
resist "vss.t268" "vss.t53" 40.547
resist "vss.t10" "vss.t210" 40.547
resist "vss.t95" "vss.t310" 40.547
resist "vss.t280" "vss.t21" 40.547
resist "vss.t296" "vss.t332" 59.261
resist "vss.t99" "vss.t65" 59.261
resist "vss.t384" "vss.t175" 59.261
resist "vss.t12" "vss.t371" 59.261
resist "vss.t73" "vss.t169" 59.261
resist "vss.t54" "vss.t320" 59.261
resist "vss.t211" "vss.t282" 59.261
resist "vss.t306" "vss.t398" 59.261
resist "vss.t23" "vss.t340" 59.261
resist "vss.t199" "vss.t245" 63.9395
resist "vss.t295" "vss.t356" 65.499
resist "vss.t100" "vss.t183" 65.499
resist "vss.t385" "vss.t290" 65.499
resist "vss.t17" "vss.t144" 65.499
resist "vss.t74" "vss.t92" 65.499
resist "vss.t52" "vss.t250" 65.499
resist "vss.t209" "vss.t46" 65.499
resist "vss.t304" "vss.t331" 65.499
resist "vss.t24" "vss.t322" 65.499
resist "vss.n122" "vss.t393" 72.5522
resist "vss.t62" "vss.t200" 73.2965
resist "vss.t198" "vss.t20" 76.4156
resist "vss.t298" "vss.t78" 77.975
resist "vss.t103" "vss.t348" 77.975
resist "vss.t387" "vss.t160" 77.975
resist "vss.t13" "vss.t312" 77.975
resist "vss.t67" "vss.t129" 77.975
resist "vss.t48" "vss.t171" 77.975
resist "vss.t213" "vss.t354" 77.975
resist "vss.t305" "vss.t165" 77.975
resist "vss.t25" "vss.t323" 77.975
resist "vss.t197" "vss.t2" 82.6536
resist "vss.t44" "vss.t299" 95.4323
resist "vss.t76" "vss.t104" 95.4323
resist "vss.t155" "vss.t382" 95.4323
resist "vss.t395" "vss.t15" 95.4323
resist "vss.t138" "vss.t69" 95.4323
resist "vss.t224" "vss.t49" 95.4323
resist "vss.t186" "vss.t207" 95.4323
resist "vss.t288" "vss.t308" 95.4323
resist "vss.t391" "vss.t27" 95.4323
resist "vss.n282" "vss.n1" 121.641
resist "vss.n89" "vss.n88" 121.641
resist "vss.n93" "vss.n92" 121.641
resist "vss.n97" "vss.n96" 121.641
resist "vss.n101" "vss.n100" 121.641
resist "vss.n105" "vss.n104" 121.641
resist "vss.n109" "vss.n108" 121.641
resist "vss.n113" "vss.n112" 121.641
resist "vss.n117" "vss.n116" 121.641
resist "vss.n121" "vss.n120" 121.641
resist "vss.t2" "vss.t201" 166.867
resist "vss.t20" "vss.t202" 173.105
resist "vss.t202" "vss.t62" 176.224
resist "vss.t201" "vss.t114" 182.462
resist "vss.t356" "vss.t298" 184.021
resist "vss.t183" "vss.t103" 184.021
resist "vss.t290" "vss.t387" 184.021
resist "vss.t144" "vss.t13" 184.021
resist "vss.t92" "vss.t67" 184.021
resist "vss.t250" "vss.t48" 184.021
resist "vss.t46" "vss.t213" 184.021
resist "vss.t331" "vss.t305" 184.021
resist "vss.t322" "vss.t25" 184.021
resist "vss.t245" "vss.t198" 185.581
resist "vss.t332" "vss.t297" 190.259
resist "vss.t65" "vss.t102" 190.259
resist "vss.t175" "vss.t386" 190.259
resist "vss.t371" "vss.t14" 190.259
resist "vss.t169" "vss.t68" 190.259
resist "vss.t320" "vss.t47" 190.259
resist "vss.t282" "vss.t212" 190.259
resist "vss.t398" "vss.t307" 190.259
resist "vss.t340" "vss.t26" 190.259
resist "vss.t114" "vss.n282" 207.414
resist "vss.t78" "vss.n87" 208.973
resist "vss.t348" "vss.n91" 208.973
resist "vss.t160" "vss.n95" 208.973
resist "vss.t312" "vss.n99" 208.973
resist "vss.t129" "vss.n103" 208.973
resist "vss.t171" "vss.n107" 208.973
resist "vss.t354" "vss.n111" 208.973
resist "vss.t165" "vss.n115" 208.973
resist "vss.t323" "vss.n119" 208.973
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t44" 212.072
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t76" 212.072
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t155" 212.072
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t395" 212.072
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t138" 212.072
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t224" 212.072
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t186" 212.072
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t288" 212.072
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t391" 212.072
resist "vss.t297" "vss.t43" 215.211
resist "vss.t102" "vss.t75" 215.211
resist "vss.t386" "vss.t157" 215.211
resist "vss.t14" "vss.t397" 215.211
resist "vss.t68" "vss.t137" 215.211
resist "vss.t47" "vss.t223" 215.211
resist "vss.t212" "vss.t185" 215.211
resist "vss.t307" "vss.t287" 215.211
resist "vss.t26" "vss.t390" 215.211
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n7" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n15" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n23" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n31" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n39" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n47" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n55" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n63" 222.675
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n71" 222.675
resist "vss.n84" "vss.n13" 225.326
resist "vss.n83" "vss.n21" 225.326
resist "vss.n82" "vss.n29" 225.326
resist "vss.n81" "vss.n37" 225.326
resist "vss.n80" "vss.n45" 225.326
resist "vss.n79" "vss.n53" 225.326
resist "vss.n78" "vss.n61" 225.326
resist "vss.n77" "vss.n69" 225.326
resist "vss.t200" "vss.t197" 249.52
resist "vss.t294" "vss.t295" 249.52
resist "vss.t301" "vss.t296" 249.52
resist "vss.t106" "vss.t100" 249.52
resist "vss.t101" "vss.t99" 249.52
resist "vss.t389" "vss.t385" 249.52
resist "vss.t388" "vss.t384" 249.52
resist "vss.t19" "vss.t17" 249.52
resist "vss.t18" "vss.t12" 249.52
resist "vss.t72" "vss.t74" 249.52
resist "vss.t71" "vss.t73" 249.52
resist "vss.t51" "vss.t52" 249.52
resist "vss.t53" "vss.t54" 249.52
resist "vss.t214" "vss.t209" 249.52
resist "vss.t210" "vss.t211" 249.52
resist "vss.t311" "vss.t304" 249.52
resist "vss.t310" "vss.t306" 249.52
resist "vss.t22" "vss.t24" 249.52
resist "vss.t21" "vss.t23" 249.52
resist "vss.n7" "vss.n6" 265.09
resist "vss.n15" "vss.n14" 265.09
resist "vss.n23" "vss.n22" 265.09
resist "vss.n31" "vss.n30" 265.09
resist "vss.n39" "vss.n38" 265.09
resist "vss.n47" "vss.n46" 265.09
resist "vss.n55" "vss.n54" 265.09
resist "vss.n63" "vss.n62" 265.09
resist "vss.n71" "vss.n70" 265.09
resist "vss.n283" "vss.t199" 286.948
resist "vss.n89" "vss.t344" 289.084
resist "vss.n93" "vss.t316" 289.084
resist "vss.n97" "vss.t406" 289.084
resist "vss.n101" "vss.t357" 289.084
resist "vss.n105" "vss.t253" 289.084
resist "vss.n109" "vss.t266" 289.084
resist "vss.n113" "vss.t8" 289.084
resist "vss.n117" "vss.t93" 289.084
resist "vss.n121" "vss.t278" 289.084
resist "vss.t260" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t235" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t264" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t262" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t239" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t231" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t247" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t237" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t233" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 307.504
resist "vss.t241" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" 309.778
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" "vss.t203" 309.778
resist "vss.n85" "vss.n5" 347.268
resist "vss.n88" "vss.t342" 349.328
resist "vss.n92" "vss.t318" 349.328
resist "vss.n96" "vss.t408" 349.328
resist "vss.n100" "vss.t359" 349.328
resist "vss.n104" "vss.t251" 349.328
resist "vss.n108" "vss.t268" 349.328
resist "vss.n112" "vss.t10" 349.328
resist "vss.n116" "vss.t95" 349.328
resist "vss.n120" "vss.t280" 349.328
resist "vss.t365" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 352.078
resist "vss.t203" "vss.t241" 355.177
resist "vss.n283" "vss.t60" 381.882
resist "vss.n87" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n91" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n95" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n99" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n103" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n107" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n111" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n115" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "vss.n119" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VPW" 408.238
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VPW" "vss.n0" 467.338
resist "vss.t402" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t215" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t217" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t88" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t34" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t39" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t404" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t36" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t58" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t195" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t226" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t400" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t82" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t219" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t243" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t191" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 508.086
resist "vss.t393" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" 508.086
resist "vss.t346" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t158" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t314" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t127" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t173" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t352" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t167" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t325" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t334" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 512.466
resist "vss.t193" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" 514.325
resist "vss.t80" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" 518.758
resist "vss.t299" "vss.t260" 593.801
resist "vss.t104" "vss.t235" 593.801
resist "vss.t382" "vss.t264" 593.801
resist "vss.t15" "vss.t262" 593.801
resist "vss.t69" "vss.t239" 593.801
resist "vss.t49" "vss.t231" 593.801
resist "vss.t207" "vss.t247" 593.801
resist "vss.t308" "vss.t237" 593.801
resist "vss.t27" "vss.t233" 593.801
resist "vss.n85" "vss.t365" 638.866
resist "vss.t112" "vss.n1" 696.112
resist "vss.t145" "vss.t146" 735.849
resist "vss.t122" "vss.t273" 735.849
resist "vss.t277" "vss.t163" 735.849
resist "vss.t162" "vss.t123" 735.849
resist "vss.t150" "vss.t258" 735.849
resist "vss.t38" "vss.t107" 735.849
resist "vss.t136" "vss.t29" 735.849
resist "vss.t249" "vss.t97" 735.849
resist "vss.t64" "vss.t302" 735.849
resist "vss.t131" "vss.t151" 744.884
resist "vss.n84" "vss.t215" 760.807
resist "vss.n83" "vss.t88" 760.807
resist "vss.n82" "vss.t39" 760.807
resist "vss.n81" "vss.t6" 760.807
resist "vss.n80" "vss.t58" 760.807
resist "vss.n79" "vss.t226" 760.807
resist "vss.n78" "vss.t82" 760.807
resist "vss.n77" "vss.t243" 760.807
resist "vss.n6" "vss.n5" 805.873
resist "vss.n14" "vss.n13" 805.873
resist "vss.n22" "vss.n21" 805.873
resist "vss.n30" "vss.n29" 805.873
resist "vss.n38" "vss.n37" 805.873
resist "vss.n46" "vss.n45" 805.873
resist "vss.n54" "vss.n53" 805.873
resist "vss.n62" "vss.n61" 805.873
resist "vss.n70" "vss.n69" 805.873
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n10" 805.93
resist "vss.t184" "vss.t346" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n18" 805.93
resist "vss.t63" "vss.t158" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n26" 805.93
resist "vss.t42" "vss.t314" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n34" 805.93
resist "vss.t1" "vss.t127" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n42" 805.93
resist "vss.t0" "vss.t173" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n50" 805.93
resist "vss.t182" "vss.t352" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n58" 805.93
resist "vss.t41" "vss.t167" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n66" 805.93
resist "vss.t206" "vss.t325" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n74" 805.93
resist "vss.t205" "vss.t334" 805.93
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VPW" "vss.n2" 815.825
resist "vss.t181" "vss.t80" 815.825
resist "vss.t286" "vss.t145" 981.132
resist "vss.t84" "vss.t148" 981.132
resist "vss.t230" "vss.t122" 981.132
resist "vss.t338" "vss.t275" 981.132
resist "vss.t31" "vss.t277" 981.132
resist "vss.t363" "vss.t116" 981.132
resist "vss.t373" "vss.t162" 981.132
resist "vss.t329" "vss.t90" 981.132
resist "vss.t257" "vss.t150" 981.132
resist "vss.t140" "vss.t350" 981.132
resist "vss.t270" "vss.t38" 981.132
resist "vss.t380" "vss.t153" 981.132
resist "vss.t55" "vss.t136" 981.132
resist "vss.t118" "vss.t376" 981.132
resist "vss.t190" "vss.t249" 981.132
resist "vss.t367" "vss.t221" 981.132
resist "vss.t291" "vss.t64" 981.132
resist "vss.t134" "vss.t125" 981.132
resist "vss.t109" "vss.t131" 993.179
resist "vss.t179" "vss.t4" 993.179
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t86" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t336" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t361" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t327" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t142" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t378" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t120" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t369" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t132" 1103.77
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VPW" "vss.t177" 1117.33
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t184" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t63" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t42" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t1" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t0" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t182" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t41" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t206" 1134.43
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t205" 1134.43
resist "vss.t284" "vss.t402" 1138.81
resist "vss.t148" "vss.t286" 1138.81
resist "vss.t228" "vss.t217" 1138.81
resist "vss.t275" "vss.t230" 1138.81
resist "vss.t32" "vss.t34" 1138.81
resist "vss.t116" "vss.t31" 1138.81
resist "vss.t374" "vss.t404" 1138.81
resist "vss.t90" "vss.t373" 1138.81
resist "vss.t255" "vss.t36" 1138.81
resist "vss.t350" "vss.t257" 1138.81
resist "vss.t271" "vss.t195" 1138.81
resist "vss.t153" "vss.t270" 1138.81
resist "vss.t56" "vss.t400" 1138.81
resist "vss.t376" "vss.t55" 1138.81
resist "vss.t188" "vss.t219" 1138.81
resist "vss.t221" "vss.t190" 1138.81
resist "vss.t292" "vss.t191" 1138.81
resist "vss.t125" "vss.t291" 1138.81
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VPW" "vss.t181" 1148.36
resist "vss.t110" "vss.t193" 1152.8
resist "vss.t4" "vss.t109" 1152.8
resist "vss.t344" "vss.n10" 1278.98
resist "vss.t316" "vss.n18" 1278.98
resist "vss.t406" "vss.n26" 1278.98
resist "vss.t357" "vss.n34" 1278.98
resist "vss.t253" "vss.n42" 1278.98
resist "vss.t266" "vss.n50" 1278.98
resist "vss.t8" "vss.n58" 1278.98
resist "vss.t93" "vss.n66" 1278.98
resist "vss.t278" "vss.n74" 1278.98
resist "vss.n2" "vss.t112" 1294.68
resist "vss.t146" "vss.t284" 1611.86
resist "vss.t86" "vss.t84" 1611.86
resist "vss.t273" "vss.t228" 1611.86
resist "vss.t336" "vss.t338" 1611.86
resist "vss.t163" "vss.t32" 1611.86
resist "vss.t361" "vss.t363" 1611.86
resist "vss.t123" "vss.t374" 1611.86
resist "vss.t327" "vss.t329" 1611.86
resist "vss.t258" "vss.t255" 1611.86
resist "vss.t142" "vss.t140" 1611.86
resist "vss.t107" "vss.t271" 1611.86
resist "vss.t378" "vss.t380" 1611.86
resist "vss.t29" "vss.t56" 1611.86
resist "vss.t120" "vss.t118" 1611.86
resist "vss.t97" "vss.t188" 1611.86
resist "vss.t369" "vss.t367" 1611.86
resist "vss.t302" "vss.t292" 1611.86
resist "vss.t132" "vss.t134" 1611.86
resist "vss.t151" "vss.t110" 1631.65
resist "vss.t177" "vss.t179" 1631.65
resist "vss.n86" "vss.n85" 3523.68
resist "vss.n90" "vss.n84" 4104.97
resist "vss.n94" "vss.n83" 4104.97
resist "vss.n98" "vss.n82" 4104.97
resist "vss.n102" "vss.n81" 4104.97
resist "vss.n106" "vss.n80" 4104.97
resist "vss.n110" "vss.n79" 4104.97
resist "vss.n114" "vss.n78" 4104.97
resist "vss.n118" "vss.n77" 4104.97
resist "vss.n91" "vss.n90" 13560.9
resist "vss.n95" "vss.n94" 13560.9
resist "vss.n99" "vss.n98" 13560.9
resist "vss.n103" "vss.n102" 13560.9
resist "vss.n107" "vss.n106" 13560.9
resist "vss.n111" "vss.n110" 13560.9
resist "vss.n115" "vss.n114" 13560.9
resist "vss.n119" "vss.n118" 13560.9
resist "vss.n87" "vss.n86" 13561.1
resist "vss.n86" "vss.n1" 40867.3
resist "vss.n90" "vss.n89" 42250
resist "vss.n94" "vss.n93" 42250
resist "vss.n98" "vss.n97" 42250
resist "vss.n102" "vss.n101" 42250
resist "vss.n106" "vss.n105" 42250
resist "vss.n110" "vss.n109" 42250
resist "vss.n114" "vss.n113" 42250
resist "vss.n118" "vss.n117" 42250
resist "vss.t393" "vss.n121" 46438.4
resist "vss.n284" "vss.n283" 2.09667e+06
rnode "BUS[2].t17" 0 87.3444 7206 642 0
rnode "BUS[2].t20" 0 87.3444 7102 642 0
rnode "BUS[2].n0" 0 470.403 7154 642 0
rnode "BUS[2].t19" 0 87.3444 7526 642 0
rnode "BUS[2].t16" 0 87.3444 7422 642 0
rnode "BUS[2].n1" 0 467.636 7474 642 0
rnode "BUS[2].n2" 0 273.865 7474 1163 0
rnode "BUS[2].t21" 0 87.3444 7846 642 0
rnode "BUS[2].t18" 0 87.3444 7742 642 0
rnode "BUS[2].n3" 0 467.636 7794 642 0
rnode "BUS[2].n4" 0 236.41 7794 1163 0
rnode "BUS[2].t4" 0 87.3444 8630 643 0
rnode "BUS[2].t11" 0 87.3444 8526 643 0
rnode "BUS[2].n5" 0 470.446 8578 643 0
rnode "BUS[2].n6" 0 209.765 8578 1163 0
rnode "BUS[2].t22" 0 87.3444 11190 643 0
rnode "BUS[2].t5" 0 87.3444 11086 643 0
rnode "BUS[2].n7" 0 473.168 11138 643 0
rnode "BUS[2].t12" 0 87.3444 10870 643 0
rnode "BUS[2].t9" 0 87.3444 10766 643 0
rnode "BUS[2].n8" 0 470.446 10818 643 0
rnode "BUS[2].n9" 0 267.651 10818 1163 0
rnode "BUS[2].t14" 0 87.3444 10550 643 0
rnode "BUS[2].t7" 0 87.3444 10446 643 0
rnode "BUS[2].n10" 0 470.446 10498 643 0
rnode "BUS[2].n11" 0 155.343 10498 1163 0
rnode "BUS[2].t3" 0 87.3444 10230 643 0
rnode "BUS[2].t23" 0 87.3444 10126 643 0
rnode "BUS[2].n12" 0 470.446 10178 643 0
rnode "BUS[2].n13" 0 155.343 10178 1163 0
rnode "BUS[2].t0" 0 87.3444 9910 643 0
rnode "BUS[2].t1" 0 87.3444 9806 643 0
rnode "BUS[2].n14" 0 470.446 9858 643 0
rnode "BUS[2].n15" 0 155.343 9858 1163 0
rnode "BUS[2].t10" 0 87.3444 9590 643 0
rnode "BUS[2].t15" 0 87.3444 9486 643 0
rnode "BUS[2].n16" 0 470.446 9538 643 0
rnode "BUS[2].n17" 0 155.343 9538 1163 0
rnode "BUS[2].t13" 0 87.3444 9270 643 0
rnode "BUS[2].t6" 0 87.3444 9166 643 0
rnode "BUS[2].n18" 0 470.446 9218 643 0
rnode "BUS[2].n19" 0 155.343 9218 1163 0
rnode "BUS[2].t2" 0 87.3444 8950 643 0
rnode "BUS[2].t8" 0 87.3444 8846 643 0
rnode "BUS[2].n20" 0 470.446 8898 643 0
rnode "BUS[2].n21" 0 103.776 8898 1163 0
rnode "BUS[2]" 0 359.712 8812 -136 0
rnode "BUS[2].n22" 0 394.797 8758 1163 0
rnode "swmatrix_Tgate_8.T2" 0 738.627 8834 1223 0
resist "BUS[2].n22" "BUS[2].n21" 0.014625
resist "swmatrix_Tgate_8.T2" "BUS[2].n22" 0.0425197
resist "BUS[2].n22" "BUS[2].n6" 0.2025
resist "BUS[2].n21" "BUS[2].n19" 0.36
resist "BUS[2].n19" "BUS[2].n17" 0.36
resist "BUS[2].n17" "BUS[2].n15" 0.36
resist "BUS[2].n15" "BUS[2].n13" 0.36
resist "BUS[2].n13" "BUS[2].n11" 0.36
resist "BUS[2].n11" "BUS[2].n9" 0.36
resist "BUS[2].n4" "BUS[2].n2" 0.36
resist "BUS[2].n3" "BUS[2].t18" 0.4095
resist "BUS[2].n3" "BUS[2].t21" 0.4095
resist "BUS[2].n1" "BUS[2].t16" 0.4095
resist "BUS[2].n1" "BUS[2].t19" 0.4095
resist "BUS[2].n0" "BUS[2].t20" 0.4095
resist "BUS[2].n0" "BUS[2].t17" 0.4095
resist "BUS[2].n5" "BUS[2].t11" 0.455
resist "BUS[2].n5" "BUS[2].t4" 0.455
resist "BUS[2].n7" "BUS[2].t5" 0.455
resist "BUS[2].n7" "BUS[2].t22" 0.455
resist "BUS[2].n8" "BUS[2].t9" 0.455
resist "BUS[2].n8" "BUS[2].t12" 0.455
resist "BUS[2].n10" "BUS[2].t7" 0.455
resist "BUS[2].n10" "BUS[2].t14" 0.455
resist "BUS[2].n12" "BUS[2].t23" 0.455
resist "BUS[2].n12" "BUS[2].t3" 0.455
resist "BUS[2].n14" "BUS[2].t1" 0.455
resist "BUS[2].n14" "BUS[2].t0" 0.455
resist "BUS[2].n16" "BUS[2].t15" 0.455
resist "BUS[2].n16" "BUS[2].t10" 0.455
resist "BUS[2].n18" "BUS[2].t6" 0.455
resist "BUS[2].n18" "BUS[2].t13" 0.455
resist "BUS[2].n20" "BUS[2].t8" 0.455
resist "BUS[2].n20" "BUS[2].t2" 0.455
resist "BUS[2].n6" "BUS[2].n4" 0.882
resist "BUS[2].n22" "BUS[2]" 0.920551
resist "BUS[2].n6" "BUS[2].n5" 14.8563
resist "BUS[2].n9" "BUS[2].n8" 14.8563
resist "BUS[2].n11" "BUS[2].n10" 14.8563
resist "BUS[2].n13" "BUS[2].n12" 14.8563
resist "BUS[2].n15" "BUS[2].n14" 14.8563
resist "BUS[2].n17" "BUS[2].n16" 14.8563
resist "BUS[2].n19" "BUS[2].n18" 14.8563
resist "BUS[2].n21" "BUS[2].n20" 14.8563
resist "BUS[2].n4" "BUS[2].n3" 15.0146
resist "BUS[2].n2" "BUS[2].n1" 15.0146
resist "BUS[2].n9" "BUS[2].n7" 15.2163
resist "BUS[2].n2" "BUS[2].n0" 15.3746
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 74.2692 41 2254 0
rnode "vdd.t54" 0 7.85881 376 2219 0
rnode "vdd.t288" 0 3.84958 216 2181 0
rnode "vdd.n0" 0 16.7001 268 2205 0
rnode "vdd.t294" 0 9.80265 744 2222 0
rnode "vdd.t117" 0 5.22174 1540 2184 0
rnode "vdd.t5" 0 5.22174 1436 2184 0
rnode "vdd.n1" 0 11.1424 1488 2205 0
rnode "vdd.t115" 0 19.805 2068 2226 0
rnode "vdd.t287" 0 89.7883 166 2181 0
rnode "vdd.t53" 0 146.461 426 2219 0
rnode "vdd.t293" 0 120.34 794 2222 0
rnode "vdd.t52" 0 82.0925 942 2222 0
rnode "vdd.t23" 0 103.549 1146 2222 0
rnode "vdd.t4" 0 103.549 1386 2184 0
rnode "vdd.t116" 0 147.393 1590 2184 0
rnode "vdd.t114" 0 170.249 2018 2226 0
rnode "vdd.n2" 0 106.794 2320 2085 0
rnode "vdd.t113" 0 7.85881 2840 2219 0
rnode "vdd.t524" 0 3.84958 2680 2181 0
rnode "vdd.n3" 0 16.7001 2732 2205 0
rnode "vdd.t156" 0 9.80265 3208 2222 0
rnode "vdd.t184" 0 5.22174 4004 2184 0
rnode "vdd.t7" 0 5.22174 3900 2184 0
rnode "vdd.n4" 0 11.1424 3952 2205 0
rnode "vdd.t186" 0 19.805 4532 2226 0
rnode "vdd.t89" 0 17.0737 4801 2207 0
rnode "vdd.t509" 0 16.8374 5105 2207 0
rnode "vdd.t470" 0 19.4762 5380 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 2505 2254 0
rnode "vdd.t523" 0 89.7883 2630 2181 0
rnode "vdd.t112" 0 146.461 2890 2219 0
rnode "vdd.t155" 0 120.34 3258 2222 0
rnode "vdd.t111" 0 82.0925 3406 2222 0
rnode "vdd.t134" 0 103.549 3610 2222 0
rnode "vdd.t6" 0 103.549 3850 2184 0
rnode "vdd.t183" 0 147.393 4054 2184 0
rnode "vdd.t185" 0 161.153 4482 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 4745 2254 0
rnode "vdd.t88" 0 72.2974 4851 2207 0
rnode "vdd.t508" 0 105.881 5055 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 5305 2254 0
rnode "vdd.t469" 0 113.576 5430 2226 0
rnode "vdd.n5" 0 148.54 5792 2085 0
rnode "vdd.n6" 0 107.26 6096 2085 0
rnode "vdd.t41" 0 7.85881 6616 2219 0
rnode "vdd.t284" 0 3.84958 6456 2181 0
rnode "vdd.n7" 0 16.7001 6508 2205 0
rnode "vdd.t87" 0 9.80265 6984 2222 0
rnode "vdd.t443" 0 5.22174 7780 2184 0
rnode "vdd.t429" 0 5.22174 7676 2184 0
rnode "vdd.n8" 0 11.1424 7728 2205 0
rnode "vdd.t441" 0 19.805 8308 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 6281 2254 0
rnode "vdd.t283" 0 89.7883 6406 2181 0
rnode "vdd.t40" 0 146.461 6666 2219 0
rnode "vdd.t86" 0 120.34 7034 2222 0
rnode "vdd.t42" 0 82.0925 7182 2222 0
rnode "vdd.t454" 0 103.549 7386 2222 0
rnode "vdd.t428" 0 103.549 7626 2184 0
rnode "vdd.t442" 0 147.393 7830 2184 0
rnode "vdd.t440" 0 170.249 8258 2226 0
rnode "vdd.n9" 0 106.794 8560 2085 0
rnode "vdd.t383" 0 7.85881 9080 2219 0
rnode "vdd.t257" 0 3.84958 8920 2181 0
rnode "vdd.n10" 0 16.7001 8972 2205 0
rnode "vdd.t150" 0 9.80265 9448 2222 0
rnode "vdd.t93" 0 5.22174 10244 2184 0
rnode "vdd.t152" 0 5.22174 10140 2184 0
rnode "vdd.n11" 0 11.1424 10192 2205 0
rnode "vdd.t95" 0 19.805 10772 2226 0
rnode "vdd.t447" 0 17.0737 11041 2207 0
rnode "vdd.t234" 0 16.8374 11345 2207 0
rnode "vdd.t243" 0 19.4762 11620 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 8745 2254 0
rnode "vdd.t256" 0 89.7883 8870 2181 0
rnode "vdd.t382" 0 146.461 9130 2219 0
rnode "vdd.t149" 0 120.34 9498 2222 0
rnode "vdd.t381" 0 82.0925 9646 2222 0
rnode "vdd.t148" 0 103.549 9850 2222 0
rnode "vdd.t151" 0 103.549 10090 2184 0
rnode "vdd.t92" 0 147.393 10294 2184 0
rnode "vdd.t94" 0 161.153 10722 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 10985 2254 0
rnode "vdd.t446" 0 72.2974 11091 2207 0
rnode "vdd.t233" 0 105.881 11295 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 11545 2254 0
rnode "vdd.t242" 0 113.576 11670 2226 0
rnode "vdd.n12" 0 148.54 12032 2085 0
rnode "vdd.n13" 0 107.26 12336 2085 0
rnode "vdd.t66" 0 7.85881 12856 2219 0
rnode "vdd.t286" 0 3.84958 12696 2181 0
rnode "vdd.n14" 0 16.7001 12748 2205 0
rnode "vdd.t445" 0 9.80265 13224 2222 0
rnode "vdd.t410" 0 5.22174 14020 2184 0
rnode "vdd.t59" 0 5.22174 13916 2184 0
rnode "vdd.n15" 0 11.1424 13968 2205 0
rnode "vdd.t412" 0 19.805 14548 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 12521 2254 0
rnode "vdd.t285" 0 89.7883 12646 2181 0
rnode "vdd.t65" 0 146.461 12906 2219 0
rnode "vdd.t444" 0 120.34 13274 2222 0
rnode "vdd.t67" 0 82.0925 13422 2222 0
rnode "vdd.t191" 0 103.549 13626 2222 0
rnode "vdd.t58" 0 103.549 13866 2184 0
rnode "vdd.t409" 0 147.393 14070 2184 0
rnode "vdd.t411" 0 170.249 14498 2226 0
rnode "vdd.n16" 0 106.794 14800 2085 0
rnode "vdd.t271" 0 7.85881 15320 2219 0
rnode "vdd.t255" 0 3.84958 15160 2181 0
rnode "vdd.n17" 0 16.7001 15212 2205 0
rnode "vdd.t371" 0 9.80265 15688 2222 0
rnode "vdd.t435" 0 5.22174 16484 2184 0
rnode "vdd.t373" 0 5.22174 16380 2184 0
rnode "vdd.n18" 0 11.1424 16432 2205 0
rnode "vdd.t437" 0 19.805 17012 2226 0
rnode "vdd.t165" 0 17.0737 17281 2207 0
rnode "vdd.t190" 0 16.8374 17585 2207 0
rnode "vdd.t97" 0 19.4762 17860 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 14985 2254 0
rnode "vdd.t254" 0 89.7883 15110 2181 0
rnode "vdd.t270" 0 146.461 15370 2219 0
rnode "vdd.t370" 0 120.34 15738 2222 0
rnode "vdd.t269" 0 82.0925 15886 2222 0
rnode "vdd.t125" 0 103.549 16090 2222 0
rnode "vdd.t372" 0 103.549 16330 2184 0
rnode "vdd.t434" 0 147.393 16534 2184 0
rnode "vdd.t436" 0 161.153 16962 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 17225 2254 0
rnode "vdd.t164" 0 72.2974 17331 2207 0
rnode "vdd.t189" 0 105.881 17535 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 17785 2254 0
rnode "vdd.t96" 0 113.576 17910 2226 0
rnode "vdd.n19" 0 148.54 18272 2085 0
rnode "vdd.n20" 0 107.26 18576 2085 0
rnode "vdd.t161" 0 7.85881 19096 2219 0
rnode "vdd.t307" 0 3.84958 18936 2181 0
rnode "vdd.n21" 0 16.7001 18988 2205 0
rnode "vdd.t167" 0 9.80265 19464 2222 0
rnode "vdd.t536" 0 5.22174 20260 2184 0
rnode "vdd.t182" 0 5.22174 20156 2184 0
rnode "vdd.n22" 0 11.1424 20208 2205 0
rnode "vdd.t534" 0 19.805 20788 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 18761 2254 0
rnode "vdd.t306" 0 89.7883 18886 2181 0
rnode "vdd.t160" 0 146.461 19146 2219 0
rnode "vdd.t166" 0 120.34 19514 2222 0
rnode "vdd.t159" 0 82.0925 19662 2222 0
rnode "vdd.t387" 0 103.549 19866 2222 0
rnode "vdd.t181" 0 103.549 20106 2184 0
rnode "vdd.t535" 0 147.393 20310 2184 0
rnode "vdd.t533" 0 170.249 20738 2226 0
rnode "vdd.n23" 0 106.794 21040 2085 0
rnode "vdd.t30" 0 7.85881 21560 2219 0
rnode "vdd.t520" 0 3.84958 21400 2181 0
rnode "vdd.n24" 0 16.7001 21452 2205 0
rnode "vdd.t170" 0 9.80265 21928 2222 0
rnode "vdd.t460" 0 5.22174 22724 2184 0
rnode "vdd.t120" 0 5.22174 22620 2184 0
rnode "vdd.n25" 0 11.1424 22672 2205 0
rnode "vdd.t462" 0 19.805 23252 2226 0
rnode "vdd.t407" 0 17.0737 23521 2207 0
rnode "vdd.t1" 0 16.8374 23825 2207 0
rnode "vdd.t37" 0 19.4762 24100 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 21225 2254 0
rnode "vdd.t519" 0 89.7883 21350 2181 0
rnode "vdd.t29" 0 146.461 21610 2219 0
rnode "vdd.t169" 0 120.34 21978 2222 0
rnode "vdd.t28" 0 82.0925 22126 2222 0
rnode "vdd.t374" 0 103.549 22330 2222 0
rnode "vdd.t119" 0 103.549 22570 2184 0
rnode "vdd.t459" 0 147.393 22774 2184 0
rnode "vdd.t461" 0 161.153 23202 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 23465 2254 0
rnode "vdd.t406" 0 72.2974 23571 2207 0
rnode "vdd.t0" 0 105.881 23775 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 24025 2254 0
rnode "vdd.t36" 0 113.576 24150 2226 0
rnode "vdd.n26" 0 148.54 24512 2085 0
rnode "vdd.n27" 0 107.26 24816 2085 0
rnode "vdd.t515" 0 7.85881 25336 2219 0
rnode "vdd.t305" 0 3.84958 25176 2181 0
rnode "vdd.n28" 0 16.7001 25228 2205 0
rnode "vdd.t405" 0 9.80265 25704 2222 0
rnode "vdd.t456" 0 5.22174 26500 2184 0
rnode "vdd.t476" 0 5.22174 26396 2184 0
rnode "vdd.n29" 0 11.1424 26448 2205 0
rnode "vdd.t458" 0 19.805 27028 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 25001 2254 0
rnode "vdd.t304" 0 89.7883 25126 2181 0
rnode "vdd.t514" 0 146.461 25386 2219 0
rnode "vdd.t404" 0 120.34 25754 2222 0
rnode "vdd.t516" 0 82.0925 25902 2222 0
rnode "vdd.t147" 0 103.549 26106 2222 0
rnode "vdd.t475" 0 103.549 26346 2184 0
rnode "vdd.t455" 0 147.393 26550 2184 0
rnode "vdd.t457" 0 170.249 26978 2226 0
rnode "vdd.n30" 0 106.794 27280 2085 0
rnode "vdd.t482" 0 7.85881 27800 2219 0
rnode "vdd.t526" 0 3.84958 27640 2181 0
rnode "vdd.n31" 0 16.7001 27692 2205 0
rnode "vdd.t127" 0 9.80265 28168 2222 0
rnode "vdd.t424" 0 5.22174 28964 2184 0
rnode "vdd.t99" 0 5.22174 28860 2184 0
rnode "vdd.n32" 0 11.1424 28912 2205 0
rnode "vdd.t426" 0 19.805 29492 2226 0
rnode "vdd.t133" 0 17.0737 29761 2207 0
rnode "vdd.t232" 0 16.8374 30065 2207 0
rnode "vdd.t12" 0 19.4762 30340 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 27465 2254 0
rnode "vdd.t525" 0 89.7883 27590 2181 0
rnode "vdd.t481" 0 146.461 27850 2219 0
rnode "vdd.t126" 0 120.34 28218 2222 0
rnode "vdd.t483" 0 82.0925 28366 2222 0
rnode "vdd.t168" 0 103.549 28570 2222 0
rnode "vdd.t98" 0 103.549 28810 2184 0
rnode "vdd.t423" 0 147.393 29014 2184 0
rnode "vdd.t425" 0 161.153 29442 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 29705 2254 0
rnode "vdd.t132" 0 72.2974 29811 2207 0
rnode "vdd.t231" 0 105.881 30015 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 30265 2254 0
rnode "vdd.t11" 0 113.576 30390 2226 0
rnode "vdd.n33" 0 148.54 30752 2085 0
rnode "vdd.n34" 0 107.26 31056 2085 0
rnode "vdd.t141" 0 7.85881 31576 2219 0
rnode "vdd.t336" 0 3.84958 31416 2181 0
rnode "vdd.n35" 0 16.7001 31468 2205 0
rnode "vdd.t131" 0 9.80265 31944 2222 0
rnode "vdd.t318" 0 5.22174 32740 2184 0
rnode "vdd.t176" 0 5.22174 32636 2184 0
rnode "vdd.n36" 0 11.1424 32688 2205 0
rnode "vdd.t320" 0 19.805 33268 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 31241 2254 0
rnode "vdd.t335" 0 89.7883 31366 2181 0
rnode "vdd.t140" 0 146.461 31626 2219 0
rnode "vdd.t130" 0 120.34 31994 2222 0
rnode "vdd.t142" 0 82.0925 32142 2222 0
rnode "vdd.t100" 0 103.549 32346 2222 0
rnode "vdd.t175" 0 103.549 32586 2184 0
rnode "vdd.t317" 0 147.393 32790 2184 0
rnode "vdd.t319" 0 170.249 33218 2226 0
rnode "vdd.n37" 0 106.794 33520 2085 0
rnode "vdd.t323" 0 7.85881 34040 2219 0
rnode "vdd.t34" 0 3.84958 33880 2181 0
rnode "vdd.n38" 0 16.7001 33932 2205 0
rnode "vdd.t340" 0 9.80265 34408 2222 0
rnode "vdd.t144" 0 5.22174 35204 2184 0
rnode "vdd.t449" 0 5.22174 35100 2184 0
rnode "vdd.n39" 0 11.1424 35152 2205 0
rnode "vdd.t146" 0 19.805 35732 2226 0
rnode "vdd.t178" 0 17.0737 36001 2207 0
rnode "vdd.t39" 0 16.8374 36305 2207 0
rnode "vdd.t51" 0 19.4762 36580 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 33705 2254 0
rnode "vdd.t33" 0 89.7883 33830 2181 0
rnode "vdd.t322" 0 146.461 34090 2219 0
rnode "vdd.t339" 0 120.34 34458 2222 0
rnode "vdd.t321" 0 82.0925 34606 2222 0
rnode "vdd.t153" 0 103.549 34810 2222 0
rnode "vdd.t448" 0 103.549 35050 2184 0
rnode "vdd.t143" 0 147.393 35254 2184 0
rnode "vdd.t145" 0 161.153 35682 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 35945 2254 0
rnode "vdd.t177" 0 72.2974 36051 2207 0
rnode "vdd.t38" 0 105.881 36255 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 36505 2254 0
rnode "vdd.t50" 0 113.576 36630 2226 0
rnode "vdd.n40" 0 148.54 36992 2085 0
rnode "vdd.n41" 0 107.26 37296 2085 0
rnode "vdd.t265" 0 7.85881 37816 2219 0
rnode "vdd.t273" 0 3.84958 37656 2181 0
rnode "vdd.n42" 0 16.7001 37708 2205 0
rnode "vdd.t180" 0 9.80265 38184 2222 0
rnode "vdd.t366" 0 5.22174 38980 2184 0
rnode "vdd.t414" 0 5.22174 38876 2184 0
rnode "vdd.n43" 0 11.1424 38928 2205 0
rnode "vdd.t364" 0 19.805 39508 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 37481 2254 0
rnode "vdd.t272" 0 89.7883 37606 2181 0
rnode "vdd.t264" 0 146.461 37866 2219 0
rnode "vdd.t179" 0 120.34 38234 2222 0
rnode "vdd.t266" 0 82.0925 38382 2222 0
rnode "vdd.t316" 0 103.549 38586 2222 0
rnode "vdd.t413" 0 103.549 38826 2184 0
rnode "vdd.t365" 0 147.393 39030 2184 0
rnode "vdd.t363" 0 170.249 39458 2226 0
rnode "vdd.n44" 0 106.794 39760 2085 0
rnode "vdd.t369" 0 7.85881 40280 2219 0
rnode "vdd.t224" 0 3.84958 40120 2181 0
rnode "vdd.n45" 0 16.7001 40172 2205 0
rnode "vdd.t110" 0 9.80265 40648 2222 0
rnode "vdd.t495" 0 5.22174 41444 2184 0
rnode "vdd.t158" 0 5.22174 41340 2184 0
rnode "vdd.n46" 0 11.1424 41392 2205 0
rnode "vdd.t493" 0 19.805 41972 2226 0
rnode "vdd.t453" 0 17.0737 42241 2207 0
rnode "vdd.t3" 0 16.8374 42545 2207 0
rnode "vdd.t268" 0 19.4762 42820 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 39945 2254 0
rnode "vdd.t223" 0 89.7883 40070 2181 0
rnode "vdd.t368" 0 146.461 40330 2219 0
rnode "vdd.t109" 0 120.34 40698 2222 0
rnode "vdd.t367" 0 82.0925 40846 2222 0
rnode "vdd.t35" 0 103.549 41050 2222 0
rnode "vdd.t157" 0 103.549 41290 2184 0
rnode "vdd.t494" 0 147.393 41494 2184 0
rnode "vdd.t492" 0 161.153 41922 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 42185 2254 0
rnode "vdd.t452" 0 72.2974 42291 2207 0
rnode "vdd.t2" 0 105.881 42495 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 42745 2254 0
rnode "vdd.t267" 0 113.576 42870 2226 0
rnode "vdd.n47" 0 148.54 43232 2085 0
rnode "vdd.n48" 0 107.26 43536 2085 0
rnode "vdd.t193" 0 7.85881 44056 2219 0
rnode "vdd.t282" 0 3.84958 43896 2181 0
rnode "vdd.n49" 0 16.7001 43948 2205 0
rnode "vdd.t451" 0 9.80265 44424 2222 0
rnode "vdd.t16" 0 5.22174 45220 2184 0
rnode "vdd.t380" 0 5.22174 45116 2184 0
rnode "vdd.n50" 0 11.1424 45168 2205 0
rnode "vdd.t14" 0 19.805 45748 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 43721 2254 0
rnode "vdd.t281" 0 89.7883 43846 2181 0
rnode "vdd.t192" 0 146.461 44106 2219 0
rnode "vdd.t450" 0 120.34 44474 2222 0
rnode "vdd.t194" 0 82.0925 44622 2222 0
rnode "vdd.t44" 0 103.549 44826 2222 0
rnode "vdd.t379" 0 103.549 45066 2184 0
rnode "vdd.t15" 0 147.393 45270 2184 0
rnode "vdd.t13" 0 170.249 45698 2226 0
rnode "vdd.n51" 0 106.794 46000 2085 0
rnode "vdd.t48" 0 7.85881 46520 2219 0
rnode "vdd.t528" 0 3.84958 46360 2181 0
rnode "vdd.n52" 0 16.7001 46412 2205 0
rnode "vdd.t27" 0 9.80265 46888 2222 0
rnode "vdd.t124" 0 5.22174 47684 2184 0
rnode "vdd.t490" 0 5.22174 47580 2184 0
rnode "vdd.n53" 0 11.1424 47632 2205 0
rnode "vdd.t122" 0 19.805 48212 2226 0
rnode "vdd.t174" 0 17.0737 48481 2207 0
rnode "vdd.t56" 0 16.8374 48785 2207 0
rnode "vdd.t91" 0 19.4762 49060 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 46185 2254 0
rnode "vdd.t527" 0 89.7883 46310 2181 0
rnode "vdd.t47" 0 146.461 46570 2219 0
rnode "vdd.t26" 0 120.34 46938 2222 0
rnode "vdd.t49" 0 82.0925 47086 2222 0
rnode "vdd.t139" 0 103.549 47290 2222 0
rnode "vdd.t489" 0 103.549 47530 2184 0
rnode "vdd.t123" 0 147.393 47734 2184 0
rnode "vdd.t121" 0 161.153 48162 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 48425 2254 0
rnode "vdd.t173" 0 72.2974 48531 2207 0
rnode "vdd.t55" 0 105.881 48735 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 48985 2254 0
rnode "vdd.t90" 0 113.576 49110 2226 0
rnode "vdd.n54" 0 148.54 49472 2085 0
rnode "vdd.n55" 0 107.26 49776 2085 0
rnode "vdd.t386" 0 7.85881 50296 2219 0
rnode "vdd.t280" 0 3.84958 50136 2181 0
rnode "vdd.n56" 0 16.7001 50188 2205 0
rnode "vdd.t172" 0 9.80265 50664 2222 0
rnode "vdd.t102" 0 5.22174 51460 2184 0
rnode "vdd.t518" 0 5.22174 51356 2184 0
rnode "vdd.n57" 0 11.1424 51408 2205 0
rnode "vdd.t104" 0 19.805 51988 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 49961 2254 0
rnode "vdd.t279" 0 89.7883 50086 2181 0
rnode "vdd.t385" 0 146.461 50346 2219 0
rnode "vdd.t171" 0 120.34 50714 2222 0
rnode "vdd.t384" 0 82.0925 50862 2222 0
rnode "vdd.t427" 0 103.549 51066 2222 0
rnode "vdd.t517" 0 103.549 51306 2184 0
rnode "vdd.t101" 0 147.393 51510 2184 0
rnode "vdd.t103" 0 170.249 51938 2226 0
rnode "vdd.n58" 0 106.794 52240 2085 0
rnode "vdd.t196" 0 7.85881 52760 2219 0
rnode "vdd.t32" 0 3.84958 52600 2181 0
rnode "vdd.n59" 0 16.7001 52652 2205 0
rnode "vdd.t106" 0 9.80265 53128 2222 0
rnode "vdd.t472" 0 5.22174 53924 2184 0
rnode "vdd.t263" 0 5.22174 53820 2184 0
rnode "vdd.n60" 0 11.1424 53872 2205 0
rnode "vdd.t474" 0 19.805 54452 2226 0
rnode "vdd.t419" 0 17.0737 54721 2207 0
rnode "vdd.t513" 0 16.8374 55025 2207 0
rnode "vdd.t290" 0 19.4762 55300 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 52425 2254 0
rnode "vdd.t31" 0 89.7883 52550 2181 0
rnode "vdd.t195" 0 146.461 52810 2219 0
rnode "vdd.t105" 0 120.34 53178 2222 0
rnode "vdd.t197" 0 82.0925 53326 2222 0
rnode "vdd.t315" 0 103.549 53530 2222 0
rnode "vdd.t262" 0 103.549 53770 2184 0
rnode "vdd.t471" 0 147.393 53974 2184 0
rnode "vdd.t473" 0 161.153 54402 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 54665 2254 0
rnode "vdd.t418" 0 72.2974 54771 2207 0
rnode "vdd.t512" 0 105.881 54975 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 55225 2254 0
rnode "vdd.t289" 0 113.576 55350 2226 0
rnode "vdd.n61" 0 148.54 55712 2085 0
rnode "vdd.n62" 0 107.26 56016 2085 0
rnode "vdd.t501" 0 7.85881 56536 2219 0
rnode "vdd.t275" 0 3.84958 56376 2181 0
rnode "vdd.n63" 0 16.7001 56428 2205 0
rnode "vdd.t417" 0 9.80265 56904 2222 0
rnode "vdd.t378" 0 5.22174 57700 2184 0
rnode "vdd.t439" 0 5.22174 57596 2184 0
rnode "vdd.n64" 0 11.1424 57648 2205 0
rnode "vdd.t376" 0 19.805 58228 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 0 72.2967 56201 2254 0
rnode "vdd.t274" 0 89.7883 56326 2181 0
rnode "vdd.t500" 0 146.461 56586 2219 0
rnode "vdd.t416" 0 120.34 56954 2222 0
rnode "vdd.t499" 0 82.0925 57102 2222 0
rnode "vdd.t415" 0 103.549 57306 2222 0
rnode "vdd.t438" 0 103.549 57546 2184 0
rnode "vdd.t377" 0 147.393 57750 2184 0
rnode "vdd.t375" 0 170.249 58178 2226 0
rnode "vdd.n65" 0 106.794 58480 2085 0
rnode "vdd.t394" 0 7.85881 59000 2219 0
rnode "vdd.t522" 0 3.84958 58840 2181 0
rnode "vdd.n66" 0 16.7001 58892 2205 0
rnode "vdd.t398" 0 9.80265 59368 2222 0
rnode "vdd.t136" 0 5.22174 60164 2184 0
rnode "vdd.t129" 0 5.22174 60060 2184 0
rnode "vdd.n67" 0 11.1424 60112 2205 0
rnode "vdd.t138" 0 19.805 60692 2226 0
rnode "vdd.t431" 0 17.0737 60961 2207 0
rnode "vdd.t511" 0 16.8374 61265 2207 0
rnode "vdd.t503" 0 19.4762 61540 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 0 72.2967 58665 2254 0
rnode "vdd.t521" 0 89.7883 58790 2181 0
rnode "vdd.t393" 0 146.461 59050 2219 0
rnode "vdd.t397" 0 120.34 59418 2222 0
rnode "vdd.t392" 0 82.0925 59566 2222 0
rnode "vdd.t57" 0 103.549 59770 2222 0
rnode "vdd.t128" 0 103.549 60010 2184 0
rnode "vdd.t135" 0 147.393 60214 2184 0
rnode "vdd.t137" 0 161.153 60642 2226 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 0 86.0568 60905 2254 0
rnode "vdd.t430" 0 72.2974 61011 2207 0
rnode "vdd.t510" 0 105.881 61215 2207 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 0 87.4561 61465 2254 0
rnode "vdd.t502" 0 114.953 61590 2226 0
rnode "vdd.t408" 0 294.397 58418 643 0
rnode "vdd.t327" 0 125.275 58578 643 0
rnode "vdd.t298" 0 125.275 58738 643 0
rnode "vdd.t344" 0 125.275 58898 643 0
rnode "vdd.t296" 0 125.275 59058 643 0
rnode "vdd.t329" 0 125.275 59218 643 0
rnode "vdd.t346" 0 125.275 59378 643 0
rnode "vdd.t343" 0 125.275 59538 643 0
rnode "vdd.t326" 0 125.275 59698 643 0
rnode "vdd.t297" 0 125.275 59858 643 0
rnode "vdd.t211" 0 125.275 60018 643 0
rnode "vdd.t325" 0 125.275 60178 643 0
rnode "vdd.t210" 0 125.275 60338 643 0
rnode "vdd.t345" 0 125.275 60498 643 0
rnode "vdd.t324" 0 125.275 60658 643 0
rnode "vdd.t498" 0 125.275 60818 643 0
rnode "vdd.t295" 0 125.275 60978 643 0
rnode "vdd.t328" 0 165.71 61138 643 0
rnode "vdd.t25" 0 19.4762 56580 394 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 56655 366 0
rnode "vdd.t24" 0 127.585 56530 394 0
rnode "vdd.t350" 0 294.397 52178 643 0
rnode "vdd.t420" 0 125.275 52338 643 0
rnode "vdd.t422" 0 125.275 52498 643 0
rnode "vdd.t351" 0 125.275 52658 643 0
rnode "vdd.t529" 0 125.275 52818 643 0
rnode "vdd.t358" 0 125.275 52978 643 0
rnode "vdd.t479" 0 125.275 53138 643 0
rnode "vdd.t433" 0 125.275 53298 643 0
rnode "vdd.t310" 0 125.275 53458 643 0
rnode "vdd.t421" 0 125.275 53618 643 0
rnode "vdd.t342" 0 125.275 53778 643 0
rnode "vdd.t311" 0 125.275 53938 643 0
rnode "vdd.t530" 0 125.275 54098 643 0
rnode "vdd.t359" 0 125.275 54258 643 0
rnode "vdd.t480" 0 125.275 54418 643 0
rnode "vdd.t291" 0 125.275 54578 643 0
rnode "vdd.t118" 0 125.275 54738 643 0
rnode "vdd.t432" 0 165.71 54898 643 0
rnode "vdd.t400" 0 19.4762 50340 394 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 50415 366 0
rnode "vdd.t399" 0 127.585 50290 394 0
rnode "vdd.t466" 0 294.397 45938 643 0
rnode "vdd.t464" 0 125.275 46098 643 0
rnode "vdd.t477" 0 125.275 46258 643 0
rnode "vdd.t43" 0 125.275 46418 643 0
rnode "vdd.t465" 0 125.275 46578 643 0
rnode "vdd.t478" 0 125.275 46738 643 0
rnode "vdd.t531" 0 125.275 46898 643 0
rnode "vdd.t486" 0 125.275 47058 643 0
rnode "vdd.t20" 0 125.275 47218 643 0
rnode "vdd.t467" 0 125.275 47378 643 0
rnode "vdd.t19" 0 125.275 47538 643 0
rnode "vdd.t463" 0 125.275 47698 643 0
rnode "vdd.t468" 0 125.275 47858 643 0
rnode "vdd.t484" 0 125.275 48018 643 0
rnode "vdd.t532" 0 125.275 48178 643 0
rnode "vdd.t17" 0 125.275 48338 643 0
rnode "vdd.t18" 0 125.275 48498 643 0
rnode "vdd.t485" 0 165.71 48658 643 0
rnode "vdd.t241" 0 19.4762 44100 394 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 44175 366 0
rnode "vdd.t240" 0 127.585 44050 394 0
rnode "vdd.t84" 0 294.397 39698 643 0
rnode "vdd.t77" 0 125.275 39858 643 0
rnode "vdd.t73" 0 125.275 40018 643 0
rnode "vdd.t81" 0 125.275 40178 643 0
rnode "vdd.t74" 0 125.275 40338 643 0
rnode "vdd.t71" 0 125.275 40498 643 0
rnode "vdd.t80" 0 125.275 40658 643 0
rnode "vdd.t79" 0 125.275 40818 643 0
rnode "vdd.t70" 0 125.275 40978 643 0
rnode "vdd.t68" 0 125.275 41138 643 0
rnode "vdd.t83" 0 125.275 41298 643 0
rnode "vdd.t76" 0 125.275 41458 643 0
rnode "vdd.t72" 0 125.275 41618 643 0
rnode "vdd.t82" 0 125.275 41778 643 0
rnode "vdd.t75" 0 125.275 41938 643 0
rnode "vdd.t78" 0 125.275 42098 643 0
rnode "vdd.t69" 0 125.275 42258 643 0
rnode "vdd.t85" 0 165.71 42418 643 0
rnode "vdd.t46" 0 19.4762 37860 394 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 37935 366 0
rnode "vdd.t45" 0 127.585 37810 394 0
rnode "vdd.t259" 0 294.397 33458 643 0
rnode "vdd.t218" 0 125.275 33618 643 0
rnode "vdd.t215" 0 125.275 33778 643 0
rnode "vdd.t260" 0 125.275 33938 643 0
rnode "vdd.t237" 0 125.275 34098 643 0
rnode "vdd.t221" 0 125.275 34258 643 0
rnode "vdd.t252" 0 125.275 34418 643 0
rnode "vdd.t258" 0 125.275 34578 643 0
rnode "vdd.t222" 0 125.275 34738 643 0
rnode "vdd.t253" 0 125.275 34898 643 0
rnode "vdd.t217" 0 125.275 35058 643 0
rnode "vdd.t208" 0 125.275 35218 643 0
rnode "vdd.t219" 0 125.275 35378 643 0
rnode "vdd.t207" 0 125.275 35538 643 0
rnode "vdd.t388" 0 125.275 35698 643 0
rnode "vdd.t220" 0 125.275 35858 643 0
rnode "vdd.t251" 0 125.275 36018 643 0
rnode "vdd.t216" 0 165.71 36178 643 0
rnode "vdd.t64" 0 19.4762 31620 394 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 31695 366 0
rnode "vdd.t63" 0 127.585 31570 394 0
rnode "vdd.t276" 0 294.397 27218 643 0
rnode "vdd.t225" 0 125.275 27378 643 0
rnode "vdd.t61" 0 125.275 27538 643 0
rnode "vdd.t277" 0 125.275 27698 643 0
rnode "vdd.t332" 0 125.275 27858 643 0
rnode "vdd.t236" 0 125.275 28018 643 0
rnode "vdd.t10" 0 125.275 28178 643 0
rnode "vdd.t539" 0 125.275 28338 643 0
rnode "vdd.t227" 0 125.275 28498 643 0
rnode "vdd.t60" 0 125.275 28658 643 0
rnode "vdd.t62" 0 125.275 28818 643 0
rnode "vdd.t228" 0 125.275 28978 643 0
rnode "vdd.t235" 0 125.275 29138 643 0
rnode "vdd.t8" 0 125.275 29298 643 0
rnode "vdd.t537" 0 125.275 29458 643 0
rnode "vdd.t226" 0 125.275 29618 643 0
rnode "vdd.t9" 0 125.275 29778 643 0
rnode "vdd.t538" 0 165.71 29938 643 0
rnode "vdd.t22" 0 19.4762 25380 394 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 25455 366 0
rnode "vdd.t21" 0 127.585 25330 394 0
rnode "vdd.t206" 0 294.397 20978 643 0
rnode "vdd.t213" 0 125.275 21138 643 0
rnode "vdd.t248" 0 125.275 21298 643 0
rnode "vdd.t361" 0 125.275 21458 643 0
rnode "vdd.t205" 0 125.275 21618 643 0
rnode "vdd.t249" 0 125.275 21778 643 0
rnode "vdd.t362" 0 125.275 21938 643 0
rnode "vdd.t202" 0 125.275 22098 643 0
rnode "vdd.t154" 0 125.275 22258 643 0
rnode "vdd.t214" 0 125.275 22418 643 0
rnode "vdd.t360" 0 125.275 22578 643 0
rnode "vdd.t212" 0 125.275 22738 643 0
rnode "vdd.t247" 0 125.275 22898 643 0
rnode "vdd.t198" 0 125.275 23058 643 0
rnode "vdd.t200" 0 125.275 23218 643 0
rnode "vdd.t250" 0 125.275 23378 643 0
rnode "vdd.t199" 0 125.275 23538 643 0
rnode "vdd.t201" 0 165.71 23698 643 0
rnode "vdd.t497" 0 19.4762 19140 394 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 19215 366 0
rnode "vdd.t496" 0 127.585 19090 394 0
rnode "vdd.t352" 0 294.397 14738 643 0
rnode "vdd.t302" 0 125.275 14898 643 0
rnode "vdd.t209" 0 125.275 15058 643 0
rnode "vdd.t491" 0 125.275 15218 643 0
rnode "vdd.t333" 0 125.275 15378 643 0
rnode "vdd.t507" 0 125.275 15538 643 0
rnode "vdd.t187" 0 125.275 15698 643 0
rnode "vdd.t334" 0 125.275 15858 643 0
rnode "vdd.t292" 0 125.275 16018 643 0
rnode "vdd.t238" 0 125.275 16178 643 0
rnode "vdd.t162" 0 125.275 16338 643 0
rnode "vdd.t163" 0 125.275 16498 643 0
rnode "vdd.t239" 0 125.275 16658 643 0
rnode "vdd.t278" 0 125.275 16818 643 0
rnode "vdd.t403" 0 125.275 16978 643 0
rnode "vdd.t353" 0 125.275 17138 643 0
rnode "vdd.t303" 0 125.275 17298 643 0
rnode "vdd.t188" 0 165.71 17458 643 0
rnode "vdd.t108" 0 19.4762 12900 394 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 12975 366 0
rnode "vdd.t107" 0 127.585 12850 394 0
rnode "vdd.t349" 0 294.397 8498 643 0
rnode "vdd.t308" 0 125.275 8658 643 0
rnode "vdd.t341" 0 125.275 8818 643 0
rnode "vdd.t300" 0 125.275 8978 643 0
rnode "vdd.t337" 0 125.275 9138 643 0
rnode "vdd.t355" 0 125.275 9298 643 0
rnode "vdd.t357" 0 125.275 9458 643 0
rnode "vdd.t348" 0 125.275 9618 643 0
rnode "vdd.t299" 0 125.275 9778 643 0
rnode "vdd.t261" 0 125.275 9938 643 0
rnode "vdd.t488" 0 125.275 10098 643 0
rnode "vdd.t301" 0 125.275 10258 643 0
rnode "vdd.t338" 0 125.275 10418 643 0
rnode "vdd.t356" 0 125.275 10578 643 0
rnode "vdd.t347" 0 125.275 10738 643 0
rnode "vdd.t354" 0 125.275 10898 643 0
rnode "vdd.t309" 0 125.275 11058 643 0
rnode "vdd.t487" 0 165.71 11218 643 0
rnode "vdd.t396" 0 19.4762 6660 394 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 6735 366 0
rnode "vdd.t395" 0 127.585 6610 394 0
rnode "vdd.t505" 0 294.397 2167 652 0
rnode "vdd.t204" 0 125.275 2327 652 0
rnode "vdd.t314" 0 125.275 2487 652 0
rnode "vdd.t506" 0 125.275 2647 652 0
rnode "vdd.t401" 0 125.275 2807 652 0
rnode "vdd.t330" 0 125.275 2967 652 0
rnode "vdd.t312" 0 125.275 3127 652 0
rnode "vdd.t391" 0 125.275 3287 652 0
rnode "vdd.t245" 0 125.275 3447 652 0
rnode "vdd.t313" 0 125.275 3607 652 0
rnode "vdd.t504" 0 125.275 3767 652 0
rnode "vdd.t203" 0 125.275 3927 652 0
rnode "vdd.t402" 0 125.275 4087 652 0
rnode "vdd.t331" 0 125.275 4247 652 0
rnode "vdd.t389" 0 125.275 4407 652 0
rnode "vdd.t244" 0 125.275 4567 652 0
rnode "vdd.t246" 0 125.275 4727 652 0
rnode "vdd.t390" 0 165.71 4887 652 0
rnode "vdd.t230" 0 19.4762 329 403 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 0 101.449 404 375 0
rnode "vdd.t229" 0 127.585 279 403 0
rnode "vdd" 0 21.4523 -314 -27 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 19.1443 -139 61 0
rnode "vdd.n68" 0 260.179 -135 241 0
rnode "swmatrix_Tgate_9.VDD" 0 45.9646 190 -18 0
rnode "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.8626 249 61 0
rnode "vdd.n69" 0 299.687 381 241 0
rnode "vdd.n70" 0 515.544 5145 61 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 75.7091 6192 52 0
rnode "vdd.n71" 0 259.102 6196 232 0
rnode "swmatrix_Tgate_8.VDD" 0 44.7079 6521 -27 0
rnode "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 6580 52 0
rnode "vdd.n72" 0 283.566 6712 232 0
rnode "vdd.n73" 0 495.152 11476 52 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 12432 52 0
rnode "vdd.n74" 0 259.102 12436 232 0
rnode "swmatrix_Tgate_4.VDD" 0 44.7079 12761 -27 0
rnode "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 12820 52 0
rnode "vdd.n75" 0 283.566 12952 232 0
rnode "vdd.n76" 0 495.152 17716 52 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 18672 52 0
rnode "vdd.n77" 0 259.102 18676 232 0
rnode "swmatrix_Tgate_7.VDD" 0 44.7079 19001 -27 0
rnode "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 19060 52 0
rnode "vdd.n78" 0 283.566 19192 232 0
rnode "vdd.n79" 0 495.152 23956 52 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 24912 52 0
rnode "vdd.n80" 0 259.102 24916 232 0
rnode "swmatrix_Tgate_5.VDD" 0 44.7079 25241 -27 0
rnode "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 25300 52 0
rnode "vdd.n81" 0 283.566 25432 232 0
rnode "vdd.n82" 0 495.152 30196 52 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 31152 52 0
rnode "vdd.n83" 0 259.102 31156 232 0
rnode "swmatrix_Tgate_6.VDD" 0 44.7079 31481 -27 0
rnode "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 31540 52 0
rnode "vdd.n84" 0 283.566 31672 232 0
rnode "vdd.n85" 0 495.152 36436 52 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 37392 52 0
rnode "vdd.n86" 0 259.102 37396 232 0
rnode "swmatrix_Tgate_0.VDD" 0 44.7079 37721 -27 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 37780 52 0
rnode "vdd.n87" 0 283.566 37912 232 0
rnode "vdd.n88" 0 495.152 42676 52 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 43632 52 0
rnode "vdd.n89" 0 259.102 43636 232 0
rnode "swmatrix_Tgate_3.VDD" 0 44.7079 43961 -27 0
rnode "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 44020 52 0
rnode "vdd.n90" 0 283.566 44152 232 0
rnode "vdd.n91" 0 495.152 48916 52 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 49872 52 0
rnode "vdd.n92" 0 259.102 49876 232 0
rnode "swmatrix_Tgate_1.VDD" 0 44.7079 50201 -27 0
rnode "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 50260 52 0
rnode "vdd.n93" 0 283.566 50392 232 0
rnode "vdd.n94" 0 495.152 55156 52 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0 71.0709 56112 52 0
rnode "vdd.n95" 0 259.102 56116 232 0
rnode "swmatrix_Tgate_2.VDD" 0 44.7079 56441 -27 0
rnode "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0 22.2375 56500 52 0
rnode "vdd.n96" 0 283.566 56632 232 0
rnode "vdd.n97" 0 623.071 61396 52 0
rnode "vdd.n98" 0 365.496 61948 2388 0
rnode "vdd.n99" 0 52.247 61488 2388 0
rnode "vdd.n100" 0 45.0274 61317 2388 0
rnode "vdd.n101" 0 47.5446 60909 2388 0
rnode "vdd.n102" 0 64.6641 60744 2388 0
rnode "vdd.n103" 0 101.658 60112 2388 0
rnode "vdd.n104" 0 91.739 59316 2388 0
rnode "vdd.n105" 0 63.1495 58892 2388 0
rnode "vdd.n106" 0 56.7645 58476 2388 0
rnode "vdd.n107" 0 66.6943 58280 2388 0
rnode "vdd.n108" 0 101.658 57648 2388 0
rnode "vdd.n109" 0 91.739 56852 2388 0
rnode "vdd.n110" 0 44.6814 56428 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0 27.2439 56294 2504 0
rnode "vdd.n111" 0 45.2382 56012 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0 19.909 55858 2510 0
rnode "vdd.n112" 0 56.6335 55708 2388 0
rnode "vdd.n113" 0 52.247 55248 2388 0
rnode "vdd.n114" 0 45.0274 55077 2388 0
rnode "vdd.n115" 0 47.5446 54669 2388 0
rnode "vdd.n116" 0 64.6641 54504 2388 0
rnode "vdd.n117" 0 101.658 53872 2388 0
rnode "vdd.n118" 0 91.739 53076 2388 0
rnode "vdd.n119" 0 63.1495 52652 2388 0
rnode "vdd.n120" 0 56.7645 52236 2388 0
rnode "vdd.n121" 0 66.6943 52040 2388 0
rnode "vdd.n122" 0 101.658 51408 2388 0
rnode "vdd.n123" 0 91.739 50612 2388 0
rnode "vdd.n124" 0 44.6814 50188 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0 27.2439 50054 2504 0
rnode "vdd.n125" 0 45.2382 49772 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0 19.909 49618 2510 0
rnode "vdd.n126" 0 56.6335 49468 2388 0
rnode "vdd.n127" 0 52.247 49008 2388 0
rnode "vdd.n128" 0 45.0274 48837 2388 0
rnode "vdd.n129" 0 47.5446 48429 2388 0
rnode "vdd.n130" 0 64.6641 48264 2388 0
rnode "vdd.n131" 0 101.658 47632 2388 0
rnode "vdd.n132" 0 91.739 46836 2388 0
rnode "vdd.n133" 0 63.1495 46412 2388 0
rnode "vdd.n134" 0 56.7645 45996 2388 0
rnode "vdd.n135" 0 66.6943 45800 2388 0
rnode "vdd.n136" 0 101.658 45168 2388 0
rnode "vdd.n137" 0 91.739 44372 2388 0
rnode "vdd.n138" 0 44.6814 43948 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0 27.2439 43814 2504 0
rnode "vdd.n139" 0 45.2382 43532 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0 19.909 43378 2510 0
rnode "vdd.n140" 0 56.6335 43228 2388 0
rnode "vdd.n141" 0 52.247 42768 2388 0
rnode "vdd.n142" 0 45.0274 42597 2388 0
rnode "vdd.n143" 0 47.5446 42189 2388 0
rnode "vdd.n144" 0 64.6641 42024 2388 0
rnode "vdd.n145" 0 101.658 41392 2388 0
rnode "vdd.n146" 0 91.739 40596 2388 0
rnode "vdd.n147" 0 63.1495 40172 2388 0
rnode "vdd.n148" 0 56.7645 39756 2388 0
rnode "vdd.n149" 0 66.6943 39560 2388 0
rnode "vdd.n150" 0 101.658 38928 2388 0
rnode "vdd.n151" 0 91.739 38132 2388 0
rnode "vdd.n152" 0 44.6814 37708 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0 27.2439 37574 2504 0
rnode "vdd.n153" 0 45.2382 37292 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0 19.909 37138 2510 0
rnode "vdd.n154" 0 56.6335 36988 2388 0
rnode "vdd.n155" 0 52.247 36528 2388 0
rnode "vdd.n156" 0 45.0274 36357 2388 0
rnode "vdd.n157" 0 47.5446 35949 2388 0
rnode "vdd.n158" 0 64.6641 35784 2388 0
rnode "vdd.n159" 0 101.658 35152 2388 0
rnode "vdd.n160" 0 91.739 34356 2388 0
rnode "vdd.n161" 0 63.1495 33932 2388 0
rnode "vdd.n162" 0 56.7645 33516 2388 0
rnode "vdd.n163" 0 66.6943 33320 2388 0
rnode "vdd.n164" 0 101.658 32688 2388 0
rnode "vdd.n165" 0 91.739 31892 2388 0
rnode "vdd.n166" 0 44.6814 31468 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0 27.2439 31334 2504 0
rnode "vdd.n167" 0 45.2382 31052 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0 19.909 30898 2510 0
rnode "vdd.n168" 0 56.6335 30748 2388 0
rnode "vdd.n169" 0 52.247 30288 2388 0
rnode "vdd.n170" 0 45.0274 30117 2388 0
rnode "vdd.n171" 0 47.5446 29709 2388 0
rnode "vdd.n172" 0 64.6641 29544 2388 0
rnode "vdd.n173" 0 101.658 28912 2388 0
rnode "vdd.n174" 0 91.739 28116 2388 0
rnode "vdd.n175" 0 63.1495 27692 2388 0
rnode "vdd.n176" 0 56.7645 27276 2388 0
rnode "vdd.n177" 0 66.6943 27080 2388 0
rnode "vdd.n178" 0 101.658 26448 2388 0
rnode "vdd.n179" 0 91.739 25652 2388 0
rnode "vdd.n180" 0 44.6814 25228 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0 27.2439 25094 2504 0
rnode "vdd.n181" 0 45.2382 24812 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0 19.909 24658 2510 0
rnode "vdd.n182" 0 56.6335 24508 2388 0
rnode "vdd.n183" 0 52.247 24048 2388 0
rnode "vdd.n184" 0 45.0274 23877 2388 0
rnode "vdd.n185" 0 47.5446 23469 2388 0
rnode "vdd.n186" 0 64.6641 23304 2388 0
rnode "vdd.n187" 0 101.658 22672 2388 0
rnode "vdd.n188" 0 91.739 21876 2388 0
rnode "vdd.n189" 0 63.1495 21452 2388 0
rnode "vdd.n190" 0 56.7645 21036 2388 0
rnode "vdd.n191" 0 66.6943 20840 2388 0
rnode "vdd.n192" 0 101.658 20208 2388 0
rnode "vdd.n193" 0 91.739 19412 2388 0
rnode "vdd.n194" 0 44.6814 18988 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0 27.2439 18854 2504 0
rnode "vdd.n195" 0 45.2382 18572 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0 19.909 18418 2510 0
rnode "vdd.n196" 0 56.6335 18268 2388 0
rnode "vdd.n197" 0 52.247 17808 2388 0
rnode "vdd.n198" 0 45.0274 17637 2388 0
rnode "vdd.n199" 0 47.5446 17229 2388 0
rnode "vdd.n200" 0 64.6641 17064 2388 0
rnode "vdd.n201" 0 101.658 16432 2388 0
rnode "vdd.n202" 0 91.739 15636 2388 0
rnode "vdd.n203" 0 63.1495 15212 2388 0
rnode "vdd.n204" 0 56.7645 14796 2388 0
rnode "vdd.n205" 0 66.6943 14600 2388 0
rnode "vdd.n206" 0 101.658 13968 2388 0
rnode "vdd.n207" 0 91.739 13172 2388 0
rnode "vdd.n208" 0 44.6814 12748 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0 27.2439 12614 2504 0
rnode "vdd.n209" 0 45.2382 12332 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0 19.909 12178 2510 0
rnode "vdd.n210" 0 56.6335 12028 2388 0
rnode "vdd.n211" 0 52.247 11568 2388 0
rnode "vdd.n212" 0 45.0274 11397 2388 0
rnode "vdd.n213" 0 47.5446 10989 2388 0
rnode "vdd.n214" 0 64.6641 10824 2388 0
rnode "vdd.n215" 0 101.658 10192 2388 0
rnode "vdd.n216" 0 91.739 9396 2388 0
rnode "vdd.n217" 0 63.1495 8972 2388 0
rnode "vdd.n218" 0 56.7645 8556 2388 0
rnode "vdd.n219" 0 66.6943 8360 2388 0
rnode "vdd.n220" 0 101.658 7728 2388 0
rnode "vdd.n221" 0 91.739 6932 2388 0
rnode "vdd.n222" 0 44.6814 6508 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0 27.2439 6374 2504 0
rnode "vdd.n223" 0 45.2382 6092 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0 19.909 5938 2510 0
rnode "vdd.n224" 0 56.6335 5788 2388 0
rnode "vdd.n225" 0 52.247 5328 2388 0
rnode "vdd.n226" 0 45.0274 5157 2388 0
rnode "vdd.n227" 0 47.5446 4749 2388 0
rnode "vdd.n228" 0 64.6641 4584 2388 0
rnode "vdd.n229" 0 101.658 3952 2388 0
rnode "vdd.n230" 0 91.739 3156 2388 0
rnode "vdd.n231" 0 63.1495 2732 2388 0
rnode "vdd.n232" 0 56.7645 2316 2388 0
rnode "vdd.n233" 0 66.6943 2120 2388 0
rnode "vdd.n234" 0 101.658 1488 2388 0
rnode "vdd.n235" 0 91.739 692 2388 0
rnode "vdd.n236" 0 44.6814 268 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0 27.2439 134 2504 0
rnode "vdd.n237" 0 170.116 -148 2388 0
rnode "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0 11.1333 -302 2510 0
rnode "vdd" 0 1.76823 -318 2480 0
rnode "ShiftReg_row_10_2$1_0.VDD" 0 1.89921 -329 2454 0
resist "vdd.n68" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.00109422
resist "vdd.n95" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n92" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n89" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n86" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n83" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n80" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n77" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n74" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "vdd.n71" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" 0.001125
resist "ShiftReg_row_10_2$1_0.VDD" "vdd" 0.0055
resist "vdd" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0.008
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_9.VDD" 0.0161398
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_2.VDD" 0.0165938
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_1.VDD" 0.0165938
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_3.VDD" 0.0165938
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_0.VDD" 0.0165938
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_6.VDD" 0.0165938
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_5.VDD" 0.0165938
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_7.VDD" 0.0165938
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_4.VDD" 0.0165938
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" "swmatrix_Tgate_8.VDD" 0.0165938
resist "vdd.n69" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.0361094
resist "vdd.n96" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n93" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n90" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n87" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n84" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n81" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n78" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n75" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "vdd.n72" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VDD" 0.037125
resist "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd" 0.0399486
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" "vdd.n236" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" "vdd.n222" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" "vdd.n208" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" "vdd.n194" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" "vdd.n180" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" "vdd.n166" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" "vdd.n152" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" "vdd.n138" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" "vdd.n124" 0.067
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" "vdd.n110" 0.067
resist "vdd.n224" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0.075
resist "vdd.n210" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0.075
resist "vdd.n196" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0.075
resist "vdd.n182" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0.075
resist "vdd.n168" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0.075
resist "vdd.n154" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0.075
resist "vdd.n140" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0.075
resist "vdd.n126" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0.075
resist "vdd.n112" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0.075
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" "vdd.n237" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" "vdd.n223" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" "vdd.n209" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" "vdd.n195" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" "vdd.n181" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" "vdd.n167" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" "vdd.n153" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" "vdd.n139" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" "vdd.n125" 0.077
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" "vdd.n111" 0.077
resist "vdd.n228" "vdd.n227" 0.0825
resist "vdd.n214" "vdd.n213" 0.0825
resist "vdd.n200" "vdd.n199" 0.0825
resist "vdd.n186" "vdd.n185" 0.0825
resist "vdd.n172" "vdd.n171" 0.0825
resist "vdd.n158" "vdd.n157" 0.0825
resist "vdd.n144" "vdd.n143" 0.0825
resist "vdd.n130" "vdd.n129" 0.0825
resist "vdd.n116" "vdd.n115" 0.0825
resist "vdd.n102" "vdd.n101" 0.0825
resist "vdd.n226" "vdd.n225" 0.0855
resist "vdd.n212" "vdd.n211" 0.0855
resist "vdd.n198" "vdd.n197" 0.0855
resist "vdd.n184" "vdd.n183" 0.0855
resist "vdd.n170" "vdd.n169" 0.0855
resist "vdd.n156" "vdd.n155" 0.0855
resist "vdd.n142" "vdd.n141" 0.0855
resist "vdd.n128" "vdd.n127" 0.0855
resist "vdd.n114" "vdd.n113" 0.0855
resist "vdd.n100" "vdd.n99" 0.0855
resist "swmatrix_Tgate_9.VDD" "vdd.n68" 0.0889058
resist "swmatrix_Tgate_2.VDD" "vdd.n95" 0.0914062
resist "swmatrix_Tgate_1.VDD" "vdd.n92" 0.0914062
resist "swmatrix_Tgate_3.VDD" "vdd.n89" 0.0914062
resist "swmatrix_Tgate_0.VDD" "vdd.n86" 0.0914062
resist "swmatrix_Tgate_6.VDD" "vdd.n83" 0.0914062
resist "swmatrix_Tgate_5.VDD" "vdd.n80" 0.0914062
resist "swmatrix_Tgate_7.VDD" "vdd.n77" 0.0914062
resist "swmatrix_Tgate_4.VDD" "vdd.n74" 0.0914062
resist "swmatrix_Tgate_8.VDD" "vdd.n71" 0.0914062
resist "vdd.n233" "vdd.n232" 0.098
resist "vdd.n219" "vdd.n218" 0.098
resist "vdd.n205" "vdd.n204" 0.098
resist "vdd.n191" "vdd.n190" 0.098
resist "vdd.n177" "vdd.n176" 0.098
resist "vdd.n163" "vdd.n162" 0.098
resist "vdd.n149" "vdd.n148" 0.098
resist "vdd.n135" "vdd.n134" 0.098
resist "vdd.n121" "vdd.n120" 0.098
resist "vdd.n107" "vdd.n106" 0.098
resist "vdd.n237" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.VDD" 0.141
resist "vdd.n223" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.VDD" 0.141
resist "vdd.n209" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.VDD" 0.141
resist "vdd.n195" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.VDD" 0.141
resist "vdd.n181" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.VDD" 0.141
resist "vdd.n167" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.VDD" 0.141
resist "vdd.n153" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.VDD" 0.141
resist "vdd.n139" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.VDD" 0.141
resist "vdd.n125" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.VDD" 0.141
resist "vdd.n111" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.VDD" 0.141
resist "vdd.n227" "vdd.n226" 0.204
resist "vdd.n213" "vdd.n212" 0.204
resist "vdd.n199" "vdd.n198" 0.204
resist "vdd.n185" "vdd.n184" 0.204
resist "vdd.n171" "vdd.n170" 0.204
resist "vdd.n157" "vdd.n156" 0.204
resist "vdd.n143" "vdd.n142" 0.204
resist "vdd.n129" "vdd.n128" 0.204
resist "vdd.n115" "vdd.n114" 0.204
resist "vdd.n101" "vdd.n100" 0.204
resist "vdd.n232" "vdd.n231" 0.208
resist "vdd.n218" "vdd.n217" 0.208
resist "vdd.n204" "vdd.n203" 0.208
resist "vdd.n190" "vdd.n189" 0.208
resist "vdd.n176" "vdd.n175" 0.208
resist "vdd.n162" "vdd.n161" 0.208
resist "vdd.n148" "vdd.n147" 0.208
resist "vdd.n134" "vdd.n133" 0.208
resist "vdd.n120" "vdd.n119" 0.208
resist "vdd.n106" "vdd.n105" 0.208
resist "vdd.n236" "vdd.n235" 0.212
resist "vdd.n231" "vdd.n230" 0.212
resist "vdd.n222" "vdd.n221" 0.212
resist "vdd.n217" "vdd.n216" 0.212
resist "vdd.n208" "vdd.n207" 0.212
resist "vdd.n203" "vdd.n202" 0.212
resist "vdd.n194" "vdd.n193" 0.212
resist "vdd.n189" "vdd.n188" 0.212
resist "vdd.n180" "vdd.n179" 0.212
resist "vdd.n175" "vdd.n174" 0.212
resist "vdd.n166" "vdd.n165" 0.212
resist "vdd.n161" "vdd.n160" 0.212
resist "vdd.n152" "vdd.n151" 0.212
resist "vdd.n147" "vdd.n146" 0.212
resist "vdd.n138" "vdd.n137" 0.212
resist "vdd.n133" "vdd.n132" 0.212
resist "vdd.n124" "vdd.n123" 0.212
resist "vdd.n119" "vdd.n118" 0.212
resist "vdd.n110" "vdd.n109" 0.212
resist "vdd.n105" "vdd.n104" 0.212
resist "vdd.n225" "vdd.n224" 0.23
resist "vdd.n211" "vdd.n210" 0.23
resist "vdd.n197" "vdd.n196" 0.23
resist "vdd.n183" "vdd.n182" 0.23
resist "vdd.n169" "vdd.n168" 0.23
resist "vdd.n155" "vdd.n154" 0.23
resist "vdd.n141" "vdd.n140" 0.23
resist "vdd.n127" "vdd.n126" 0.23
resist "vdd.n113" "vdd.n112" 0.23
resist "vdd.n99" "vdd.n98" 0.23
resist "vdd.n234" "vdd.n233" 0.316
resist "vdd.n229" "vdd.n228" 0.316
resist "vdd.n220" "vdd.n219" 0.316
resist "vdd.n215" "vdd.n214" 0.316
resist "vdd.n206" "vdd.n205" 0.316
resist "vdd.n201" "vdd.n200" 0.316
resist "vdd.n192" "vdd.n191" 0.316
resist "vdd.n187" "vdd.n186" 0.316
resist "vdd.n178" "vdd.n177" 0.316
resist "vdd.n173" "vdd.n172" 0.316
resist "vdd.n164" "vdd.n163" 0.316
resist "vdd.n159" "vdd.n158" 0.316
resist "vdd.n150" "vdd.n149" 0.316
resist "vdd.n145" "vdd.n144" 0.316
resist "vdd.n136" "vdd.n135" 0.316
resist "vdd.n131" "vdd.n130" 0.316
resist "vdd.n122" "vdd.n121" 0.316
resist "vdd.n117" "vdd.n116" 0.316
resist "vdd.n108" "vdd.n107" 0.316
resist "vdd.n103" "vdd.n102" 0.316
resist "vdd.n235" "vdd.n234" 0.398
resist "vdd.n230" "vdd.n229" 0.398
resist "vdd.n221" "vdd.n220" 0.398
resist "vdd.n216" "vdd.n215" 0.398
resist "vdd.n207" "vdd.n206" 0.398
resist "vdd.n202" "vdd.n201" 0.398
resist "vdd.n193" "vdd.n192" 0.398
resist "vdd.n188" "vdd.n187" 0.398
resist "vdd.n179" "vdd.n178" 0.398
resist "vdd.n174" "vdd.n173" 0.398
resist "vdd.n165" "vdd.n164" 0.398
resist "vdd.n160" "vdd.n159" 0.398
resist "vdd.n151" "vdd.n150" 0.398
resist "vdd.n146" "vdd.n145" 0.398
resist "vdd.n137" "vdd.n136" 0.398
resist "vdd.n132" "vdd.n131" 0.398
resist "vdd.n123" "vdd.n122" 0.398
resist "vdd.n118" "vdd.n117" 0.398
resist "vdd.n109" "vdd.n108" 0.398
resist "vdd.n104" "vdd.n103" 0.398
resist "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n94" 0.557103
resist "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n91" 0.557103
resist "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n88" 0.557103
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n85" 0.557103
resist "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n82" 0.557103
resist "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n79" 0.557103
resist "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n76" 0.557103
resist "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n73" 0.557103
resist "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__endcap_0.VDD" "vdd.n70" 0.614127
resist "vdd.n67" "vdd.t129" 1.31884
resist "vdd.n67" "vdd.t136" 1.31884
resist "vdd.n64" "vdd.t439" 1.31884
resist "vdd.n64" "vdd.t378" 1.31884
resist "vdd.n60" "vdd.t263" 1.31884
resist "vdd.n60" "vdd.t472" 1.31884
resist "vdd.n57" "vdd.t518" 1.31884
resist "vdd.n57" "vdd.t102" 1.31884
resist "vdd.n53" "vdd.t490" 1.31884
resist "vdd.n53" "vdd.t124" 1.31884
resist "vdd.n50" "vdd.t380" 1.31884
resist "vdd.n50" "vdd.t16" 1.31884
resist "vdd.n46" "vdd.t158" 1.31884
resist "vdd.n46" "vdd.t495" 1.31884
resist "vdd.n43" "vdd.t414" 1.31884
resist "vdd.n43" "vdd.t366" 1.31884
resist "vdd.n39" "vdd.t449" 1.31884
resist "vdd.n39" "vdd.t144" 1.31884
resist "vdd.n36" "vdd.t176" 1.31884
resist "vdd.n36" "vdd.t318" 1.31884
resist "vdd.n32" "vdd.t99" 1.31884
resist "vdd.n32" "vdd.t424" 1.31884
resist "vdd.n29" "vdd.t476" 1.31884
resist "vdd.n29" "vdd.t456" 1.31884
resist "vdd.n25" "vdd.t120" 1.31884
resist "vdd.n25" "vdd.t460" 1.31884
resist "vdd.n22" "vdd.t182" 1.31884
resist "vdd.n22" "vdd.t536" 1.31884
resist "vdd.n18" "vdd.t373" 1.31884
resist "vdd.n18" "vdd.t435" 1.31884
resist "vdd.n15" "vdd.t59" 1.31884
resist "vdd.n15" "vdd.t410" 1.31884
resist "vdd.n11" "vdd.t152" 1.31884
resist "vdd.n11" "vdd.t93" 1.31884
resist "vdd.n8" "vdd.t429" 1.31884
resist "vdd.n8" "vdd.t443" 1.31884
resist "vdd.n4" "vdd.t7" 1.31884
resist "vdd.n4" "vdd.t184" 1.31884
resist "vdd.n1" "vdd.t5" 1.31884
resist "vdd.n1" "vdd.t117" 1.31884
resist "vdd.n66" "vdd.t522" 1.53282
resist "vdd.n63" "vdd.t275" 1.53282
resist "vdd.n59" "vdd.t32" 1.53282
resist "vdd.n56" "vdd.t280" 1.53282
resist "vdd.n52" "vdd.t528" 1.53282
resist "vdd.n49" "vdd.t282" 1.53282
resist "vdd.n45" "vdd.t224" 1.53282
resist "vdd.n42" "vdd.t273" 1.53282
resist "vdd.n38" "vdd.t34" 1.53282
resist "vdd.n35" "vdd.t336" 1.53282
resist "vdd.n31" "vdd.t526" 1.53282
resist "vdd.n28" "vdd.t305" 1.53282
resist "vdd.n24" "vdd.t520" 1.53282
resist "vdd.n21" "vdd.t307" 1.53282
resist "vdd.n17" "vdd.t255" 1.53282
resist "vdd.n14" "vdd.t286" 1.53282
resist "vdd.n10" "vdd.t257" 1.53282
resist "vdd.n7" "vdd.t284" 1.53282
resist "vdd.n3" "vdd.t524" 1.53282
resist "vdd.n0" "vdd.t288" 1.53282
resist "vdd.n70" "vdd.n69" 2.84718
resist "vdd.n103" "vdd.n67" 2.95804
resist "vdd.n105" "vdd.n66" 2.95804
resist "vdd.n108" "vdd.n64" 2.95804
resist "vdd.n110" "vdd.n63" 2.95804
resist "vdd.n117" "vdd.n60" 2.95804
resist "vdd.n119" "vdd.n59" 2.95804
resist "vdd.n122" "vdd.n57" 2.95804
resist "vdd.n124" "vdd.n56" 2.95804
resist "vdd.n131" "vdd.n53" 2.95804
resist "vdd.n133" "vdd.n52" 2.95804
resist "vdd.n136" "vdd.n50" 2.95804
resist "vdd.n138" "vdd.n49" 2.95804
resist "vdd.n145" "vdd.n46" 2.95804
resist "vdd.n147" "vdd.n45" 2.95804
resist "vdd.n150" "vdd.n43" 2.95804
resist "vdd.n152" "vdd.n42" 2.95804
resist "vdd.n159" "vdd.n39" 2.95804
resist "vdd.n161" "vdd.n38" 2.95804
resist "vdd.n164" "vdd.n36" 2.95804
resist "vdd.n166" "vdd.n35" 2.95804
resist "vdd.n173" "vdd.n32" 2.95804
resist "vdd.n175" "vdd.n31" 2.95804
resist "vdd.n178" "vdd.n29" 2.95804
resist "vdd.n180" "vdd.n28" 2.95804
resist "vdd.n187" "vdd.n25" 2.95804
resist "vdd.n189" "vdd.n24" 2.95804
resist "vdd.n192" "vdd.n22" 2.95804
resist "vdd.n194" "vdd.n21" 2.95804
resist "vdd.n201" "vdd.n18" 2.95804
resist "vdd.n203" "vdd.n17" 2.95804
resist "vdd.n206" "vdd.n15" 2.95804
resist "vdd.n208" "vdd.n14" 2.95804
resist "vdd.n215" "vdd.n11" 2.95804
resist "vdd.n217" "vdd.n10" 2.95804
resist "vdd.n220" "vdd.n8" 2.95804
resist "vdd.n222" "vdd.n7" 2.95804
resist "vdd.n229" "vdd.n4" 2.95804
resist "vdd.n231" "vdd.n3" 2.95804
resist "vdd.n234" "vdd.n1" 2.95804
resist "vdd.n236" "vdd.n0" 2.95804
resist "vdd.n97" "vdd.n96" 3.0293
resist "vdd.n94" "vdd.n93" 3.0293
resist "vdd.n91" "vdd.n90" 3.0293
resist "vdd.n88" "vdd.n87" 3.0293
resist "vdd.n85" "vdd.n84" 3.0293
resist "vdd.n82" "vdd.n81" 3.0293
resist "vdd.n79" "vdd.n78" 3.0293
resist "vdd.n76" "vdd.n75" 3.0293
resist "vdd.n73" "vdd.n72" 3.0293
resist "vdd.n66" "vdd.t394" 3.78
resist "vdd.n63" "vdd.t501" 3.78
resist "vdd.n59" "vdd.t196" 3.78
resist "vdd.n56" "vdd.t386" 3.78
resist "vdd.n52" "vdd.t48" 3.78
resist "vdd.n49" "vdd.t193" 3.78
resist "vdd.n45" "vdd.t369" 3.78
resist "vdd.n42" "vdd.t265" 3.78
resist "vdd.n38" "vdd.t323" 3.78
resist "vdd.n35" "vdd.t141" 3.78
resist "vdd.n31" "vdd.t482" 3.78
resist "vdd.n28" "vdd.t515" 3.78
resist "vdd.n24" "vdd.t30" 3.78
resist "vdd.n21" "vdd.t161" 3.78
resist "vdd.n17" "vdd.t271" 3.78
resist "vdd.n14" "vdd.t66" 3.78
resist "vdd.n10" "vdd.t383" 3.78
resist "vdd.n7" "vdd.t41" 3.78
resist "vdd.n3" "vdd.t113" 3.78
resist "vdd.n0" "vdd.t54" 3.78
resist "vdd.n99" "vdd.t503" 3.84301
resist "vdd.n113" "vdd.t290" 3.84301
resist "vdd.n127" "vdd.t91" 3.84301
resist "vdd.n141" "vdd.t268" 3.84301
resist "vdd.n155" "vdd.t51" 3.84301
resist "vdd.n169" "vdd.t12" 3.84301
resist "vdd.n183" "vdd.t37" 3.84301
resist "vdd.n197" "vdd.t97" 3.84301
resist "vdd.n211" "vdd.t243" 3.84301
resist "vdd.n225" "vdd.t470" 3.84301
resist "vdd.n96" "vdd.t25" 3.84301
resist "vdd.n93" "vdd.t400" 3.84301
resist "vdd.n90" "vdd.t241" 3.84301
resist "vdd.n87" "vdd.t46" 3.84301
resist "vdd.n84" "vdd.t64" 3.84301
resist "vdd.n81" "vdd.t22" 3.84301
resist "vdd.n78" "vdd.t497" 3.84301
resist "vdd.n75" "vdd.t108" 3.84301
resist "vdd.n72" "vdd.t396" 3.84301
resist "vdd.n69" "vdd.t230" 3.84301
resist "vdd.n101" "vdd.t431" 3.90008
resist "vdd.n115" "vdd.t419" 3.90008
resist "vdd.n129" "vdd.t174" 3.90008
resist "vdd.n143" "vdd.t453" 3.90008
resist "vdd.n157" "vdd.t178" 3.90008
resist "vdd.n171" "vdd.t133" 3.90008
resist "vdd.n185" "vdd.t407" 3.90008
resist "vdd.n199" "vdd.t165" 3.90008
resist "vdd.n213" "vdd.t447" 3.90008
resist "vdd.n227" "vdd.t89" 3.90008
resist "vdd.n102" "vdd.t138" 3.95258
resist "vdd.n107" "vdd.t376" 3.95258
resist "vdd.n116" "vdd.t474" 3.95258
resist "vdd.n121" "vdd.t104" 3.95258
resist "vdd.n130" "vdd.t122" 3.95258
resist "vdd.n135" "vdd.t14" 3.95258
resist "vdd.n144" "vdd.t493" 3.95258
resist "vdd.n149" "vdd.t364" 3.95258
resist "vdd.n158" "vdd.t146" 3.95258
resist "vdd.n163" "vdd.t320" 3.95258
resist "vdd.n172" "vdd.t426" 3.95258
resist "vdd.n177" "vdd.t458" 3.95258
resist "vdd.n186" "vdd.t462" 3.95258
resist "vdd.n191" "vdd.t534" 3.95258
resist "vdd.n200" "vdd.t437" 3.95258
resist "vdd.n205" "vdd.t412" 3.95258
resist "vdd.n214" "vdd.t95" 3.95258
resist "vdd.n219" "vdd.t441" 3.95258
resist "vdd.n228" "vdd.t186" 3.95258
resist "vdd.n233" "vdd.t115" 3.95258
resist "vdd.n106" "vdd.n65" 4.55882
resist "vdd.n111" "vdd.n62" 4.55882
resist "vdd.n112" "vdd.n61" 4.55882
resist "vdd.n120" "vdd.n58" 4.55882
resist "vdd.n125" "vdd.n55" 4.55882
resist "vdd.n126" "vdd.n54" 4.55882
resist "vdd.n134" "vdd.n51" 4.55882
resist "vdd.n139" "vdd.n48" 4.55882
resist "vdd.n140" "vdd.n47" 4.55882
resist "vdd.n148" "vdd.n44" 4.55882
resist "vdd.n153" "vdd.n41" 4.55882
resist "vdd.n154" "vdd.n40" 4.55882
resist "vdd.n162" "vdd.n37" 4.55882
resist "vdd.n167" "vdd.n34" 4.55882
resist "vdd.n168" "vdd.n33" 4.55882
resist "vdd.n176" "vdd.n30" 4.55882
resist "vdd.n181" "vdd.n27" 4.55882
resist "vdd.n182" "vdd.n26" 4.55882
resist "vdd.n190" "vdd.n23" 4.55882
resist "vdd.n195" "vdd.n20" 4.55882
resist "vdd.n196" "vdd.n19" 4.55882
resist "vdd.n204" "vdd.n16" 4.55882
resist "vdd.n209" "vdd.n13" 4.55882
resist "vdd.n210" "vdd.n12" 4.55882
resist "vdd.n218" "vdd.n9" 4.55882
resist "vdd.n223" "vdd.n6" 4.55882
resist "vdd.n224" "vdd.n5" 4.55882
resist "vdd.n232" "vdd.n2" 4.55882
resist "vdd.n98" "vdd.n97" 4.69879
resist "vdd.n104" "vdd.t398" 4.77804
resist "vdd.n109" "vdd.t417" 4.77804
resist "vdd.n118" "vdd.t106" 4.77804
resist "vdd.n123" "vdd.t172" 4.77804
resist "vdd.n132" "vdd.t27" 4.77804
resist "vdd.n137" "vdd.t451" 4.77804
resist "vdd.n146" "vdd.t110" 4.77804
resist "vdd.n151" "vdd.t180" 4.77804
resist "vdd.n160" "vdd.t340" 4.77804
resist "vdd.n165" "vdd.t131" 4.77804
resist "vdd.n174" "vdd.t127" 4.77804
resist "vdd.n179" "vdd.t405" 4.77804
resist "vdd.n188" "vdd.t170" 4.77804
resist "vdd.n193" "vdd.t167" 4.77804
resist "vdd.n202" "vdd.t371" 4.77804
resist "vdd.n207" "vdd.t445" 4.77804
resist "vdd.n216" "vdd.t150" 4.77804
resist "vdd.n221" "vdd.t87" 4.77804
resist "vdd.n230" "vdd.t156" 4.77804
resist "vdd.n235" "vdd.t294" 4.77804
resist "vdd.n100" "vdd.t511" 15.5631
resist "vdd.n114" "vdd.t513" 15.5631
resist "vdd.n128" "vdd.t56" 15.5631
resist "vdd.n142" "vdd.t3" 15.5631
resist "vdd.n156" "vdd.t39" 15.5631
resist "vdd.n170" "vdd.t232" 15.5631
resist "vdd.n184" "vdd.t1" 15.5631
resist "vdd.n198" "vdd.t190" 15.5631
resist "vdd.n212" "vdd.t234" 15.5631
resist "vdd.n226" "vdd.t509" 15.5631
resist "vdd.t327" "vdd.t408" 148.699
resist "vdd.t298" "vdd.t327" 148.699
resist "vdd.t344" "vdd.t298" 148.699
resist "vdd.t296" "vdd.t344" 148.699
resist "vdd.t329" "vdd.t296" 148.699
resist "vdd.t346" "vdd.t329" 148.699
resist "vdd.t343" "vdd.t346" 148.699
resist "vdd.t326" "vdd.t343" 148.699
resist "vdd.t297" "vdd.t326" 148.699
resist "vdd.t211" "vdd.t297" 148.699
resist "vdd.t325" "vdd.t211" 148.699
resist "vdd.t210" "vdd.t325" 148.699
resist "vdd.t345" "vdd.t210" 148.699
resist "vdd.t324" "vdd.t345" 148.699
resist "vdd.t498" "vdd.t324" 148.699
resist "vdd.t295" "vdd.t498" 148.699
resist "vdd.t328" "vdd.t295" 148.699
resist "vdd.t420" "vdd.t350" 148.699
resist "vdd.t422" "vdd.t420" 148.699
resist "vdd.t351" "vdd.t422" 148.699
resist "vdd.t529" "vdd.t351" 148.699
resist "vdd.t358" "vdd.t529" 148.699
resist "vdd.t479" "vdd.t358" 148.699
resist "vdd.t433" "vdd.t479" 148.699
resist "vdd.t310" "vdd.t433" 148.699
resist "vdd.t421" "vdd.t310" 148.699
resist "vdd.t342" "vdd.t421" 148.699
resist "vdd.t311" "vdd.t342" 148.699
resist "vdd.t530" "vdd.t311" 148.699
resist "vdd.t359" "vdd.t530" 148.699
resist "vdd.t480" "vdd.t359" 148.699
resist "vdd.t291" "vdd.t480" 148.699
resist "vdd.t118" "vdd.t291" 148.699
resist "vdd.t432" "vdd.t118" 148.699
resist "vdd.t464" "vdd.t466" 148.699
resist "vdd.t477" "vdd.t464" 148.699
resist "vdd.t43" "vdd.t477" 148.699
resist "vdd.t465" "vdd.t43" 148.699
resist "vdd.t478" "vdd.t465" 148.699
resist "vdd.t531" "vdd.t478" 148.699
resist "vdd.t486" "vdd.t531" 148.699
resist "vdd.t20" "vdd.t486" 148.699
resist "vdd.t467" "vdd.t20" 148.699
resist "vdd.t19" "vdd.t467" 148.699
resist "vdd.t463" "vdd.t19" 148.699
resist "vdd.t468" "vdd.t463" 148.699
resist "vdd.t484" "vdd.t468" 148.699
resist "vdd.t532" "vdd.t484" 148.699
resist "vdd.t17" "vdd.t532" 148.699
resist "vdd.t18" "vdd.t17" 148.699
resist "vdd.t485" "vdd.t18" 148.699
resist "vdd.t77" "vdd.t84" 148.699
resist "vdd.t73" "vdd.t77" 148.699
resist "vdd.t81" "vdd.t73" 148.699
resist "vdd.t74" "vdd.t81" 148.699
resist "vdd.t71" "vdd.t74" 148.699
resist "vdd.t80" "vdd.t71" 148.699
resist "vdd.t79" "vdd.t80" 148.699
resist "vdd.t70" "vdd.t79" 148.699
resist "vdd.t68" "vdd.t70" 148.699
resist "vdd.t83" "vdd.t68" 148.699
resist "vdd.t76" "vdd.t83" 148.699
resist "vdd.t72" "vdd.t76" 148.699
resist "vdd.t82" "vdd.t72" 148.699
resist "vdd.t75" "vdd.t82" 148.699
resist "vdd.t78" "vdd.t75" 148.699
resist "vdd.t69" "vdd.t78" 148.699
resist "vdd.t85" "vdd.t69" 148.699
resist "vdd.t218" "vdd.t259" 148.699
resist "vdd.t215" "vdd.t218" 148.699
resist "vdd.t260" "vdd.t215" 148.699
resist "vdd.t237" "vdd.t260" 148.699
resist "vdd.t221" "vdd.t237" 148.699
resist "vdd.t252" "vdd.t221" 148.699
resist "vdd.t258" "vdd.t252" 148.699
resist "vdd.t222" "vdd.t258" 148.699
resist "vdd.t253" "vdd.t222" 148.699
resist "vdd.t217" "vdd.t253" 148.699
resist "vdd.t208" "vdd.t217" 148.699
resist "vdd.t219" "vdd.t208" 148.699
resist "vdd.t207" "vdd.t219" 148.699
resist "vdd.t388" "vdd.t207" 148.699
resist "vdd.t220" "vdd.t388" 148.699
resist "vdd.t251" "vdd.t220" 148.699
resist "vdd.t216" "vdd.t251" 148.699
resist "vdd.t225" "vdd.t276" 148.699
resist "vdd.t61" "vdd.t225" 148.699
resist "vdd.t277" "vdd.t61" 148.699
resist "vdd.t332" "vdd.t277" 148.699
resist "vdd.t236" "vdd.t332" 148.699
resist "vdd.t10" "vdd.t236" 148.699
resist "vdd.t539" "vdd.t10" 148.699
resist "vdd.t227" "vdd.t539" 148.699
resist "vdd.t60" "vdd.t227" 148.699
resist "vdd.t62" "vdd.t60" 148.699
resist "vdd.t228" "vdd.t62" 148.699
resist "vdd.t235" "vdd.t228" 148.699
resist "vdd.t8" "vdd.t235" 148.699
resist "vdd.t537" "vdd.t8" 148.699
resist "vdd.t226" "vdd.t537" 148.699
resist "vdd.t9" "vdd.t226" 148.699
resist "vdd.t538" "vdd.t9" 148.699
resist "vdd.t213" "vdd.t206" 148.699
resist "vdd.t248" "vdd.t213" 148.699
resist "vdd.t361" "vdd.t248" 148.699
resist "vdd.t205" "vdd.t361" 148.699
resist "vdd.t249" "vdd.t205" 148.699
resist "vdd.t362" "vdd.t249" 148.699
resist "vdd.t202" "vdd.t362" 148.699
resist "vdd.t154" "vdd.t202" 148.699
resist "vdd.t214" "vdd.t154" 148.699
resist "vdd.t360" "vdd.t214" 148.699
resist "vdd.t212" "vdd.t360" 148.699
resist "vdd.t247" "vdd.t212" 148.699
resist "vdd.t198" "vdd.t247" 148.699
resist "vdd.t200" "vdd.t198" 148.699
resist "vdd.t250" "vdd.t200" 148.699
resist "vdd.t199" "vdd.t250" 148.699
resist "vdd.t201" "vdd.t199" 148.699
resist "vdd.t302" "vdd.t352" 148.699
resist "vdd.t209" "vdd.t302" 148.699
resist "vdd.t491" "vdd.t209" 148.699
resist "vdd.t333" "vdd.t491" 148.699
resist "vdd.t507" "vdd.t333" 148.699
resist "vdd.t187" "vdd.t507" 148.699
resist "vdd.t334" "vdd.t187" 148.699
resist "vdd.t292" "vdd.t334" 148.699
resist "vdd.t238" "vdd.t292" 148.699
resist "vdd.t162" "vdd.t238" 148.699
resist "vdd.t163" "vdd.t162" 148.699
resist "vdd.t239" "vdd.t163" 148.699
resist "vdd.t278" "vdd.t239" 148.699
resist "vdd.t403" "vdd.t278" 148.699
resist "vdd.t353" "vdd.t403" 148.699
resist "vdd.t303" "vdd.t353" 148.699
resist "vdd.t188" "vdd.t303" 148.699
resist "vdd.t308" "vdd.t349" 148.699
resist "vdd.t341" "vdd.t308" 148.699
resist "vdd.t300" "vdd.t341" 148.699
resist "vdd.t337" "vdd.t300" 148.699
resist "vdd.t355" "vdd.t337" 148.699
resist "vdd.t357" "vdd.t355" 148.699
resist "vdd.t348" "vdd.t357" 148.699
resist "vdd.t299" "vdd.t348" 148.699
resist "vdd.t261" "vdd.t299" 148.699
resist "vdd.t488" "vdd.t261" 148.699
resist "vdd.t301" "vdd.t488" 148.699
resist "vdd.t338" "vdd.t301" 148.699
resist "vdd.t356" "vdd.t338" 148.699
resist "vdd.t347" "vdd.t356" 148.699
resist "vdd.t354" "vdd.t347" 148.699
resist "vdd.t309" "vdd.t354" 148.699
resist "vdd.t487" "vdd.t309" 148.699
resist "vdd.t204" "vdd.t505" 148.699
resist "vdd.t314" "vdd.t204" 148.699
resist "vdd.t506" "vdd.t314" 148.699
resist "vdd.t401" "vdd.t506" 148.699
resist "vdd.t330" "vdd.t401" 148.699
resist "vdd.t312" "vdd.t330" 148.699
resist "vdd.t391" "vdd.t312" 148.699
resist "vdd.t245" "vdd.t391" 148.699
resist "vdd.t313" "vdd.t245" 148.699
resist "vdd.t504" "vdd.t313" 148.699
resist "vdd.t203" "vdd.t504" 148.699
resist "vdd.t402" "vdd.t203" 148.699
resist "vdd.t331" "vdd.t402" 148.699
resist "vdd.t389" "vdd.t331" 148.699
resist "vdd.t244" "vdd.t389" 148.699
resist "vdd.t246" "vdd.t244" 148.699
resist "vdd.t390" "vdd.t246" 148.699
resist "vdd.t88" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t446" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t164" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t406" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t132" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t177" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t452" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t173" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t418" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t430" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" 165.367
resist "vdd.t287" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t523" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t469" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t283" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t256" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t242" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t285" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t254" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t96" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t306" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t519" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t36" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t304" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t525" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t11" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t335" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t33" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t50" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t272" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t223" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t267" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t281" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t527" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t90" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t279" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t31" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t289" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t274" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 195.008
resist "vdd.t521" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" 195.008
resist "vdd.t502" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" 195.008
resist "vdd.t24" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t399" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t240" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t45" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t63" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t21" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t496" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t107" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t395" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t229" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.VNW" 195.008
resist "vdd.t52" "vdd.t293" 230.889
resist "vdd.t111" "vdd.t155" 230.889
resist "vdd.t42" "vdd.t86" 230.889
resist "vdd.t381" "vdd.t149" 230.889
resist "vdd.t67" "vdd.t444" 230.889
resist "vdd.t269" "vdd.t370" 230.889
resist "vdd.t159" "vdd.t166" 230.889
resist "vdd.t28" "vdd.t169" 230.889
resist "vdd.t516" "vdd.t404" 230.889
resist "vdd.t483" "vdd.t126" 230.889
resist "vdd.t142" "vdd.t130" 230.889
resist "vdd.t321" "vdd.t339" 230.889
resist "vdd.t266" "vdd.t179" 230.889
resist "vdd.t367" "vdd.t109" 230.889
resist "vdd.t194" "vdd.t450" 230.889
resist "vdd.t49" "vdd.t26" 230.889
resist "vdd.t384" "vdd.t171" 230.889
resist "vdd.t197" "vdd.t105" 230.889
resist "vdd.t499" "vdd.t416" 230.889
resist "vdd.t392" "vdd.t397" 230.889
resist "vdd.n97" "vdd.t328" 242.277
resist "vdd.n94" "vdd.t432" 242.277
resist "vdd.n91" "vdd.t485" 242.277
resist "vdd.n88" "vdd.t85" 242.277
resist "vdd.n85" "vdd.t216" 242.277
resist "vdd.n82" "vdd.t538" 242.277
resist "vdd.n79" "vdd.t201" 242.277
resist "vdd.n76" "vdd.t188" 242.277
resist "vdd.n73" "vdd.t487" 242.277
resist "vdd.n70" "vdd.t390" 242.277
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n2" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n6" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n9" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n13" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n16" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n20" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n23" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n27" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n30" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n34" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n37" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n41" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n44" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n48" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n51" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n55" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n58" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" "vdd.n62" 288.612
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_0.VNW" "vdd.n65" 288.612
resist "vdd.n237" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.VNW" 293.17
resist "vdd.t23" "vdd.t52" 318.253
resist "vdd.t116" "vdd.t4" 318.253
resist "vdd.t134" "vdd.t111" 318.253
resist "vdd.t183" "vdd.t6" 318.253
resist "vdd.t508" "vdd.t88" 318.253
resist "vdd.t454" "vdd.t42" 318.253
resist "vdd.t442" "vdd.t428" 318.253
resist "vdd.t148" "vdd.t381" 318.253
resist "vdd.t92" "vdd.t151" 318.253
resist "vdd.t233" "vdd.t446" 318.253
resist "vdd.t191" "vdd.t67" 318.253
resist "vdd.t409" "vdd.t58" 318.253
resist "vdd.t125" "vdd.t269" 318.253
resist "vdd.t434" "vdd.t372" 318.253
resist "vdd.t189" "vdd.t164" 318.253
resist "vdd.t387" "vdd.t159" 318.253
resist "vdd.t535" "vdd.t181" 318.253
resist "vdd.t374" "vdd.t28" 318.253
resist "vdd.t459" "vdd.t119" 318.253
resist "vdd.t0" "vdd.t406" 318.253
resist "vdd.t147" "vdd.t516" 318.253
resist "vdd.t455" "vdd.t475" 318.253
resist "vdd.t168" "vdd.t483" 318.253
resist "vdd.t423" "vdd.t98" 318.253
resist "vdd.t231" "vdd.t132" 318.253
resist "vdd.t100" "vdd.t142" 318.253
resist "vdd.t317" "vdd.t175" 318.253
resist "vdd.t153" "vdd.t321" 318.253
resist "vdd.t143" "vdd.t448" 318.253
resist "vdd.t38" "vdd.t177" 318.253
resist "vdd.t316" "vdd.t266" 318.253
resist "vdd.t365" "vdd.t413" 318.253
resist "vdd.t35" "vdd.t367" 318.253
resist "vdd.t494" "vdd.t157" 318.253
resist "vdd.t2" "vdd.t452" 318.253
resist "vdd.t44" "vdd.t194" 318.253
resist "vdd.t15" "vdd.t379" 318.253
resist "vdd.t139" "vdd.t49" 318.253
resist "vdd.t123" "vdd.t489" 318.253
resist "vdd.t55" "vdd.t173" 318.253
resist "vdd.t427" "vdd.t384" 318.253
resist "vdd.t101" "vdd.t517" 318.253
resist "vdd.t315" "vdd.t197" 318.253
resist "vdd.t471" "vdd.t262" 318.253
resist "vdd.t512" "vdd.t418" 318.253
resist "vdd.t415" "vdd.t499" 318.253
resist "vdd.t377" "vdd.t438" 318.253
resist "vdd.t57" "vdd.t392" 318.253
resist "vdd.t135" "vdd.t128" 318.253
resist "vdd.t510" "vdd.t430" 318.253
resist "vdd.t4" "vdd.t23" 374.415
resist "vdd.t6" "vdd.t134" 374.415
resist "vdd.t428" "vdd.t454" 374.415
resist "vdd.t151" "vdd.t148" 374.415
resist "vdd.t58" "vdd.t191" 374.415
resist "vdd.t372" "vdd.t125" 374.415
resist "vdd.t181" "vdd.t387" 374.415
resist "vdd.t119" "vdd.t374" 374.415
resist "vdd.t475" "vdd.t147" 374.415
resist "vdd.t98" "vdd.t168" 374.415
resist "vdd.t175" "vdd.t100" 374.415
resist "vdd.t448" "vdd.t153" 374.415
resist "vdd.t413" "vdd.t316" 374.415
resist "vdd.t157" "vdd.t35" 374.415
resist "vdd.t379" "vdd.t44" 374.415
resist "vdd.t489" "vdd.t139" 374.415
resist "vdd.t517" "vdd.t427" 374.415
resist "vdd.t262" "vdd.t315" 374.415
resist "vdd.t438" "vdd.t415" 374.415
resist "vdd.t128" "vdd.t57" 374.415
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t508" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t233" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t189" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t0" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t231" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t38" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t2" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t55" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t512" 390.016
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__inv_1_0.VNW" "vdd.t510" 390.016
resist "vdd.t53" "vdd.t287" 405.616
resist "vdd.t112" "vdd.t523" 405.616
resist "vdd.t40" "vdd.t283" 405.616
resist "vdd.t382" "vdd.t256" 405.616
resist "vdd.t65" "vdd.t285" 405.616
resist "vdd.t270" "vdd.t254" 405.616
resist "vdd.t160" "vdd.t306" 405.616
resist "vdd.t29" "vdd.t519" 405.616
resist "vdd.t514" "vdd.t304" 405.616
resist "vdd.t481" "vdd.t525" 405.616
resist "vdd.t140" "vdd.t335" 405.616
resist "vdd.t322" "vdd.t33" 405.616
resist "vdd.t264" "vdd.t272" 405.616
resist "vdd.t368" "vdd.t223" 405.616
resist "vdd.t192" "vdd.t281" 405.616
resist "vdd.t47" "vdd.t527" 405.616
resist "vdd.t385" "vdd.t279" 405.616
resist "vdd.t195" "vdd.t31" 405.616
resist "vdd.t500" "vdd.t274" 405.616
resist "vdd.t393" "vdd.t521" 405.616
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t185" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t94" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t436" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t461" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t425" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t145" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t492" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t121" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t473" 410.296
resist "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.VNW" "vdd.t137" 410.296
resist "vdd.n2" "vdd.t114" 471.139
resist "vdd.n9" "vdd.t440" 471.139
resist "vdd.n16" "vdd.t411" 471.139
resist "vdd.n23" "vdd.t533" 471.139
resist "vdd.n30" "vdd.t457" 471.139
resist "vdd.n37" "vdd.t319" 471.139
resist "vdd.n44" "vdd.t363" 471.139
resist "vdd.n51" "vdd.t13" 471.139
resist "vdd.n58" "vdd.t103" 471.139
resist "vdd.n65" "vdd.t375" 471.139
resist "vdd.n6" "vdd.n5" 474.259
resist "vdd.n13" "vdd.n12" 474.259
resist "vdd.n20" "vdd.n19" 474.259
resist "vdd.n27" "vdd.n26" 474.259
resist "vdd.n34" "vdd.n33" 474.259
resist "vdd.n41" "vdd.n40" 474.259
resist "vdd.n48" "vdd.n47" 474.259
resist "vdd.n55" "vdd.n54" 474.259
resist "vdd.n62" "vdd.n61" 474.259
resist "vdd.n5" "vdd.t469" 564.743
resist "vdd.n12" "vdd.t242" 564.743
resist "vdd.n19" "vdd.t96" 564.743
resist "vdd.n26" "vdd.t36" 564.743
resist "vdd.n33" "vdd.t11" 564.743
resist "vdd.n40" "vdd.t50" 564.743
resist "vdd.n47" "vdd.t267" 564.743
resist "vdd.n54" "vdd.t90" 564.743
resist "vdd.n61" "vdd.t289" 564.743
resist "vdd.n98" "vdd.t502" 569.301
resist "vdd.t293" "vdd.t53" 574.103
resist "vdd.t155" "vdd.t112" 574.103
resist "vdd.t86" "vdd.t40" 574.103
resist "vdd.t149" "vdd.t382" 574.103
resist "vdd.t444" "vdd.t65" 574.103
resist "vdd.t370" "vdd.t270" 574.103
resist "vdd.t166" "vdd.t160" 574.103
resist "vdd.t169" "vdd.t29" 574.103
resist "vdd.t404" "vdd.t514" 574.103
resist "vdd.t126" "vdd.t481" 574.103
resist "vdd.t130" "vdd.t140" 574.103
resist "vdd.t339" "vdd.t322" 574.103
resist "vdd.t179" "vdd.t264" 574.103
resist "vdd.t109" "vdd.t368" 574.103
resist "vdd.t450" "vdd.t192" 574.103
resist "vdd.t26" "vdd.t47" 574.103
resist "vdd.t171" "vdd.t385" 574.103
resist "vdd.t105" "vdd.t195" 574.103
resist "vdd.t416" "vdd.t500" 574.103
resist "vdd.t397" "vdd.t393" 574.103
resist "vdd.n95" "vdd.t24" 652.42
resist "vdd.n92" "vdd.t399" 652.42
resist "vdd.n89" "vdd.t240" 652.42
resist "vdd.n86" "vdd.t45" 652.42
resist "vdd.n83" "vdd.t63" 652.42
resist "vdd.n80" "vdd.t21" 652.42
resist "vdd.n77" "vdd.t496" 652.42
resist "vdd.n74" "vdd.t107" 652.42
resist "vdd.n71" "vdd.t395" 652.42
resist "vdd.n68" "vdd.t229" 652.42
resist "vdd.t114" "vdd.t116" 667.707
resist "vdd.t185" "vdd.t183" 667.707
resist "vdd.t440" "vdd.t442" 667.707
resist "vdd.t94" "vdd.t92" 667.707
resist "vdd.t411" "vdd.t409" 667.707
resist "vdd.t436" "vdd.t434" 667.707
resist "vdd.t533" "vdd.t535" 667.707
resist "vdd.t461" "vdd.t459" 667.707
resist "vdd.t457" "vdd.t455" 667.707
resist "vdd.t425" "vdd.t423" 667.707
resist "vdd.t319" "vdd.t317" 667.707
resist "vdd.t145" "vdd.t143" 667.707
resist "vdd.t363" "vdd.t365" 667.707
resist "vdd.t492" "vdd.t494" 667.707
resist "vdd.t13" "vdd.t15" 667.707
resist "vdd.t121" "vdd.t123" 667.707
resist "vdd.t103" "vdd.t101" 667.707
resist "vdd.t473" "vdd.t471" 667.707
resist "vdd.t375" "vdd.t377" 667.707
resist "vdd.t137" "vdd.t135" 667.707
rnode "pin.t96" 0 524.15 715 651 0
rnode "pin.t99" 0 74.0348 1035 651 0
rnode "pin.t95" 0 74.0348 931 651 0
rnode "pin.n0" 0 348.953 983 651 0
rnode "pin.t94" 0 74.0348 1355 651 0
rnode "pin.t97" 0 74.0348 1251 651 0
rnode "pin.n1" 0 348.953 1303 651 0
rnode "pin.t98" 0 524.15 1571 651 0
rnode "pin.t230" 0 544.479 2139 652 0
rnode "pin.t145" 0 74.0348 2459 652 0
rnode "pin.t71" 0 74.0348 2355 652 0
rnode "pin.n2" 0 351.957 2407 652 0
rnode "pin.t197" 0 74.0348 2779 652 0
rnode "pin.t231" 0 74.0348 2675 652 0
rnode "pin.n3" 0 351.957 2727 652 0
rnode "pin.t143" 0 74.0348 3099 652 0
rnode "pin.t152" 0 74.0348 2995 652 0
rnode "pin.n4" 0 351.957 3047 652 0
rnode "pin.t112" 0 74.0348 3419 652 0
rnode "pin.t184" 0 74.0348 3315 652 0
rnode "pin.n5" 0 351.957 3367 652 0
rnode "pin.t229" 0 74.0348 3739 652 0
rnode "pin.t144" 0 74.0348 3635 652 0
rnode "pin.n6" 0 351.957 3687 652 0
rnode "pin.t198" 0 74.0348 4059 652 0
rnode "pin.t70" 0 74.0348 3955 652 0
rnode "pin.n7" 0 351.957 4007 652 0
rnode "pin.t182" 0 74.0348 4379 652 0
rnode "pin.t153" 0 74.0348 4275 652 0
rnode "pin.n8" 0 351.957 4327 652 0
rnode "pin.t113" 0 74.0348 4699 652 0
rnode "pin.t111" 0 74.0348 4595 652 0
rnode "pin.n9" 0 351.957 4647 652 0
rnode "pin.t183" 0 544.479 4915 652 0
rnode "pin.t186" 0 524.15 7046 642 0
rnode "pin.t189" 0 74.0348 7366 642 0
rnode "pin.t190" 0 74.0348 7262 642 0
rnode "pin.n10" 0 348.953 7314 642 0
rnode "pin.t188" 0 74.0348 7686 642 0
rnode "pin.t185" 0 74.0348 7582 642 0
rnode "pin.n11" 0 348.953 7634 642 0
rnode "pin.t187" 0 524.15 7902 642 0
rnode "pin.t167" 0 544.479 8470 643 0
rnode "pin.t159" 0 74.0348 8790 643 0
rnode "pin.t139" 0 74.0348 8686 643 0
rnode "pin.n12" 0 351.957 8738 643 0
rnode "pin.t157" 0 74.0348 9110 643 0
rnode "pin.t135" 0 74.0348 9006 643 0
rnode "pin.n13" 0 351.957 9058 643 0
rnode "pin.t175" 0 74.0348 9430 643 0
rnode "pin.t173" 0 74.0348 9326 643 0
rnode "pin.n14" 0 351.957 9378 643 0
rnode "pin.t134" 0 74.0348 9750 643 0
rnode "pin.t166" 0 74.0348 9646 643 0
rnode "pin.n15" 0 351.957 9698 643 0
rnode "pin.t220" 0 74.0348 10070 643 0
rnode "pin.t124" 0 74.0348 9966 643 0
rnode "pin.n16" 0 351.957 10018 643 0
rnode "pin.t158" 0 74.0348 10390 643 0
rnode "pin.t136" 0 74.0348 10286 643 0
rnode "pin.n17" 0 351.957 10338 643 0
rnode "pin.t165" 0 74.0348 10710 643 0
rnode "pin.t174" 0 74.0348 10606 643 0
rnode "pin.n18" 0 351.957 10658 643 0
rnode "pin.t140" 0 74.0348 11030 643 0
rnode "pin.t172" 0 74.0348 10926 643 0
rnode "pin.n19" 0 351.957 10978 643 0
rnode "pin.t219" 0 544.479 11246 643 0
rnode "pin.t57" 0 524.15 13286 642 0
rnode "pin.t53" 0 74.0348 13606 642 0
rnode "pin.t54" 0 74.0348 13502 642 0
rnode "pin.n20" 0 348.953 13554 642 0
rnode "pin.t58" 0 74.0348 13926 642 0
rnode "pin.t56" 0 74.0348 13822 642 0
rnode "pin.n21" 0 348.953 13874 642 0
rnode "pin.t55" 0 524.15 14142 642 0
rnode "pin.t170" 0 544.479 14710 643 0
rnode "pin.t76" 0 74.0348 15030 643 0
rnode "pin.t137" 0 74.0348 14926 643 0
rnode "pin.n22" 0 351.957 14978 643 0
rnode "pin.t155" 0 74.0348 15350 643 0
rnode "pin.t221" 0 74.0348 15246 643 0
rnode "pin.n23" 0 351.957 15298 643 0
rnode "pin.t63" 0 74.0348 15670 643 0
rnode "pin.t232" 0 74.0348 15566 643 0
rnode "pin.n24" 0 351.957 15618 643 0
rnode "pin.t129" 0 74.0348 15990 643 0
rnode "pin.t156" 0 74.0348 15886 643 0
rnode "pin.n25" 0 351.957 15938 643 0
rnode "pin.t61" 0 74.0348 16310 643 0
rnode "pin.t103" 0 74.0348 16206 643 0
rnode "pin.n26" 0 351.957 16258 643 0
rnode "pin.t104" 0 74.0348 16630 643 0
rnode "pin.t62" 0 74.0348 16526 643 0
rnode "pin.n27" 0 351.957 16578 643 0
rnode "pin.t199" 0 74.0348 16950 643 0
rnode "pin.t127" 0 74.0348 16846 643 0
rnode "pin.n28" 0 351.957 16898 643 0
rnode "pin.t138" 0 74.0348 17270 643 0
rnode "pin.t171" 0 74.0348 17166 643 0
rnode "pin.n29" 0 351.957 17218 643 0
rnode "pin.t64" 0 544.479 17486 643 0
rnode "pin.t226" 0 524.15 19526 642 0
rnode "pin.t224" 0 74.0348 19846 642 0
rnode "pin.t223" 0 74.0348 19742 642 0
rnode "pin.n30" 0 348.953 19794 642 0
rnode "pin.t222" 0 74.0348 20166 642 0
rnode "pin.t225" 0 74.0348 20062 642 0
rnode "pin.n31" 0 348.953 20114 642 0
rnode "pin.t227" 0 524.15 20382 642 0
rnode "pin.t73" 0 544.479 20950 643 0
rnode "pin.t115" 0 74.0348 21270 643 0
rnode "pin.t80" 0 74.0348 21166 643 0
rnode "pin.n32" 0 351.957 21218 643 0
rnode "pin.t72" 0 74.0348 21590 643 0
rnode "pin.t179" 0 74.0348 21486 643 0
rnode "pin.n33" 0 351.957 21538 643 0
rnode "pin.t180" 0 74.0348 21910 643 0
rnode "pin.t116" 0 74.0348 21806 643 0
rnode "pin.n34" 0 351.957 21858 643 0
rnode "pin.t60" 0 74.0348 22230 643 0
rnode "pin.t69" 0 74.0348 22126 643 0
rnode "pin.n35" 0 351.957 22178 643 0
rnode "pin.t178" 0 74.0348 22550 643 0
rnode "pin.t81" 0 74.0348 22446 643 0
rnode "pin.n36" 0 351.957 22498 643 0
rnode "pin.t114" 0 74.0348 22870 643 0
rnode "pin.t79" 0 74.0348 22766 643 0
rnode "pin.n37" 0 351.957 22818 643 0
rnode "pin.t67" 0 74.0348 23190 643 0
rnode "pin.t65" 0 74.0348 23086 643 0
rnode "pin.n38" 0 351.957 23138 643 0
rnode "pin.t66" 0 74.0348 23510 643 0
rnode "pin.t117" 0 74.0348 23406 643 0
rnode "pin.n39" 0 351.957 23458 643 0
rnode "pin.t68" 0 544.479 23726 643 0
rnode "pin.t10" 0 524.15 25766 642 0
rnode "pin.t8" 0 74.0348 26086 642 0
rnode "pin.t12" 0 74.0348 25982 642 0
rnode "pin.n40" 0 348.953 26034 642 0
rnode "pin.t9" 0 74.0348 26406 642 0
rnode "pin.t11" 0 74.0348 26302 642 0
rnode "pin.n41" 0 348.953 26354 642 0
rnode "pin.t7" 0 524.15 26622 642 0
rnode "pin.t125" 0 544.479 27190 643 0
rnode "pin.t27" 0 74.0348 27510 643 0
rnode "pin.t90" 0 74.0348 27406 643 0
rnode "pin.n42" 0 351.957 27458 643 0
rnode "pin.t154" 0 74.0348 27830 643 0
rnode "pin.t126" 0 74.0348 27726 643 0
rnode "pin.n43" 0 351.957 27778 643 0
rnode "pin.t2" 0 74.0348 28150 643 0
rnode "pin.t101" 0 74.0348 28046 643 0
rnode "pin.n44" 0 351.957 28098 643 0
rnode "pin.t92" 0 74.0348 28470 643 0
rnode "pin.t239" 0 74.0348 28366 643 0
rnode "pin.n45" 0 351.957 28418 643 0
rnode "pin.t28" 0 74.0348 28790 643 0
rnode "pin.t26" 0 74.0348 28686 643 0
rnode "pin.n46" 0 351.957 28738 643 0
rnode "pin.t100" 0 74.0348 29110 643 0
rnode "pin.t93" 0 74.0348 29006 643 0
rnode "pin.n47" 0 351.957 29058 643 0
rnode "pin.t237" 0 74.0348 29430 643 0
rnode "pin.t0" 0 74.0348 29326 643 0
rnode "pin.n48" 0 351.957 29378 643 0
rnode "pin.t1" 0 74.0348 29750 643 0
rnode "pin.t91" 0 74.0348 29646 643 0
rnode "pin.n49" 0 351.957 29698 643 0
rnode "pin.t238" 0 544.479 29966 643 0
rnode "pin.t31" 0 524.15 32006 642 0
rnode "pin.t34" 0 74.0348 32326 642 0
rnode "pin.t30" 0 74.0348 32222 642 0
rnode "pin.n50" 0 348.953 32274 642 0
rnode "pin.t29" 0 74.0348 32646 642 0
rnode "pin.t32" 0 74.0348 32542 642 0
rnode "pin.n51" 0 348.953 32594 642 0
rnode "pin.t33" 0 524.15 32862 642 0
rnode "pin.t122" 0 544.479 33430 643 0
rnode "pin.t82" 0 74.0348 33750 643 0
rnode "pin.t85" 0 74.0348 33646 643 0
rnode "pin.n52" 0 351.957 33698 643 0
rnode "pin.t102" 0 74.0348 34070 643 0
rnode "pin.t123" 0 74.0348 33966 643 0
rnode "pin.n53" 0 351.957 34018 643 0
rnode "pin.t119" 0 74.0348 34390 643 0
rnode "pin.t88" 0 74.0348 34286 643 0
rnode "pin.n54" 0 351.957 34338 643 0
rnode "pin.t89" 0 74.0348 34710 643 0
rnode "pin.t121" 0 74.0348 34606 643 0
rnode "pin.n55" 0 351.957 34658 643 0
rnode "pin.t84" 0 74.0348 35030 643 0
rnode "pin.t120" 0 74.0348 34926 643 0
rnode "pin.n56" 0 351.957 34978 643 0
rnode "pin.t86" 0 74.0348 35350 643 0
rnode "pin.t75" 0 74.0348 35246 643 0
rnode "pin.n57" 0 351.957 35298 643 0
rnode "pin.t181" 0 74.0348 35670 643 0
rnode "pin.t74" 0 74.0348 35566 643 0
rnode "pin.n58" 0 351.957 35618 643 0
rnode "pin.t118" 0 74.0348 35990 643 0
rnode "pin.t87" 0 74.0348 35886 643 0
rnode "pin.n59" 0 351.957 35938 643 0
rnode "pin.t83" 0 544.479 36206 643 0
rnode "pin.t21" 0 524.15 38246 642 0
rnode "pin.t22" 0 74.0348 38566 642 0
rnode "pin.t23" 0 74.0348 38462 642 0
rnode "pin.n60" 0 348.953 38514 642 0
rnode "pin.t25" 0 74.0348 38886 642 0
rnode "pin.t20" 0 74.0348 38782 642 0
rnode "pin.n61" 0 348.953 38834 642 0
rnode "pin.t24" 0 524.15 39102 642 0
rnode "pin.t51" 0 544.479 39670 643 0
rnode "pin.t40" 0 74.0348 39990 643 0
rnode "pin.t44" 0 74.0348 39886 643 0
rnode "pin.n62" 0 351.957 39938 643 0
rnode "pin.t41" 0 74.0348 40310 643 0
rnode "pin.t48" 0 74.0348 40206 643 0
rnode "pin.n63" 0 351.957 40258 643 0
rnode "pin.t47" 0 74.0348 40630 643 0
rnode "pin.t38" 0 74.0348 40526 643 0
rnode "pin.n64" 0 351.957 40578 643 0
rnode "pin.t37" 0 74.0348 40950 643 0
rnode "pin.t46" 0 74.0348 40846 643 0
rnode "pin.n65" 0 351.957 40898 643 0
rnode "pin.t50" 0 74.0348 41270 643 0
rnode "pin.t35" 0 74.0348 41166 643 0
rnode "pin.n66" 0 351.957 41218 643 0
rnode "pin.t39" 0 74.0348 41590 643 0
rnode "pin.t43" 0 74.0348 41486 643 0
rnode "pin.n67" 0 351.957 41538 643 0
rnode "pin.t42" 0 74.0348 41910 643 0
rnode "pin.t49" 0 74.0348 41806 643 0
rnode "pin.n68" 0 351.957 41858 643 0
rnode "pin.t36" 0 74.0348 42230 643 0
rnode "pin.t45" 0 74.0348 42126 643 0
rnode "pin.n69" 0 351.957 42178 643 0
rnode "pin.t52" 0 544.479 42446 643 0
rnode "pin.t106" 0 524.15 44486 642 0
rnode "pin.t107" 0 74.0348 44806 642 0
rnode "pin.t108" 0 74.0348 44702 642 0
rnode "pin.n70" 0 348.953 44754 642 0
rnode "pin.t110" 0 74.0348 45126 642 0
rnode "pin.t105" 0 74.0348 45022 642 0
rnode "pin.n71" 0 348.953 45074 642 0
rnode "pin.t109" 0 524.15 45342 642 0
rnode "pin.t209" 0 544.479 45910 643 0
rnode "pin.t212" 0 74.0348 46230 643 0
rnode "pin.t207" 0 74.0348 46126 643 0
rnode "pin.n72" 0 351.957 46178 643 0
rnode "pin.t208" 0 74.0348 46550 643 0
rnode "pin.t19" 0 74.0348 46446 643 0
rnode "pin.n73" 0 351.957 46498 643 0
rnode "pin.t235" 0 74.0348 46870 643 0
rnode "pin.t213" 0 74.0348 46766 643 0
rnode "pin.n74" 0 351.957 46818 643 0
rnode "pin.t6" 0 74.0348 47190 643 0
rnode "pin.t218" 0 74.0348 47086 643 0
rnode "pin.n75" 0 351.957 47138 643 0
rnode "pin.t5" 0 74.0348 47510 643 0
rnode "pin.t210" 0 74.0348 47406 643 0
rnode "pin.n76" 0 351.957 47458 643 0
rnode "pin.t211" 0 74.0348 47830 643 0
rnode "pin.t206" 0 74.0348 47726 643 0
rnode "pin.n77" 0 351.957 47778 643 0
rnode "pin.t236" 0 74.0348 48150 643 0
rnode "pin.t216" 0 74.0348 48046 643 0
rnode "pin.n78" 0 351.957 48098 643 0
rnode "pin.t4" 0 74.0348 48470 643 0
rnode "pin.t3" 0 74.0348 48366 643 0
rnode "pin.n79" 0 351.957 48418 643 0
rnode "pin.t217" 0 544.479 48686 643 0
rnode "pin.t192" 0 524.15 50726 642 0
rnode "pin.t196" 0 74.0348 51046 642 0
rnode "pin.t191" 0 74.0348 50942 642 0
rnode "pin.n80" 0 348.953 50994 642 0
rnode "pin.t193" 0 74.0348 51366 642 0
rnode "pin.t194" 0 74.0348 51262 642 0
rnode "pin.n81" 0 348.953 51314 642 0
rnode "pin.t195" 0 524.15 51582 642 0
rnode "pin.t168" 0 544.479 52150 643 0
rnode "pin.t203" 0 74.0348 52470 643 0
rnode "pin.t201" 0 74.0348 52366 643 0
rnode "pin.n82" 0 351.957 52418 643 0
rnode "pin.t233" 0 74.0348 52790 643 0
rnode "pin.t169" 0 74.0348 52686 643 0
rnode "pin.n83" 0 351.957 52738 643 0
rnode "pin.t214" 0 74.0348 53110 643 0
rnode "pin.t176" 0 74.0348 53006 643 0
rnode "pin.n84" 0 351.957 53058 643 0
rnode "pin.t141" 0 74.0348 53430 643 0
rnode "pin.t205" 0 74.0348 53326 643 0
rnode "pin.n85" 0 351.957 53378 643 0
rnode "pin.t160" 0 74.0348 53750 643 0
rnode "pin.t202" 0 74.0348 53646 643 0
rnode "pin.n86" 0 351.957 53698 643 0
rnode "pin.t234" 0 74.0348 54070 643 0
rnode "pin.t142" 0 74.0348 53966 643 0
rnode "pin.n87" 0 351.957 54018 643 0
rnode "pin.t215" 0 74.0348 54390 643 0
rnode "pin.t177" 0 74.0348 54286 643 0
rnode "pin.n88" 0 351.957 54338 643 0
rnode "pin.t59" 0 74.0348 54710 643 0
rnode "pin.t128" 0 74.0348 54606 643 0
rnode "pin.n89" 0 351.957 54658 643 0
rnode "pin.t204" 0 544.479 54926 643 0
rnode "pin.t15" 0 524.15 56966 642 0
rnode "pin.t14" 0 74.0348 57286 642 0
rnode "pin.t18" 0 74.0348 57182 642 0
rnode "pin.n90" 0 348.953 57234 642 0
rnode "pin.t17" 0 74.0348 57606 642 0
rnode "pin.t16" 0 74.0348 57502 642 0
rnode "pin.n91" 0 348.953 57554 642 0
rnode "pin.t13" 0 524.15 57822 642 0
rnode "pin.t200" 0 544.479 58390 643 0
rnode "pin.t133" 0 74.0348 58710 643 0
rnode "pin.t149" 0 74.0348 58606 643 0
rnode "pin.n92" 0 351.957 58658 643 0
rnode "pin.t131" 0 74.0348 59030 643 0
rnode "pin.t162" 0 74.0348 58926 643 0
rnode "pin.n93" 0 351.957 58978 643 0
rnode "pin.t164" 0 74.0348 59350 643 0
rnode "pin.t151" 0 74.0348 59246 643 0
rnode "pin.n94" 0 351.957 59298 643 0
rnode "pin.t148" 0 74.0348 59670 643 0
rnode "pin.t161" 0 74.0348 59566 643 0
rnode "pin.n95" 0 351.957 59618 643 0
rnode "pin.t78" 0 74.0348 59990 643 0
rnode "pin.t132" 0 74.0348 59886 643 0
rnode "pin.n96" 0 351.957 59938 643 0
rnode "pin.t77" 0 74.0348 60310 643 0
rnode "pin.t147" 0 74.0348 60206 643 0
rnode "pin.n97" 0 351.957 60258 643 0
rnode "pin.t146" 0 74.0348 60630 643 0
rnode "pin.t163" 0 74.0348 60526 643 0
rnode "pin.n98" 0 351.957 60578 643 0
rnode "pin.t130" 0 74.0348 60950 643 0
rnode "pin.t228" 0 74.0348 60846 643 0
rnode "pin.n99" 0 351.957 60898 643 0
rnode "pin.t150" 0 559.11 61166 643 0
rnode "pin.n100" 0 1012.44 60898 706 0
rnode "pin.n101" 0 286.621 60578 706 0
rnode "pin.n102" 0 286.621 60258 706 0
rnode "pin.n103" 0 286.621 59938 706 0
rnode "pin.n104" 0 286.621 59618 706 0
rnode "pin.n105" 0 286.621 59298 706 0
rnode "pin.n106" 0 286.621 58978 706 0
rnode "pin.n107" 0 293.936 58658 706 0
rnode "pin.n108" 0 344.241 58308 706 0
rnode "pin.n109" 0 341.26 57903 706 0
rnode "pin.n110" 0 296.41 57554 706 0
rnode "pin.n111" 0 295.68 57234 706 0
rnode "pin.n112" 0 451.223 56888 706 0
rnode "swmatrix_Tgate_2.T1" 0 458.371 56029 603 0
rnode "pin.n113" 0 494.432 55008 706 0
rnode "pin.n114" 0 293.936 54658 706 0
rnode "pin.n115" 0 286.621 54338 706 0
rnode "pin.n116" 0 286.621 54018 706 0
rnode "pin.n117" 0 286.621 53698 706 0
rnode "pin.n118" 0 286.621 53378 706 0
rnode "pin.n119" 0 286.621 53058 706 0
rnode "pin.n120" 0 286.621 52738 706 0
rnode "pin.n121" 0 293.936 52418 706 0
rnode "pin.n122" 0 344.241 52068 706 0
rnode "pin.n123" 0 341.26 51663 706 0
rnode "pin.n124" 0 296.41 51314 706 0
rnode "pin.n125" 0 295.68 50994 706 0
rnode "pin.n126" 0 451.223 50648 706 0
rnode "swmatrix_Tgate_1.T1" 0 458.371 49789 603 0
rnode "pin.n127" 0 494.432 48768 706 0
rnode "pin.n128" 0 293.936 48418 706 0
rnode "pin.n129" 0 286.621 48098 706 0
rnode "pin.n130" 0 286.621 47778 706 0
rnode "pin.n131" 0 286.621 47458 706 0
rnode "pin.n132" 0 286.621 47138 706 0
rnode "pin.n133" 0 286.621 46818 706 0
rnode "pin.n134" 0 286.621 46498 706 0
rnode "pin.n135" 0 293.936 46178 706 0
rnode "pin.n136" 0 344.241 45828 706 0
rnode "pin.n137" 0 341.26 45423 706 0
rnode "pin.n138" 0 296.41 45074 706 0
rnode "pin.n139" 0 295.68 44754 706 0
rnode "pin.n140" 0 451.223 44408 706 0
rnode "swmatrix_Tgate_3.T1" 0 458.371 43549 603 0
rnode "pin.n141" 0 494.432 42528 706 0
rnode "pin.n142" 0 293.936 42178 706 0
rnode "pin.n143" 0 286.621 41858 706 0
rnode "pin.n144" 0 286.621 41538 706 0
rnode "pin.n145" 0 286.621 41218 706 0
rnode "pin.n146" 0 286.621 40898 706 0
rnode "pin.n147" 0 286.621 40578 706 0
rnode "pin.n148" 0 286.621 40258 706 0
rnode "pin.n149" 0 293.936 39938 706 0
rnode "pin.n150" 0 344.241 39588 706 0
rnode "pin.n151" 0 341.26 39183 706 0
rnode "pin.n152" 0 296.41 38834 706 0
rnode "pin.n153" 0 295.68 38514 706 0
rnode "pin.n154" 0 451.223 38168 706 0
rnode "swmatrix_Tgate_0.T1" 0 458.371 37309 603 0
rnode "pin.n155" 0 494.432 36288 706 0
rnode "pin.n156" 0 293.936 35938 706 0
rnode "pin.n157" 0 286.621 35618 706 0
rnode "pin.n158" 0 286.621 35298 706 0
rnode "pin.n159" 0 286.621 34978 706 0
rnode "pin.n160" 0 286.621 34658 706 0
rnode "pin.n161" 0 286.621 34338 706 0
rnode "pin.n162" 0 286.621 34018 706 0
rnode "pin.n163" 0 293.936 33698 706 0
rnode "pin.n164" 0 344.241 33348 706 0
rnode "pin.n165" 0 341.26 32943 706 0
rnode "pin.n166" 0 296.41 32594 706 0
rnode "pin.n167" 0 295.68 32274 706 0
rnode "pin.n168" 0 451.223 31928 706 0
rnode "swmatrix_Tgate_6.T1" 0 458.371 31069 603 0
rnode "pin.n169" 0 494.432 30048 706 0
rnode "pin.n170" 0 293.936 29698 706 0
rnode "pin.n171" 0 286.621 29378 706 0
rnode "pin.n172" 0 286.621 29058 706 0
rnode "pin.n173" 0 286.621 28738 706 0
rnode "pin.n174" 0 286.621 28418 706 0
rnode "pin.n175" 0 286.621 28098 706 0
rnode "pin.n176" 0 286.621 27778 706 0
rnode "pin.n177" 0 293.936 27458 706 0
rnode "pin.n178" 0 344.241 27108 706 0
rnode "pin.n179" 0 341.26 26703 706 0
rnode "pin.n180" 0 296.41 26354 706 0
rnode "pin.n181" 0 295.68 26034 706 0
rnode "pin.n182" 0 451.223 25688 706 0
rnode "swmatrix_Tgate_5.T1" 0 458.371 24829 603 0
rnode "pin.n183" 0 494.432 23808 706 0
rnode "pin.n184" 0 293.936 23458 706 0
rnode "pin.n185" 0 286.621 23138 706 0
rnode "pin.n186" 0 286.621 22818 706 0
rnode "pin.n187" 0 286.621 22498 706 0
rnode "pin.n188" 0 286.621 22178 706 0
rnode "pin.n189" 0 286.621 21858 706 0
rnode "pin.n190" 0 286.621 21538 706 0
rnode "pin.n191" 0 293.936 21218 706 0
rnode "pin.n192" 0 344.241 20868 706 0
rnode "pin.n193" 0 341.26 20463 706 0
rnode "pin.n194" 0 296.41 20114 706 0
rnode "pin.n195" 0 295.68 19794 706 0
rnode "pin.n196" 0 451.223 19448 706 0
rnode "swmatrix_Tgate_7.T1" 0 458.371 18589 603 0
rnode "pin.n197" 0 494.432 17568 706 0
rnode "pin.n198" 0 293.936 17218 706 0
rnode "pin.n199" 0 286.621 16898 706 0
rnode "pin.n200" 0 286.621 16578 706 0
rnode "pin.n201" 0 286.621 16258 706 0
rnode "pin.n202" 0 286.621 15938 706 0
rnode "pin.n203" 0 286.621 15618 706 0
rnode "pin.n204" 0 286.621 15298 706 0
rnode "pin.n205" 0 293.936 14978 706 0
rnode "pin.n206" 0 344.241 14628 706 0
rnode "pin.n207" 0 341.26 14223 706 0
rnode "pin.n208" 0 296.41 13874 706 0
rnode "pin.n209" 0 295.68 13554 706 0
rnode "pin.n210" 0 451.223 13208 706 0
rnode "swmatrix_Tgate_4.T1" 0 458.371 12349 603 0
rnode "pin.n211" 0 494.432 11328 706 0
rnode "pin.n212" 0 293.936 10978 706 0
rnode "pin.n213" 0 286.621 10658 706 0
rnode "pin.n214" 0 286.621 10338 706 0
rnode "pin.n215" 0 286.621 10018 706 0
rnode "pin.n216" 0 286.621 9698 706 0
rnode "pin.n217" 0 286.621 9378 706 0
rnode "pin.n218" 0 286.621 9058 706 0
rnode "pin.n219" 0 293.936 8738 706 0
rnode "pin.n220" 0 344.241 8388 706 0
rnode "pin.n221" 0 341.26 7983 706 0
rnode "pin.n222" 0 296.41 7634 706 0
rnode "pin.n223" 0 295.68 7314 706 0
rnode "pin.n224" 0 451.223 6968 706 0
rnode "swmatrix_Tgate_8.T1" 0 422.712 6109 603 0
rnode "pin.n225" 0 574.559 4997 715 0
rnode "pin.n226" 0 293.936 4647 715 0
rnode "pin.n227" 0 286.621 4327 715 0
rnode "pin.n228" 0 286.621 4007 715 0
rnode "pin.n229" 0 286.621 3687 715 0
rnode "pin.n230" 0 286.621 3367 715 0
rnode "pin.n231" 0 286.621 3047 715 0
rnode "pin.n232" 0 286.621 2727 715 0
rnode "pin.n233" 0 293.936 2407 715 0
rnode "pin.n234" 0 344.241 2057 715 0
rnode "pin.n235" 0 341.26 1652 715 0
rnode "pin.n236" 0 296.41 1303 715 0
rnode "pin.n237" 0 295.68 983 715 0
rnode "pin.n238" 0 451.223 637 715 0
rnode "pin" 0 34.0482 -321 619 0
rnode "swmatrix_Tgate_9.T1" 0 233.833 -222 612 0
resist "swmatrix_Tgate_9.T1" "pin" 0.0650253
resist "pin.n237" "pin.n236" 0.210219
resist "pin.n233" "pin.n232" 0.210219
resist "pin.n232" "pin.n231" 0.210219
resist "pin.n231" "pin.n230" 0.210219
resist "pin.n230" "pin.n229" 0.210219
resist "pin.n229" "pin.n228" 0.210219
resist "pin.n228" "pin.n227" 0.210219
resist "pin.n227" "pin.n226" 0.210219
resist "pin.n223" "pin.n222" 0.210219
resist "pin.n219" "pin.n218" 0.210219
resist "pin.n218" "pin.n217" 0.210219
resist "pin.n217" "pin.n216" 0.210219
resist "pin.n216" "pin.n215" 0.210219
resist "pin.n215" "pin.n214" 0.210219
resist "pin.n214" "pin.n213" 0.210219
resist "pin.n213" "pin.n212" 0.210219
resist "pin.n209" "pin.n208" 0.210219
resist "pin.n205" "pin.n204" 0.210219
resist "pin.n204" "pin.n203" 0.210219
resist "pin.n203" "pin.n202" 0.210219
resist "pin.n202" "pin.n201" 0.210219
resist "pin.n201" "pin.n200" 0.210219
resist "pin.n200" "pin.n199" 0.210219
resist "pin.n199" "pin.n198" 0.210219
resist "pin.n195" "pin.n194" 0.210219
resist "pin.n191" "pin.n190" 0.210219
resist "pin.n190" "pin.n189" 0.210219
resist "pin.n189" "pin.n188" 0.210219
resist "pin.n188" "pin.n187" 0.210219
resist "pin.n187" "pin.n186" 0.210219
resist "pin.n186" "pin.n185" 0.210219
resist "pin.n185" "pin.n184" 0.210219
resist "pin.n181" "pin.n180" 0.210219
resist "pin.n177" "pin.n176" 0.210219
resist "pin.n176" "pin.n175" 0.210219
resist "pin.n175" "pin.n174" 0.210219
resist "pin.n174" "pin.n173" 0.210219
resist "pin.n173" "pin.n172" 0.210219
resist "pin.n172" "pin.n171" 0.210219
resist "pin.n171" "pin.n170" 0.210219
resist "pin.n167" "pin.n166" 0.210219
resist "pin.n163" "pin.n162" 0.210219
resist "pin.n162" "pin.n161" 0.210219
resist "pin.n161" "pin.n160" 0.210219
resist "pin.n160" "pin.n159" 0.210219
resist "pin.n159" "pin.n158" 0.210219
resist "pin.n158" "pin.n157" 0.210219
resist "pin.n157" "pin.n156" 0.210219
resist "pin.n153" "pin.n152" 0.210219
resist "pin.n149" "pin.n148" 0.210219
resist "pin.n148" "pin.n147" 0.210219
resist "pin.n147" "pin.n146" 0.210219
resist "pin.n146" "pin.n145" 0.210219
resist "pin.n145" "pin.n144" 0.210219
resist "pin.n144" "pin.n143" 0.210219
resist "pin.n143" "pin.n142" 0.210219
resist "pin.n139" "pin.n138" 0.210219
resist "pin.n135" "pin.n134" 0.210219
resist "pin.n134" "pin.n133" 0.210219
resist "pin.n133" "pin.n132" 0.210219
resist "pin.n132" "pin.n131" 0.210219
resist "pin.n131" "pin.n130" 0.210219
resist "pin.n130" "pin.n129" 0.210219
resist "pin.n129" "pin.n128" 0.210219
resist "pin.n125" "pin.n124" 0.210219
resist "pin.n121" "pin.n120" 0.210219
resist "pin.n120" "pin.n119" 0.210219
resist "pin.n119" "pin.n118" 0.210219
resist "pin.n118" "pin.n117" 0.210219
resist "pin.n117" "pin.n116" 0.210219
resist "pin.n116" "pin.n115" 0.210219
resist "pin.n115" "pin.n114" 0.210219
resist "pin.n111" "pin.n110" 0.210219
resist "pin.n107" "pin.n106" 0.210219
resist "pin.n106" "pin.n105" 0.210219
resist "pin.n105" "pin.n104" 0.210219
resist "pin.n104" "pin.n103" 0.210219
resist "pin.n103" "pin.n102" 0.210219
resist "pin.n102" "pin.n101" 0.210219
resist "pin.n101" "pin.n100" 0.210219
resist "pin.n238" "pin.n237" 0.227299
resist "pin.n224" "pin.n223" 0.227299
resist "pin.n210" "pin.n209" 0.227299
resist "pin.n196" "pin.n195" 0.227299
resist "pin.n182" "pin.n181" 0.227299
resist "pin.n168" "pin.n167" 0.227299
resist "pin.n154" "pin.n153" 0.227299
resist "pin.n140" "pin.n139" 0.227299
resist "pin.n126" "pin.n125" 0.227299
resist "pin.n112" "pin.n111" 0.227299
resist "pin.n236" "pin.n235" 0.22927
resist "pin.n222" "pin.n221" 0.22927
resist "pin.n208" "pin.n207" 0.22927
resist "pin.n194" "pin.n193" 0.22927
resist "pin.n180" "pin.n179" 0.22927
resist "pin.n166" "pin.n165" 0.22927
resist "pin.n152" "pin.n151" 0.22927
resist "pin.n138" "pin.n137" 0.22927
resist "pin.n124" "pin.n123" 0.22927
resist "pin.n110" "pin.n109" 0.22927
resist "pin.n234" "pin.n233" 0.229927
resist "pin.n226" "pin.n225" 0.229927
resist "pin.n220" "pin.n219" 0.229927
resist "pin.n212" "pin.n211" 0.229927
resist "pin.n206" "pin.n205" 0.229927
resist "pin.n198" "pin.n197" 0.229927
resist "pin.n192" "pin.n191" 0.229927
resist "pin.n184" "pin.n183" 0.229927
resist "pin.n178" "pin.n177" 0.229927
resist "pin.n170" "pin.n169" 0.229927
resist "pin.n164" "pin.n163" 0.229927
resist "pin.n156" "pin.n155" 0.229927
resist "pin.n150" "pin.n149" 0.229927
resist "pin.n142" "pin.n141" 0.229927
resist "pin.n136" "pin.n135" 0.229927
resist "pin.n128" "pin.n127" 0.229927
resist "pin.n122" "pin.n121" 0.229927
resist "pin.n114" "pin.n113" 0.229927
resist "pin.n108" "pin.n107" 0.229927
resist "pin.n235" "pin.n234" 0.266058
resist "pin.n221" "pin.n220" 0.266058
resist "pin.n207" "pin.n206" 0.266058
resist "pin.n193" "pin.n192" 0.266058
resist "pin.n179" "pin.n178" 0.266058
resist "pin.n165" "pin.n164" 0.266058
resist "pin.n151" "pin.n150" 0.266058
resist "pin.n137" "pin.n136" 0.266058
resist "pin.n123" "pin.n122" 0.266058
resist "pin.n109" "pin.n108" 0.266058
resist "pin.n0" "pin.t95" 0.4095
resist "pin.n0" "pin.t99" 0.4095
resist "pin.n1" "pin.t97" 0.4095
resist "pin.n1" "pin.t94" 0.4095
resist "pin.n10" "pin.t190" 0.4095
resist "pin.n10" "pin.t189" 0.4095
resist "pin.n11" "pin.t185" 0.4095
resist "pin.n11" "pin.t188" 0.4095
resist "pin.n20" "pin.t54" 0.4095
resist "pin.n20" "pin.t53" 0.4095
resist "pin.n21" "pin.t56" 0.4095
resist "pin.n21" "pin.t58" 0.4095
resist "pin.n30" "pin.t223" 0.4095
resist "pin.n30" "pin.t224" 0.4095
resist "pin.n31" "pin.t225" 0.4095
resist "pin.n31" "pin.t222" 0.4095
resist "pin.n40" "pin.t12" 0.4095
resist "pin.n40" "pin.t8" 0.4095
resist "pin.n41" "pin.t11" 0.4095
resist "pin.n41" "pin.t9" 0.4095
resist "pin.n50" "pin.t30" 0.4095
resist "pin.n50" "pin.t34" 0.4095
resist "pin.n51" "pin.t32" 0.4095
resist "pin.n51" "pin.t29" 0.4095
resist "pin.n60" "pin.t23" 0.4095
resist "pin.n60" "pin.t22" 0.4095
resist "pin.n61" "pin.t20" 0.4095
resist "pin.n61" "pin.t25" 0.4095
resist "pin.n70" "pin.t108" 0.4095
resist "pin.n70" "pin.t107" 0.4095
resist "pin.n71" "pin.t105" 0.4095
resist "pin.n71" "pin.t110" 0.4095
resist "pin.n80" "pin.t191" 0.4095
resist "pin.n80" "pin.t196" 0.4095
resist "pin.n81" "pin.t194" 0.4095
resist "pin.n81" "pin.t193" 0.4095
resist "pin.n90" "pin.t18" 0.4095
resist "pin.n90" "pin.t14" 0.4095
resist "pin.n91" "pin.t16" 0.4095
resist "pin.n91" "pin.t17" 0.4095
resist "pin.n2" "pin.t71" 0.455
resist "pin.n2" "pin.t145" 0.455
resist "pin.n3" "pin.t231" 0.455
resist "pin.n3" "pin.t197" 0.455
resist "pin.n4" "pin.t152" 0.455
resist "pin.n4" "pin.t143" 0.455
resist "pin.n5" "pin.t184" 0.455
resist "pin.n5" "pin.t112" 0.455
resist "pin.n6" "pin.t144" 0.455
resist "pin.n6" "pin.t229" 0.455
resist "pin.n7" "pin.t70" 0.455
resist "pin.n7" "pin.t198" 0.455
resist "pin.n8" "pin.t153" 0.455
resist "pin.n8" "pin.t182" 0.455
resist "pin.n9" "pin.t111" 0.455
resist "pin.n9" "pin.t113" 0.455
resist "pin.n12" "pin.t139" 0.455
resist "pin.n12" "pin.t159" 0.455
resist "pin.n13" "pin.t135" 0.455
resist "pin.n13" "pin.t157" 0.455
resist "pin.n14" "pin.t173" 0.455
resist "pin.n14" "pin.t175" 0.455
resist "pin.n15" "pin.t166" 0.455
resist "pin.n15" "pin.t134" 0.455
resist "pin.n16" "pin.t124" 0.455
resist "pin.n16" "pin.t220" 0.455
resist "pin.n17" "pin.t136" 0.455
resist "pin.n17" "pin.t158" 0.455
resist "pin.n18" "pin.t174" 0.455
resist "pin.n18" "pin.t165" 0.455
resist "pin.n19" "pin.t172" 0.455
resist "pin.n19" "pin.t140" 0.455
resist "pin.n22" "pin.t137" 0.455
resist "pin.n22" "pin.t76" 0.455
resist "pin.n23" "pin.t221" 0.455
resist "pin.n23" "pin.t155" 0.455
resist "pin.n24" "pin.t232" 0.455
resist "pin.n24" "pin.t63" 0.455
resist "pin.n25" "pin.t156" 0.455
resist "pin.n25" "pin.t129" 0.455
resist "pin.n26" "pin.t103" 0.455
resist "pin.n26" "pin.t61" 0.455
resist "pin.n27" "pin.t62" 0.455
resist "pin.n27" "pin.t104" 0.455
resist "pin.n28" "pin.t127" 0.455
resist "pin.n28" "pin.t199" 0.455
resist "pin.n29" "pin.t171" 0.455
resist "pin.n29" "pin.t138" 0.455
resist "pin.n32" "pin.t80" 0.455
resist "pin.n32" "pin.t115" 0.455
resist "pin.n33" "pin.t179" 0.455
resist "pin.n33" "pin.t72" 0.455
resist "pin.n34" "pin.t116" 0.455
resist "pin.n34" "pin.t180" 0.455
resist "pin.n35" "pin.t69" 0.455
resist "pin.n35" "pin.t60" 0.455
resist "pin.n36" "pin.t81" 0.455
resist "pin.n36" "pin.t178" 0.455
resist "pin.n37" "pin.t79" 0.455
resist "pin.n37" "pin.t114" 0.455
resist "pin.n38" "pin.t65" 0.455
resist "pin.n38" "pin.t67" 0.455
resist "pin.n39" "pin.t117" 0.455
resist "pin.n39" "pin.t66" 0.455
resist "pin.n42" "pin.t90" 0.455
resist "pin.n42" "pin.t27" 0.455
resist "pin.n43" "pin.t126" 0.455
resist "pin.n43" "pin.t154" 0.455
resist "pin.n44" "pin.t101" 0.455
resist "pin.n44" "pin.t2" 0.455
resist "pin.n45" "pin.t239" 0.455
resist "pin.n45" "pin.t92" 0.455
resist "pin.n46" "pin.t26" 0.455
resist "pin.n46" "pin.t28" 0.455
resist "pin.n47" "pin.t93" 0.455
resist "pin.n47" "pin.t100" 0.455
resist "pin.n48" "pin.t0" 0.455
resist "pin.n48" "pin.t237" 0.455
resist "pin.n49" "pin.t91" 0.455
resist "pin.n49" "pin.t1" 0.455
resist "pin.n52" "pin.t85" 0.455
resist "pin.n52" "pin.t82" 0.455
resist "pin.n53" "pin.t123" 0.455
resist "pin.n53" "pin.t102" 0.455
resist "pin.n54" "pin.t88" 0.455
resist "pin.n54" "pin.t119" 0.455
resist "pin.n55" "pin.t121" 0.455
resist "pin.n55" "pin.t89" 0.455
resist "pin.n56" "pin.t120" 0.455
resist "pin.n56" "pin.t84" 0.455
resist "pin.n57" "pin.t75" 0.455
resist "pin.n57" "pin.t86" 0.455
resist "pin.n58" "pin.t74" 0.455
resist "pin.n58" "pin.t181" 0.455
resist "pin.n59" "pin.t87" 0.455
resist "pin.n59" "pin.t118" 0.455
resist "pin.n62" "pin.t44" 0.455
resist "pin.n62" "pin.t40" 0.455
resist "pin.n63" "pin.t48" 0.455
resist "pin.n63" "pin.t41" 0.455
resist "pin.n64" "pin.t38" 0.455
resist "pin.n64" "pin.t47" 0.455
resist "pin.n65" "pin.t46" 0.455
resist "pin.n65" "pin.t37" 0.455
resist "pin.n66" "pin.t35" 0.455
resist "pin.n66" "pin.t50" 0.455
resist "pin.n67" "pin.t43" 0.455
resist "pin.n67" "pin.t39" 0.455
resist "pin.n68" "pin.t49" 0.455
resist "pin.n68" "pin.t42" 0.455
resist "pin.n69" "pin.t45" 0.455
resist "pin.n69" "pin.t36" 0.455
resist "pin.n72" "pin.t207" 0.455
resist "pin.n72" "pin.t212" 0.455
resist "pin.n73" "pin.t19" 0.455
resist "pin.n73" "pin.t208" 0.455
resist "pin.n74" "pin.t213" 0.455
resist "pin.n74" "pin.t235" 0.455
resist "pin.n75" "pin.t218" 0.455
resist "pin.n75" "pin.t6" 0.455
resist "pin.n76" "pin.t210" 0.455
resist "pin.n76" "pin.t5" 0.455
resist "pin.n77" "pin.t206" 0.455
resist "pin.n77" "pin.t211" 0.455
resist "pin.n78" "pin.t216" 0.455
resist "pin.n78" "pin.t236" 0.455
resist "pin.n79" "pin.t3" 0.455
resist "pin.n79" "pin.t4" 0.455
resist "pin.n82" "pin.t201" 0.455
resist "pin.n82" "pin.t203" 0.455
resist "pin.n83" "pin.t169" 0.455
resist "pin.n83" "pin.t233" 0.455
resist "pin.n84" "pin.t176" 0.455
resist "pin.n84" "pin.t214" 0.455
resist "pin.n85" "pin.t205" 0.455
resist "pin.n85" "pin.t141" 0.455
resist "pin.n86" "pin.t202" 0.455
resist "pin.n86" "pin.t160" 0.455
resist "pin.n87" "pin.t142" 0.455
resist "pin.n87" "pin.t234" 0.455
resist "pin.n88" "pin.t177" 0.455
resist "pin.n88" "pin.t215" 0.455
resist "pin.n89" "pin.t128" 0.455
resist "pin.n89" "pin.t59" 0.455
resist "pin.n92" "pin.t149" 0.455
resist "pin.n92" "pin.t133" 0.455
resist "pin.n93" "pin.t162" 0.455
resist "pin.n93" "pin.t131" 0.455
resist "pin.n94" "pin.t151" 0.455
resist "pin.n94" "pin.t164" 0.455
resist "pin.n95" "pin.t161" 0.455
resist "pin.n95" "pin.t148" 0.455
resist "pin.n96" "pin.t132" 0.455
resist "pin.n96" "pin.t78" 0.455
resist "pin.n97" "pin.t147" 0.455
resist "pin.n97" "pin.t77" 0.455
resist "pin.n98" "pin.t163" 0.455
resist "pin.n98" "pin.t146" 0.455
resist "pin.n99" "pin.t228" 0.455
resist "pin.n99" "pin.t130" 0.455
resist "swmatrix_Tgate_9.T1" "pin.n238" 0.564307
resist "swmatrix_Tgate_8.T1" "pin.n224" 0.564307
resist "swmatrix_Tgate_4.T1" "pin.n210" 0.564307
resist "swmatrix_Tgate_7.T1" "pin.n196" 0.564307
resist "swmatrix_Tgate_5.T1" "pin.n182" 0.564307
resist "swmatrix_Tgate_6.T1" "pin.n168" 0.564307
resist "swmatrix_Tgate_0.T1" "pin.n154" 0.564307
resist "swmatrix_Tgate_3.T1" "pin.n140" 0.564307
resist "swmatrix_Tgate_1.T1" "pin.n126" 0.564307
resist "swmatrix_Tgate_2.T1" "pin.n112" 0.564307
resist "pin.n211" "swmatrix_Tgate_4.T1" 0.67073
resist "pin.n197" "swmatrix_Tgate_7.T1" 0.67073
resist "pin.n183" "swmatrix_Tgate_5.T1" 0.67073
resist "pin.n169" "swmatrix_Tgate_6.T1" 0.67073
resist "pin.n155" "swmatrix_Tgate_0.T1" 0.67073
resist "pin.n141" "swmatrix_Tgate_3.T1" 0.67073
resist "pin.n127" "swmatrix_Tgate_1.T1" 0.67073
resist "pin.n113" "swmatrix_Tgate_2.T1" 0.67073
resist "pin.n225" "swmatrix_Tgate_8.T1" 0.99854
resist "pin.n233" "pin.n2" 10.5563
resist "pin.n232" "pin.n3" 10.5563
resist "pin.n231" "pin.n4" 10.5563
resist "pin.n230" "pin.n5" 10.5563
resist "pin.n229" "pin.n6" 10.5563
resist "pin.n228" "pin.n7" 10.5563
resist "pin.n227" "pin.n8" 10.5563
resist "pin.n226" "pin.n9" 10.5563
resist "pin.n219" "pin.n12" 10.5563
resist "pin.n218" "pin.n13" 10.5563
resist "pin.n217" "pin.n14" 10.5563
resist "pin.n216" "pin.n15" 10.5563
resist "pin.n215" "pin.n16" 10.5563
resist "pin.n214" "pin.n17" 10.5563
resist "pin.n213" "pin.n18" 10.5563
resist "pin.n212" "pin.n19" 10.5563
resist "pin.n205" "pin.n22" 10.5563
resist "pin.n204" "pin.n23" 10.5563
resist "pin.n203" "pin.n24" 10.5563
resist "pin.n202" "pin.n25" 10.5563
resist "pin.n201" "pin.n26" 10.5563
resist "pin.n200" "pin.n27" 10.5563
resist "pin.n199" "pin.n28" 10.5563
resist "pin.n198" "pin.n29" 10.5563
resist "pin.n191" "pin.n32" 10.5563
resist "pin.n190" "pin.n33" 10.5563
resist "pin.n189" "pin.n34" 10.5563
resist "pin.n188" "pin.n35" 10.5563
resist "pin.n187" "pin.n36" 10.5563
resist "pin.n186" "pin.n37" 10.5563
resist "pin.n185" "pin.n38" 10.5563
resist "pin.n184" "pin.n39" 10.5563
resist "pin.n177" "pin.n42" 10.5563
resist "pin.n176" "pin.n43" 10.5563
resist "pin.n175" "pin.n44" 10.5563
resist "pin.n174" "pin.n45" 10.5563
resist "pin.n173" "pin.n46" 10.5563
resist "pin.n172" "pin.n47" 10.5563
resist "pin.n171" "pin.n48" 10.5563
resist "pin.n170" "pin.n49" 10.5563
resist "pin.n163" "pin.n52" 10.5563
resist "pin.n162" "pin.n53" 10.5563
resist "pin.n161" "pin.n54" 10.5563
resist "pin.n160" "pin.n55" 10.5563
resist "pin.n159" "pin.n56" 10.5563
resist "pin.n158" "pin.n57" 10.5563
resist "pin.n157" "pin.n58" 10.5563
resist "pin.n156" "pin.n59" 10.5563
resist "pin.n149" "pin.n62" 10.5563
resist "pin.n148" "pin.n63" 10.5563
resist "pin.n147" "pin.n64" 10.5563
resist "pin.n146" "pin.n65" 10.5563
resist "pin.n145" "pin.n66" 10.5563
resist "pin.n144" "pin.n67" 10.5563
resist "pin.n143" "pin.n68" 10.5563
resist "pin.n142" "pin.n69" 10.5563
resist "pin.n135" "pin.n72" 10.5563
resist "pin.n134" "pin.n73" 10.5563
resist "pin.n133" "pin.n74" 10.5563
resist "pin.n132" "pin.n75" 10.5563
resist "pin.n131" "pin.n76" 10.5563
resist "pin.n130" "pin.n77" 10.5563
resist "pin.n129" "pin.n78" 10.5563
resist "pin.n128" "pin.n79" 10.5563
resist "pin.n121" "pin.n82" 10.5563
resist "pin.n120" "pin.n83" 10.5563
resist "pin.n119" "pin.n84" 10.5563
resist "pin.n118" "pin.n85" 10.5563
resist "pin.n117" "pin.n86" 10.5563
resist "pin.n116" "pin.n87" 10.5563
resist "pin.n115" "pin.n88" 10.5563
resist "pin.n114" "pin.n89" 10.5563
resist "pin.n107" "pin.n92" 10.5563
resist "pin.n106" "pin.n93" 10.5563
resist "pin.n105" "pin.n94" 10.5563
resist "pin.n104" "pin.n95" 10.5563
resist "pin.n103" "pin.n96" 10.5563
resist "pin.n102" "pin.n97" 10.5563
resist "pin.n101" "pin.n98" 10.5563
resist "pin.n100" "pin.n99" 10.5563
resist "pin.n237" "pin.n0" 10.7124
resist "pin.n236" "pin.n1" 10.7124
resist "pin.n223" "pin.n10" 10.7124
resist "pin.n222" "pin.n11" 10.7124
resist "pin.n209" "pin.n20" 10.7124
resist "pin.n208" "pin.n21" 10.7124
resist "pin.n195" "pin.n30" 10.7124
resist "pin.n194" "pin.n31" 10.7124
resist "pin.n181" "pin.n40" 10.7124
resist "pin.n180" "pin.n41" 10.7124
resist "pin.n167" "pin.n50" 10.7124
resist "pin.n166" "pin.n51" 10.7124
resist "pin.n153" "pin.n60" 10.7124
resist "pin.n152" "pin.n61" 10.7124
resist "pin.n139" "pin.n70" 10.7124
resist "pin.n138" "pin.n71" 10.7124
resist "pin.n125" "pin.n80" 10.7124
resist "pin.n124" "pin.n81" 10.7124
resist "pin.n111" "pin.n90" 10.7124
resist "pin.n110" "pin.n91" 10.7124
resist "pin.n234" "pin.t230" 11.2913
resist "pin.n225" "pin.t183" 11.2913
resist "pin.n220" "pin.t167" 11.2913
resist "pin.n211" "pin.t219" 11.2913
resist "pin.n206" "pin.t170" 11.2913
resist "pin.n197" "pin.t64" 11.2913
resist "pin.n192" "pin.t73" 11.2913
resist "pin.n183" "pin.t68" 11.2913
resist "pin.n178" "pin.t125" 11.2913
resist "pin.n169" "pin.t238" 11.2913
resist "pin.n164" "pin.t122" 11.2913
resist "pin.n155" "pin.t83" 11.2913
resist "pin.n150" "pin.t51" 11.2913
resist "pin.n141" "pin.t52" 11.2913
resist "pin.n136" "pin.t209" 11.2913
resist "pin.n127" "pin.t217" 11.2913
resist "pin.n122" "pin.t168" 11.2913
resist "pin.n113" "pin.t204" 11.2913
resist "pin.n108" "pin.t200" 11.2913
resist "pin.n238" "pin.t96" 11.3424
resist "pin.n235" "pin.t98" 11.3424
resist "pin.n224" "pin.t186" 11.3424
resist "pin.n221" "pin.t187" 11.3424
resist "pin.n210" "pin.t57" 11.3424
resist "pin.n207" "pin.t55" 11.3424
resist "pin.n196" "pin.t226" 11.3424
resist "pin.n193" "pin.t227" 11.3424
resist "pin.n182" "pin.t10" 11.3424
resist "pin.n179" "pin.t7" 11.3424
resist "pin.n168" "pin.t31" 11.3424
resist "pin.n165" "pin.t33" 11.3424
resist "pin.n154" "pin.t21" 11.3424
resist "pin.n151" "pin.t24" 11.3424
resist "pin.n140" "pin.t106" 11.3424
resist "pin.n137" "pin.t109" 11.3424
resist "pin.n126" "pin.t192" 11.3424
resist "pin.n123" "pin.t195" 11.3424
resist "pin.n112" "pin.t15" 11.3424
resist "pin.n109" "pin.t13" 11.3424
resist "pin.n100" "pin.t150" 11.5213
rnode "BUS[7].t3" 0 87.3444 38406 642 0
rnode "BUS[7].t1" 0 87.3444 38302 642 0
rnode "BUS[7].n0" 0 470.403 38354 642 0
rnode "BUS[7].t0" 0 87.3444 38726 642 0
rnode "BUS[7].t2" 0 87.3444 38622 642 0
rnode "BUS[7].n1" 0 467.636 38674 642 0
rnode "BUS[7].n2" 0 273.865 38674 1163 0
rnode "BUS[7].t4" 0 87.3444 39046 642 0
rnode "BUS[7].t5" 0 87.3444 38942 642 0
rnode "BUS[7].n3" 0 467.636 38994 642 0
rnode "BUS[7].n4" 0 236.41 38994 1163 0
rnode "BUS[7].t18" 0 87.3444 39830 643 0
rnode "BUS[7].t15" 0 87.3444 39726 643 0
rnode "BUS[7].n5" 0 470.446 39778 643 0
rnode "BUS[7].n6" 0 209.765 39778 1163 0
rnode "BUS[7].t16" 0 87.3444 42390 643 0
rnode "BUS[7].t6" 0 87.3444 42286 643 0
rnode "BUS[7].n7" 0 473.168 42338 643 0
rnode "BUS[7].t19" 0 87.3444 42070 643 0
rnode "BUS[7].t12" 0 87.3444 41966 643 0
rnode "BUS[7].n8" 0 470.446 42018 643 0
rnode "BUS[7].n9" 0 267.651 42018 1163 0
rnode "BUS[7].t23" 0 87.3444 41750 643 0
rnode "BUS[7].t9" 0 87.3444 41646 643 0
rnode "BUS[7].n10" 0 470.446 41698 643 0
rnode "BUS[7].n11" 0 155.343 41698 1163 0
rnode "BUS[7].t17" 0 87.3444 41430 643 0
rnode "BUS[7].t14" 0 87.3444 41326 643 0
rnode "BUS[7].n12" 0 470.446 41378 643 0
rnode "BUS[7].n13" 0 155.343 41378 1163 0
rnode "BUS[7].t13" 0 87.3444 41110 643 0
rnode "BUS[7].t7" 0 87.3444 41006 643 0
rnode "BUS[7].n14" 0 470.446 41058 643 0
rnode "BUS[7].n15" 0 155.343 41058 1163 0
rnode "BUS[7].t20" 0 87.3444 40790 643 0
rnode "BUS[7].t21" 0 87.3444 40686 643 0
rnode "BUS[7].n16" 0 470.446 40738 643 0
rnode "BUS[7].n17" 0 155.343 40738 1163 0
rnode "BUS[7].t8" 0 87.3444 40470 643 0
rnode "BUS[7].t11" 0 87.3444 40366 643 0
rnode "BUS[7].n18" 0 470.446 40418 643 0
rnode "BUS[7].n19" 0 155.343 40418 1163 0
rnode "BUS[7].t22" 0 87.3444 40150 643 0
rnode "BUS[7].t10" 0 87.3444 40046 643 0
rnode "BUS[7].n20" 0 470.446 40098 643 0
rnode "BUS[7].n21" 0 103.776 40098 1163 0
rnode "BUS[7]" 0 359.712 40012 -136 0
rnode "BUS[7].n22" 0 394.797 39958 1163 0
rnode "swmatrix_Tgate_0.T2" 0 738.627 40034 1223 0
resist "BUS[7].n22" "BUS[7].n21" 0.014625
resist "swmatrix_Tgate_0.T2" "BUS[7].n22" 0.0425197
resist "BUS[7].n22" "BUS[7].n6" 0.2025
resist "BUS[7].n21" "BUS[7].n19" 0.36
resist "BUS[7].n19" "BUS[7].n17" 0.36
resist "BUS[7].n17" "BUS[7].n15" 0.36
resist "BUS[7].n15" "BUS[7].n13" 0.36
resist "BUS[7].n13" "BUS[7].n11" 0.36
resist "BUS[7].n11" "BUS[7].n9" 0.36
resist "BUS[7].n4" "BUS[7].n2" 0.36
resist "BUS[7].n3" "BUS[7].t5" 0.4095
resist "BUS[7].n3" "BUS[7].t4" 0.4095
resist "BUS[7].n1" "BUS[7].t2" 0.4095
resist "BUS[7].n1" "BUS[7].t0" 0.4095
resist "BUS[7].n0" "BUS[7].t1" 0.4095
resist "BUS[7].n0" "BUS[7].t3" 0.4095
resist "BUS[7].n5" "BUS[7].t15" 0.455
resist "BUS[7].n5" "BUS[7].t18" 0.455
resist "BUS[7].n7" "BUS[7].t6" 0.455
resist "BUS[7].n7" "BUS[7].t16" 0.455
resist "BUS[7].n8" "BUS[7].t12" 0.455
resist "BUS[7].n8" "BUS[7].t19" 0.455
resist "BUS[7].n10" "BUS[7].t9" 0.455
resist "BUS[7].n10" "BUS[7].t23" 0.455
resist "BUS[7].n12" "BUS[7].t14" 0.455
resist "BUS[7].n12" "BUS[7].t17" 0.455
resist "BUS[7].n14" "BUS[7].t7" 0.455
resist "BUS[7].n14" "BUS[7].t13" 0.455
resist "BUS[7].n16" "BUS[7].t21" 0.455
resist "BUS[7].n16" "BUS[7].t20" 0.455
resist "BUS[7].n18" "BUS[7].t11" 0.455
resist "BUS[7].n18" "BUS[7].t8" 0.455
resist "BUS[7].n20" "BUS[7].t10" 0.455
resist "BUS[7].n20" "BUS[7].t22" 0.455
resist "BUS[7].n6" "BUS[7].n4" 0.882
resist "BUS[7].n22" "BUS[7]" 0.920551
resist "BUS[7].n6" "BUS[7].n5" 14.8563
resist "BUS[7].n9" "BUS[7].n8" 14.8563
resist "BUS[7].n11" "BUS[7].n10" 14.8563
resist "BUS[7].n13" "BUS[7].n12" 14.8563
resist "BUS[7].n15" "BUS[7].n14" 14.8563
resist "BUS[7].n17" "BUS[7].n16" 14.8563
resist "BUS[7].n19" "BUS[7].n18" 14.8563
resist "BUS[7].n21" "BUS[7].n20" 14.8563
resist "BUS[7].n4" "BUS[7].n3" 15.0146
resist "BUS[7].n2" "BUS[7].n1" 15.0146
resist "BUS[7].n9" "BUS[7].n7" 15.2163
resist "BUS[7].n2" "BUS[7].n0" 15.3746
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 0 68.6877 37760 949 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 0 94.8455 37760 394 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 0 123.075 42418 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 0 122.847 42258 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0 188.523 42258 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 0 122.847 42098 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0 100.168 42098 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 0 122.847 41938 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0 100.168 41938 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 0 122.847 41778 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0 100.168 41778 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 0 122.847 41618 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0 100.168 41618 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 0 122.847 41458 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0 100.168 41458 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 0 122.847 41298 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0 100.168 41298 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 0 122.847 41138 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0 100.168 41138 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 0 122.847 40978 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0 100.168 40978 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 0 122.847 40818 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0 100.168 40818 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 0 122.847 40658 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0 100.168 40658 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 0 122.847 40498 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0 100.168 40498 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 0 122.847 40338 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0 100.168 40338 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 0 122.847 40178 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0 100.168 40178 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 0 122.847 40018 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0 100.168 40018 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 0 122.847 39858 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0 100.168 39858 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 0 122.847 39698 643 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 0 472.332 39698 145 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0 467.941 37645 516 0
rnode "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" 0 93.668 37724 758 0
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" 0.184615
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" 0.402056
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 3.85202
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 4.63322
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n17" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" 11.4752
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n1" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n2" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n3" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n4" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n5" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n6" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n7" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n8" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n9" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n10" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n11" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n12" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n13" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n14" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n15" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n16" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 71.6143
resist "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.n0" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 71.7989
device msubckt nfet_03v3 32006 242 32007 243  "vss.t67" "swmatrix_Tgate_6.gated_control" 112 0 "pin.t31" 800 97600,1844 "BUS[6].t0" 800 41600,904
device msubckt pfet_05v0 34556 2122 34557 2123  "vdd.t321" "a_33672_1562#" 200 0 "a_34508_2122#" 200 4800,248 "a_34656_2122#" 200 10400,304
device msubckt pfet_05v0 10244 2046 10245 2047  "vdd.t92" "a_9696_2122#" 200 0 "vdd.t93" 276 14352,380 "a_10040_2002#" 276 24288,728
device msubckt pfet_03v3 15510 243 15511 244  "vdd.t507" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[3].t0" 800 41600,904 "pin.t232" 800 41600,904
device msubckt pfet_05v0 50240 211 50241 212  "vdd.t399" "swmatrix_Tgate_1.gated_control" 200 0 "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t400" 366 32208,908
device msubckt pfet_03v3 27350 243 27351 244  "vdd.t225" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[5].t6" 800 41600,904 "pin.t90" 800 41600,904
device msubckt pfet_03v3 47990 243 47991 244  "vdd.t484" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[8].t19" 800 41600,904 "pin.t216" 800 41600,904
device msubckt pfet_05v0 2580 2043 2581 2044  "vdd.t523" "PHI_2.t19" 200 0 "a_2472_1562#" 276 24288,728 "vdd.t524" 276 19040,436
device msubckt pfet_03v3 2299 252 2300 253  "vdd.t204" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[1].t0" 800 41600,904 "pin.t71" 800 41600,904
device msubckt nfet_05v0 29945 1539 29946 1540  "vss.t1" "enable.t19" 240 0 "a_29881_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_03v3 7366 242 7367 243  "vss.t294" "swmatrix_Tgate_8.gated_control" 112 0 "pin.t189" 800 41600,904 "BUS[2].t16" 800 41600,904
device msubckt pfet_05v0 42445 2043 42446 2044  "vdd.t2" "enable.t18" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t3" 329 28952,834
device msubckt nfet_05v0 36185 1539 36186 1540  "vss.t0" "enable.t17" 240 0 "a_36121_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt pfet_05v0 9800 2122 9801 2123  "vdd.t148" "a_9180_1580#" 200 0 "a_9696_2122#" 200 10400,304 "a_9900_2122#" 200 17040,416
device msubckt pfet_05v0 31316 2043 31317 2044  "vdd.t335" "PHI_1.t19" 200 0 "a_31208_1562#" 276 24288,728 "vdd.t336" 276 19040,436
device msubckt pfet_05v0 58128 2043 58129 2044  "vdd.t375" "a_57152_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t376" 366 32208,908
device msubckt pfet_03v3 15030 243 15031 244  "vdd.t209" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "pin.t76" 800 41600,904 "BUS[3].t1" 800 41600,904
device msubckt pfet_03v3 35670 243 35671 244  "vdd.t388" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "pin.t181" 800 41600,904 "BUS[6].t6" 800 41600,904
device msubckt nfet_05v0 13372 1577 13373 1578  "vss.t183" "a_12956_1580#" 240 0 "a_13324_1577#" 140 3360,188 "a_13472_2122#" 140 7280,244
device msubckt pfet_05v0 41872 2043 41873 2044  "vdd.t492" "a_40896_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[7]" 366 32208,908 "vdd.t493" 366 32208,908
device msubckt nfet_05v0 51036 1577 51037 1578  "vss.t287" "a_49928_1562#" 240 0 "a_50912_2122#" 140 7280,244 "a_51156_1577#" 140 10520,298
device msubckt pfet_05v0 58740 2043 58741 2044  "vdd.t521" "PHI_2.t18" 200 0 "a_58632_1562#" 276 24288,728 "vdd.t522" 276 19040,436
device msubckt nfet_03v3 57766 242 57767 243  "vss.t21" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10].t0" 800 41600,904 "pin.t13" 800 97600,1844
device msubckt pfet_05v0 892 2122 893 2123  "vdd.t52" "a_8_1562#" 200 0 "a_844_2122#" 200 4800,248 "a_992_2122#" 200 10400,304
device msubckt nfet_05v0 47744 1577 47745 1578  "vss.t118" "a_47136_2122#" 240 0 "vss.t119" 158 8216,262 "a_47480_2002#" 158 13904,492
device msubckt nfet_05v0 60592 1539 60593 1540  "vss.t132" "a_59616_2122#" 240 0 "d_out.t0" 264 23232,704 "vss.t133" 264 23232,704
device msubckt pfet_03v3 23350 243 23351 244  "vdd.t250" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[4].t0" 800 41600,904 "pin.t117" 800 41600,904
device msubckt pfet_03v3 35190 243 35191 244  "vdd.t208" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[6].t7" 800 41600,904 "pin.t75" 800 41600,904
device msubckt pfet_03v3 52310 243 52311 244  "vdd.t420" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[9].t15" 800 41600,904 "pin.t201" 800 41600,904
device msubckt pfet_03v3 28950 243 28951 244  "vdd.t228" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[5].t7" 800 41600,904 "pin.t93" 800 41600,904
device msubckt nfet_03v3 57286 242 57287 243  "vss.t22" "swmatrix_Tgate_2.gated_control" 112 0 "pin.t14" 800 41600,904 "BUS[10].t1" 800 41600,904
device msubckt pfet_03v3 3899 252 3900 253  "vdd.t203" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[1].t1" 800 41600,904 "pin.t70" 800 41600,904
device msubckt pfet_05v0 229 220 230 221  "vdd.t229" "swmatrix_Tgate_9.gated_control" 200 0 "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t230" 366 32208,908
device msubckt pfet_05v0 6560 211 6561 212  "vdd.t395" "swmatrix_Tgate_8.gated_control" 200 0 "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t396" 366 32208,908
device msubckt pfet_03v3 11030 243 11031 244  "vdd.t309" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "pin.t140" 800 41600,904 "BUS[2].t5" 800 41600,904
device msubckt nfet_05v0 16912 1539 16913 1540  "vss.t336" "a_15936_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[3]" 264 23232,704 "vss.t337" 264 23232,704
device msubckt nfet_05v0 11041 1539 11042 1540  "vss.t346" "ShiftReg_row_10_2$1_0.Q[2]" 240 0 "vss.t347" 264 23232,704 "a_11161_1539#" 264 8448,328
device msubckt pfet_05v0 7336 2122 7337 2123  "vdd.t454" "a_6716_1580#" 200 0 "a_7232_2122#" 200 10400,304 "a_7436_2122#" 200 17040,416
device msubckt pfet_05v0 28964 2046 28965 2047  "vdd.t423" "a_28416_2122#" 200 0 "vdd.t424" 276 14352,380 "a_28760_2002#" 276 24288,728
device msubckt nfet_05v0 23152 1539 23153 1540  "vss.t361" "a_22176_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[4]" 264 23232,704 "vss.t362" 264 23232,704
device msubckt nfet_05v0 11600 1539 11601 1540  "vss.t215" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t216" 264 23232,704 "swmatrix_Tgate_8.gated_control" 264 23232,704
device msubckt pfet_03v3 60630 243 60631 244  "vdd.t324" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "pin.t146" 800 41600,904 "BUS[10].t6" 800 41600,904
device msubckt pfet_05v0 3208 2122 3209 2123  "vdd.t155" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t156" 200 17600,576 "a_3308_2122#" 200 4800,248
device msubckt pfet_03v3 16630 243 16631 244  "vdd.t239" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t104" 800 41600,904 "BUS[3].t2" 800 41600,904
device msubckt pfet_03v3 28470 243 28471 244  "vdd.t227" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t92" 800 41600,904 "BUS[5].t8" 800 41600,904
device msubckt nfet_05v0 53108 1577 53109 1578  "vss.t97" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t98" 140 12320,456 "a_53228_1577#" 140 3360,188
device msubckt pfet_05v0 56276 2043 56277 2044  "vdd.t274" "PHI_1.t18" 200 0 "a_56168_1562#" 276 24288,728 "vdd.t275" 276 19040,436
device msubckt nfet_03v3 38726 242 38727 243  "vss.t47" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7].t0" 800 41600,904 "pin.t20" 800 41600,904
device msubckt nfet_05v0 34556 1577 34557 1578  "vss.t150" "a_34140_1580#" 240 0 "a_34508_1577#" 140 3360,188 "a_34656_2122#" 140 7280,244
device msubckt nfet_05v0 51888 1539 51889 1540  "vss.t93" "a_50912_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t94" 264 23232,704
device msubckt nfet_05v0 19040 817 19041 818  "vss.t382" "swmatrix_Tgate_7.gated_control" 240 0 "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t383" 264 23232,704
device msubckt pfet_03v3 60150 243 60151 244  "vdd.t325" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[10].t7" 800 41600,904 "pin.t147" 800 41600,904
device msubckt pfet_03v3 16150 243 16151 244  "vdd.t238" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "BUS[3].t3" 800 41600,904 "pin.t103" 800 41600,904
device msubckt pfet_05v0 53480 2122 53481 2123  "vdd.t315" "a_52860_1580#" 200 0 "a_53376_2122#" 200 10400,304 "a_53580_2122#" 200 17040,416
device msubckt pfet_03v3 53910 243 53911 244  "vdd.t311" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[9].t3" 800 41600,904 "pin.t142" 800 41600,904
device msubckt pfet_05v0 26500 2046 26501 2047  "vdd.t455" "a_25952_2122#" 200 0 "vdd.t456" 276 14352,380 "a_26296_2002#" 276 24288,728
device msubckt nfet_03v3 26406 242 26407 243  "vss.t12" "swmatrix_Tgate_5.gated_control" 112 0 "pin.t9" 800 41600,904 "BUS[5].t0" 800 41600,904
device msubckt pfet_05v0 57052 2122 57053 2123  "vdd.t499" "a_56168_1562#" 200 0 "a_57004_2122#" 200 4800,248 "a_57152_2122#" 200 10400,304
device msubckt nfet_03v3 38246 242 38247 243  "vss.t48" "swmatrix_Tgate_0.gated_control" 112 0 "pin.t21" 800 97600,1844 "BUS[7].t1" 800 41600,904
device msubckt pfet_05v0 56480 211 56481 212  "vdd.t24" "swmatrix_Tgate_2.gated_control" 200 0 "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t25" 366 32208,908
device msubckt nfet_05v0 14448 1539 14449 1540  "vss.t316" "a_13472_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t317" 264 23232,704
device msubckt pfet_05v0 17281 2043 17282 2044  "vdd.t164" "ShiftReg_row_10_2$1_0.Q[3]" 200 0 "vdd.t165" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_03v3 8630 243 8631 244  "vdd.t308" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[2].t4" 800 41600,904 "pin.t139" 800 41600,904
device msubckt pfet_05v0 29392 2043 29393 2044  "vdd.t425" "a_28416_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[5]" 366 32208,908 "vdd.t426" 366 32208,908
device msubckt pfet_05v0 16040 2122 16041 2123  "vdd.t125" "a_15420_1580#" 200 0 "a_15936_2122#" 200 10400,304 "a_16140_2122#" 200 17040,416
device msubckt nfet_05v0 7840 1577 7841 1578  "vss.t342" "a_7232_2122#" 240 0 "vss.t343" 158 8216,262 "a_7576_2002#" 158 13904,492
device msubckt pfet_05v0 46520 2119 46521 2120  "vdd.t47" "a_46152_1562#" 200 0 "vdd.t48" 200 19040,436 "a_46620_1580#" 200 17600,576
device msubckt pfet_03v3 53430 243 53431 244  "vdd.t310" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t141" 800 41600,904 "BUS[9].t2" 800 41600,904
device msubckt nfet_05v0 892 1577 893 1578  "vss.t20" "a_476_1580#" 240 0 "a_844_1577#" 140 3360,188 "a_992_2122#" 140 7280,244
device msubckt nfet_05v0 46240 1562 46241 1563  "vss.t400" "PHI_2.t17" 240 0 "a_46152_1562#" 158 13904,492 "vss.t401" 158 10520,298
device msubckt nfet_05v0 29761 1539 29762 1540  "vss.t127" "ShiftReg_row_10_2$1_0.Q[5]" 240 0 "vss.t128" 264 23232,704 "a_29881_1539#" 264 8448,328
device msubckt pfet_03v3 20950 243 20951 244  "vdd.t206" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "pin.t73" 800 104000,1860 "BUS[4].t1" 800 41600,904
device msubckt nfet_05v0 34020 1580 34021 1581  "vss.t255" "a_33672_1562#" 240 0 "vss.t256" 140 10520,298 "a_34140_1580#" 140 12320,456
device msubckt nfet_05v0 44000 817 44001 818  "vss.t207" "swmatrix_Tgate_3.gated_control" 240 0 "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t208" 264 23232,704
device msubckt pfet_05v0 42820 2043 42821 2044  "vdd.t267" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t268" 366 32208,908 "swmatrix_Tgate_0.gated_control" 366 32208,908
device msubckt nfet_05v0 36560 1539 36561 1540  "vss.t58" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t59" 264 23232,704 "swmatrix_Tgate_6.gated_control" 264 23232,704
device msubckt nfet_05v0 28800 1577 28801 1578  "vss.t90" "a_28760_2002#" 240 0 "a_28660_1577#" 158 10520,298 "vss.t91" 158 8216,262
device msubckt nfet_05v0 35040 1577 35041 1578  "vss.t350" "a_35000_2002#" 240 0 "a_34900_1577#" 158 10520,298 "vss.t351" 158 8216,262
device msubckt pfet_05v0 44776 2122 44777 2123  "vdd.t44" "a_44156_1580#" 200 0 "a_44672_2122#" 200 10400,304 "a_44876_2122#" 200 17040,416
device msubckt pfet_03v3 41110 243 41111 244  "vdd.t68" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t19" 112 0 "BUS[7].t13" 800 41600,904 "pin.t35" 800 41600,904
device msubckt pfet_03v3 29590 243 29591 244  "vdd.t226" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "BUS[5].t9" 800 41600,904 "pin.t91" 800 41600,904
device msubckt pfet_05v0 40648 2122 40649 2123  "vdd.t109" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t110" 200 17600,576 "a_40748_2122#" 200 4800,248
device msubckt pfet_03v3 46710 243 46711 244  "vdd.t478" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "BUS[8].t18" 800 41600,904 "pin.t213" 800 41600,904
device msubckt nfet_03v3 1355 251 1356 252  "vss.t197" "swmatrix_Tgate_9.gated_control" 112 0 "pin.t94" 800 41600,904 "BUS[1].t18" 800 41600,904
device msubckt pfet_03v3 58550 243 58551 244  "vdd.t327" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "BUS[10].t8" 800 41600,904 "pin.t149" 800 41600,904
device msubckt pfet_05v0 37816 2119 37817 2120  "vdd.t264" "a_37448_1562#" 200 0 "vdd.t265" 200 19040,436 "a_37916_1580#" 200 17600,576
device msubckt pfet_05v0 44056 2119 44057 2120  "vdd.t192" "a_43688_1562#" 200 0 "vdd.t193" 200 19040,436 "a_44156_1580#" 200 17600,576
device msubckt pfet_03v3 17270 243 17271 244  "vdd.t303" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "pin.t138" 800 41600,904 "BUS[3].t4" 800 41600,904
device msubckt nfet_05v0 13596 1577 13597 1578  "vss.t75" "a_12488_1562#" 240 0 "a_13472_2122#" 140 7280,244 "a_13716_1577#" 140 10520,298
device msubckt nfet_05v0 37536 1562 37537 1563  "vss.t231" "PHI_1.t17" 240 0 "a_37448_1562#" 158 13904,492 "vss.t232" 158 10520,298
device msubckt pfet_03v3 46230 243 46231 244  "vdd.t477" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t212" 800 41600,904 "BUS[8].t17" 800 41600,904
device msubckt nfet_05v0 25316 1580 25317 1581  "vss.t395" "a_24968_1562#" 240 0 "vss.t396" 140 10520,298 "a_25436_1580#" 140 12320,456
device msubckt pfet_05v0 41240 2046 41241 2047  "vdd.t157" "a_41240_2002#" 200 0 "a_41100_2122#" 276 17040,416 "vdd.t158" 276 14352,380
device msubckt nfet_03v3 50886 242 50887 243  "vss.t304" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9].t9" 800 41600,904 "pin.t191" 800 41600,904
device msubckt pfet_03v3 9750 243 9751 244  "vdd.t299" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t134" 800 41600,904 "BUS[2].t1" 800 41600,904
device msubckt nfet_05v0 26336 1577 26337 1578  "vss.t371" "a_26296_2002#" 240 0 "a_26196_1577#" 158 10520,298 "vss.t372" 158 8216,262
device msubckt nfet_05v0 57052 1577 57053 1578  "vss.t322" "a_56636_1580#" 240 0 "a_57004_1577#" 140 3360,188 "a_57152_2122#" 140 7280,244
device msubckt pfet_03v3 54550 243 54551 244  "vdd.t291" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "BUS[9].t1" 800 41600,904 "pin.t128" 800 41600,904
device msubckt nfet_05v0 4432 1539 4433 1540  "vss.t177" "a_3456_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[1]" 264 23232,704 "vss.t178" 264 23232,704
device msubckt pfet_03v3 9270 243 9271 244  "vdd.t355" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "BUS[2].t13" 800 41600,904 "pin.t173" 800 41600,904
device msubckt pfet_05v0 21300 2043 21301 2044  "vdd.t519" "PHI_2.t16" 200 0 "a_21192_1562#" 276 24288,728 "vdd.t520" 276 19040,436
device msubckt pfet_03v3 2619 252 2620 253  "vdd.t506" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "BUS[1].t2" 800 41600,904 "pin.t231" 800 41600,904
device msubckt pfet_05v0 36001 2043 36002 2044  "vdd.t177" "ShiftReg_row_10_2$1_0.Q[6]" 200 0 "vdd.t178" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 48112 2043 48113 2044  "vdd.t121" "a_47136_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[8]" 366 32208,908 "vdd.t122" 366 32208,908
device msubckt pfet_03v3 42230 243 42231 244  "vdd.t69" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t18" 112 0 "pin.t36" 800 41600,904 "BUS[7].t6" 800 41600,904
device msubckt pfet_03v3 54070 243 54071 244  "vdd.t530" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "pin.t234" 800 41600,904 "BUS[9].t23" 800 41600,904
device msubckt nfet_05v0 10304 1577 10305 1578  "vss.t84" "a_9696_2122#" 240 0 "vss.t85" 158 8216,262 "a_10040_2002#" 158 13904,492
device msubckt nfet_05v0 15668 1577 15669 1578  "vss.t273" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t274" 140 12320,456 "a_15788_1577#" 140 3360,188
device msubckt nfet_05v0 41020 1577 41021 1578  "vss.t270" "a_39912_1562#" 240 0 "a_40896_2122#" 140 7280,244 "a_41140_1577#" 140 10520,298
device msubckt nfet_05v0 14080 1577 14081 1578  "vss.t318" "a_13472_2122#" 240 0 "vss.t319" 158 8216,262 "a_13816_2002#" 158 13904,492
device msubckt pfet_03v3 21590 243 21591 244  "vdd.t205" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t72" 800 41600,904 "BUS[4].t2" 800 41600,904
device msubckt pfet_05v0 32536 2046 32537 2047  "vdd.t175" "a_32536_2002#" 200 0 "a_32396_2122#" 276 17040,416 "vdd.t176" 276 14352,380
device msubckt pfet_03v3 47830 243 47831 244  "vdd.t468" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "pin.t211" 800 41600,904 "BUS[8].t16" 800 41600,904
device msubckt pfet_03v3 2139 252 2140 253  "vdd.t505" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "pin.t230" 800 104000,1860 "BUS[1].t3" 800 41600,904
device msubckt pfet_03v3 59670 243 59671 244  "vdd.t326" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "pin.t148" 800 41600,904 "BUS[10].t9" 800 41600,904
device msubckt nfet_03v3 7206 242 7207 243  "vss.t295" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2].t17" 800 41600,904 "pin.t190" 800 41600,904
device msubckt nfet_05v0 50644 1577 50645 1578  "vss.t165" "ShiftReg_row_10_2$1_0.Q[8]" 240 0 "vss.t166" 140 12320,456 "a_50764_1577#" 140 3360,188
device msubckt pfet_05v0 15836 2122 15837 2123  "vdd.t269" "a_14952_1562#" 200 0 "a_15788_2122#" 200 4800,248 "a_15936_2122#" 200 10400,304
device msubckt pfet_05v0 22076 2122 22077 2123  "vdd.t28" "a_21192_1562#" 200 0 "a_22028_2122#" 200 4800,248 "a_22176_2122#" 200 10400,304
device msubckt pfet_05v0 28168 2122 28169 2123  "vdd.t126" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t127" 200 17600,576 "a_28268_2122#" 200 4800,248
device msubckt pfet_05v0 59960 2046 59961 2047  "vdd.t128" "a_59960_2002#" 200 0 "a_59820_2122#" 276 17040,416 "vdd.t129" 276 14352,380
device msubckt pfet_03v3 35510 243 35511 244  "vdd.t207" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "BUS[6].t8" 800 41600,904 "pin.t74" 800 41600,904
device msubckt pfet_03v3 47350 243 47351 244  "vdd.t467" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "BUS[8].t15" 800 41600,904 "pin.t210" 800 41600,904
device msubckt pfet_05v0 23725 2043 23726 2044  "vdd.t0" "enable.t16" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t1" 329 28952,834
device msubckt nfet_05v0 17465 1539 17466 1540  "vss.t63" "enable.t15" 240 0 "a_17401_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt pfet_03v3 59190 243 59191 244  "vdd.t329" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "BUS[10].t10" 800 41600,904 "pin.t151" 800 41600,904
device msubckt pfet_05v0 50812 2122 50813 2123  "vdd.t384" "a_49928_1562#" 200 0 "a_50764_2122#" 200 4800,248 "a_50912_2122#" 200 10400,304
device msubckt pfet_05v0 56904 2122 56905 2123  "vdd.t416" "ShiftReg_row_10_2$1_0.Q[9]" 200 0 "vdd.t417" 200 17600,576 "a_57004_2122#" 200 4800,248
device msubckt pfet_03v3 14870 243 14871 244  "vdd.t302" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "BUS[3].t5" 800 41600,904 "pin.t137" 800 41600,904
device msubckt nfet_05v0 13204 1577 13205 1578  "vss.t348" "ShiftReg_row_10_2$1_0.Q[2]" 240 0 "vss.t349" 140 12320,456 "a_13324_1577#" 140 3360,188
device msubckt nfet_05v0 3580 1577 3581 1578  "vss.t109" "a_2472_1562#" 240 0 "a_3456_2122#" 140 7280,244 "a_3700_1577#" 140 10520,298
device msubckt nfet_03v3 57606 242 57607 243  "vss.t23" "swmatrix_Tgate_2.gated_control" 112 0 "pin.t17" 800 41600,904 "BUS[10].t2" 800 41600,904
device msubckt pfet_05v0 39408 2043 39409 2044  "vdd.t363" "a_38432_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t364" 366 32208,908
device msubckt pfet_03v3 35030 243 35031 244  "vdd.t217" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "pin.t84" 800 41600,904 "BUS[6].t9" 800 41600,904
device msubckt nfet_05v0 32316 1577 32317 1578  "vss.t137" "a_31208_1562#" 240 0 "a_32192_2122#" 140 7280,244 "a_32436_1577#" 140 10520,298
device msubckt pfet_05v0 46260 2043 46261 2044  "vdd.t527" "PHI_2.t15" 200 0 "a_46152_1562#" 276 24288,728 "vdd.t528" 276 19040,436
device msubckt nfet_05v0 58128 1539 58129 1540  "vss.t278" "a_57152_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t279" 264 23232,704
device msubckt nfet_03v3 57126 242 57127 243  "vss.t24" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10].t3" 800 41600,904 "pin.t18" 800 41600,904
device msubckt nfet_05v0 41872 1539 41873 1540  "vss.t378" "a_40896_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[7]" 264 23232,704 "vss.t379" 264 23232,704
device msubckt pfet_03v3 3739 252 3740 253  "vdd.t504" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "pin.t229" 800 41600,904 "BUS[1].t4" 800 41600,904
device msubckt nfet_05v0 35264 1577 35265 1578  "vss.t140" "a_34656_2122#" 240 0 "vss.t141" 158 8216,262 "a_35000_2002#" 158 13904,492
device msubckt nfet_05v0 59740 1577 59741 1578  "vss.t291" "a_58632_1562#" 240 0 "a_59616_2122#" 140 7280,244 "a_59860_1577#" 140 10520,298
device msubckt pfet_05v0 57496 2046 57497 2047  "vdd.t438" "a_57496_2002#" 200 0 "a_57356_2122#" 276 17040,416 "vdd.t439" 276 14352,380
device msubckt nfet_03v3 875 251 876 252  "vss.t198" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1].t19" 800 41600,904 "pin.t95" 800 41600,904
device msubckt pfet_03v3 10870 243 10871 244  "vdd.t354" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "BUS[2].t12" 800 41600,904 "pin.t172" 800 41600,904
device msubckt pfet_03v3 28310 243 28311 244  "vdd.t539" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "BUS[5].t10" 800 41600,904 "pin.t239" 800 41600,904
device msubckt pfet_03v3 3259 252 3260 253  "vdd.t391" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "BUS[1].t5" 800 41600,904 "pin.t184" 800 41600,904
device msubckt pfet_05v0 19040 211 19041 212  "vdd.t496" "swmatrix_Tgate_7.gated_control" 200 0 "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t497" 366 32208,908
device msubckt pfet_05v0 16484 2046 16485 2047  "vdd.t434" "a_15936_2122#" 200 0 "vdd.t435" 276 14352,380 "a_16280_2002#" 276 24288,728
device msubckt pfet_05v0 20688 2043 20689 2044  "vdd.t533" "a_19712_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t534" 366 32208,908
device msubckt pfet_03v3 10390 243 10391 244  "vdd.t338" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "pin.t158" 800 41600,904 "BUS[2].t7" 800 41600,904
device msubckt pfet_05v0 48685 2043 48686 2044  "vdd.t55" "enable.t14" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t56" 329 28952,834
device msubckt pfet_05v0 51460 2046 51461 2047  "vdd.t101" "a_50912_2122#" 200 0 "vdd.t102" 276 14352,380 "a_51256_2002#" 276 24288,728
device msubckt pfet_03v3 48470 243 48471 244  "vdd.t18" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "pin.t4" 800 41600,904 "BUS[8].t1" 800 41600,904
device msubckt pfet_05v0 37556 2043 37557 2044  "vdd.t272" "PHI_1.t16" 200 0 "a_37448_1562#" 276 24288,728 "vdd.t273" 276 19040,436
device msubckt nfet_05v0 15836 1577 15837 1578  "vss.t122" "a_15420_1580#" 240 0 "a_15788_1577#" 140 3360,188 "a_15936_2122#" 140 7280,244
device msubckt nfet_05v0 7616 1577 7617 1578  "vss.t332" "a_7576_2002#" 240 0 "a_7476_1577#" 158 10520,298 "vss.t333" 158 8216,262
device msubckt nfet_05v0 38164 1577 38165 1578  "vss.t171" "ShiftReg_row_10_2$1_0.Q[6]" 240 0 "vss.t172" 140 12320,456 "a_38284_1577#" 140 3360,188
device msubckt nfet_05v0 22076 1577 22077 1578  "vss.t277" "a_21660_1580#" 240 0 "a_22028_1577#" 140 3360,188 "a_22176_2122#" 140 7280,244
device msubckt nfet_03v3 32486 242 32487 243  "vss.t68" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6].t1" 800 41600,904 "pin.t32" 800 41600,904
device msubckt pfet_03v3 15990 243 15991 244  "vdd.t292" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "pin.t129" 800 41600,904 "BUS[3].t6" 800 41600,904
device msubckt nfet_05v0 57276 1577 57277 1578  "vss.t390" "a_56168_1562#" 240 0 "a_57152_2122#" 140 7280,244 "a_57396_1577#" 140 10520,298
device msubckt pfet_05v0 34760 2122 34761 2123  "vdd.t153" "a_34140_1580#" 200 0 "a_34656_2122#" 200 10400,304 "a_34860_2122#" 200 17040,416
device msubckt nfet_05v0 50812 1577 50813 1578  "vss.t331" "a_50396_1580#" 240 0 "a_50764_1577#" 140 3360,188 "a_50912_2122#" 140 7280,244
device msubckt pfet_03v3 36150 243 36151 244  "vdd.t216" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "BUS[6].t10" 800 41600,904 "pin.t83" 800 104000,1860
device msubckt pfet_05v0 14020 2046 14021 2047  "vdd.t409" "a_13472_2122#" 200 0 "vdd.t410" 276 14352,380 "a_13816_2002#" 276 24288,728
device msubckt nfet_03v3 20166 242 20167 243  "vss.t384" "swmatrix_Tgate_7.gated_control" 112 0 "pin.t222" 800 41600,904 "BUS[4].t18" 800 41600,904
device msubckt pfet_05v0 38332 2122 38333 2123  "vdd.t266" "a_37448_1562#" 200 0 "a_38284_2122#" 200 4800,248 "a_38432_2122#" 200 10400,304
device msubckt nfet_05v0 52740 1580 52741 1581  "vss.t188" "a_52392_1562#" 240 0 "vss.t189" 140 10520,298 "a_52860_1580#" 140 12320,456
device msubckt pfet_03v3 29910 243 29911 244  "vdd.t538" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "BUS[5].t11" 800 41600,904 "pin.t238" 800 104000,1860
device msubckt pfet_05v0 44000 211 44001 212  "vdd.t240" "swmatrix_Tgate_3.gated_control" 200 0 "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t241" 366 32208,908
device msubckt pfet_03v3 4859 252 4860 253  "vdd.t390" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "BUS[1].t6" 800 41600,904 "pin.t183" 800 104000,1860
device msubckt nfet_03v3 13926 242 13927 243  "vss.t99" "swmatrix_Tgate_4.gated_control" 112 0 "pin.t58" 800 41600,904 "BUS[3].t18" 800 41600,904
device msubckt pfet_05v0 27800 2119 27801 2120  "vdd.t481" "a_27432_1562#" 200 0 "vdd.t482" 200 19040,436 "a_27900_1580#" 200 17600,576
device msubckt nfet_05v0 53760 1577 53761 1578  "vss.t221" "a_53720_2002#" 240 0 "a_53620_1577#" 158 10520,298 "vss.t222" 158 8216,262
device msubckt nfet_03v3 25766 242 25767 243  "vss.t13" "swmatrix_Tgate_5.gated_control" 112 0 "pin.t10" 800 97600,1844 "BUS[5].t1" 800 41600,904
device msubckt pfet_05v0 34040 2119 34041 2120  "vdd.t322" "a_33672_1562#" 200 0 "vdd.t323" 200 19040,436 "a_34140_1580#" 200 17600,576
device msubckt nfet_05v0 3188 1577 3189 1578  "vss.t151" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t152" 140 12320,456 "a_3308_1577#" 140 3360,188
device msubckt nfet_05v0 724 1577 725 1578  "vss.t245" "D_in.t1" 240 0 "vss.t246" 140 12320,456 "a_844_1577#" 140 3360,188
device msubckt nfet_05v0 27520 1562 27521 1563  "vss.t404" "PHI_2.t14" 240 0 "a_27432_1562#" 158 13904,492 "vss.t405" 158 10520,298
device msubckt nfet_05v0 17281 1539 17282 1540  "vss.t158" "ShiftReg_row_10_2$1_0.Q[3]" 240 0 "vss.t159" 264 23232,704 "a_17401_1539#" 264 8448,328
device msubckt pfet_03v3 29430 243 29431 244  "vdd.t537" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "pin.t237" 800 41600,904 "BUS[5].t12" 800 41600,904
device msubckt nfet_05v0 29392 1539 29393 1540  "vss.t327" "a_28416_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[5]" 264 23232,704 "vss.t328" 264 23232,704
device msubckt nfet_05v0 15300 1580 15301 1581  "vss.t228" "a_14952_1562#" 240 0 "vss.t229" 140 10520,298 "a_15420_1580#" 140 12320,456
device msubckt pfet_03v3 4379 252 4380 253  "vdd.t389" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t182" 800 41600,904 "BUS[1].t7" 800 41600,904
device msubckt nfet_05v0 17840 1539 17841 1540  "vss.t88" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t89" 264 23232,704 "swmatrix_Tgate_4.gated_control" 264 23232,704
device msubckt nfet_03v3 13446 242 13447 243  "vss.t100" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3].t19" 800 41600,904 "pin.t54" 800 41600,904
device msubckt pfet_03v3 40950 243 40951 244  "vdd.t70" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t17" 112 0 "pin.t37" 800 41600,904 "BUS[7].t7" 800 41600,904
device msubckt nfet_05v0 16320 1577 16321 1578  "vss.t275" "a_16280_2002#" 240 0 "a_16180_1577#" 158 10520,298 "vss.t276" 158 8216,262
device msubckt pfet_05v0 9448 2122 9449 2123  "vdd.t149" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t150" 200 17600,576 "a_9548_2122#" 200 4800,248
device msubckt pfet_05v0 3356 2122 3357 2123  "vdd.t111" "a_2472_1562#" 200 0 "a_3308_2122#" 200 4800,248 "a_3456_2122#" 200 10400,304
device msubckt pfet_03v3 52790 243 52791 244  "vdd.t529" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "pin.t233" 800 41600,904 "BUS[9].t22" 800 41600,904
device msubckt pfet_05v0 30340 2043 30341 2044  "vdd.t11" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t12" 366 32208,908 "swmatrix_Tgate_5.gated_control" 366 32208,908
device msubckt nfet_05v0 24080 1539 24081 1540  "vss.t39" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t40" 264 23232,704 "swmatrix_Tgate_7.gated_control" 264 23232,704
device msubckt pfet_05v0 32296 2122 32297 2123  "vdd.t100" "a_31676_1580#" 200 0 "a_32192_2122#" 200 10400,304 "a_32396_2122#" 200 17040,416
device msubckt nfet_05v0 59348 1577 59349 1578  "vss.t302" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t303" 140 12320,456 "a_59468_1577#" 140 3360,188
device msubckt pfet_03v3 61110 243 61111 244  "vdd.t328" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "BUS[10].t11" 800 41600,904 "pin.t150" 800 104000,1860
device msubckt pfet_03v3 17110 243 17111 244  "vdd.t353" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "BUS[3].t7" 800 41600,904 "pin.t171" 800 41600,904
device msubckt nfet_05v0 31520 817 31521 818  "vss.t69" "swmatrix_Tgate_6.gated_control" 240 0 "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t70" 264 23232,704
device msubckt pfet_05v0 21928 2122 21929 2123  "vdd.t169" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t170" 200 17600,576 "a_22028_2122#" 200 4800,248
device msubckt nfet_05v0 50276 1580 50277 1581  "vss.t288" "a_49928_1562#" 240 0 "vss.t289" 140 10520,298 "a_50396_1580#" 140 12320,456
device msubckt pfet_03v3 40470 243 40471 244  "vdd.t71" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "BUS[7].t8" 800 41600,904 "pin.t38" 800 41600,904
device msubckt pfet_05v0 25336 2119 25337 2120  "vdd.t514" "a_24968_1562#" 200 0 "vdd.t515" 200 19040,436 "a_25436_1580#" 200 17600,576
device msubckt nfet_05v0 51296 1577 51297 1578  "vss.t398" "a_51256_2002#" 240 0 "a_51156_1577#" 158 10520,298 "vss.t399" 158 8216,262
device msubckt nfet_03v3 50726 242 50727 243  "vss.t305" "swmatrix_Tgate_1.gated_control" 112 0 "pin.t192" 800 97600,1844 "BUS[9].t10" 800 41600,904
device msubckt pfet_05v0 35204 2046 35205 2047  "vdd.t143" "a_34656_2122#" 200 0 "vdd.t144" 276 14352,380 "a_35000_2002#" 276 24288,728
device msubckt pfet_05v0 59516 2122 59517 2123  "vdd.t392" "a_58632_1562#" 200 0 "a_59468_2122#" 200 4800,248 "a_59616_2122#" 200 10400,304
device msubckt nfet_05v0 18816 1562 18817 1563  "vss.t264" "PHI_1.t15" 240 0 "a_18728_1562#" 158 13904,492 "vss.t265" 158 10520,298
device msubckt nfet_05v0 25056 1562 25057 1563  "vss.t262" "PHI_1.t14" 240 0 "a_24968_1562#" 158 13904,492 "vss.t263" 158 10520,298
device msubckt pfet_05v0 22520 2046 22521 2047  "vdd.t119" "a_22520_2002#" 200 0 "a_22380_2122#" 276 17040,416 "vdd.t120" 276 14352,380
device msubckt pfet_03v3 21910 243 21911 244  "vdd.t362" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t16" 112 0 "pin.t180" 800 41600,904 "BUS[4].t3" 800 41600,904
device msubckt pfet_05v0 54721 2043 54722 2044  "vdd.t418" "ShiftReg_row_10_2$1_0.Q[9]" 200 0 "vdd.t419" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_03v3 9110 243 9111 244  "vdd.t337" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "pin.t157" 800 41600,904 "BUS[2].t6" 800 41600,904
device msubckt pfet_03v3 33750 243 33751 244  "vdd.t215" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "pin.t82" 800 41600,904 "BUS[6].t11" 800 41600,904
device msubckt nfet_05v0 38332 1577 38333 1578  "vss.t250" "a_37916_1580#" 240 0 "a_38284_1577#" 140 3360,188 "a_38432_2122#" 140 7280,244
device msubckt pfet_05v0 1968 2043 1969 2044  "vdd.t114" "a_992_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t115" 366 32208,908
device msubckt pfet_03v3 21430 243 21431 244  "vdd.t361" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "BUS[4].t4" 800 41600,904 "pin.t179" 800 41600,904
device msubckt pfet_03v3 59510 243 59511 244  "vdd.t343" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "BUS[10].t12" 800 41600,904 "pin.t161" 800 41600,904
device msubckt pfet_05v0 40796 2122 40797 2123  "vdd.t367" "a_39912_1562#" 200 0 "a_40748_2122#" 200 4800,248 "a_40896_2122#" 200 10400,304
device msubckt nfet_05v0 22300 1577 22301 1578  "vss.t31" "a_21192_1562#" 240 0 "a_22176_2122#" 140 7280,244 "a_22420_1577#" 140 10520,298
device msubckt pfet_05v0 46888 2122 46889 2123  "vdd.t26" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t27" 200 17600,576 "a_46988_2122#" 200 4800,248
device msubckt pfet_05v0 13816 2046 13817 2047  "vdd.t58" "a_13816_2002#" 200 0 "a_13676_2122#" 276 17040,416 "vdd.t59" 276 14352,380
device msubckt nfet_05v0 3356 1577 3357 1578  "vss.t131" "a_2940_1580#" 240 0 "a_3308_1577#" 140 3360,188 "a_3456_2122#" 140 7280,244
device msubckt pfet_05v0 20056 2046 20057 2047  "vdd.t181" "a_20056_2002#" 200 0 "a_19916_2122#" 276 17040,416 "vdd.t182" 276 14352,380
device msubckt pfet_03v3 41590 243 41591 244  "vdd.t72" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t15" 112 0 "pin.t39" 800 41600,904 "BUS[7].t9" 800 41600,904
device msubckt nfet_05v0 36001 1539 36002 1540  "vss.t173" "ShiftReg_row_10_2$1_0.Q[6]" 240 0 "vss.t174" 264 23232,704 "a_36121_1539#" 264 8448,328
device msubckt nfet_05v0 48112 1539 48113 1540  "vss.t120" "a_47136_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[8]" 264 23232,704 "vss.t121" 264 23232,704
device msubckt nfet_03v3 14086 242 14087 243  "vss.t101" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3].t20" 800 41600,904 "pin.t55" 800 97600,1844
device msubckt pfet_03v3 59030 243 59031 244  "vdd.t296" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t131" 800 41600,904 "BUS[10].t13" 800 41600,904
device msubckt nfet_05v0 31924 1577 31925 1578  "vss.t129" "ShiftReg_row_10_2$1_0.Q[5]" 240 0 "vss.t130" 140 12320,456 "a_32044_1577#" 140 3360,188
device msubckt pfet_03v3 14710 243 14711 244  "vdd.t352" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t170" 800 104000,1860 "BUS[3].t8" 800 41600,904
device msubckt pfet_05v0 51016 2122 51017 2123  "vdd.t427" "a_50396_1580#" 200 0 "a_50912_2122#" 200 10400,304 "a_51116_2122#" 200 17040,416
device msubckt nfet_03v3 19686 242 19687 243  "vss.t385" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4].t19" 800 41600,904 "pin.t223" 800 41600,904
device msubckt pfet_05v0 47480 2046 47481 2047  "vdd.t489" "a_47480_2002#" 200 0 "a_47340_2122#" 276 17040,416 "vdd.t490" 276 14352,380
device msubckt pfet_05v0 11245 2043 11246 2044  "vdd.t233" "enable.t13" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t234" 329 28952,834
device msubckt nfet_05v0 59516 1577 59517 1578  "vss.t64" "a_59100_1580#" 240 0 "a_59468_1577#" 140 3360,188 "a_59616_2122#" 140 7280,244
device msubckt nfet_05v0 37760 817 37761 818  "vss.t49" "swmatrix_Tgate_0.gated_control" 240 0 "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 264 23232,704 "vss.t50" 264 23232,704
device msubckt pfet_05v0 44424 2122 44425 2123  "vdd.t450" "ShiftReg_row_10_2$1_0.Q[7]" 200 0 "vdd.t451" 200 17600,576 "a_44524_2122#" 200 4800,248
device msubckt nfet_03v3 51366 242 51367 243  "vss.t306" "swmatrix_Tgate_1.gated_control" 112 0 "pin.t193" 800 41600,904 "BUS[9].t11" 800 41600,904
device msubckt pfet_03v3 34870 243 34871 244  "vdd.t253" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "BUS[6].t12" 800 41600,904 "pin.t120" 800 41600,904
device msubckt nfet_05v0 8800 1562 8801 1563  "vss.t402" "PHI_2.t13" 240 0 "a_8712_1562#" 158 13904,492 "vss.t403" 158 10520,298
device msubckt nfet_05v0 53984 1577 53985 1578  "vss.t367" "a_53376_2122#" 240 0 "vss.t368" 158 8216,262 "a_53720_2002#" 158 13904,492
device msubckt pfet_05v0 10672 2043 10673 2044  "vdd.t94" "a_9696_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[2]" 366 32208,908 "vdd.t95" 366 32208,908
device msubckt nfet_03v3 56966 242 56967 243  "vss.t25" "swmatrix_Tgate_2.gated_control" 112 0 "pin.t15" 800 97600,1844 "BUS[10].t4" 800 41600,904
device msubckt pfet_05v0 27540 2043 27541 2044  "vdd.t525" "PHI_2.t12" 200 0 "a_27432_1562#" 276 24288,728 "vdd.t526" 276 19040,436
device msubckt nfet_05v0 5360 1539 5361 1540  "vss.t365" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t366" 264 23232,704 "swmatrix_Tgate_9.gated_control" 264 23232,704
device msubckt nfet_05v0 39408 1539 39409 1540  "vss.t266" "a_38432_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t267" 264 23232,704
device msubckt nfet_03v3 715 251 716 252  "vss.t199" "swmatrix_Tgate_9.gated_control" 112 0 "pin.t96" 800 97600,1844 "BUS[1].t20" 800 41600,904
device msubckt pfet_03v3 10710 243 10711 244  "vdd.t347" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t165" 800 41600,904 "BUS[2].t9" 800 41600,904
device msubckt pfet_03v3 22550 243 22551 244  "vdd.t360" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "pin.t178" 800 41600,904 "BUS[4].t5" 800 41600,904
device msubckt nfet_05v0 356 1580 357 1581  "vss.t60" "a_8_1562#" 240 0 "vss.t61" 140 10520,298 "a_476_1580#" 140 12320,456
device msubckt pfet_03v3 34390 243 34391 244  "vdd.t252" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t119" 800 41600,904 "BUS[6].t13" 800 41600,904
device msubckt nfet_05v0 16544 1577 16545 1578  "vss.t338" "a_15936_2122#" 240 0 "vss.t339" 158 8216,262 "a_16280_2002#" 158 13904,492
device msubckt nfet_05v0 47260 1577 47261 1578  "vss.t55" "a_46152_1562#" 240 0 "a_47136_2122#" 140 7280,244 "a_47380_1577#" 140 10520,298
device msubckt nfet_03v3 32806 242 32807 243  "vss.t71" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6].t2" 800 41600,904 "pin.t33" 800 97600,1844
device msubckt nfet_03v3 44646 242 44647 243  "vss.t209" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8].t5" 800 41600,904 "pin.t108" 800 41600,904
device msubckt pfet_05v0 38776 2046 38777 2047  "vdd.t413" "a_38776_2002#" 200 0 "a_38636_2122#" 276 17040,416 "vdd.t414" 276 14352,380
device msubckt pfet_05v0 6984 2122 6985 2123  "vdd.t86" "ShiftReg_row_10_2$1_0.Q[1]" 200 0 "vdd.t87" 200 17600,576 "a_7084_2122#" 200 4800,248
device msubckt pfet_03v3 39990 243 39991 244  "vdd.t73" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t14" 112 0 "pin.t40" 800 41600,904 "BUS[7].t10" 800 41600,904
device msubckt nfet_05v0 51520 1577 51521 1578  "vss.t95" "a_50912_2122#" 240 0 "vss.t96" 158 8216,262 "a_51256_2002#" 158 13904,492
device msubckt pfet_03v3 10230 243 10231 244  "vdd.t301" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "BUS[2].t3" 800 41600,904 "pin.t136" 800 41600,904
device msubckt pfet_05v0 6616 2119 6617 2120  "vdd.t40" "a_6248_1562#" 200 0 "vdd.t41" 200 19040,436 "a_6716_1580#" 200 17600,576
device msubckt nfet_05v0 40796 1577 40797 1578  "vss.t38" "a_40380_1580#" 240 0 "a_40748_1577#" 140 3360,188 "a_40896_2122#" 140 7280,244
device msubckt pfet_03v3 22070 243 22071 244  "vdd.t202" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "BUS[4].t6" 800 41600,904 "pin.t69" 800 41600,904
device msubckt nfet_05v0 56884 1577 56885 1578  "vss.t323" "ShiftReg_row_10_2$1_0.Q[9]" 240 0 "vss.t324" 140 12320,456 "a_57004_1577#" 140 3360,188
device msubckt pfet_03v3 48310 243 48311 244  "vdd.t17" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "BUS[8].t0" 800 41600,904 "pin.t3" 800 41600,904
device msubckt nfet_05v0 6336 1562 6337 1563  "vss.t260" "PHI_1.t13" 240 0 "a_6248_1562#" 158 13904,492 "vss.t261" 158 10520,298
device msubckt nfet_03v3 32326 242 32327 243  "vss.t72" "swmatrix_Tgate_6.gated_control" 112 0 "pin.t34" 800 41600,904 "BUS[6].t3" 800 41600,904
device msubckt pfet_03v3 15830 243 15831 244  "vdd.t334" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[3].t9" 800 41600,904 "pin.t156" 800 41600,904
device msubckt pfet_05v0 3800 2046 3801 2047  "vdd.t6" "a_3800_2002#" 200 0 "a_3660_2122#" 276 17040,416 "vdd.t7" 276 14352,380
device msubckt pfet_03v3 27670 243 27671 244  "vdd.t277" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "BUS[5].t13" 800 41600,904 "pin.t126" 800 41600,904
device msubckt pfet_05v0 29965 2043 29966 2044  "vdd.t231" "enable.t12" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t232" 329 28952,834
device msubckt pfet_05v0 18836 2043 18837 2044  "vdd.t306" "PHI_1.t12" 200 0 "a_18728_1562#" 276 24288,728 "vdd.t307" 276 19040,436
device msubckt nfet_03v3 7686 242 7687 243  "vss.t296" "swmatrix_Tgate_8.gated_control" 112 0 "pin.t188" 800 41600,904 "BUS[2].t18" 800 41600,904
device msubckt pfet_05v0 32740 2046 32741 2047  "vdd.t317" "a_32192_2122#" 200 0 "vdd.t318" 276 14352,380 "a_32536_2002#" 276 24288,728
device msubckt pfet_05v0 25076 2043 25077 2044  "vdd.t304" "PHI_1.t11" 200 0 "a_24968_1562#" 276 24288,728 "vdd.t305" 276 19040,436
device msubckt nfet_05v0 19444 1577 19445 1578  "vss.t160" "ShiftReg_row_10_2$1_0.Q[3]" 240 0 "vss.t161" 140 12320,456 "a_19564_1577#" 140 3360,188
device msubckt nfet_05v0 54905 1539 54906 1540  "vss.t206" "enable.t11" 240 0 "a_54841_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 61145 1539 61146 1540  "vss.t205" "enable.t10" 240 0 "a_61081_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_03v3 20006 242 20007 243  "vss.t386" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4].t20" 800 41600,904 "pin.t225" 800 41600,904
device msubckt nfet_05v0 20688 1539 20689 1540  "vss.t406" "a_19712_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t407" 264 23232,704
device msubckt pfet_03v3 15350 243 15351 244  "vdd.t333" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "pin.t155" 800 41600,904 "BUS[3].t10" 800 41600,904
device msubckt pfet_03v3 35990 243 35991 244  "vdd.t251" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t118" 800 41600,904 "BUS[6].t14" 800 41600,904
device msubckt nfet_05v0 38556 1577 38557 1578  "vss.t223" "a_37448_1562#" 240 0 "a_38432_2122#" 140 7280,244 "a_38676_1577#" 140 10520,298
device msubckt pfet_05v0 52760 2119 52761 2120  "vdd.t195" "a_52392_1562#" 200 0 "vdd.t196" 200 19040,436 "a_52860_1580#" 200 17600,576
device msubckt pfet_03v3 27190 243 27191 244  "vdd.t276" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t125" 800 104000,1860 "BUS[5].t14" 800 41600,904
device msubckt pfet_05v0 22280 2122 22281 2123  "vdd.t374" "a_21660_1580#" 200 0 "a_22176_2122#" 200 10400,304 "a_22380_2122#" 200 17040,416
device msubckt pfet_05v0 19612 2122 19613 2123  "vdd.t159" "a_18728_1562#" 200 0 "a_19564_2122#" 200 4800,248 "a_19712_2122#" 200 10400,304
device msubckt nfet_05v0 52480 1562 52481 1563  "vss.t219" "PHI_2.t11" 240 0 "a_52392_1562#" 158 13904,492 "vss.t220" 158 10520,298
device msubckt nfet_05v0 40260 1580 40261 1581  "vss.t271" "a_39912_1562#" 240 0 "vss.t272" 140 10520,298 "a_40380_1580#" 140 12320,456
device msubckt pfet_03v3 23670 243 23671 244  "vdd.t201" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "BUS[4].t7" 800 41600,904 "pin.t68" 800 104000,1860
device msubckt pfet_03v3 4219 252 4220 253  "vdd.t331" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "BUS[1].t8" 800 41600,904 "pin.t153" 800 41600,904
device msubckt pfet_05v0 15320 2119 15321 2120  "vdd.t270" "a_14952_1562#" 200 0 "vdd.t271" 200 19040,436 "a_15420_1580#" 200 17600,576
device msubckt nfet_05v0 41280 1577 41281 1578  "vss.t153" "a_41240_2002#" 240 0 "a_41140_1577#" 158 10520,298 "vss.t154" 158 8216,262
device msubckt pfet_03v3 52630 243 52631 244  "vdd.t351" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "BUS[9].t6" 800 41600,904 "pin.t169" 800 41600,904
device msubckt pfet_05v0 1336 2046 1337 2047  "vdd.t4" "a_1336_2002#" 200 0 "a_1196_2122#" 276 17040,416 "vdd.t5" 276 14352,380
device msubckt pfet_05v0 31520 211 31521 212  "vdd.t63" "swmatrix_Tgate_6.gated_control" 200 0 "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t64" 366 32208,908
device msubckt nfet_05v0 15040 1562 15041 1563  "vss.t217" "PHI_2.t10" 240 0 "a_14952_1562#" 158 13904,492 "vss.t218" 158 10520,298
device msubckt pfet_03v3 23190 243 23191 244  "vdd.t200" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t67" 800 41600,904 "BUS[4].t8" 800 41600,904
device msubckt pfet_05v0 11620 2043 11621 2044  "vdd.t242" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t243" 366 32208,908 "swmatrix_Tgate_8.gated_control" 366 32208,908
device msubckt pfet_03v3 40310 243 40311 244  "vdd.t74" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t13" 112 0 "pin.t41" 800 41600,904 "BUS[7].t11" 800 41600,904
device msubckt pfet_03v3 60950 243 60951 244  "vdd.t295" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t130" 800 41600,904 "BUS[10].t14" 800 41600,904
device msubckt pfet_03v3 52150 243 52151 244  "vdd.t350" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t168" 800 104000,1860 "BUS[9].t5" 800 41600,904
device msubckt pfet_05v0 13576 2122 13577 2123  "vdd.t191" "a_12956_1580#" 200 0 "a_13472_2122#" 200 10400,304 "a_13676_2122#" 200 17040,416
device msubckt pfet_05v0 53924 2046 53925 2047  "vdd.t471" "a_53376_2122#" 200 0 "vdd.t472" 276 14352,380 "a_53720_2002#" 276 24288,728
device msubckt pfet_03v3 16950 243 16951 244  "vdd.t403" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "pin.t199" 800 41600,904 "BUS[3].t11" 800 41600,904
device msubckt nfet_03v3 45286 242 45287 243  "vss.t210" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8].t6" 800 41600,904 "pin.t109" 800 97600,1844
device msubckt pfet_05v0 50296 2119 50297 2120  "vdd.t385" "a_49928_1562#" 200 0 "vdd.t386" 200 19040,436 "a_50396_1580#" 200 17600,576
device msubckt pfet_05v0 60164 2046 60165 2047  "vdd.t135" "a_59616_2122#" 200 0 "vdd.t136" 276 14352,380 "a_59960_2002#" 276 24288,728
device msubckt pfet_03v3 28790 243 28791 244  "vdd.t62" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "pin.t28" 800 41600,904 "BUS[5].t15" 800 41600,904
device msubckt nfet_05v0 39040 1577 39041 1578  "vss.t268" "a_38432_2122#" 240 0 "vss.t269" 158 8216,262 "a_38776_2002#" 158 13904,492
device msubckt nfet_05v0 43776 1562 43777 1563  "vss.t247" "PHI_1.t10" 240 0 "a_43688_1562#" 158 13904,492 "vss.t248" 158 10520,298
device msubckt pfet_03v3 45910 243 45911 244  "vdd.t466" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t209" 800 104000,1860 "BUS[8].t14" 800 41600,904
device msubckt pfet_05v0 8208 2043 8209 2044  "vdd.t440" "a_7232_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t441" 366 32208,908
device msubckt nfet_05v0 31556 1580 31557 1581  "vss.t138" "a_31208_1562#" 240 0 "vss.t139" 140 10520,298 "a_31676_1580#" 140 12320,456
device msubckt pfet_03v3 60470 243 60471 244  "vdd.t345" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[10].t15" 800 41600,904 "pin.t163" 800 41600,904
device msubckt nfet_05v0 1116 1577 1117 1578  "vss.t62" "a_8_1562#" 240 0 "a_992_2122#" 140 7280,244 "a_1236_1577#" 140 10520,298
device msubckt pfet_03v3 16470 243 16471 244  "vdd.t163" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "BUS[3].t12" 800 41600,904 "pin.t62" 800 41600,904
device msubckt nfet_05v0 32576 1577 32577 1578  "vss.t169" "a_32536_2002#" 240 0 "a_32436_1577#" 158 10520,298 "vss.t170" 158 8216,262
device msubckt pfet_05v0 47036 2122 47037 2123  "vdd.t49" "a_46152_1562#" 200 0 "a_46988_2122#" 200 4800,248 "a_47136_2122#" 200 10400,304
device msubckt pfet_05v0 8820 2043 8821 2044  "vdd.t256" "PHI_2.t9" 200 0 "a_8712_1562#" 276 24288,728 "vdd.t257" 276 19040,436
device msubckt nfet_05v0 58980 1580 58981 1581  "vss.t292" "a_58632_1562#" 240 0 "vss.t293" 140 10520,298 "a_59100_1580#" 140 12320,456
device msubckt nfet_03v3 38566 242 38567 243  "vss.t51" "swmatrix_Tgate_0.gated_control" 112 0 "pin.t22" 800 41600,904 "BUS[7].t2" 800 41600,904
device msubckt pfet_05v0 10040 2046 10041 2047  "vdd.t151" "a_10040_2002#" 200 0 "a_9900_2122#" 276 17040,416 "vdd.t152" 276 14352,380
device msubckt nfet_05v0 4064 1577 4065 1578  "vss.t179" "a_3456_2122#" 240 0 "vss.t180" 158 8216,262 "a_3800_2002#" 158 13904,492
device msubckt pfet_03v3 8950 243 8951 244  "vdd.t300" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[2].t2" 800 41600,904 "pin.t135" 800 41600,904
device msubckt nfet_05v0 19612 1577 19613 1578  "vss.t290" "a_19196_1580#" 240 0 "a_19564_1577#" 140 3360,188 "a_19712_2122#" 140 7280,244
device msubckt pfet_03v3 41910 243 41911 244  "vdd.t75" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t12" 112 0 "pin.t42" 800 41600,904 "BUS[7].t12" 800 41600,904
device msubckt pfet_05v0 42241 2043 42242 2044  "vdd.t452" "ShiftReg_row_10_2$1_0.Q[7]" 200 0 "vdd.t453" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 54352 2043 54353 2044  "vdd.t473" "a_53376_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[9]" 366 32208,908 "vdd.t474" 366 32208,908
device msubckt pfet_03v3 53750 243 53751 244  "vdd.t342" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t160" 800 41600,904 "BUS[9].t4" 800 41600,904
device msubckt nfet_03v3 26246 242 26247 243  "vss.t14" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5].t2" 800 41600,904 "pin.t11" 800 41600,904
device msubckt pfet_05v0 41000 2122 41001 2123  "vdd.t35" "a_40380_1580#" 200 0 "a_40896_2122#" 200 10400,304 "a_41100_2122#" 200 17040,416
device msubckt pfet_03v3 8470 243 8471 244  "vdd.t349" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "pin.t167" 800 104000,1860 "BUS[2].t11" 800 41600,904
device msubckt pfet_05v0 9596 2122 9597 2123  "vdd.t381" "a_8712_1562#" 200 0 "a_9548_2122#" 200 4800,248 "a_9696_2122#" 200 10400,304
device msubckt nfet_05v0 54721 1539 54722 1540  "vss.t325" "ShiftReg_row_10_2$1_0.Q[9]" 240 0 "vss.t326" 264 23232,704 "a_54841_1539#" 264 8448,328
device msubckt pfet_05v0 36580 2043 36581 2044  "vdd.t50" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t51" 366 32208,908 "swmatrix_Tgate_6.gated_control" 366 32208,908
device msubckt pfet_03v3 41430 243 41431 244  "vdd.t76" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "BUS[7].t17" 800 41600,904 "pin.t43" 800 41600,904
device msubckt pfet_03v3 53270 243 53271 244  "vdd.t433" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[9].t19" 800 41600,904 "pin.t205" 800 41600,904
device msubckt nfet_05v0 61520 1539 61521 1540  "vss.t393" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t394" 264 23232,704 "swmatrix_Tgate_2.gated_control" 264 23232,704
device msubckt pfet_05v0 6356 2043 6357 2044  "vdd.t283" "PHI_1.t9" 200 0 "a_6248_1562#" 276 24288,728 "vdd.t284" 276 19040,436
device msubckt nfet_05v0 60000 1577 60001 1578  "vss.t125" "a_59960_2002#" 240 0 "a_59860_1577#" 158 10520,298 "vss.t126" 158 8216,262
device msubckt nfet_05v0 1968 1539 1969 1540  "vss.t112" "a_992_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t113" 264 23232,704
device msubckt nfet_03v3 19526 242 19527 243  "vss.t387" "swmatrix_Tgate_7.gated_control" 112 0 "pin.t226" 800 97600,1844 "BUS[4].t21" 800 41600,904
device msubckt pfet_05v0 37760 211 37761 212  "vdd.t45" "swmatrix_Tgate_0.gated_control" 200 0 "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 366 32208,908 "vdd.t46" 366 32208,908
device msubckt pfet_03v3 58870 243 58871 244  "vdd.t344" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "BUS[10].t16" 800 41600,904 "pin.t162" 800 41600,904
device msubckt pfet_05v0 3560 2122 3561 2123  "vdd.t134" "a_2940_1580#" 200 0 "a_3456_2122#" 200 10400,304 "a_3660_2122#" 200 17040,416
device msubckt pfet_05v0 45648 2043 45649 2044  "vdd.t13" "a_44672_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t14" 366 32208,908
device msubckt nfet_03v3 51206 242 51207 243  "vss.t307" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9].t12" 800 41600,904 "pin.t194" 800 41600,904
device msubckt pfet_05v0 7132 2122 7133 2123  "vdd.t42" "a_6248_1562#" 200 0 "a_7084_2122#" 200 4800,248 "a_7232_2122#" 200 10400,304
device msubckt pfet_03v3 34710 243 34711 244  "vdd.t222" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "pin.t89" 800 41600,904 "BUS[6].t15" 800 41600,904
device msubckt pfet_05v0 28760 2046 28761 2047  "vdd.t98" "a_28760_2002#" 200 0 "a_28620_2122#" 276 17040,416 "vdd.t99" 276 14352,380
device msubckt pfet_03v3 46550 243 46551 244  "vdd.t465" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t11" 112 0 "pin.t208" 800 41600,904 "BUS[8].t13" 800 41600,904
device msubckt nfet_05v0 19076 1580 19077 1581  "vss.t155" "a_18728_1562#" 240 0 "vss.t156" 140 10520,298 "a_19196_1580#" 140 12320,456
device msubckt pfet_03v3 58390 243 58391 244  "vdd.t408" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "pin.t200" 800 104000,1860 "BUS[10].t17" 800 41600,904
device msubckt nfet_05v0 47036 1577 47037 1578  "vss.t136" "a_46620_1580#" 240 0 "a_46988_1577#" 140 3360,188 "a_47136_2122#" 140 7280,244
device msubckt nfet_03v3 1195 251 1196 252  "vss.t200" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1].t21" 800 41600,904 "pin.t97" 800 41600,904
device msubckt pfet_05v0 25704 2122 25705 2123  "vdd.t404" "ShiftReg_row_10_2$1_0.Q[4]" 200 0 "vdd.t405" 200 17600,576 "a_25804_2122#" 200 4800,248
device msubckt pfet_05v0 59720 2122 59721 2123  "vdd.t57" "a_59100_1580#" 200 0 "a_59616_2122#" 200 10400,304 "a_59820_2122#" 200 17040,416
device msubckt pfet_03v3 34230 243 34231 244  "vdd.t221" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "BUS[6].t16" 800 41600,904 "pin.t88" 800 41600,904
device msubckt pfet_03v3 54870 243 54871 244  "vdd.t432" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "BUS[9].t18" 800 41600,904 "pin.t204" 800 104000,1860
device msubckt pfet_03v3 46070 243 46071 244  "vdd.t464" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[8].t12" 800 41600,904 "pin.t207" 800 41600,904
device msubckt pfet_05v0 376 2119 377 2120  "vdd.t53" "a_8_1562#" 200 0 "vdd.t54" 200 19040,436 "a_476_1580#" 200 17600,576
device msubckt pfet_05v0 15060 2043 15061 2044  "vdd.t254" "PHI_2.t8" 200 0 "a_14952_1562#" 276 24288,728 "vdd.t255" 276 19040,436
device msubckt pfet_03v3 9590 243 9591 244  "vdd.t348" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "BUS[2].t10" 800 41600,904 "pin.t166" 800 41600,904
device msubckt pfet_03v3 2939 252 2940 253  "vdd.t330" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[1].t9" 800 41600,904 "pin.t152" 800 41600,904
device msubckt pfet_03v3 39830 243 39831 244  "vdd.t77" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "BUS[7].t18" 800 41600,904 "pin.t44" 800 41600,904
device msubckt nfet_05v0 10672 1539 10673 1540  "vss.t86" "a_9696_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[2]" 264 23232,704 "vss.t87" 264 23232,704
device msubckt pfet_05v0 1096 2122 1097 2123  "vdd.t23" "a_476_1580#" 200 0 "a_992_2122#" 200 10400,304 "a_1196_2122#" 200 17040,416
device msubckt pfet_05v0 59000 2119 59001 2120  "vdd.t393" "a_58632_1562#" 200 0 "vdd.t394" 200 19040,436 "a_59100_1580#" 200 17600,576
device msubckt nfet_05v0 28540 1577 28541 1578  "vss.t373" "a_27432_1562#" 240 0 "a_28416_2122#" 140 7280,244 "a_28660_1577#" 140 10520,298
device msubckt pfet_03v3 54390 243 54391 244  "vdd.t480" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "pin.t215" 800 41600,904 "BUS[9].t21" 800 41600,904
device msubckt nfet_05v0 9596 1577 9597 1578  "vss.t145" "a_9180_1580#" 240 0 "a_9548_1577#" 140 3360,188 "a_9696_2122#" 140 7280,244
device msubckt pfet_05v0 26296 2046 26297 2047  "vdd.t475" "a_26296_2002#" 200 0 "a_26156_2122#" 276 17040,416 "vdd.t476" 276 14352,380
device msubckt pfet_05v0 43796 2043 43797 2044  "vdd.t281" "PHI_1.t8" 200 0 "a_43688_1562#" 276 24288,728 "vdd.t282" 276 19040,436
device msubckt nfet_05v0 40628 1577 40629 1578  "vss.t107" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t108" 140 12320,456 "a_40748_1577#" 140 3360,188
device msubckt pfet_03v3 27510 243 27511 244  "vdd.t61" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "pin.t27" 800 41600,904 "BUS[5].t16" 800 41600,904
device msubckt nfet_05v0 32800 1577 32801 1578  "vss.t251" "a_32192_2122#" 240 0 "vss.t252" 158 8216,262 "a_32536_2002#" 158 13904,492
device msubckt pfet_03v3 2459 252 2460 253  "vdd.t314" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "pin.t145" 800 41600,904 "BUS[1].t10" 800 41600,904
device msubckt pfet_03v3 59990 243 59991 244  "vdd.t211" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t78" 800 41600,904 "BUS[10].t18" 800 41600,904
device msubckt pfet_05v0 4004 2046 4005 2047  "vdd.t183" "a_3456_2122#" 200 0 "vdd.t184" 276 14352,380 "a_3800_2002#" 276 24288,728
device msubckt nfet_03v3 7526 242 7527 243  "vss.t297" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2].t19" 800 41600,904 "pin.t185" 800 41600,904
device msubckt nfet_05v0 49040 1539 49041 1540  "vss.t82" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t83" 264 23232,704 "swmatrix_Tgate_3.gated_control" 264 23232,704
device msubckt pfet_05v0 55300 2043 55301 2044  "vdd.t289" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t290" 366 32208,908 "swmatrix_Tgate_1.gated_control" 366 32208,908
device msubckt pfet_03v3 42070 243 42071 244  "vdd.t78" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "BUS[7].t19" 800 41600,904 "pin.t45" 800 41600,904
device msubckt pfet_05v0 57256 2122 57257 2123  "vdd.t415" "a_56636_1580#" 200 0 "a_57152_2122#" 200 10400,304 "a_57356_2122#" 200 17040,416
device msubckt pfet_03v3 35830 243 35831 244  "vdd.t220" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "BUS[6].t17" 800 41600,904 "pin.t87" 800 41600,904
device msubckt pfet_05v0 17485 2043 17486 2044  "vdd.t189" "enable.t9" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t190" 329 28952,834
device msubckt pfet_03v3 47670 243 47671 244  "vdd.t463" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "BUS[8].t11" 800 41600,904 "pin.t206" 800 41600,904
device msubckt pfet_05v0 44572 2122 44573 2123  "vdd.t194" "a_43688_1562#" 200 0 "a_44524_2122#" 200 4800,248 "a_44672_2122#" 200 10400,304
device msubckt pfet_05v0 53128 2122 53129 2123  "vdd.t105" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t106" 200 17600,576 "a_53228_2122#" 200 4800,248
device msubckt pfet_05v0 20260 2046 20261 2047  "vdd.t535" "a_19712_2122#" 200 0 "vdd.t536" 276 14352,380 "a_20056_2002#" 276 24288,728
device msubckt nfet_03v3 7046 242 7047 243  "vss.t298" "swmatrix_Tgate_8.gated_control" 112 0 "pin.t186" 800 97600,1844 "BUS[2].t20" 800 41600,904
device msubckt nfet_05v0 7132 1577 7133 1578  "vss.t356" "a_6716_1580#" 240 0 "a_7084_1577#" 140 3360,188 "a_7232_2122#" 140 7280,244
device msubckt nfet_05v0 42425 1539 42426 1540  "vss.t182" "enable.t8" 240 0 "a_42361_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 19836 1577 19837 1578  "vss.t157" "a_18728_1562#" 240 0 "a_19712_2122#" 140 7280,244 "a_19956_1577#" 140 10520,298
device msubckt pfet_03v3 23510 243 23511 244  "vdd.t199" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t10" 112 0 "pin.t66" 800 41600,904 "BUS[4].t9" 800 41600,904
device msubckt nfet_05v0 26076 1577 26077 1578  "vss.t397" "a_24968_1562#" 240 0 "a_25952_2122#" 140 7280,244 "a_26196_1577#" 140 10520,298
device msubckt nfet_05v0 9060 1580 9061 1581  "vss.t284" "a_8712_1562#" 240 0 "vss.t285" 140 10520,298 "a_9180_1580#" 140 12320,456
device msubckt pfet_03v3 35350 243 35351 244  "vdd.t219" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t86" 800 41600,904 "BUS[6].t18" 800 41600,904
device msubckt pfet_05v0 40280 2119 40281 2120  "vdd.t368" "a_39912_1562#" 200 0 "vdd.t369" 200 19040,436 "a_40380_1580#" 200 17600,576
device msubckt pfet_03v3 47190 243 47191 244  "vdd.t20" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "pin.t6" 800 41600,904 "BUS[8].t3" 800 41600,904
device msubckt nfet_05v0 33760 1562 33761 1563  "vss.t36" "PHI_2.t7" 240 0 "a_33672_1562#" 158 13904,492 "vss.t37" 158 10520,298
device msubckt nfet_03v3 57446 242 57447 243  "vss.t26" "swmatrix_Tgate_2.gated_control" 112 0 "BUS[10].t5" 800 41600,904 "pin.t16" 800 41600,904
device msubckt nfet_05v0 21540 1580 21541 1581  "vss.t32" "a_21192_1562#" 240 0 "vss.t33" 140 10520,298 "a_21660_1580#" 140 12320,456
device msubckt pfet_03v3 23030 243 23031 244  "vdd.t198" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t9" 112 0 "BUS[4].t10" 800 41600,904 "pin.t65" 800 41600,904
device msubckt nfet_05v0 22560 1577 22561 1578  "vss.t116" "a_22520_2002#" 240 0 "a_22420_1577#" 158 10520,298 "vss.t117" 158 8216,262
device msubckt nfet_05v0 4985 1539 4986 1540  "vss.t181" "enable.t7" 240 0 "a_4921_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 60224 1577 60225 1578  "vss.t134" "a_59616_2122#" 240 0 "vss.t135" 158 8216,262 "a_59960_2002#" 158 13904,492
device msubckt nfet_05v0 57760 1577 57761 1578  "vss.t280" "a_57152_2122#" 240 0 "vss.t281" 158 8216,262 "a_57496_2002#" 158 13904,492
device msubckt nfet_03v3 45126 242 45127 243  "vss.t211" "swmatrix_Tgate_3.gated_control" 112 0 "pin.t110" 800 41600,904 "BUS[8].t7" 800 41600,904
device msubckt pfet_03v3 28630 243 28631 244  "vdd.t60" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "BUS[5].t17" 800 41600,904 "pin.t26" 800 41600,904
device msubckt pfet_03v3 3579 252 3580 253  "vdd.t313" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "BUS[1].t11" 800 41600,904 "pin.t144" 800 41600,904
device msubckt pfet_05v0 41444 2046 41445 2047  "vdd.t494" "a_40896_2122#" 200 0 "vdd.t495" 276 14352,380 "a_41240_2002#" 276 24288,728
device msubckt pfet_05v0 31576 2119 31577 2120  "vdd.t140" "a_31208_1562#" 200 0 "vdd.t141" 200 19040,436 "a_31676_1580#" 200 17600,576
device msubckt pfet_03v3 60310 243 60311 244  "vdd.t210" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t77" 800 41600,904 "BUS[10].t19" 800 41600,904
device msubckt pfet_03v3 16310 243 16311 244  "vdd.t162" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t61" 800 41600,904 "BUS[3].t13" 800 41600,904
device msubckt pfet_05v0 38980 2046 38981 2047  "vdd.t365" "a_38432_2122#" 200 0 "vdd.t366" 276 14352,380 "a_38776_2002#" 276 24288,728
device msubckt nfet_05v0 28148 1577 28149 1578  "vss.t123" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t124" 140 12320,456 "a_28268_1577#" 140 3360,188
device msubckt pfet_03v3 28150 243 28151 244  "vdd.t10" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t2" 800 41600,904 "BUS[5].t18" 800 41600,904
device msubckt pfet_05v0 45016 2046 45017 2047  "vdd.t379" "a_45016_2002#" 200 0 "a_44876_2122#" 276 17040,416 "vdd.t380" 276 14352,380
device msubckt pfet_03v3 3099 252 3100 253  "vdd.t312" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t143" 800 41600,904 "BUS[1].t12" 800 41600,904
device msubckt nfet_05v0 31296 1562 31297 1563  "vss.t239" "PHI_1.t7" 240 0 "a_31208_1562#" 158 13904,492 "vss.t240" 158 10520,298
device msubckt nfet_05v0 12836 1580 12837 1581  "vss.t76" "a_12488_1562#" 240 0 "vss.t77" 140 10520,298 "a_12956_1580#" 140 12320,456
device msubckt nfet_03v3 38406 242 38407 243  "vss.t52" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7].t3" 800 41600,904 "pin.t23" 800 41600,904
device msubckt nfet_05v0 13856 1577 13857 1578  "vss.t65" "a_13816_2002#" 240 0 "a_13716_1577#" 158 10520,298 "vss.t66" 158 8216,262
device msubckt pfet_05v0 28316 2122 28317 2123  "vdd.t483" "a_27432_1562#" 200 0 "a_28268_2122#" 200 4800,248 "a_28416_2122#" 200 10400,304
device msubckt nfet_05v0 20096 1577 20097 1578  "vss.t175" "a_20056_2002#" 240 0 "a_19956_1577#" 158 10520,298 "vss.t176" 158 8216,262
device msubckt nfet_05v0 44572 1577 44573 1578  "vss.t46" "a_44156_1580#" 240 0 "a_44524_1577#" 140 3360,188 "a_44672_2122#" 140 7280,244
device msubckt pfet_05v0 60961 2043 60962 2044  "vdd.t430" "d_out.t3" 200 0 "vdd.t431" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt nfet_05v0 8208 1539 8209 1540  "vss.t344" "a_7232_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t345" 264 23232,704
device msubckt pfet_05v0 36205 2043 36206 2044  "vdd.t38" "enable.t6" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t39" 329 28952,834
device msubckt nfet_05v0 9820 1577 9821 1578  "vss.t286" "a_8712_1562#" 240 0 "a_9696_2122#" 140 7280,244 "a_9940_1577#" 140 10520,298
device msubckt pfet_05v0 23521 2043 23522 2044  "vdd.t406" "ShiftReg_row_10_2$1_0.Q[4]" 200 0 "vdd.t407" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 7576 2046 7577 2047  "vdd.t428" "a_7576_2002#" 200 0 "a_7436_2122#" 276 17040,416 "vdd.t429" 276 14352,380
device msubckt pfet_05v0 35632 2043 35633 2044  "vdd.t145" "a_34656_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[6]" 366 32208,908 "vdd.t146" 366 32208,908
device msubckt pfet_03v3 53110 243 53111 244  "vdd.t479" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t214" 800 41600,904 "BUS[9].t20" 800 41600,904
device msubckt pfet_03v3 29750 243 29751 244  "vdd.t9" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t1" 800 41600,904 "BUS[5].t19" 800 41600,904
device msubckt pfet_05v0 17860 2043 17861 2044  "vdd.t96" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t97" 366 32208,908 "swmatrix_Tgate_4.gated_control" 366 32208,908
device msubckt nfet_05v0 42241 1539 42242 1540  "vss.t352" "ShiftReg_row_10_2$1_0.Q[7]" 240 0 "vss.t353" 264 23232,704 "a_42361_1539#" 264 8448,328
device msubckt pfet_03v3 4699 252 4700 253  "vdd.t246" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t113" 800 41600,904 "BUS[1].t13" 800 41600,904
device msubckt nfet_03v3 13766 242 13767 243  "vss.t102" "swmatrix_Tgate_4.gated_control" 112 0 "BUS[3].t21" 800 41600,904 "pin.t56" 800 41600,904
device msubckt nfet_05v0 54352 1539 54353 1540  "vss.t369" "a_53376_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[9]" 264 23232,704 "vss.t370" 264 23232,704
device msubckt pfet_03v3 58710 243 58711 244  "vdd.t298" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "pin.t133" 800 41600,904 "BUS[10].t20" 800 41600,904
device msubckt nfet_05v0 42800 1539 42801 1540  "vss.t226" "ShiftReg_row_10_2$1_0.DFF_2phase_1_3.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t227" 264 23232,704 "swmatrix_Tgate_0.gated_control" 264 23232,704
device msubckt nfet_03v3 1515 251 1516 252  "vss.t201" "swmatrix_Tgate_9.gated_control" 112 0 "BUS[1].t22" 800 41600,904 "pin.t98" 800 97600,1844
device msubckt pfet_05v0 1540 2046 1541 2047  "vdd.t116" "a_992_2122#" 200 0 "vdd.t117" 276 14352,380 "a_1336_2002#" 276 24288,728
device msubckt pfet_05v0 15688 2122 15689 2123  "vdd.t370" "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t371" 200 17600,576 "a_15788_2122#" 200 4800,248
device msubckt pfet_03v3 17430 243 17431 244  "vdd.t188" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[3].t14" 800 41600,904 "pin.t64" 800 104000,1860
device msubckt pfet_03v3 29270 243 29271 244  "vdd.t8" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[5].t20" 800 41600,904 "pin.t0" 800 41600,904
device msubckt nfet_05v0 37796 1580 37797 1581  "vss.t224" "a_37448_1562#" 240 0 "vss.t225" 140 10520,298 "a_37916_1580#" 140 12320,456
device msubckt pfet_03v3 40790 243 40791 244  "vdd.t79" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "BUS[7].t20" 800 41600,904 "pin.t46" 800 41600,904
device msubckt nfet_03v3 13286 242 13287 243  "vss.t103" "swmatrix_Tgate_4.gated_control" 112 0 "pin.t57" 800 97600,1844 "BUS[3].t22" 800 41600,904
device msubckt nfet_05v0 7356 1577 7357 1578  "vss.t43" "a_6248_1562#" 240 0 "a_7232_2122#" 140 7280,244 "a_7476_1577#" 140 10520,298
device msubckt pfet_05v0 19096 2119 19097 2120  "vdd.t160" "a_18728_1562#" 200 0 "vdd.t161" 200 19040,436 "a_19196_1580#" 200 17600,576
device msubckt nfet_03v3 1035 251 1036 252  "vss.t202" "swmatrix_Tgate_9.gated_control" 112 0 "pin.t99" 800 41600,904 "BUS[1].t23" 800 41600,904
device msubckt pfet_05v0 50664 2122 50665 2123  "vdd.t171" "ShiftReg_row_10_2$1_0.Q[8]" 200 0 "vdd.t172" 200 17600,576 "a_50764_2122#" 200 4800,248
device msubckt pfet_05v0 26928 2043 26929 2044  "vdd.t457" "a_25952_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t458" 366 32208,908
device msubckt pfet_03v3 9910 243 9911 244  "vdd.t261" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "BUS[2].t0" 800 41600,904 "pin.t124" 800 41600,904
device msubckt pfet_05v0 33168 2043 33169 2044  "vdd.t319" "a_32192_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t320" 366 32208,908
device msubckt pfet_05v0 16280 2046 16281 2047  "vdd.t372" "a_16280_2002#" 200 0 "a_16140_2122#" 276 17040,416 "vdd.t373" 276 14352,380
device msubckt nfet_05v0 2820 1580 2821 1581  "vss.t110" "a_2472_1562#" 240 0 "vss.t111" 140 10520,298 "a_2940_1580#" 140 12320,456
device msubckt pfet_05v0 57700 2046 57701 2047  "vdd.t377" "a_57152_2122#" 200 0 "vdd.t378" 276 14352,380 "a_57496_2002#" 276 24288,728
device msubckt pfet_03v3 54710 243 54711 244  "vdd.t118" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t59" 800 41600,904 "BUS[9].t0" 800 41600,904
device msubckt nfet_05v0 28316 1577 28317 1578  "vss.t162" "a_27900_1580#" 240 0 "a_28268_1577#" 140 3360,188 "a_28416_2122#" 140 7280,244
device msubckt nfet_05v0 50016 1562 50017 1563  "vss.t237" "PHI_1.t6" 240 0 "a_49928_1562#" 158 13904,492 "vss.t238" 158 10520,298
device msubckt nfet_03v3 39046 242 39047 243  "vss.t53" "swmatrix_Tgate_0.gated_control" 112 0 "BUS[7].t4" 800 41600,904 "pin.t24" 800 97600,1844
device msubckt pfet_05v0 33780 2043 33781 2044  "vdd.t33" "PHI_2.t6" 200 0 "a_33672_1562#" 276 24288,728 "vdd.t34" 276 19040,436
device msubckt nfet_05v0 3840 1577 3841 1578  "vss.t4" "a_3800_2002#" 240 0 "a_3700_1577#" 158 10520,298 "vss.t5" 158 8216,262
device msubckt nfet_05v0 45648 1539 45649 1540  "vss.t8" "a_44672_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t9" 264 23232,704
device msubckt pfet_05v0 13224 2122 13225 2123  "vdd.t444" "ShiftReg_row_10_2$1_0.Q[2]" 200 0 "vdd.t445" 200 17600,576 "a_13324_2122#" 200 4800,248
device msubckt pfet_05v0 48481 2043 48482 2044  "vdd.t173" "ShiftReg_row_10_2$1_0.Q[8]" 200 0 "vdd.t174" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_03v3 9430 243 9431 244  "vdd.t357" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t175" 800 41600,904 "BUS[2].t15" 800 41600,904
device msubckt nfet_05v0 22784 1577 22785 1578  "vss.t363" "a_22176_2122#" 240 0 "vss.t364" 158 8216,262 "a_22520_2002#" 158 13904,492
device msubckt pfet_05v0 47240 2122 47241 2123  "vdd.t139" "a_46620_1580#" 200 0 "a_47136_2122#" 200 10400,304 "a_47340_2122#" 200 17040,416
device msubckt nfet_05v0 12800 817 12801 818  "vss.t104" "swmatrix_Tgate_4.gated_control" 240 0 "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t105" 264 23232,704
device msubckt pfet_03v3 54230 243 54231 244  "vdd.t359" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[9].t8" 800 41600,904 "pin.t177" 800 41600,904
device msubckt pfet_03v3 21750 243 21751 244  "vdd.t249" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t8" 112 0 "BUS[4].t11" 800 41600,904 "pin.t116" 800 41600,904
device msubckt pfet_03v3 33590 243 33591 244  "vdd.t218" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "BUS[6].t19" 800 41600,904 "pin.t85" 800 41600,904
device msubckt nfet_05v0 9428 1577 9429 1578  "vss.t146" "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t147" 140 12320,456 "a_9548_1577#" 140 3360,188
device msubckt pfet_03v3 59830 243 59831 244  "vdd.t297" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "BUS[10].t21" 800 41600,904 "pin.t132" 800 41600,904
device msubckt nfet_05v0 16060 1577 16061 1578  "vss.t230" "a_14952_1562#" 240 0 "a_15936_2122#" 140 7280,244 "a_16180_1577#" 140 10520,298
device msubckt nfet_05v0 21908 1577 21909 1578  "vss.t163" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t164" 140 12320,456 "a_22028_1577#" 140 3360,188
device msubckt pfet_03v3 21270 243 21271 244  "vdd.t248" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t115" 800 41600,904 "BUS[4].t12" 800 41600,904
device msubckt nfet_05v0 20320 1577 20321 1578  "vss.t408" "a_19712_2122#" 240 0 "vss.t409" 158 8216,262 "a_20056_2002#" 158 13904,492
device msubckt nfet_05v0 1376 1577 1377 1578  "vss.t2" "a_1336_2002#" 240 0 "a_1236_1577#" 158 10520,298 "vss.t3" 158 8216,262
device msubckt pfet_03v3 47510 243 47511 244  "vdd.t19" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t5" 800 41600,904 "BUS[8].t2" 800 41600,904
device msubckt nfet_05v0 25684 1577 25685 1578  "vss.t312" "ShiftReg_row_10_2$1_0.Q[4]" 240 0 "vss.t313" 140 12320,456 "a_25804_1577#" 140 3360,188
device msubckt pfet_03v3 59350 243 59351 244  "vdd.t346" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "pin.t164" 800 41600,904 "BUS[10].t22" 800 41600,904
device msubckt pfet_05v0 38536 2122 38537 2123  "vdd.t316" "a_37916_1580#" 200 0 "a_38432_2122#" 200 10400,304 "a_38636_2122#" 200 17040,416
device msubckt nfet_05v0 44796 1577 44797 1578  "vss.t185" "a_43688_1562#" 240 0 "a_44672_2122#" 140 7280,244 "a_44916_1577#" 140 10520,298
device msubckt pfet_05v0 34408 2122 34409 2123  "vdd.t339" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t340" 200 17600,576 "a_34508_2122#" 200 4800,248
device msubckt pfet_05v0 25852 2122 25853 2123  "vdd.t516" "a_24968_1562#" 200 0 "a_25804_2122#" 200 4800,248 "a_25952_2122#" 200 10400,304
device msubckt pfet_05v0 9080 2119 9081 2120  "vdd.t382" "a_8712_1562#" 200 0 "vdd.t383" 200 19040,436 "a_9180_1580#" 200 17600,576
device msubckt nfet_05v0 56516 1580 56517 1581  "vss.t391" "a_56168_1562#" 240 0 "vss.t392" 140 10520,298 "a_56636_1580#" 140 12320,456
device msubckt pfet_03v3 47030 243 47031 244  "vdd.t486" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "BUS[8].t21" 800 41600,904 "pin.t218" 800 41600,904
device msubckt pfet_05v0 32092 2122 32093 2123  "vdd.t142" "a_31208_1562#" 200 0 "a_32044_2122#" 200 4800,248 "a_32192_2122#" 200 10400,304
device msubckt nfet_05v0 23705 1539 23706 1540  "vss.t42" "enable.t5" 240 0 "a_23641_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt pfet_05v0 4801 2043 4802 2044  "vdd.t88" "ShiftReg_row_10_2$1_0.Q[1]" 200 0 "vdd.t89" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_05v0 38184 2122 38185 2123  "vdd.t179" "ShiftReg_row_10_2$1_0.Q[6]" 200 0 "vdd.t180" 200 17600,576 "a_38284_2122#" 200 4800,248
device msubckt nfet_05v0 57536 1577 57537 1578  "vss.t340" "a_57496_2002#" 240 0 "a_57396_1577#" 158 10520,298 "vss.t341" 158 8216,262
device msubckt pfet_05v0 21560 2119 21561 2120  "vdd.t29" "a_21192_1562#" 200 0 "vdd.t30" 200 19040,436 "a_21660_1580#" 200 17600,576
device msubckt pfet_05v0 5380 2043 5381 2044  "vdd.t469" "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t470" 366 32208,908 "swmatrix_Tgate_9.gated_control" 366 32208,908
device msubckt pfet_05v0 35000 2046 35001 2047  "vdd.t448" "a_35000_2002#" 200 0 "a_34860_2122#" 276 17040,416 "vdd.t449" 276 14352,380
device msubckt nfet_05v0 21280 1562 21281 1563  "vss.t34" "PHI_2.t5" 240 0 "a_21192_1562#" 158 13904,492 "vss.t35" 158 10520,298
device msubckt pfet_03v3 22870 243 22871 244  "vdd.t247" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "pin.t114" 800 41600,904 "BUS[4].t13" 800 41600,904
device msubckt pfet_05v0 52500 2043 52501 2044  "vdd.t31" "PHI_2.t4" 200 0 "a_52392_1562#" 276 24288,728 "vdd.t32" 276 19040,436
device msubckt pfet_03v3 3419 252 3420 253  "vdd.t245" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "pin.t112" 800 41600,904 "BUS[1].t14" 800 41600,904
device msubckt nfet_05v0 10080 1577 10081 1578  "vss.t148" "a_10040_2002#" 240 0 "a_9940_1577#" 158 10520,298 "vss.t149" 158 8216,262
device msubckt pfet_05v0 744 2122 745 2123  "vdd.t293" "D_in.t0" 200 0 "vdd.t294" 200 17600,576 "a_844_2122#" 200 4800,248
device msubckt nfet_05v0 41504 1577 41505 1578  "vss.t380" "a_40896_2122#" 240 0 "vss.t381" 158 8216,262 "a_41240_2002#" 158 13904,492
device msubckt nfet_03v3 44966 242 44967 243  "vss.t212" "swmatrix_Tgate_3.gated_control" 112 0 "BUS[8].t8" 800 41600,904 "pin.t105" 800 41600,904
device msubckt nfet_05v0 46868 1577 46869 1578  "vss.t29" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t30" 140 12320,456 "a_46988_1577#" 140 3360,188
device msubckt nfet_05v0 25280 817 25281 818  "vss.t15" "swmatrix_Tgate_5.gated_control" 240 0 "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t16" 264 23232,704
device msubckt nfet_05v0 45280 1577 45281 1578  "vss.t10" "a_44672_2122#" 240 0 "vss.t11" 158 8216,262 "a_45016_2002#" 158 13904,492
device msubckt pfet_03v3 10550 243 10551 244  "vdd.t356" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[2].t14" 800 41600,904 "pin.t174" 800 41600,904
device msubckt pfet_03v3 22390 243 22391 244  "vdd.t214" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[4].t14" 800 41600,904 "pin.t81" 800 41600,904
device msubckt pfet_03v3 48630 243 48631 244  "vdd.t485" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[8].t20" 800 41600,904 "pin.t217" 800 104000,1860
device msubckt nfet_03v3 32646 242 32647 243  "vss.t73" "swmatrix_Tgate_6.gated_control" 112 0 "pin.t29" 800 41600,904 "BUS[6].t4" 800 41600,904
device msubckt nfet_03v3 44486 242 44487 243  "vss.t213" "swmatrix_Tgate_3.gated_control" 112 0 "pin.t106" 800 97600,1844 "BUS[8].t9" 800 41600,904
device msubckt pfet_05v0 22724 2046 22725 2047  "vdd.t459" "a_22176_2122#" 200 0 "vdd.t460" 276 14352,380 "a_22520_2002#" 276 24288,728
device msubckt pfet_05v0 12856 2119 12857 2120  "vdd.t65" "a_12488_1562#" 200 0 "vdd.t66" 200 19040,436 "a_12956_1580#" 200 17600,576
device msubckt pfet_03v3 27990 243 27991 244  "vdd.t236" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "BUS[5].t21" 800 41600,904 "pin.t101" 800 41600,904
device msubckt pfet_05v0 53276 2122 53277 2123  "vdd.t197" "a_52392_1562#" 200 0 "a_53228_2122#" 200 4800,248 "a_53376_2122#" 200 10400,304
device msubckt pfet_05v0 59368 2122 59369 2123  "vdd.t397" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 200 0 "vdd.t398" 200 17600,576 "a_59468_2122#" 200 4800,248
device msubckt pfet_03v3 10070 243 10071 244  "vdd.t488" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "pin.t220" 800 41600,904 "BUS[2].t23" 800 41600,904
device msubckt nfet_05v0 12576 1562 12577 1563  "vss.t235" "PHI_1.t5" 240 0 "a_12488_1562#" 158 13904,492 "vss.t236" 158 10520,298
device msubckt nfet_05v0 48665 1539 48666 1540  "vss.t41" "enable.t4" 240 0 "a_48601_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt pfet_05v0 54925 2043 54926 2044  "vdd.t512" "enable.t3" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t513" 329 28952,834
device msubckt pfet_03v3 48150 243 48151 244  "vdd.t532" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "pin.t236" 800 41600,904 "BUS[8].t23" 800 41600,904
device msubckt pfet_05v0 61165 2043 61166 2044  "vdd.t510" "enable.t2" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t511" 329 28952,834
device msubckt nfet_03v3 20326 242 20327 243  "vss.t388" "swmatrix_Tgate_7.gated_control" 112 0 "BUS[4].t22" 800 41600,904 "pin.t227" 800 97600,1844
device msubckt pfet_05v0 50036 2043 50037 2044  "vdd.t279" "PHI_1.t4" 200 0 "a_49928_1562#" 276 24288,728 "vdd.t280" 276 19040,436
device msubckt nfet_03v3 32166 242 32167 243  "vss.t74" "swmatrix_Tgate_6.gated_control" 112 0 "BUS[6].t5" 800 41600,904 "pin.t30" 800 41600,904
device msubckt nfet_05v0 44404 1577 44405 1578  "vss.t354" "ShiftReg_row_10_2$1_0.Q[7]" 240 0 "vss.t355" 140 12320,456 "a_44524_1577#" 140 3360,188
device msubckt pfet_03v3 15670 243 15671 244  "vdd.t187" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "pin.t63" 800 41600,904 "BUS[3].t15" 800 41600,904
device msubckt nfet_05v0 25852 1577 25853 1578  "vss.t144" "a_25436_1580#" 240 0 "a_25804_1577#" 140 3360,188 "a_25952_2122#" 140 7280,244
device msubckt nfet_05v0 32092 1577 32093 1578  "vss.t92" "a_31676_1580#" 240 0 "a_32044_1577#" 140 3360,188 "a_32192_2122#" 140 7280,244
device msubckt pfet_05v0 60592 2043 60593 2044  "vdd.t137" "a_59616_2122#" 200 0 "d_out.t1" 366 32208,908 "vdd.t138" 366 32208,908
device msubckt nfet_03v3 25926 242 25927 243  "vss.t17" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5].t3" 800 41600,904 "pin.t12" 800 41600,904
device msubckt nfet_05v0 50240 817 50241 818  "vss.t308" "swmatrix_Tgate_1.gated_control" 240 0 "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t309" 264 23232,704
device msubckt nfet_05v0 27780 1580 27781 1581  "vss.t374" "a_27432_1562#" 240 0 "vss.t375" 140 10520,298 "a_27900_1580#" 140 12320,456
device msubckt pfet_03v3 15190 243 15191 244  "vdd.t491" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "BUS[3].t16" 800 41600,904 "pin.t221" 800 41600,904
device msubckt nfet_05v0 60961 1539 60962 1540  "vss.t334" "d_out.t2" 240 0 "vss.t335" 264 23232,704 "a_61081_1539#" 264 8448,328
device msubckt pfet_03v3 4539 252 4540 253  "vdd.t244" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "BUS[1].t15" 800 41600,904 "pin.t111" 800 41600,904
device msubckt pfet_05v0 16912 2043 16913 2044  "vdd.t436" "a_15936_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[3]" 366 32208,908 "vdd.t437" 366 32208,908
device msubckt pfet_05v0 11041 2043 11042 2044  "vdd.t446" "ShiftReg_row_10_2$1_0.Q[2]" 200 0 "vdd.t447" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt nfet_03v3 13606 242 13607 243  "vss.t106" "swmatrix_Tgate_4.gated_control" 112 0 "pin.t53" 800 41600,904 "BUS[3].t23" 800 41600,904
device msubckt pfet_03v3 52950 243 52951 244  "vdd.t358" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "BUS[9].t7" 800 41600,904 "pin.t176" 800 41600,904
device msubckt pfet_05v0 23152 2043 23153 2044  "vdd.t461" "a_22176_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[4]" 366 32208,908 "vdd.t462" 366 32208,908
device msubckt nfet_05v0 1600 1577 1601 1578  "vss.t114" "a_992_2122#" 240 0 "vss.t115" 158 8216,262 "a_1336_2002#" 158 13904,492
device msubckt nfet_05v0 6964 1577 6965 1578  "vss.t78" "ShiftReg_row_10_2$1_0.Q[1]" 240 0 "vss.t79" 140 12320,456 "a_7084_1577#" 140 3360,188
device msubckt nfet_05v0 40000 1562 40001 1563  "vss.t195" "PHI_2.t3" 240 0 "a_39912_1562#" 158 13904,492 "vss.t196" 158 10520,298
device msubckt nfet_05v0 23521 1539 23522 1540  "vss.t314" "ShiftReg_row_10_2$1_0.Q[4]" 240 0 "vss.t315" 264 23232,704 "a_23641_1539#" 264 8448,328
device msubckt pfet_03v3 29110 243 29111 244  "vdd.t235" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "pin.t100" 800 41600,904 "BUS[5].t22" 800 41600,904
device msubckt nfet_05v0 35632 1539 35633 1540  "vss.t142" "a_34656_2122#" 240 0 "ShiftReg_row_10_2$1_0.Q[6]" 264 23232,704 "vss.t143" 264 23232,704
device msubckt pfet_05v0 47684 2046 47685 2047  "vdd.t123" "a_47136_2122#" 200 0 "vdd.t124" 276 14352,380 "a_47480_2002#" 276 24288,728
device msubckt pfet_03v3 4059 252 4060 253  "vdd.t402" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "pin.t198" 800 41600,904 "BUS[1].t16" 800 41600,904
device msubckt pfet_03v3 40630 243 40631 244  "vdd.t80" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t7" 112 0 "pin.t47" 800 41600,904 "BUS[7].t21" 800 41600,904
device msubckt nfet_05v0 29024 1577 29025 1578  "vss.t329" "a_28416_2122#" 240 0 "vss.t330" 158 8216,262 "a_28760_2002#" 158 13904,492
device msubckt pfet_03v3 52470 243 52471 244  "vdd.t422" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "pin.t203" 800 41600,904 "BUS[9].t17" 800 41600,904
device msubckt nfet_05v0 30320 1539 30321 1540  "vss.t6" "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t7" 264 23232,704 "swmatrix_Tgate_5.gated_control" 264 23232,704
device msubckt pfet_05v0 51888 2043 51889 2044  "vdd.t103" "a_50912_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t104" 366 32208,908
device msubckt pfet_03v3 11190 243 11191 244  "vdd.t487" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "BUS[2].t22" 800 41600,904 "pin.t219" 800 104000,1860
device msubckt nfet_05v0 53276 1577 53277 1578  "vss.t249" "a_52860_1580#" 240 0 "a_53228_1577#" 140 3360,188 "a_53376_2122#" 140 7280,244
device msubckt pfet_03v3 60790 243 60791 244  "vdd.t498" "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "BUS[10].t23" 800 41600,904 "pin.t228" 800 41600,904
device msubckt pfet_03v3 40150 243 40151 244  "vdd.t81" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t6" 112 0 "BUS[7].t22" 800 41600,904 "pin.t48" 800 41600,904
device msubckt pfet_05v0 2840 2119 2841 2120  "vdd.t112" "a_2472_1562#" 200 0 "vdd.t113" 200 19040,436 "a_2940_1580#" 200 17600,576
device msubckt nfet_05v0 229 826 230 827  "vss.t203" "swmatrix_Tgate_9.gated_control" 240 0 "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t204" 264 23232,704
device msubckt nfet_05v0 6560 817 6561 818  "vss.t299" "swmatrix_Tgate_8.gated_control" 240 0 "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t300" 264 23232,704
device msubckt pfet_05v0 31944 2122 31945 2123  "vdd.t130" "ShiftReg_row_10_2$1_0.Q[5]" 200 0 "vdd.t131" 200 17600,576 "a_32044_2122#" 200 4800,248
device msubckt pfet_03v3 16790 243 16791 244  "vdd.t278" "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "BUS[3].t17" 800 41600,904 "pin.t127" 800 41600,904
device msubckt pfet_05v0 14448 2043 14449 2044  "vdd.t411" "a_13472_2122#" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_7.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 366 32208,908 "vdd.t412" 366 32208,908
device msubckt nfet_05v0 2560 1562 2561 1563  "vss.t193" "PHI_2.t2" 240 0 "a_2472_1562#" 158 13904,492 "vss.t194" 158 10520,298
device msubckt pfet_05v0 12800 211 12801 212  "vdd.t107" "swmatrix_Tgate_4.gated_control" 200 0 "swmatrix_Tgate_4.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t108" 366 32208,908
device msubckt pfet_03v3 33910 243 33911 244  "vdd.t260" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[6].t20" 800 41600,904 "pin.t123" 800 41600,904
device msubckt nfet_03v3 38886 242 38887 243  "vss.t54" "swmatrix_Tgate_0.gated_control" 112 0 "pin.t25" 800 41600,904 "BUS[7].t5" 800 41600,904
device msubckt nfet_05v0 96 1562 97 1563  "vss.t241" "PHI_1.t3" 240 0 "a_8_1562#" 158 13904,492 "vss.t242" 158 10520,298
device msubckt pfet_05v0 45220 2046 45221 2047  "vdd.t15" "a_44672_2122#" 200 0 "vdd.t16" 276 14352,380 "a_45016_2002#" 276 24288,728
device msubckt nfet_05v0 26928 1539 26929 1540  "vss.t357" "a_25952_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t358" 264 23232,704
device msubckt nfet_05v0 33168 1539 33169 1540  "vss.t253" "a_32192_2122#" 240 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 264 23232,704 "vss.t254" 264 23232,704
device msubckt pfet_05v0 29761 2043 29762 2044  "vdd.t132" "ShiftReg_row_10_2$1_0.Q[5]" 200 0 "vdd.t133" 329 28952,834 "ShiftReg_row_10_2$1_0.DFF_2phase_1_5.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433
device msubckt pfet_03v3 33430 243 33431 244  "vdd.t259" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "pin.t122" 800 104000,1860 "BUS[6].t21" 800 41600,904
device msubckt pfet_05v0 28520 2122 28521 2123  "vdd.t168" "a_27900_1580#" 200 0 "a_28416_2122#" 200 10400,304 "a_28620_2122#" 200 17040,416
device msubckt nfet_03v3 26566 242 26567 243  "vss.t18" "swmatrix_Tgate_5.gated_control" 112 0 "BUS[5].t4" 800 41600,904 "pin.t7" 800 97600,1844
device msubckt nfet_05v0 34780 1577 34781 1578  "vss.t257" "a_33672_1562#" 240 0 "a_34656_2122#" 140 7280,244 "a_34900_1577#" 140 10520,298
device msubckt nfet_05v0 58720 1562 58721 1563  "vss.t191" "PHI_2.t1" 240 0 "a_58632_1562#" 158 13904,492 "vss.t192" 158 10520,298
device msubckt nfet_05v0 46500 1580 46501 1581  "vss.t56" "a_46152_1562#" 240 0 "vss.t57" 140 10520,298 "a_46620_1580#" 140 12320,456
device msubckt nfet_05v0 48481 1539 48482 1540  "vss.t167" "ShiftReg_row_10_2$1_0.Q[8]" 240 0 "vss.t168" 264 23232,704 "a_48601_1539#" 264 8448,328
device msubckt pfet_03v3 8790 243 8791 244  "vdd.t341" "swmatrix_Tgate_8.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "pin.t159" 800 41600,904 "BUS[2].t8" 800 41600,904
device msubckt pfet_03v3 21110 243 21111 244  "vdd.t213" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "BUS[4].t15" 800 41600,904 "pin.t80" 800 41600,904
device msubckt nfet_05v0 56480 817 56481 818  "vss.t27" "swmatrix_Tgate_2.gated_control" 240 0 "swmatrix_Tgate_2.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t0" 264 23232,704 "vss.t28" 264 23232,704
device msubckt pfet_05v0 116 2043 117 2044  "vdd.t287" "PHI_1.t2" 200 0 "a_8_1562#" 276 24288,728 "vdd.t288" 276 19040,436
device msubckt nfet_05v0 47520 1577 47521 1578  "vss.t376" "a_47480_2002#" 240 0 "a_47380_1577#" 158 10520,298 "vss.t377" 158 8216,262
device msubckt nfet_05v0 55280 1539 55281 1540  "vss.t243" "ShiftReg_row_10_2$1_0.DFF_2phase_1_1.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 240 0 "vss.t244" 264 23232,704 "swmatrix_Tgate_1.gated_control" 264 23232,704
device msubckt pfet_05v0 61540 2043 61541 2044  "vdd.t502" "ShiftReg_row_10_2$1_0.DFF_2phase_1_0.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t503" 366 32208,908 "swmatrix_Tgate_2.gated_control" 366 32208,908
device msubckt pfet_03v3 41750 243 41751 244  "vdd.t82" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t5" 112 0 "BUS[7].t23" 800 41600,904 "pin.t49" 800 41600,904
device msubckt pfet_05v0 7780 2046 7781 2047  "vdd.t442" "a_7232_2122#" 200 0 "vdd.t443" 276 14352,380 "a_7576_2002#" 276 24288,728
device msubckt nfet_03v3 26086 242 26087 243  "vss.t19" "swmatrix_Tgate_5.gated_control" 112 0 "pin.t8" 800 41600,904 "BUS[5].t5" 800 41600,904
device msubckt pfet_03v3 53590 243 53591 244  "vdd.t421" "swmatrix_Tgate_1.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "BUS[9].t16" 800 41600,904 "pin.t202" 800 41600,904
device msubckt nfet_03v3 19846 242 19847 243  "vss.t389" "swmatrix_Tgate_7.gated_control" 112 0 "pin.t224" 800 41600,904 "BUS[4].t23" 800 41600,904
device msubckt pfet_05v0 12596 2043 12597 2044  "vdd.t285" "PHI_1.t1" 200 0 "a_12488_1562#" 276 24288,728 "vdd.t286" 276 19040,436
device msubckt pfet_03v3 41270 243 41271 244  "vdd.t83" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t4" 112 0 "pin.t50" 800 41600,904 "BUS[7].t14" 800 41600,904
device msubckt pfet_05v0 24100 2043 24101 2044  "vdd.t36" "ShiftReg_row_10_2$1_0.DFF_2phase_1_6.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t37" 366 32208,908 "swmatrix_Tgate_7.gated_control" 366 32208,908
device msubckt pfet_05v0 19816 2122 19817 2123  "vdd.t387" "a_19196_1580#" 200 0 "a_19712_2122#" 200 10400,304 "a_19916_2122#" 200 17040,416
device msubckt pfet_05v0 56536 2119 56537 2120  "vdd.t500" "a_56168_1562#" 200 0 "vdd.t501" 200 19040,436 "a_56636_1580#" 200 17600,576
device msubckt pfet_05v0 26056 2122 26057 2123  "vdd.t147" "a_25436_1580#" 200 0 "a_25952_2122#" 200 10400,304 "a_26156_2122#" 200 17040,416
device msubckt nfet_03v3 51526 242 51527 243  "vss.t310" "swmatrix_Tgate_1.gated_control" 112 0 "BUS[9].t13" 800 41600,904 "pin.t195" 800 97600,1844
device msubckt pfet_05v0 5005 2043 5006 2044  "vdd.t508" "enable.t1" 200 0 "ShiftReg_row_10_2$1_0.DFF_2phase_1_8.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 329 17108,433 "vdd.t509" 329 28952,834
device msubckt pfet_03v3 46870 243 46871 244  "vdd.t531" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "pin.t235" 800 41600,904 "BUS[8].t22" 800 41600,904
device msubckt nfet_05v0 56256 1562 56257 1563  "vss.t233" "PHI_1.t0" 240 0 "a_56168_1562#" 158 13904,492 "vss.t234" 158 10520,298
device msubckt pfet_05v0 53720 2046 53721 2047  "vdd.t262" "a_53720_2002#" 200 0 "a_53580_2122#" 276 17040,416 "vdd.t263" 276 14352,380
device msubckt pfet_05v0 19464 2122 19465 2123  "vdd.t166" "ShiftReg_row_10_2$1_0.Q[3]" 200 0 "vdd.t167" 200 17600,576 "a_19564_2122#" 200 4800,248
device msubckt pfet_05v0 13372 2122 13373 2123  "vdd.t67" "a_12488_1562#" 200 0 "a_13324_2122#" 200 4800,248 "a_13472_2122#" 200 10400,304
device msubckt nfet_05v0 44036 1580 44037 1581  "vss.t186" "a_43688_1562#" 240 0 "vss.t187" 140 10520,298 "a_44156_1580#" 140 12320,456
device msubckt nfet_05v0 11225 1539 11226 1540  "vss.t184" "enable.t0" 240 0 "a_11161_1539#" 264 8448,328 "ShiftReg_row_10_2$1_0.DFF_2phase_1_9.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 264 23232,704
device msubckt nfet_05v0 38816 1577 38817 1578  "vss.t320" "a_38776_2002#" 240 0 "a_38676_1577#" 158 10520,298 "vss.t321" 158 8216,262
device msubckt pfet_05v0 4432 2043 4433 2044  "vdd.t185" "a_3456_2122#" 200 0 "ShiftReg_row_10_2$1_0.Q[1]" 366 32208,908 "vdd.t186" 366 32208,908
device msubckt nfet_05v0 45056 1577 45057 1578  "vss.t282" "a_45016_2002#" 240 0 "a_44916_1577#" 158 10520,298 "vss.t283" 158 8216,262
device msubckt pfet_03v3 22710 243 22711 244  "vdd.t212" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "BUS[4].t16" 800 41600,904 "pin.t79" 800 41600,904
device msubckt nfet_03v3 51046 242 51047 243  "vss.t311" "swmatrix_Tgate_1.gated_control" 112 0 "pin.t196" 800 41600,904 "BUS[9].t14" 800 41600,904
device msubckt pfet_03v3 34550 243 34551 244  "vdd.t258" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "BUS[6].t22" 800 41600,904 "pin.t121" 800 41600,904
device msubckt pfet_05v0 25280 211 25281 212  "vdd.t21" "swmatrix_Tgate_5.gated_control" 200 0 "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t1" 366 32208,908 "vdd.t22" 366 32208,908
device msubckt pfet_03v3 46390 243 46391 244  "vdd.t43" "swmatrix_Tgate_3.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "BUS[8].t4" 800 41600,904 "pin.t19" 800 41600,904
device msubckt nfet_05v0 4801 1539 4802 1540  "vss.t80" "ShiftReg_row_10_2$1_0.Q[1]" 240 0 "vss.t81" 264 23232,704 "a_4921_1539#" 264 8448,328
device msubckt nfet_03v3 44806 242 44807 243  "vss.t214" "swmatrix_Tgate_3.gated_control" 112 0 "pin.t107" 800 41600,904 "BUS[8].t10" 800 41600,904
device msubckt pfet_05v0 40020 2043 40021 2044  "vdd.t223" "PHI_2.t0" 200 0 "a_39912_1562#" 276 24288,728 "vdd.t224" 276 19040,436
device msubckt pfet_03v3 22230 243 22231 244  "vdd.t154" "swmatrix_Tgate_7.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "pin.t60" 800 41600,904 "BUS[4].t17" 800 41600,904
device msubckt pfet_03v3 34070 243 34071 244  "vdd.t237" "swmatrix_Tgate_6.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "pin.t102" 800 41600,904 "BUS[6].t23" 800 41600,904
device msubckt nfet_05v0 6596 1580 6597 1581  "vss.t44" "a_6248_1562#" 240 0 "vss.t45" 140 10520,298 "a_6716_1580#" 140 12320,456
device msubckt nfet_05v0 53500 1577 53501 1578  "vss.t190" "a_52392_1562#" 240 0 "a_53376_2122#" 140 7280,244 "a_53620_1577#" 140 10520,298
device msubckt nfet_05v0 34388 1577 34389 1578  "vss.t258" "ShiftReg_row_10_2$1_0.DFF_2phase_1_4.gf180mcu_fd_sc_mcu9t5v0__latq_1$1_1.Q" 240 0 "vss.t259" 140 12320,456 "a_34508_1577#" 140 3360,188
device msubckt pfet_03v3 27830 243 27831 244  "vdd.t332" "swmatrix_Tgate_5.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "pin.t154" 800 41600,904 "BUS[5].t23" 800 41600,904
device msubckt nfet_05v0 26560 1577 26561 1578  "vss.t359" "a_25952_2122#" 240 0 "vss.t360" 158 8216,262 "a_26296_2002#" 158 13904,492
device msubckt pfet_05v0 51256 2046 51257 2047  "vdd.t517" "a_51256_2002#" 200 0 "a_51116_2122#" 276 17040,416 "vdd.t518" 276 14352,380
device msubckt pfet_03v3 2779 252 2780 253  "vdd.t401" "swmatrix_Tgate_9.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "pin.t197" 800 41600,904 "BUS[1].t17" 800 41600,904
device msubckt pfet_03v3 39670 243 39671 244  "vdd.t84" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t3" 112 0 "pin.t51" 800 104000,1860 "BUS[7].t15" 800 41600,904
device msubckt pfet_05v0 49060 2043 49061 2044  "vdd.t90" "ShiftReg_row_10_2$1_0.DFF_2phase_1_2.gf180mcu_fd_sc_mcu9t5v0__nand2_1_0.ZN" 200 0 "vdd.t91" 366 32208,908 "swmatrix_Tgate_3.gated_control" 366 32208,908
device msubckt nfet_03v3 7846 242 7847 243  "vss.t301" "swmatrix_Tgate_8.gated_control" 112 0 "BUS[2].t21" 800 41600,904 "pin.t187" 800 97600,1844
device msubckt pfet_03v3 42390 243 42391 244  "vdd.t85" "swmatrix_Tgate_0.gf180mcu_fd_sc_mcu9t5v0__inv_1$1_0.ZN.t2" 112 0 "BUS[7].t16" 800 41600,904 "pin.t52" 800 104000,1860
