// Seed: 647610976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge 1'b0) #1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    output supply0 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  supply0 id_7 = 1;
  assign id_7 = 1;
endmodule
