// Copyright (c) 2023 PaddlePaddle Authors. All Rights Reserved.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "paddle/phi/backends/xpu/enforce_xpu.h"

#include "glog/logging.h"

#include "paddle/phi/core/kernel_registry.h"
#include "paddle/phi/kernels/cpu/conv_util.h"

namespace phi {
namespace fusion {

template <typename T, typename Context>
void Conv1dXPUKernel(const Context& ctx,
                     const DenseTensor& x,
                     const paddle::optional<DenseTensor>& x_max,
                     const DenseTensor& filter,
                     const DenseTensor& filter_max,
                     const paddle::optional<DenseTensor>& bias,
                     const paddle::optional<DenseTensor>& branch,
                     const paddle::optional<DenseTensor>& branch_max,
                     const std::vector<int64_t>& paddings,
                     const std::string& padding_algorithm,
                     int dilations,
                     int strides,
                     int groups,
                     int act_type,
                     float act_param,
                     DenseTensor* out,
                     DenseTensor* out_max) {
  using XPUType = typename XPUTypeTrait<T>::Type;
  auto input_dims = x.dims();
  auto filter_dims = filter.dims();

  int batch = static_cast<int>(input_dims[0]);
  int in_c = static_cast<int>(input_dims[1]);
  int in_xw = static_cast<int>(input_dims[2]);
  int out_c = static_cast<int>(filter_dims[0]);
  int ksize_w = static_cast<int>(filter_dims[2]);

  auto* input_data = reinterpret_cast<const XPUType*>(x.data<T>());
  const float* input_max_data =
      x_max.get_ptr() == nullptr ? nullptr : x_max.get_ptr()->data<float>();
  auto* filter_data = filter.data<int16_t>();
  auto* filter_max_data = filter_max.data<float>();
  auto* branch_data =
      branch.get_ptr() == nullptr
          ? nullptr
          : reinterpret_cast<const XPUType*>(branch.get_ptr()->data<T>());
  const float* branch_max_data = branch_max.get_ptr() == nullptr
                                     ? nullptr
                                     : branch_max.get_ptr()->data<float>();
  const float* bias_data =
      bias.get_ptr() == nullptr ? nullptr : bias.get_ptr()->data<float>();
  VLOG(1) << "--- 1";
  auto* out_data = reinterpret_cast<XPUType*>(ctx.template Alloc<T>(out));
  VLOG(1) << "--- 2";
  auto* out_max_data = ctx.template Alloc<float>(out_max);
  VLOG(1) << "--- 3";
 
  xpu::Activation_t act(static_cast<xpu::Activation_t::act_enum>(act_type));
  if (act_type == xpu::Activation_t::LEAKY_RELU) {
    act.leaky_alpha = act_param;
  } else if (act_type == xpu::Activation_t::HARD_SIGMOID) {
    act.hard_sigmoid_slope = act_param;
  }
  int r =
      xpu::conv1d_fusion<XPUType, int16_t, XPUType, int16_t>(  // TX/TW/TY/TGEMM
          /* baidu::xpu::api::Context* ctx */ ctx.x_context(),
          /* const TX* x */ input_data,
          /* const TW* weight */ filter_data,
          /* TY* y */ out_data,
          /* int64_t n */ batch,
          /* int64_t c */ in_c,
          /* int64_t xw */ in_xw,
          /* int64_t f */ out_c,
          /* int64_t ksize_w */ ksize_w,
          /* int64_t stride_w */ strides,
          /* const std::vector<int64_t>& pad */ paddings,
          /* int64_t dilation_w */ dilations,
          /* int64_t group */ groups,
          /* const float* x_maxptr */ input_max_data,
          /* const float* w_maxptr */ filter_max_data,
          /* float* y_maxptr */ out_max_data,
          /* bool is_nchw */ true,
          /* const float* bias */ bias_data,
          /* const TY* branch */ branch_data,
          /* const baidu::xpu::api::Activation_t& act */ act,
          /* const float* branch_maxptr */ branch_max_data);
  PADDLE_ENFORCE_XDNN_SUCCESS(r, "conv1d_xpu");
}

}  // namespace fusion
}  // namespace phi

PD_REGISTER_KERNEL(conv1d_xpu,
                   XPU,
                   ALL_LAYOUT,
                   phi::fusion::Conv1dXPUKernel,
                   float,
                   phi::dtype::float16) {}