{
    "description": "bram suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": { 
        "async_big_block": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_big_block",
            "top_module": "async_big_block"
        },
        "async_read_sp": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_read_sp",
            "top_module": "async_read_sp"
        },
        "sp_arst_reg": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_arst_reg",
            "top_module": "sp_arst_reg"
        },
        "sp_new_rdwr": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_new_rdwr",
            "top_module": "sp_new_rdwr"
        },
        "sp_no_change": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sp_no_change",
            "top_module": "sp_no_change"
        },
        "sync_big_sdp": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_big_sdp",
            "top_module": "sync_big_sdp"
        },
        "sync_sdp_read_first": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sdp_read_first",
            "top_module": "sync_sdp_read_first"
        },
        "sync_sdp_wr_first_reg": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sdp_wr_first_reg",
            "top_module": "sync_sdp_wr_first_reg"
        },
        "sync_sdp_write_first": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sdp_write_first",
            "top_module": "sync_sdp_write_first"
        },
        "sync_sp_arst_re": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_arst_re",
            "top_module": "sync_sp_arst_re"
        },
        "sync_sp_be": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_be",
            "top_module": "sync_sp_be"
        },
        "sync_sp_read_first": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_read_first",
            "top_module": "sync_sp_read_first"
        },
        "sync_sp_srst": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_srst",
            "top_module": "sync_sp_srst"
        },
        "sync_sp_srst_re": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_srst_re",
            "top_module": "sync_sp_srst_re"
        },
        "sync_sp_wr_first_reg": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_wr_first_reg",
            "top_module": "sync_sp_wr_first_reg"
        },
        "sync_sp_write_first": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/sync_sp_write_first",
            "top_module": "sync_sp_write_first"
        },
        "async_big_block_reg": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_big_block_reg",
            "top_module": "async_big_block_reg"
        },
        "async_big_block_reg_addr": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_big_block_reg_addr",
            "top_module": "async_big_block_reg_addr"
        },
        "async_read_sp_reg": {
            "compile_status": "active",
    		"sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/bram_tests/async_read_sp_reg",
            "top_module": "async_read_sp_reg"
        }
	}
}
