Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Mon Apr 13 20:12:45 2015
| Host         : Thinkpad running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    19 |
| Minimum Number of register sites lost to control set restrictions |    36 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           18 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+------------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+------------------------------------+------------------+----------------+
|  clkdv/clk100  |                                    |                                    |                1 |              2 |
|  clkdv/clk12   |                                    |                                    |                2 |              2 |
|  clkdv/clk12   | mips/dp/regFile/O10                |                                    |                1 |              2 |
|  clkdv/clk12   | mips/dp/regFile/O9                 |                                    |                1 |              2 |
|  clkdv/clkout0 |                                    |                                    |                1 |              3 |
|  clkdv/clk12   | mips/dp/n_0_pcreg[31]_i_1          | reset_IBUF                         |                3 |              4 |
|  clkdv/clk12   | mips/dp/regFile/O11                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O12                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O13                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O14                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O15                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O16                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O17                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O18                |                                    |                2 |              8 |
|  clkdv/clk12   | mips/dp/regFile/O3                 |                                    |                2 |              8 |
|  clkdv/clk100  | display/myvgatimer/xy/Every4thTick | display/myvgatimer/xy/n_0_y[9]_i_1 |                4 |             10 |
|  clkdv/clk100  | display/myvgatimer/xy/n_0_y[9]_i_1 |                                    |                4 |             10 |
|  clkdv/clk12   |                                    | reset_IBUF                         |               18 |             29 |
|  clkdv/clk12   | mips/dp/regFile/wr                 |                                    |               12 |             96 |
+----------------+------------------------------------+------------------------------------+------------------+----------------+


