{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702186958404 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702186958404 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 14:42:25 2023 " "Processing started: Sun Dec 10 14:42:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702186958404 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186958404 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1PTEST_5 -c 1PTEST_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1PTEST_5 -c 1PTEST_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186958404 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.0/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186959058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702186959391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702186959391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file win_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 WIN_LOSE " "Found entity 1: WIN_LOSE" {  } { { "WIN_LOSE.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/WIN_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_6.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_6 " "Found entity 1: SEG7DEC_6" {  } { { "SEG7DEC_6.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/SEG7DEC_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_5.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_5 " "Found entity 1: SEG7DEC_5" {  } { { "SEG7DEC_5.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/SEG7DEC_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_4.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_4 " "Found entity 1: SEG7DEC_4" {  } { { "SEG7DEC_4.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/SEG7DEC_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_3.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_3 " "Found entity 1: SEG7DEC_3" {  } { { "SEG7DEC_3.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/SEG7DEC_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_2.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_2 " "Found entity 1: SEG7DEC_2" {  } { { "SEG7DEC_2.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/SEG7DEC_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7dec_1.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7dec_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7DEC_1 " "Found entity 1: SEG7DEC_1" {  } { { "SEG7DEC_1.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/SEG7DEC_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready.v 1 1 " "Found 1 design units, including 1 entities, in source file ready.v" { { "Info" "ISGN_ENTITY_NAME" "1 READY " "Found entity 1: READY" {  } { { "READY.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/READY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manage_hp.v 1 1 " "Found 1 design units, including 1 entities, in source file manage_hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MANAGE_HP " "Found entity 1: MANAGE_HP" {  } { { "MANAGE_HP.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/MANAGE_HP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HP hp JOIN.v(2) " "Verilog HDL Declaration information at JOIN.v(2): object \"HP\" differs only in case from object \"hp\" in the same scope" {  } { { "JOIN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/JOIN.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702186970277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "join.v 1 1 " "Found 1 design units, including 1 entities, in source file join.v" { { "Info" "ISGN_ENTITY_NAME" "1 JOIN " "Found entity 1: JOIN" {  } { { "JOIN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/JOIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970278 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "QUESTION INPUT.v(16) " "Verilog HDL Declaration error at INPUT.v(16): identifier \"QUESTION\" is already declared in the present scope" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/INPUT.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1702186970284 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "INPUT INPUT.v(1) " "Ignored design unit \"INPUT\" at INPUT.v(1) due to previous errors" {  } { { "INPUT.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/INPUT.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1702186970284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.v 0 0 " "Found 0 design units, including 0 entities, in source file input.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hp_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 HP_LED " "Found entity 1: HP_LED" {  } { { "HP_LED.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/HP_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db.v 1 1 " "Found 1 design units, including 1 entities, in source file db.v" { { "Info" "ISGN_ENTITY_NAME" "1 DB " "Found entity 1: DB" {  } { { "DB.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/DB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANSWER_1 answer_1 CHECK.v(3) " "Verilog HDL Declaration information at CHECK.v(3): object \"ANSWER_1\" differs only in case from object \"answer_1\" in the same scope" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/CHECK.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702186970307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANSWER_2 answer_2 CHECK.v(3) " "Verilog HDL Declaration information at CHECK.v(3): object \"ANSWER_2\" differs only in case from object \"answer_2\" in the same scope" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/CHECK.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702186970307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ANSWER_3 answer_3 CHECK.v(3) " "Verilog HDL Declaration information at CHECK.v(3): object \"ANSWER_3\" differs only in case from object \"answer_3\" in the same scope" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/CHECK.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702186970307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHECK " "Found entity 1: CHECK" {  } { { "CHECK.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/CHECK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_in.v 1 1 " "Found 1 design units, including 1 entities, in source file btn_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_IN " "Found entity 1: BTN_IN" {  } { { "BTN_IN.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/BTN_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702186970322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/output_files/1PTEST_5.map.smsg " "Generated suppressed messages file C:/Users/OkuhiraShunri/factori/Factorization/1PTEST_5/output_files/1PTEST_5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970338 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702186970400 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 10 14:42:50 2023 " "Processing ended: Sun Dec 10 14:42:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702186970400 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702186970400 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702186970400 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970400 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702186970976 ""}
