
. Module name, LUTS, REGISTERS, SYNC RAMS, DSP48
. FB1_uA, 1233, 2138, 2, 0
.	. FB1_uA_dut, 254, 204, 0, 0
.	.	. IF_ID, 97, 96, 0, 0
.	.	. IM, 77, 32, 0, 0
.	.	. MUX, 79, 0, 0, 0
.	.	. PC, 1, 64, 0, 0
.	. bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078, 0, 0, 0, 0
.	. haps_system_memory_32s_28s_32s_haps_system_memoryDini_156s_123s_122s_1s_Z2_FB1_uA, 192, 128, 1, 0
.	. hstdm_controller_0s_1048576s_0s_4s_12s_48s_32s_2s_FB1_uA, 361, 269, 0, 0
.	. hstdm_memory_Z1_FB1_uA, 181, 203, 1, 0
.	. hstdm_simulation_FB1_uA, 2, 5, 0, 0
.	. hstdm_tx_Z2_0_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_10_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_11_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_12_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_13_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_14_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_15_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_16_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_1_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_2_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_3_FB1_uA, 9, 68, 0, 0
.	. hstdm_tx_Z2_4_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_5_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_6_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_7_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_8_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_9_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_Z2_FB1_uA, 12, 68, 0, 0
.	. hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_0s_FALSE_40s_ULTRASCALE_PLUS_Z1_FB1_uA, 0, 8, 0, 0
.	. hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_0_FB1_uA, 0, 8, 0, 0
.	. hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_1_FB1_uA, 0, 8, 0, 0
.	. hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_2_FB1_uA, 0, 8, 0, 0
.	. hstdm_tx_clkgen_0s_4s_1200s_150s_DATA_AND_CLOCK_1s_TRUE_40s_ULTRASCALE_PLUS_Z1_FB1_uA, 0, 8, 0, 0
.	. hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_0_FB1_uA, 0, 0, 0, 0
.	. hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_1_FB1_uA, 0, 0, 0, 0
.	. hstdm_ultrascale_bitslice_control_8s_40s_DIV2_10s_10s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA, 0, 0, 0, 0
.	. hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_48s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA, 0, 0, 0, 0
.	. hstdm_ultrascale_bitslice_control_8s_40s_DIV2_96s_96s_0s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uA, 0, 0, 0, 0
.	. hstdm_ultrascale_plle3_Z1_0_FB1_uA, 6, 13, 0, 0
.	. hstdm_ultrascale_plle3_Z1_1_FB1_uA, 6, 13, 0, 0
.	. hstdm_ultrascale_plle3_Z1_2_FB1_uA, 6, 13, 0, 0
.	. hstdm_ultrascale_plle3_Z1_3_FB1_uA, 6, 13, 0, 0
.	. hstdm_ultrascale_plle3_Z1_FB1_uA, 6, 13, 0, 0