#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000025edc50d650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025edc51e6c0 .scope module, "tb_control" "tb_control" 3 2;
 .timescale -9 -12;
P_0000025edc508db0 .param/l "BRANCH" 1 3 19, C4<1100011>;
P_0000025edc508de8 .param/l "LOAD" 1 3 17, C4<0000011>;
P_0000025edc508e20 .param/l "OP" 1 3 15, C4<0110011>;
P_0000025edc508e58 .param/l "OPIMM" 1 3 16, C4<0010011>;
P_0000025edc508e90 .param/l "STORE" 1 3 18, C4<0100011>;
v0000025edc57b940_0 .net "ALUCtrl", 2 0, L_0000025edc57ce90;  1 drivers
v0000025edc57b080_0 .net "ALUSrc", 0 0, L_0000025edc57c5d0;  1 drivers
v0000025edc57b4e0_0 .net "Branch", 0 0, L_0000025edc57cf00;  1 drivers
v0000025edc57bb20_0 .net "BranchNE", 0 0, L_0000025edc57c870;  1 drivers
v0000025edc57b9e0_0 .net "MemRead", 0 0, L_0000025edc5221e0;  1 drivers
v0000025edc57bc60_0 .net "MemToReg", 0 0, L_0000025edc5222c0;  1 drivers
v0000025edc57bd00_0 .net "MemWrite", 0 0, L_0000025edc522250;  1 drivers
v0000025edc57bbc0_0 .net "RegWrite", 0 0, L_0000025edc522800;  1 drivers
v0000025edc57be40_0 .var "imm12", 11 0;
v0000025edc57bf80_0 .var "imm13", 12 0;
v0000025edc57b120_0 .var "instr", 31 0;
S_0000025edc51e850 .scope module, "dut" "Control" 3 7, 4 2 0, S_0000025edc51e6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "BranchNE";
    .port_info 8 /OUTPUT 3 "ALUCtrl";
P_0000025edc508ed0 .param/l "BRANCH" 1 4 24, C4<1100011>;
P_0000025edc508f08 .param/l "LOAD" 1 4 22, C4<0000011>;
P_0000025edc508f40 .param/l "OP" 1 4 20, C4<0110011>;
P_0000025edc508f78 .param/l "OPIMM" 1 4 21, C4<0010011>;
P_0000025edc508fb0 .param/l "STORE" 1 4 23, C4<0100011>;
L_0000025edc522800 .functor BUFZ 1, v0000025edc57b8a0_0, C4<0>, C4<0>, C4<0>;
L_0000025edc5221e0 .functor BUFZ 1, v0000025edc57bee0_0, C4<0>, C4<0>, C4<0>;
L_0000025edc522250 .functor BUFZ 1, v0000025edc57b760_0, C4<0>, C4<0>, C4<0>;
L_0000025edc5222c0 .functor BUFZ 1, v0000025edc57b620_0, C4<0>, C4<0>, C4<0>;
L_0000025edc57c5d0 .functor BUFZ 1, v0000025edc512400_0, C4<0>, C4<0>, C4<0>;
L_0000025edc57cf00 .functor BUFZ 1, v0000025edc57b6c0_0, C4<0>, C4<0>, C4<0>;
L_0000025edc57c870 .functor BUFZ 1, v0000025edc57b800_0, C4<0>, C4<0>, C4<0>;
L_0000025edc57ce90 .functor BUFZ 3, v0000025edc512360_0, C4<000>, C4<000>, C4<000>;
v0000025edc51e9e0_0 .net "ALUCtrl", 2 0, L_0000025edc57ce90;  alias, 1 drivers
v0000025edc4e2890_0 .net "ALUSrc", 0 0, L_0000025edc57c5d0;  alias, 1 drivers
v0000025edc51ea80_0 .net "Branch", 0 0, L_0000025edc57cf00;  alias, 1 drivers
v0000025edc512040_0 .net "BranchNE", 0 0, L_0000025edc57c870;  alias, 1 drivers
v0000025edc5120e0_0 .net "MemRead", 0 0, L_0000025edc5221e0;  alias, 1 drivers
v0000025edc512180_0 .net "MemToReg", 0 0, L_0000025edc5222c0;  alias, 1 drivers
v0000025edc512220_0 .net "MemWrite", 0 0, L_0000025edc522250;  alias, 1 drivers
v0000025edc5122c0_0 .net "RegWrite", 0 0, L_0000025edc522800;  alias, 1 drivers
v0000025edc512360_0 .var "aluctrl_r", 2 0;
v0000025edc512400_0 .var "alusrc_r", 0 0;
v0000025edc57b6c0_0 .var "branch_r", 0 0;
v0000025edc57b800_0 .var "branchne_r", 0 0;
v0000025edc57b1c0_0 .net "funct3", 2 0, L_0000025edc57b300;  1 drivers
v0000025edc57bda0_0 .net "funct7", 6 0, L_0000025edc57b440;  1 drivers
v0000025edc57b580_0 .net "instr", 31 0, v0000025edc57b120_0;  1 drivers
v0000025edc57bee0_0 .var "memread_r", 0 0;
v0000025edc57b620_0 .var "memtoreg_r", 0 0;
v0000025edc57b760_0 .var "memwrite_r", 0 0;
v0000025edc57ba80_0 .net "opcode", 6 0, L_0000025edc57b260;  1 drivers
v0000025edc57b8a0_0 .var "regwrite_r", 0 0;
E_0000025edc50b5f0 .event anyedge, v0000025edc57ba80_0, v0000025edc57b1c0_0;
L_0000025edc57b260 .part v0000025edc57b120_0, 0, 7;
L_0000025edc57b300 .part v0000025edc57b120_0, 12, 3;
L_0000025edc57b440 .part v0000025edc57b120_0, 25, 7;
    .scope S_0000025edc51e850;
T_0 ;
    %wait E_0000025edc50b5f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57bee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc512400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b800_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %load/vec4 v0000025edc57ba80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc512400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b620_0, 0, 1;
    %load/vec4 v0000025edc57b1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc512400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc57b620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57b8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc512400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57bee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57b620_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc512400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57b760_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025edc57b6c0_0, 0, 1;
    %load/vec4 v0000025edc57b1c0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000025edc57b800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025edc512400_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000025edc512360_0, 0, 3;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025edc51e6c0;
T_1 ;
    %vpi_call/w 3 26 "$display", "=== TB_CONTROL START ===" {0 0 0};
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 30 "$display", "ADD  -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %pushi/vec4 2146739, 0, 32;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 35 "$display", "XOR  -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %pushi/vec4 2134451, 0, 32;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 40 "$display", "SLL  -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %pushi/vec4 7, 0, 12;
    %store/vec4 v0000025edc57be40_0, 0, 12;
    %load/vec4 v0000025edc57be40_0;
    %concati/vec4 1, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 3, 0, 5;
    %concati/vec4 19, 0, 7;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 46 "$display", "ADDI -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000025edc57be40_0, 0, 12;
    %load/vec4 v0000025edc57be40_0;
    %concati/vec4 0, 0, 5;
    %concati/vec4 2, 0, 3;
    %concati/vec4 2, 0, 5;
    %concati/vec4 3, 0, 7;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 52 "$display", "LW   -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0000025edc57be40_0, 0, 12;
    %load/vec4 v0000025edc57be40_0;
    %parti/s 7, 5, 4;
    %concati/vec4 2, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 2, 0, 3;
    %load/vec4 v0000025edc57be40_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 35, 0, 7;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 58 "$display", "SW   -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000025edc57bf80_0, 0, 13;
    %load/vec4 v0000025edc57bf80_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0000025edc57bf80_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 5;
    %concati/vec4 1, 0, 5;
    %concati/vec4 1, 0, 3;
    %load/vec4 v0000025edc57bf80_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000025edc57bf80_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 99, 0, 7;
    %store/vec4 v0000025edc57b120_0, 0, 32;
    %delay 1000, 0;
    %vpi_call/w 3 64 "$display", "BNE  -> RW=%0d MR=%0d MW=%0d M2R=%0d AS=%0d BR=%0d BNE=%0d ALU=%0d", v0000025edc57bbc0_0, v0000025edc57b9e0_0, v0000025edc57bd00_0, v0000025edc57bc60_0, v0000025edc57b080_0, v0000025edc57b4e0_0, v0000025edc57bb20_0, v0000025edc57b940_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "=== TB_CONTROL DONE ===" {0 0 0};
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_control.v";
    ".\src\control.v";
