{
    "tlul_socket_1n_0002": [
        "tlul_socket_1n_0002",
        "U21YR",
        "module",
        26
    ],
    "tlul_socket_1n_0001": [
        "tlul_socket_1n_0001",
        "NHwkA",
        "module",
        25
    ],
    "prim_alert_pkg": [
        "prim_alert_pkg",
        "na1Bx",
        "module",
        4
    ],
    "prim_secded_inv_64_57_enc": [
        "prim_secded_inv_64_57_enc",
        "mM1nJ",
        "module",
        37
    ],
    "prim_buf_0000_0000": [
        "prim_buf_0000_0000",
        "WLFN9",
        "module",
        48
    ],
    "_vcs_DPI_package": [
        "_vcs_DPI_package",
        "uM9F1",
        "module",
        1
    ],
    "prim_diff_decode_0000": [
        "prim_diff_decode_0000",
        "tER1E",
        "module",
        50
    ],
    "std": [
        "std",
        "reYIK",
        "module",
        2
    ],
    "prim_intr_hw_0000": [
        "prim_intr_hw_0000",
        "JCreP",
        "module",
        36
    ],
    "prim_cipher_pkg": [
        "prim_cipher_pkg",
        "KGFJg",
        "module",
        5
    ],
    "xbar_2to1": [
        "xbar_2to1",
        "BGqA1",
        "module",
        32
    ],
    "tlul_pkg": [
        "tlul_pkg",
        "rKIkK",
        "module",
        11
    ],
    "top_pkg": [
        "top_pkg",
        "twicH",
        "module",
        3
    ],
    "prim_clock_gating_0000": [
        "prim_clock_gating_0000",
        "sT8iC",
        "module",
        49
    ],
    "prim_util_pkg": [
        "prim_util_pkg",
        "GASTi",
        "module",
        6
    ],
    "tlul_cmd_intg_gen_0001": [
        "tlul_cmd_intg_gen_0001",
        "nvZYa",
        "module",
        23
    ],
    "prim_secded_pkg": [
        "prim_secded_pkg",
        "zJKRF",
        "module",
        7
    ],
    "prim_subreg_0001": [
        "prim_subreg_0001",
        "g0m4t",
        "module",
        59
    ],
    "spi_device_dc_fifo": [
        "spi_device_dc_fifo",
        "tEQjK",
        "module",
        30
    ],
    "prim_fifo_sync_0000_0000": [
        "prim_fifo_sync_0000_0000",
        "Vjic9",
        "module",
        52
    ],
    "prim_subreg_pkg": [
        "prim_subreg_pkg",
        "qA4ZE",
        "module",
        8
    ],
    "tlul_socket_1n_0000": [
        "tlul_socket_1n_0000",
        "Nnugb",
        "module",
        24
    ],
    "prim_mubi_pkg": [
        "prim_mubi_pkg",
        "SaG45",
        "module",
        9
    ],
    "prim_ram_1p_pkg": [
        "prim_ram_1p_pkg",
        "JYtvx",
        "module",
        10
    ],
    "ibex_pkg": [
        "ibex_pkg",
        "A0dZk",
        "module",
        16
    ],
    "prim_fifo_sync_cnt_0000": [
        "prim_fifo_sync_cnt_0000",
        "K2W46",
        "module",
        70
    ],
    "prim_pkg": [
        "prim_pkg",
        "vbVTH",
        "module",
        17
    ],
    "gpio_reg_pkg": [
        "gpio_reg_pkg",
        "p5ADd",
        "module",
        12
    ],
    "xbar_1to2": [
        "xbar_1to2",
        "dDIjw",
        "module",
        31
    ],
    "tl_1to2_pkg": [
        "tl_1to2_pkg",
        "qVMGt",
        "module",
        13
    ],
    "prim_subreg_ext_0000": [
        "prim_subreg_ext_0000",
        "h9SmE",
        "module",
        61
    ],
    "tb": [
        "tb",
        "g7hgQ",
        "module",
        18
    ],
    "tl_main_pkg": [
        "tl_main_pkg",
        "ZSLYD",
        "module",
        14
    ],
    "prim_sec_anchor_buf_0000": [
        "prim_sec_anchor_buf_0000",
        "ZTSbv",
        "module",
        55
    ],
    "tl_periph_pkg": [
        "tl_periph_pkg",
        "SeTZy",
        "module",
        15
    ],
    "prim_sec_anchor_buf": [
        "prim_sec_anchor_buf",
        "f1Ba0",
        "module",
        54
    ],
    "tlul_socket_m1_0001": [
        "tlul_socket_m1_0001",
        "ZRFzS",
        "module",
        28
    ],
    "peri_device": [
        "peri_device",
        "ZkHmc",
        "module",
        21
    ],
    "prim_flop_2sync": [
        "prim_flop_2sync",
        "Bs4wn",
        "module",
        53
    ],
    "spi_device_tlul": [
        "spi_device_tlul",
        "RZdgY",
        "module",
        19
    ],
    "prim_subreg_0000": [
        "prim_subreg_0000",
        "yW5IZ",
        "module",
        58
    ],
    "xbar_main": [
        "xbar_main",
        "J41SS",
        "module",
        20
    ],
    "rst_gen": [
        "rst_gen",
        "mm6Cn",
        "module",
        22
    ],
    "ip224uhdlp1p11rf_2048x32m8b2c1s0_t0r0p0d0a1m1h_bmod_0000": [
        "ip224uhdlp1p11rf_2048x32m8b2c1s0_t0r0p0d0a1m1h_bmod_0000",
        "FjUDI",
        "module",
        45
    ],
    "tlul_socket_m1_0000": [
        "tlul_socket_m1_0000",
        "rEf2R",
        "module",
        27
    ],
    "ip224uhdlp1p11rf_2048x32m8b2c1s0_t0r0p0d0a1m1h": [
        "ip224uhdlp1p11rf_2048x32m8b2c1s0_t0r0p0d0a1m1h",
        "zbG4s",
        "module",
        44
    ],
    "mem_tlul": [
        "mem_tlul",
        "wWbu8",
        "module",
        29
    ],
    "ibex_multdiv_fast_0000": [
        "ibex_multdiv_fast_0000",
        "s4Vfp",
        "module",
        87
    ],
    "xbar_periph": [
        "xbar_periph",
        "dgB84",
        "module",
        33
    ],
    "ibex_alu_0000": [
        "ibex_alu_0000",
        "dgwCQ",
        "module",
        78
    ],
    "prim_alert_sender_0000": [
        "prim_alert_sender_0000",
        "QVzRy",
        "module",
        34
    ],
    "ibex_decoder_0000": [
        "ibex_decoder_0000",
        "yn82E",
        "module",
        86
    ],
    "prim_subreg": [
        "prim_subreg",
        "jAAuN",
        "module",
        57
    ],
    "prim_filter_ctr_0000": [
        "prim_filter_ctr_0000",
        "DFUAI",
        "module",
        35
    ],
    "onehot_to_bin_0000": [
        "onehot_to_bin_0000",
        "Cs2Wa",
        "module",
        77
    ],
    "tlul_adapter_host_0000": [
        "tlul_adapter_host_0000",
        "tkBYB",
        "module",
        38
    ],
    "tlul_err_resp": [
        "tlul_err_resp",
        "wUPsu",
        "module",
        39
    ],
    "tlul_fifo_sync": [
        "tlul_fifo_sync",
        "xdFVz",
        "module",
        40
    ],
    "tlul_adapter_reg_0000": [
        "tlul_adapter_reg_0000",
        "KPj1T",
        "module",
        63
    ],
    "tlul_fifo_sync_0000": [
        "tlul_fifo_sync_0000",
        "kQLz0",
        "module",
        41
    ],
    "ip224uhdlp1p11rf_2048x32m8b2c1s0_t0r0p0d0a1m1h_array": [
        "ip224uhdlp1p11rf_2048x32m8b2c1s0_t0r0p0d0a1m1h_array",
        "p4WFT",
        "module",
        46
    ],
    "tlul_rsp_intg_gen_0000": [
        "tlul_rsp_intg_gen_0000",
        "gxar3",
        "module",
        42
    ],
    "tlul_rsp_intg_gen_0001": [
        "tlul_rsp_intg_gen_0001",
        "QqD2y",
        "module",
        43
    ],
    "prim_buf_0000": [
        "prim_buf_0000",
        "SVKvs",
        "module",
        47
    ],
    "prim_fifo_sync_0003": [
        "prim_fifo_sync_0003",
        "WPQ2g",
        "module",
        51
    ],
    "ibex_controller_0000": [
        "ibex_controller_0000",
        "EiW6s",
        "module",
        79
    ],
    "prim_sec_anchor_flop": [
        "prim_sec_anchor_flop",
        "GGPqe",
        "module",
        56
    ],
    "prim_subreg_ext": [
        "prim_subreg_ext",
        "rdA01",
        "module",
        60
    ],
    "prim_subreg_ext_0001": [
        "prim_subreg_ext_0001",
        "jApNg",
        "module",
        62
    ],
    "tlul_cmd_intg_chk": [
        "tlul_cmd_intg_chk",
        "BVmvk",
        "module",
        64
    ],
    "tlul_data_integ_enc": [
        "tlul_data_integ_enc",
        "vCPGK",
        "module",
        65
    ],
    "tlul_err": [
        "tlul_err",
        "FwCJb",
        "module",
        66
    ],
    "tlul_sram_byte_0000": [
        "tlul_sram_byte_0000",
        "pKExD",
        "module",
        67
    ],
    "ibex_core_0000": [
        "ibex_core_0000",
        "NKVwf",
        "module",
        68
    ],
    "ibex_register_file_ff_0000": [
        "ibex_register_file_ff_0000",
        "WEzvH",
        "module",
        69
    ],
    "ibex_counter_0001": [
        "ibex_counter_0001",
        "nN8Sc",
        "module",
        81
    ],
    "prim_secded_inv_64_57_dec": [
        "prim_secded_inv_64_57_dec",
        "jq2YJ",
        "module",
        71
    ],
    "ibex_cs_registers_0000": [
        "ibex_cs_registers_0000",
        "ZYcQd",
        "module",
        72
    ],
    "ibex_ex_block_0000": [
        "ibex_ex_block_0000",
        "Yw9K4",
        "module",
        73
    ],
    "ibex_id_stage_0000": [
        "ibex_id_stage_0000",
        "z1VhH",
        "module",
        74
    ],
    "ibex_if_stage_0000": [
        "ibex_if_stage_0000",
        "L7dFI",
        "module",
        75
    ],
    "ibex_csr_0000_0000": [
        "ibex_csr_0000_0000",
        "anrUZ",
        "module",
        82
    ],
    "ibex_wb_stage_0000": [
        "ibex_wb_stage_0000",
        "feu9J",
        "module",
        76
    ],
    "ibex_counter_0000": [
        "ibex_counter_0000",
        "a8P8Z",
        "module",
        80
    ],
    "ibex_csr_0000_0002": [
        "ibex_csr_0000_0002",
        "xqBig",
        "module",
        83
    ],
    "ibex_csr_0000_0003": [
        "ibex_csr_0000_0003",
        "Sv6kR",
        "module",
        84
    ],
    "ibex_csr_0000_0004": [
        "ibex_csr_0000_0004",
        "zkFgi",
        "module",
        85
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module",
        88
    ]
}