Digital Logic Schematic & State Machine:
![image](https://github.com/Tony-TTran/Hang_Man_FPGA/assets/145072453/e659d105-02f7-4e56-9dda-4e7db94ce2de)

![Hang_Man_Schematic](https://github.com/Tony-TTran/Hang_Man_FPGA/assets/145072453/2a357b6f-27a6-45b3-9fbf-648d72a00b11)
