Digraph G {
ADD1[opcode=add];
LOAD3[opcode=load, ref_name="fr", size=0, offset="0, 0", cycles=1];
SEXT4[opcode=const, value=8208];
MUL5[opcode=mul];
LSHR6[opcode=lshr];
AND7[opcode=and];
LSHR8[opcode=lshr];
ADD9[opcode=add];
AND10[opcode=const, value=65535];
LOAD12[opcode=load, ref_name="fi", size=0, offset="0, 0", cycles=1];
SEXT13[opcode=const, value=8208];
MUL14[opcode=mul];
LSHR15[opcode=lshr];
AND16[opcode=and];
LSHR17[opcode=lshr];
ADD18[opcode=add];
AND19[opcode=const, value=65535];
SUB20[opcode=sub];
MUL21[opcode=mul];
LSHR22[opcode=lshr];
AND23[opcode=and];
LSHR24[opcode=lshr];
ADD25[opcode=add];
AND26[opcode=const, value=65535];
MUL27[opcode=mul];
LSHR28[opcode=lshr];
AND29[opcode=and];
LSHR30[opcode=lshr];
ADD31[opcode=add];
AND32[opcode=const, value=65535];
ADD33[opcode=add];
LOAD35[opcode=load, ref_name="fr", size=0, offset="0, 0", cycles=1];
LOAD37[opcode=load, ref_name="fi", size=0, offset="0, 0", cycles=1];
ASHR38[opcode=ashr];
ASHR39[opcode=ashr];
SUB40[opcode=sub];
STORE41[opcode=store, ref_name="fr", size=0, offset="0, 0", cycles=1];
SUB42[opcode=sub];
STORE43[opcode=store, ref_name="fi", size=0, offset="0, 0", cycles=1];
ADD44[opcode=add];
STORE45[opcode=store, ref_name="fr", size=0, offset="0, 0", cycles=1];
ADD46[opcode=add];
STORE47[opcode=store, ref_name="fi", size=0, offset="0, 0", cycles=1];
INPUT51[opcode=INPUT];
INPUT52[opcode=INPUT];
CONST53[opcode=const, value=14];
CONST54[opcode=const, value=1];
CONST55[opcode=const, value=15];
INPUT56[opcode=INPUT];
CONST57[opcode=const, value=14];
CONST58[opcode=const, value=1];
CONST59[opcode=const, value=15];
CONST60[opcode=const, value=14];
CONST61[opcode=const, value=1];
CONST62[opcode=const, value=15];
CONST63[opcode=const, value=14];
CONST64[opcode=const, value=1];
CONST65[opcode=const, value=15];
INPUT66[opcode=INPUT];
INPUT67[opcode=INPUT];
MUL70[opcode=MUL];
CONST71[opcode=const, value=2];
MUL72[opcode=MUL];
CONST73[opcode=const, value=2];
MUL74[opcode=MUL];
CONST75[opcode=const, value=2];
MUL76[opcode=MUL];
CONST77[opcode=const, value=2];
ACC80[opcode=acc, acc_params="0, 0, 1, 1", acc_first=0];
INPUT51->ADD1[operand=1];
LOAD3->SEXT4[operand=0];
SEXT4->MUL27[operand=0];
SEXT4->MUL5[operand=0];
INPUT52->MUL5[operand=1];
MUL5->LSHR8[operand=0];
MUL5->LSHR6[operand=0];
CONST53->LSHR6[operand=1];
LSHR6->AND7[operand=0];
CONST54->AND7[operand=1];
AND7->ADD9[operand=0];
CONST55->LSHR8[operand=1];
LSHR8->ADD9[operand=1];
ADD9->AND10[operand=0];
AND10->SUB20[operand=0];
LOAD12->SEXT13[operand=0];
SEXT13->MUL21[operand=0];
SEXT13->MUL14[operand=0];
INPUT56->MUL14[operand=1];
MUL14->LSHR17[operand=0];
MUL14->LSHR15[operand=0];
CONST57->LSHR15[operand=1];
LSHR15->AND16[operand=0];
CONST58->AND16[operand=1];
AND16->ADD18[operand=0];
CONST59->LSHR17[operand=1];
LSHR17->ADD18[operand=1];
ADD18->AND19[operand=0];
AND19->SUB20[operand=1];
SUB20->ADD44[operand=0];
SUB20->SUB40[operand=1];
INPUT52->MUL21[operand=1];
MUL21->LSHR24[operand=0];
MUL21->LSHR22[operand=0];
CONST60->LSHR22[operand=1];
LSHR22->AND23[operand=0];
CONST61->AND23[operand=1];
AND23->ADD25[operand=0];
CONST62->LSHR24[operand=1];
LSHR24->ADD25[operand=1];
ADD25->AND26[operand=0];
AND26->ADD33[operand=0];
INPUT56->MUL27[operand=1];
MUL27->LSHR30[operand=0];
MUL27->LSHR28[operand=0];
CONST63->LSHR28[operand=1];
LSHR28->AND29[operand=0];
CONST64->AND29[operand=1];
AND29->ADD31[operand=0];
CONST65->LSHR30[operand=1];
LSHR30->ADD31[operand=1];
ADD31->AND32[operand=0];
AND32->ADD33[operand=1];
ADD33->ADD46[operand=0];
ADD33->SUB42[operand=1];
LOAD35->ASHR38[operand=0];
LOAD37->ASHR39[operand=0];
INPUT66->ASHR38[operand=1];
ASHR38->ADD44[operand=1];
ASHR38->SUB40[operand=0];
INPUT66->ASHR39[operand=1];
ASHR39->ADD46[operand=1];
ASHR39->SUB42[operand=0];
SUB40->STORE41[operand=0];
SUB42->STORE43[operand=0];
ADD44->STORE45[operand=0];
ADD46->STORE47[operand=0];
ADD1->MUL70[operand=0];
CONST71->MUL70[operand=1];
ADD1->MUL72[operand=0];
CONST73->MUL72[operand=1];
CONST75->MUL74[operand=1];
CONST77->MUL76[operand=1];
ACC80->ADD1[operand=0];
ACC80->MUL74[operand=0];
ACC80->MUL76[operand=0];
MUL70->LOAD3[operand=0];
MUL72->LOAD12[operand=0];
MUL74->LOAD35[operand=0];
MUL76->LOAD37[operand=0];
MUL70->STORE41[operand=1];
MUL72->STORE43[operand=1];
MUL74->STORE45[operand=1];
MUL76->STORE47[operand=1];
INPUT67->ACC80[operand=0];
}
