Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s50an-4-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "full_adder.v" in library work
Compiling verilog file "multibit_adder.v" in library work
Module <full_adder> compiled
Compiling verilog file "SignExtend.v" in library work
Module <multibit_adder> compiled
Compiling verilog file "Registers.v" in library work
Module <SignExtend> compiled
Compiling verilog file "PC.v" in library work
Module <Registers> compiled
Compiling verilog file "mux.v" in library work
Module <PC> compiled
Compiling verilog file "FreqDivider.v" in library work
Module <mux> compiled
Compiling verilog file "DataMemory.v" in library work
Module <FreqDivider> compiled
Compiling verilog file "Control.v" in library work
Module <DataMemory> compiled
Compiling verilog file "BCDTo7Seg.v" in library work
Module <Control> compiled
Compiling verilog file "ALU.v" in library work
Module <BCDTo7Seg> compiled
Compiling verilog file "Main.v" in library work
Module <ALU> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <FreqDivider> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <SignExtend> in library <work>.

Analyzing hierarchy for module <Registers> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <PC> in library <work>.

Analyzing hierarchy for module <multibit_adder> in library <work>.

Analyzing hierarchy for module <BCDTo7Seg> in library <work>.

Analyzing hierarchy for module <full_adder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
WARNING:Xst:863 - "Main.v" line 75: Name conflict (<addToMux> and <AddToMux>, renaming addToMux as addtomux_rnm0).
WARNING:Xst:863 - "Main.v" line 31: Name conflict (<MemToReg> and <MemtoReg>, renaming MemToReg as memtoreg_rnm0).
Module <Main> is correct for synthesis.
 
Analyzing module <FreqDivider> in library <work>.
Module <FreqDivider> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <SignExtend> in library <work>.
Module <SignExtend> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
Module <Registers> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
WARNING:Xst:905 - "DataMemory.v" line 40: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <register>, <Address>, <WriteData>
Module <DataMemory> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
Module <PC> is correct for synthesis.
 
Analyzing module <multibit_adder> in library <work>.
Module <multibit_adder> is correct for synthesis.
 
Analyzing module <full_adder> in library <work>.
Module <full_adder> is correct for synthesis.
 
Analyzing module <BCDTo7Seg> in library <work>.
Module <BCDTo7Seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <DataMemory> has a constant value of 10000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <FreqDivider>.
    Related source file is "FreqDivider.v".
    Found 1-bit register for signal <clkout>.
    Found 32-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <FreqDivider> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
WARNING:Xst:1305 - Output <ALUOp> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MemRead> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Branch> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RegDst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <RegWrite> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MemWrite> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ALUSrc> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <MemtoReg> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <arr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Control> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
Unit <mux> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "SignExtend.v".
Unit <SignExtend> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
    Found 4x8-bit dual-port RAM <Mram_register> for signal <register>.
    Found 4x8-bit dual-port RAM <Mram_register_ren> for signal <register>.
    Found 8-bit register for signal <ReadData1>.
    Found 8-bit register for signal <ReadData2>.
    Summary:
	inferred   2 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <Registers> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <Address<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <register_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <register_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <ReadData>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <BCDTo7Seg>.
    Related source file is "BCDTo7Seg.v".
    Found 16x8-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <BCDTo7Seg> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "full_adder.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <full_adder> synthesized.


Synthesizing Unit <multibit_adder>.
    Related source file is "multibit_adder.v".
Unit <multibit_adder> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
Unit <ALU> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:653 - Signal <memtoreg_rnm0> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <addtomux_rnm0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemtoReg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <MemWrite> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <AddToMux> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x8-bit dual-port RAM                                 : 2
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 33
 8-bit latch                                           : 33
# Multiplexers                                         : 1
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 24
 1-bit xor3                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <T2> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T3> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T4> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T5> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T6> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T7> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T8> is unconnected in block <T1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T11> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T1> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T2> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T3> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T5> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T6> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <T7> is unconnected in block <Main>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Registers>.
INFO:Xst:3231 - The small RAM <Mram_register> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <ReadReg1>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_register_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <RegWrite>      | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <ReadReg2>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Registers> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x8-bit dual-port distributed RAM                     : 2
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Latches                                              : 33
 8-bit latch                                           : 33
# Multiplexers                                         : 1
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 24
 1-bit xor3                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <T6/T1> of the block <multibit_adder> are unconnected in block <Main>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <T7> of the block <DataMemory> are unconnected in block <Main>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:1710 - FF/Latch <ReadData_0> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_1> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_2> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_3> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_4> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_5> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_6> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ReadData_7> (without init value) has a constant value of 0 in block <DataMemory>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Main> ...

Optimizing unit <Registers> ...

Optimizing unit <PC> ...
WARNING:Xst:1710 - FF/Latch <T9/out_7> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T9/out_6> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T9/out_5> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T9/out_4> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T9/out_3> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <T9/out_2> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <T4/Mram_register_ren8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren7> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren6> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren5> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren4> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren3> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren2> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register_ren1> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register8> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register7> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register6> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register5> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register4> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register3> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register2> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/Mram_register1> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_7> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_6> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_5> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_4> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_3> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_2> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_1> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData2_0> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_7> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_6> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_5> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_4> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_3> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_2> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_1> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <T4/ReadData1_0> of sequential type is unconnected in block <Main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 1
#      LUT4                        : 8
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 35
#      FD                          : 1
#      FDE                         : 1
#      FDR                         : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      OBUF                        : 24
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50antqg144-4 

 Number of Slices:                       23  out of    704     3%  
 Number of Slice Flip Flops:             35  out of   1408     2%  
 Number of 4 input LUTs:                 42  out of   1408     2%  
 Number of IOs:                          34
 Number of bonded IOBs:                  25  out of    108    23%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 33    |
T0/clkout                          | NONE(T9/out_1)         | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.442ns (Maximum Frequency: 183.756MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.642ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 5.442ns (frequency: 183.756MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               5.442ns (Levels of Logic = 32)
  Source:            T0/cnt_1 (FF)
  Destination:       T0/cnt_31 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: T0/cnt_1 to T0/cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  T0/cnt_1 (T0/cnt_1)
     LUT1:I0->O            1   0.648   0.000  T0/Mcount_cnt_cy<1>_rt (T0/Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  T0/Mcount_cnt_cy<1> (T0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<2> (T0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<3> (T0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<4> (T0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<5> (T0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<6> (T0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<7> (T0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<8> (T0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<9> (T0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<10> (T0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<11> (T0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<12> (T0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<13> (T0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<14> (T0/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<15> (T0/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<16> (T0/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<17> (T0/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<18> (T0/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<19> (T0/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<20> (T0/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<21> (T0/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<22> (T0/Mcount_cnt_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<23> (T0/Mcount_cnt_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<24> (T0/Mcount_cnt_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<25> (T0/Mcount_cnt_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<26> (T0/Mcount_cnt_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<27> (T0/Mcount_cnt_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<28> (T0/Mcount_cnt_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  T0/Mcount_cnt_cy<29> (T0/Mcount_cnt_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  T0/Mcount_cnt_cy<30> (T0/Mcount_cnt_cy<30>)
     XORCY:CI->O           1   0.844   0.000  T0/Mcount_cnt_xor<31> (Result<31>)
     FDR:D                     0.252          T0/cnt_31
    ----------------------------------------
    Total                      5.442ns (4.852ns logic, 0.590ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'T0/clkout'
  Clock period: 2.097ns (frequency: 476.872MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.097ns (Levels of Logic = 1)
  Source:            T9/out_0 (FF)
  Destination:       T9/out_1 (FF)
  Source Clock:      T0/clkout rising
  Destination Clock: T0/clkout rising

  Data Path: T9/out_0 to T9/out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.611  T9/out_0 (T9/out_0)
     LUT2:I1->O            1   0.643   0.000  T10/T2/Mxor_s_xo<0>1 (MuxToPC<1>)
     FD:D                      0.252          T9/out_1
    ----------------------------------------
    Total                      2.097ns (1.486ns logic, 0.611ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'T0/clkout'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 1)
  Source:            T9/out_0 (FF)
  Destination:       ReadAddress<0> (PAD)
  Source Clock:      T0/clkout rising

  Data Path: T9/out_0 to ReadAddress<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.531  T9/out_0 (T9/out_0)
     OBUF:I->O                 4.520          ReadAddress_0_OBUF (ReadAddress<0>)
    ----------------------------------------
    Total                      5.642ns (5.111ns logic, 0.531ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.59 secs
 
--> 


Total memory usage is 546444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  127 (   0 filtered)
Number of infos    :    4 (   0 filtered)

