// Seed: 159340390
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    id_7,
    input tri0 id_5
);
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output logic id_7,
    input tri0 id_8,
    output logic id_9,
    input wor id_10,
    output logic id_11,
    input logic id_12,
    input wire id_13,
    input logic id_14,
    output logic id_15,
    id_19 = 1,
    output supply0 id_16,
    input logic id_17
);
  always begin : LABEL_0
    if (-1) $display;
    @(posedge id_10)
    if (id_13) begin : LABEL_0
      @(id_8) begin : LABEL_0
        id_15 <= id_17;
      end
      id_9 <= id_12;
      id_7 <= ~-1 == -1 ? id_14 : id_3 ? id_14 : -1;
    end
    id_11 <= id_19;
  end
  module_0 modCall_1 (
      id_0,
      id_10,
      id_16,
      id_2,
      id_4,
      id_3
  );
  assign modCall_1.id_2 = 0;
  wire id_20;
endmodule
