/**
  * @copyright Copyright (c) 2022, HiSilicon (Shanghai) Technologies Co., Ltd. All rights reserved.
  * Redistribution and use in source and binary forms, with or without modification, are permitted provided that the
  * following conditions are met:
  * 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following
  * disclaimer.
  * 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the
  * following disclaimer in the documentation and/or other materials provided with the distribution.
  * 3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote
  * products derived from this software without specific prior written permission.
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  * @file    flash_ip.h
  * @author  MCU Driver Team
  * @brief   FLASH module driver.
  * @details This file provides firmware functions to manage the following
  *          functionalities of the FLASH.
  *          + Register definition structure
  *          + Basic parameter configuration macro
  */

/* Define to prevent recursive inclusion ----------------------------------------*/
#ifndef McuMagicTag_FLASH_IP_H
#define McuMagicTag_FLASH_IP_H

/* Includes ---------------------------------------------------------------------*/
#include "baseinc.h"

/* Macro definitions -----------------------------------------------------------*/
#ifdef FLASH_PARAM_CHECK
#define FLASH_ASSERT_PARAM  BASE_FUNC_ASSERT_PARAM
#define FLASH_PARAM_CHECK_NO_RET BASE_FUNC_PARAMCHECK_NO_RET
#define FLASH_PARAM_CHECK_WITH_RET BASE_FUNC_PARAMCHECK_WITH_RET
#else
#define FLASH_ASSERT_PARAM(para)  ((void)0U)
#define FLASH_PARAM_CHECK_NO_RET(para) ((void)0U)
#define FLASH_PARAM_CHECK_WITH_RET(para, ret) ((void)0U)
#endif

/**
  * @addtogroup FLASH
  * @{
  */

/**
  * @defgroup FLASH_IP FLASH_IP
  * @brief FLASH_IP: flash_v1
  * @{
  */

#define FLASH_BASE                        0x0U            /* Flash PE operation base address. */
#define FLASH_READ_BASE                   0x3000000U      /* Base address for the flash read operation. */
#define FLASH_ONE_PAGE_SIZE               0x400U          /* Size of a page, unit: bytes. 1K. */
#define FLASH_ONE_PAGE_WORD_SIZE          0x100U          /* Size of a page, unit: word. 1K. */

#define FLASH_KEY_REGISTER_UNLOCK_VALUE   0xFEDCBA98
#define FLASH_KEY_REGISTER_LOCK_VALUE     0x0

#define FLASH_MAX_PGM_BYTE_SIZE           0x100
#define FLASH_MAX_PGM_WORD_SIZE           0x40
#define FLASH_MIN_PGM_BYTES_SIZE          0x10
#define FLASH_MIN_PGM_WORDS_SIZE          4
#define FLASH_PGM_WORDS_LEGAL_DIVISOR     4
#define FLASH_ONE_WORD_BYTES_SIZE         4

#define FLASH_PGM_WDATA_BYTE_SIZE         8
#define FLASH_INFORMATUON_CAPACITY_POS    16
#define FLASH_INFORMATUON_CAPACITY_MASK  (0xFFFF << FLASH_INFORMATUON_CAPACITY_POS)

#define FLASH_PGM_WBUF_CNT_POS            8
#define FLASH_PGM_WBUF_CNT_MASK          (0xFF << FLASH_PGM_WBUF_CNT_POS)

#define FLASH_MAX_CMD_PROGRAM_SIZE        0x10  /* The value is cmd program size, unit: 32bits. */

#define FLASH_SRAM_START_ADDRESS          0x04000000
#define FLASH_SRAM_END_ADDRESS            0x04007FFF
#define FLASH_MAIN_RNG_START_ADDRESS      0x03000000

/* Only this chips are supported 128K. */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNPIKA) || defined (CHIP_3061MNNICA) || \
    defined (CHIP_3061MNNIKA)
#define FLASH_MAIN_RNG_END_ADDRESS        0x0301FFFF
#define FLASH_MAX_SIZE                    0x20000U        /* Flash space size 128k bytes. */
#define FLASH_MAX_PAGE_NUM                128
#else
#define FLASH_MAIN_RNG_END_ADDRESS        0x0300FFFF  /* The chip only is supported 64K. */
#define FLASH_MAX_SIZE                    0x10000U        /* Flash space size 64k bytes. */
#define FLASH_MAX_PAGE_NUM                64  /* The chip only is supported 64K. */
#endif

/**
  * @defgroup FLASH_Param_Def FLASH Parameters Definition
  * @brief Definition of FLASH configuration parameters.
  * @{
  */
/* Typedef definitions --------------------------------------------------------*/
/**
  * @brief PE Operation Mode Enumeration Definition.
  */
typedef enum {
    FLASH_PE_OP_BLOCK = 0x00000000U,
    FLASH_PE_OP_IT    = 0x00000001U
} FLASH_PE_OpMode;

/**
  * @brief Erase operation type enumeration definition.
  */
typedef enum {
    FLASH_ERASE_MODE_PAGE = 0x00000004U,
    FLASH_ERASE_MODE_CHIP = 0x00000006U
} FLASH_EraseMode;

/**
  * @brief Flash page address enumeration.
  */
typedef enum {
    FLASH_PAGE_0 = FLASH_BASE,
    FLASH_PAGE_1 = FLASH_BASE + FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_2 = FLASH_BASE + 2 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_3 = FLASH_BASE + 3 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_4 = FLASH_BASE + 4 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_5 = FLASH_BASE + 5 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_6 = FLASH_BASE + 6 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_7 = FLASH_BASE + 7 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_8 = FLASH_BASE + 8 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_9 = FLASH_BASE + 9 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_10 = FLASH_BASE + 10 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_11 = FLASH_BASE + 11 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_12 = FLASH_BASE + 12 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_13 = FLASH_BASE + 13 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_14 = FLASH_BASE + 14 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_15 = FLASH_BASE + 15 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_16 = FLASH_BASE + 16 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_17 = FLASH_BASE + 17 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_18 = FLASH_BASE + 18 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_19 = FLASH_BASE + 19 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_20 = FLASH_BASE + 20 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_21 = FLASH_BASE + 21 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_22 = FLASH_BASE + 22 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_23 = FLASH_BASE + 23 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_24 = FLASH_BASE + 24 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_25 = FLASH_BASE + 25 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_26 = FLASH_BASE + 26 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_27 = FLASH_BASE + 27 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_28 = FLASH_BASE + 28 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_29 = FLASH_BASE + 29 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_30 = FLASH_BASE + 30 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_31 = FLASH_BASE + 31 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_32 = FLASH_BASE + 32 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_33 = FLASH_BASE + 33 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_34 = FLASH_BASE + 34 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_35 = FLASH_BASE + 35 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_36 = FLASH_BASE + 36 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_37 = FLASH_BASE + 37 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_38 = FLASH_BASE + 38 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_39 = FLASH_BASE + 39 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_40 = FLASH_BASE + 40 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_41 = FLASH_BASE + 41 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_42 = FLASH_BASE + 42 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_43 = FLASH_BASE + 43 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_44 = FLASH_BASE + 44 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_45 = FLASH_BASE + 45 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_46 = FLASH_BASE + 46 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_47 = FLASH_BASE + 47 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_48 = FLASH_BASE + 48 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_49 = FLASH_BASE + 49 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_50 = FLASH_BASE + 50 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_51 = FLASH_BASE + 51 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_52 = FLASH_BASE + 52 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_53 = FLASH_BASE + 53 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_54 = FLASH_BASE + 54 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_55 = FLASH_BASE + 55 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_56 = FLASH_BASE + 56 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_57 = FLASH_BASE + 57 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_58 = FLASH_BASE + 58 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_59 = FLASH_BASE + 59 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_60 = FLASH_BASE + 60 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_61 = FLASH_BASE + 61 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_62 = FLASH_BASE + 62 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_63 = FLASH_BASE + 63 * FLASH_ONE_PAGE_SIZE,
    /* Only this chips are supported 128K. */
#if defined (CHIP_3061MNPICA) || defined (CHIP_3061MNPIKA) || defined (CHIP_3061MNNICA) || defined (CHIP_3061MNNIKA)
    FLASH_PAGE_64 = FLASH_BASE + 64 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_65 = FLASH_BASE + 65 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_66 = FLASH_BASE + 66 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_67 = FLASH_BASE + 67 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_68 = FLASH_BASE + 68 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_69 = FLASH_BASE + 69 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_70 = FLASH_BASE + 70 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_71 = FLASH_BASE + 71 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_72 = FLASH_BASE + 72 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_73 = FLASH_BASE + 73 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_74 = FLASH_BASE + 74 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_75 = FLASH_BASE + 75 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_76 = FLASH_BASE + 76 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_77 = FLASH_BASE + 77 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_78 = FLASH_BASE + 78 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_79 = FLASH_BASE + 79 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_80 = FLASH_BASE + 80 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_81 = FLASH_BASE + 81 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_82 = FLASH_BASE + 82 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_83 = FLASH_BASE + 83 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_84 = FLASH_BASE + 84 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_85 = FLASH_BASE + 85 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_86 = FLASH_BASE + 86 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_87 = FLASH_BASE + 87 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_88 = FLASH_BASE + 88 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_89 = FLASH_BASE + 89 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_90 = FLASH_BASE + 90 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_91 = FLASH_BASE + 91 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_92 = FLASH_BASE + 92 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_93 = FLASH_BASE + 93 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_94 = FLASH_BASE + 94 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_95 = FLASH_BASE + 95 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_96 = FLASH_BASE + 96 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_97 = FLASH_BASE + 97 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_98 = FLASH_BASE + 98 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_99 = FLASH_BASE + 99 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_100 = FLASH_BASE + 100 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_101 = FLASH_BASE + 101 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_102 = FLASH_BASE + 102 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_103 = FLASH_BASE + 103 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_104 = FLASH_BASE + 104 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_105 = FLASH_BASE + 105 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_106 = FLASH_BASE + 106 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_107 = FLASH_BASE + 107 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_108 = FLASH_BASE + 108 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_109 = FLASH_BASE + 109 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_110 = FLASH_BASE + 110 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_111 = FLASH_BASE + 111 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_112 = FLASH_BASE + 112 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_113 = FLASH_BASE + 113 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_114 = FLASH_BASE + 114 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_115 = FLASH_BASE + 115 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_116 = FLASH_BASE + 116 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_117 = FLASH_BASE + 117 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_118 = FLASH_BASE + 118 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_119 = FLASH_BASE + 119 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_120 = FLASH_BASE + 120 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_121 = FLASH_BASE + 121 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_122 = FLASH_BASE + 122 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_123 = FLASH_BASE + 123 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_124 = FLASH_BASE + 124 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_125 = FLASH_BASE + 125 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_126 = FLASH_BASE + 126 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_127 = FLASH_BASE + 127 * FLASH_ONE_PAGE_SIZE,
    FLASH_PAGE_MAX = FLASH_PAGE_127
#else
    FLASH_PAGE_MAX = FLASH_PAGE_63
#endif
} FLASH_SectorAddr;

/**
  * @brief Flash operation word enumeration definition.
  */
typedef enum {
    FLASH_OPERATION_READ         = 0x00000001U,
    FLASH_OPERATION_PROGRAM      = 0x00000002U,
    FLASH_OPERATION_ERASE        = 0x00000004U,
    FLASH_OPERATION_MASS_ERASE   = 0x00000006U
} FLASH_OperationType;

/**
  * @brief Flash operation cmd code enumeration definition.
  */
typedef enum {
    FLASH_CMD_READ           = 0x00000001U,
    FLASH_CMD_MAIN_PROGEAM   = 0x00000002U,
    FLASH_CMD_INFO_PROGEAM   = 0x00000003U,
    FLASH_CMD_MAIN_ERASE     = 0x00000004U,
    FLASH_CMD_INFO_ERASE     = 0x00000005U,
    FLASH_CMD_MASS_ERASE     = 0x00000006U
} FLASH_CmdCodeType;

/**
  * @brief Callback Triggering Event Enumeration Definition
  */
typedef enum {
    FLASH_WRITE_EVENT_SUCCESS,
    FLASH_WRITE_EVENT_DONE,
    FLASH_WRITE_EVENT_FAIL,
    FLASH_ERASE_EVENT_SUCCESS,
    FLASH_ERASE_EVENT_DONE,
    FLASH_ERASE_EVENT_FAIL,
} FLASH_CallBackEvent;

/**
  * @brief FLASH extend handle, configuring some special parameters.
  */
typedef struct {
    unsigned int onceOperateLen; /* Length of the flash memory to be operaten, write unit: byte, erase unit: page. */
} FLASH_ExtendHandle;

/**
  * @brief User-defined callback function.
  */
typedef struct {
    /** Event callback function of the flash module */
    void (*FlashCallBack)(void *handle, FLASH_CallBackEvent event, unsigned int opAddr);
} FLASH_UserCallBcak;
/**
  * @}
  */

/**
  * @defgroup FLASH_Reg_Def FLASH Register Definition
  * @brief register mapping structure
  * @{
  */

/**
  * @brief EFLASH command registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int cmd_start     : 1; /**< Write 0:no effect, 1:start cmd operation;
                                             Read 0:cmd operation is complete, 1:cmd operation isn't complete. */
        unsigned int reserved0     : 5;
        unsigned int exec_state    : 2; /**< Read 0: no operation or operation completed,
                                                  1: an operation is being performed,
                                                  2: the operation is complete. */
        unsigned int cmd_code      : 3; /**< Values represent 1: read,
                                             2: main_rgn Program,
                                             3: info_rgn Program,
                                             4: main_rgn Erase,
                                             5: info_rgn Erase,
                                             6: mass erase. */
        unsigned int reserved1     : 9;
        unsigned int cmd_pgm_size  : 6; /**< Program Size, unit:word(32bits).
                                             0x0:2, 0x1:4, 0x2:8,..., 0x0F:60, 0x10:64,
                                             other values are invalid. */
        unsigned int reserved2     : 2;
        unsigned int cmd_read_size : 2; /**< Read Size, unit:word(32bits). 0x0:1, 0x1:4, 0x2:8, 0x3:12. */
        unsigned int reserved3     : 2;
    } BIT;
} volatile EFLASH_CMD_REG;

/**
  * @brief EFLASH address registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0 : 2;
        unsigned int cmd_addr : 22;   /**< Program, erase, or read start address register. Unit:byte(8bits).
                                           start address of Main_rgn: 0x00_0000,
                                           start address of info_rgn: 0x80_0000,
                                           note: the lower 2 bits cannot be written. */
        unsigned int reserved1 : 8;
    } BIT;
} volatile EFLASH_ADDR_REG;

/**
  * @brief Command configuration registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0 : 1;
        unsigned int int_mode : 1;   /**< Command operation mode 0:blocking mode, 1:interrupt mode. */
        unsigned int reserved1 : 30;
    } BIT;
} volatile CMD_CFG_COMMON_REG;

/**
  * @brief The raw interrupt status registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0            : 4;
        unsigned int int_raw_finish       : 1; /**< Operation completion status,
                                                    0:no operation performed or operation completed,
                                                    1:the operation completed. */
        unsigned int reserved1            : 11;
        unsigned int int_raw_err_illegal  : 1; /**< Invalid cmd operation errors, 0:no errors,
                                                    1:cmd operation error. */
        unsigned int int_raw_err_erase    : 1; /**< ERASE error, 0:pass, 1:failure. */
        unsigned int int_raw_err_ahb      : 1; /**< AHB request error, 0:no errors, 1:AHB read address request
                                                    exceeds the range of MAIN Information Region or
                                                    AHB write request occurs. */
        unsigned int int_raw_err_ecc_corr : 1; /**< MAIN Information Region Read Data ECC Correction Error,
                                                    0:no errors, 1:Uncorrectable ECC error occurred. */
        unsigned int int_raw_err_ecc_chk  : 1; /**< MAIN Information Region read data ECC error, 0:no errors,
                                                    1:an ECC check error occurred. */
        unsigned int reserved2            : 11;
    } BIT;
} volatile INT_RAW_STATUS_REG;

/**
  * @brief The interrupt status registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0        : 4;
        unsigned int int_finish       : 1;    /**< Operation completion status,
                                                   0:no operation performed or operation completed,
                                                   1:the operation completed. */
        unsigned int reserved1        : 11;
        unsigned int int_err_illegal  : 1;    /**< Invalid cmd operation errors, 0:no errors,
                                                   1:cmd operation error. */
        unsigned int int_err_erase    : 1;    /**< ERASE error, 0:pass, 1:failure. */
        unsigned int int_err_ahb      : 1;    /**< AHB request error, 0:no errors, 1:AHB read address request
                                                   exceeds the range of MAIN Information Region or
                                                   AHB write request occurs. */
        unsigned int int_err_ecc_corr : 1;    /**< MAIN Information Region Read Data ECC Correction Error, 0:no errors,
                                                   1:Uncorrectable ECC error occurred. */
        unsigned int int_err_ecc_chk  : 1;    /**< MAIN Information Region read data ECC error, 0:no errors,
                                                   1:an ECC check error occurred. */
        unsigned int reserved2        : 11;
    } BIT;
} volatile INT_STATUS_REG;

/**
  * @brief The interrupt enable configuration registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0           : 4;
        unsigned int int_en_finish       : 1;  /**< Operation completion interrupt enable, 0:disable, 1:enable. */
        unsigned int reserved1           : 11;
        unsigned int int_en_err_illegal  : 1;  /**< Invalid Cmd operation error interrupt enable,
                                                    0:disable, 1:enable. */
        unsigned int int_en_err_erase    : 1;  /**< ERASE error interrupt enable, 0:disable, 1:enable. */
        unsigned int int_en_err_ahb      : 1;  /**< AHB request error interrupt enable, 0:disable, 1:enable. */
        unsigned int int_en_err_ecc_corr : 1;  /**< Main Information region read data ECC correction error interrupt,
                                                    0:disable, 1:enable. */
        unsigned int int_en_err_ecc_chk  : 1;  /**< Main Information region read data ECC check error interrupt enable,
                                                    0:disable, 1:enable. */
        unsigned int reserved2           : 11;
    } BIT;
} volatile INT_ENABLE_REG;

/**
  * @brief Interrupt clear registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0            : 4;
        unsigned int int_clr_finish       : 1; /**< Operation completion interrupt clear, 0:not clear,
                                                    1:clear raw interrupts and interrupt status. */
        unsigned int reserved1            : 11;
        unsigned int int_clr_err_illegal  : 1; /**< Invalid CMD operation error interrupt clear, 0:not clear,
                                                    1:clear raw interrupts and interrupt status. */
        unsigned int int_clr_err_erase    : 1; /**< erase error interrupt clear, 0:not clear,
                                                    1:clear raw interrupts and interrupt status. */
        unsigned int int_clr_err_ahb      : 1; /**< AHB request error interrupt clear, 0:not clear,
                                                    1:clear raw interrupts and interrupt status. */
        unsigned int int_clr_err_ecc_corr : 1; /**< Main Information region read data ECC correction error
                                                    interrupt clear, 0:not clear,
                                                    1:clear raw interrupts and interrupt status. */
        unsigned int int_clr_err_ecc_chk  : 1; /**< Main Information region read data ECC error interrupt clear,
                                                    0:not clear, 1:clear raw interrupts and interrupt status. */
        unsigned int reserved2            : 11;
    } BIT;
} volatile INT_CLEAR_REG;

/**
  * @brief Prefetch control registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int prefetch_enable      : 1;  /**< Prefetch control enable, 0:disabled, 1:enable. */
        unsigned int reserved0            : 7;
        unsigned int prefetch_invalid_req : 1;  /**< Cache Data Invalid Request Control. */
        unsigned int reserved1            : 23;
    } BIT;
} volatile PREFETCH_CTRL_REG;

/**
  * @brief Cache control registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int cache_enable          : 1;   /**< Prefetch control enable, 0:disabled, 1:enable. */
        unsigned int reserved0             : 3;
        unsigned int cache_replacement_sel : 1;   /**< Cache replacement policy selection, 0:PLRU policy,
                                                       1:round robin policy. */
        unsigned int reserved1             : 3;
        unsigned int cache_invalid_req     : 1;   /**< Cache data invalid request, 0:invalidation,
                                                       1:request cache invalid. */
        unsigned int reserved2             : 3;
        unsigned int cache_policy_sel      : 1;   /**< Selecting a cache policy, 0:Normal Cache,
                                                       1:Branch Cache. */
        unsigned int reserved3             : 19;
    } BIT;
} volatile CACHE_CTRL_REG;

/**
  * @brief Flash ECC error detection and correction enable control registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int flash_main_ecc_check_enable   : 1;  /**< Flash Main region error detection enable,
                                                              0:no ECC check, 1:ECC check. */
        unsigned int flash_main_ecc_correct_enable : 1;  /**< Flash Main region error correction enable,
                                                              0:no ECC correction, 1:ECC correction. */
        unsigned int flash_info_ecc_check_enable   : 1;  /**< Flash Information region ECC error detection enable,
                                                              0:no ECC check, 1:ECC check. */
        unsigned int flash_info_ecc_correct_enable : 1;  /**< Flash Information region ECC error correction function,
                                                              0:no ECC correction, 1:ECC correction. */
        unsigned int flash_ecc_blank_filter_enable : 1;  /**< Flash unprogrammed area ECC mask and filter enable,
                                                              0:disable, 1:enable. */
        unsigned int reserved0                     : 27;
    } BIT;
} volatile FLASH_ECC_CTRL_REG;

/**
  * @brief Flash status registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int opcode_illegal    : 3;  /**< Invalid opcode value. */
        unsigned int reserved0         : 1;
        unsigned int mid_illegal       : 3;  /**< Invalid mid value. */
        unsigned int reserved1         : 1;
        unsigned int info_rgn0_illegal : 1;  /**< Illegally operation info_rgn0, 0:no error,
                                                  1:illegally access occurs. */
        unsigned int info_rgn1_illegal : 1;  /**< Illegally operation info_rgn1, 0:no error,
                                                  1:illegally access occurs. */
        unsigned int info_rgn2_illegal : 1;  /**< Illegally operation info_rgn2, 0:no error,
                                                  1:illegally access occurs. */
        unsigned int reserved2         : 1;
        unsigned int main_rgn0_illegal : 1;  /**< Illegally operation main_rgn0, 0:no error,
                                                  1:illegally access occurs. */
        unsigned int main_rgn1_illegal : 1;  /**< Illegally operation main_rgn1, 0:no error,
                                                  1:illegally access occurs. */
        unsigned int reserved3         : 2;
        unsigned int parameter_illegal : 1;  /**< Operation parameter is valid, 0:no error,
                                                  1:Operation parameter error. */
        unsigned int address_unmap     : 1;  /**< Operation address out-of-bounds, 0:no error,
                                                  1:address out-of-bounds error. */
        unsigned int reserved4         : 14;
    } BIT;
} volatile FLASH_STATUS_REG;

/**
  * @brief Main region 0 start address registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0            : 2;
        unsigned int main_rgn0_start_addr : 15;  /**< Region0 Access Start Address, Unit:Word(32bit). */
        unsigned int reserved1            : 15;
    } BIT;
} volatile FLASH_REGION_0_START_ADDR_REG;

/**
  * @brief Main region 0 end address registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0          : 2;
        unsigned int main_rgn0_end_addr : 15;  /**< Region0 Access End Address, Unit:Word(32bit). */
        unsigned int reserved1          : 15;
    } BIT;
} volatile FLASH_REGION_0_END_ADDR_REG;

/**
  * @brief Main region0 control registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int main_rgn0_mid_r  : 8;  /**< Indicates the mid that allows the read operation on region0. */
        unsigned int main_rgn0_mid_p  : 8;  /**< Indicates the MID that allows programming operations on region0. */
        unsigned int main_rgn0_mid_e  : 8;  /**< Indicates the MID that allows the erase operation on region0. */
        unsigned int reserved0        : 7;
        unsigned int main_rgn0_active : 1;  /**< Activate Zone Access Control, 0:not activated, 1:activated. */
    } BIT;
} volatile FLASH_REGION_0_CTRL_REG;

/**
  * @brief Main region 1 start address registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0            : 2;
        unsigned int main_rgn1_start_addr : 15;  /**< Region1 Access Start Address, Unit:Word(32bit). */
        unsigned int reserved1            : 15;
    } BIT;
} volatile FLASH_REGION_1_START_ADDR_REG;

/**
  * @brief Main region 1 end address registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int reserved0          : 2;
        unsigned int main_rgn1_end_addr : 15;  /**< Region1 Access end Address, Unit:Word(32bit). */
        unsigned int reserved1          : 15;
    } BIT;
} volatile FLASH_REGION_1_END_ADDR_REG;

/**
  * @brief Main region1 control registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int main_rgn1_mid_r  : 8;  /**< Indicates the mid that allows the read operation on region1. */
        unsigned int main_rgn1_mid_p  : 8;  /**< Indicates the MID that allows programming operations on region1. */
        unsigned int main_rgn1_mid_e  : 8;  /**< Indicates the MID that allows the erase operation on region1. */
        unsigned int reserved0        : 7;
        unsigned int main_rgn1_active : 1;  /**< Activate Zone Access Control, 0:not activated, 1:activated. */
    } BIT;
} volatile FLASH_REGION_1_CTRL_REG;

/**
  * @brief Flash Module information 1 registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int page_size            : 16; /**< Info_rgn0/info_rgn1 capacity, unit:byte. */
        unsigned int information_capacity : 16; /**< Eflash page capacity, unit:byte. */
    } BIT;
} volatile EFLASH_CAPACITY_1_REG;

/**
  * @brief Flash Module information 2 registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int io_read_length              : 4; /**< Read I/O size. */
        unsigned int io_write_length_information : 4; /**< Write info region I/O size. */
        unsigned int io_write_length_main        : 4; /**< Write main region I/O size. */
        unsigned int min_pgm_size_information    : 4; /**< Minimal programming size of information region. */
        unsigned int min_pgm_size_main           : 4; /**< Minimal programming size of main region. */
        unsigned int max_pgm_size                : 4; /**< Max programming size. */
        unsigned int min_erase_size              : 4; /**< Minimal erase size. */
        unsigned int reserved0                   : 4;
    } BIT;
} volatile EFLASH_CAPACITY_2_REG;

/**
  * @brief Flash clears the programming data buffer registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int pgm_wdata_clr : 1;   /**< Clear Control, 0:no effect, 1:clear current buffer. */
        unsigned int reserved0     : 7;
        unsigned int pgm_wbuf_cnt  : 8;   /**< Obtains the size of the data in the buffer, unit:word. */
        unsigned int reserved1     : 16;
    } BIT;
} volatile BUF_CLEAR_REG;

/**
  * @brief Flash clock divider registers union structure definition.
  */
typedef union {
    unsigned int reg;
    struct {
        unsigned int    reserved0         : 4;
        unsigned int    nread_div         : 4;  /**< Ratio of the system bus master clock to EFlash clock (n + 1). */
        unsigned int    reserved1         : 12;
        unsigned int    busclk_sw_req     : 1;  /**< Check the cur_read_vref_cal or nread_div switchover is complete,
                                                     read 0:no finish, 1:finish. */
        unsigned int    busclk_sw_protect : 1;  /**< Frequency switching process protection, 0:enable, 1:disable. */
        unsigned int    cur_read_vref_cal : 1;  /**< Flash reference voltage calibration completion indicator. */
        unsigned int    reserved2         : 1;
        unsigned int    data_vld_sel      : 2;  /**< Data_vld: one beat in advance or one beat later,
                                                     0x0 and 0x01:no change, 0x02:take an early beat,
                                                     0x03:delay a beat */
        unsigned int    reserved3         : 6;
    } BIT;
} volatile EFLASH_CLK_CFG_REG;

/**
 * @brief FLASH Register definition structure
 */
typedef struct {
    EFLASH_CMD_REG                  EFLASH_CMD;               /**< Command register, Offset Address: 0x0000. */
    EFLASH_ADDR_REG                 EFLASH_ADDR;              /**< Address register, Offset Address: 0x0004. */
    unsigned char                   space0[120];
    CMD_CFG_COMMON_REG              CMD_CFG_COMMON;           /**< CMD configuration register,
                                                                   Offset Address: 0x0080. */
    unsigned char                   space1[124];
    INT_RAW_STATUS_REG              INT_RAW_STATUS;           /**< Raw interrupt status register,
                                                                   Offset Address: 0x0100. */
    INT_STATUS_REG                  INT_STATUS;               /**< Interrupt status register,
                                                                   Offset Address: 0x0104. */
    INT_ENABLE_REG                  INT_ENABLE;               /**< Interrupt enable configuration register,
                                                                   Offset Address: 0x0108. */
    INT_CLEAR_REG                   INT_CLEAR;                /**< Interrupt clear register,
                                                                   Offset Address: 0x010c. */
    unsigned char                   space2[16];
    PREFETCH_CTRL_REG               PREFETCH_CTRL;            /**< Prefetch control register,
                                                                   Offset Address: 0x0120. */
    CACHE_CTRL_REG                  CACHE_CTRL;               /**< Cache control register, Offset Address: 0x0124. */
    unsigned char                   space3[4];
    FLASH_ECC_CTRL_REG              FLASH_ECC_CTRL;           /**< Flash ECC error detection and correction enable
                                                                   control register, Offset Address: 0x012c. */
    FLASH_STATUS_REG                FLASH_STATUS;             /**< CMD operation flash status register,
                                                                   Offset Address: 0x0130. */
    unsigned char                   space4[4];
    unsigned int                    AHB_ERR_ADDR;             /**< AHB error request address record register,
                                                                   Offset Address: 0x0138. */
    unsigned char                   space5[8];
    FLASH_REGION_0_START_ADDR_REG   FLASH_REGION0_START_ADDR; /**< Main region 0 start address,
                                                                   Offset Address: 0x0144. */
    FLASH_REGION_0_END_ADDR_REG     FLASH_REGION0_END_ADDR;   /**< Main region 0 end address,
                                                                   Offset Address: 0x0148. */
    FLASH_REGION_0_CTRL_REG         FLASH_REGION0_CTRL;       /**< Main region0 control register,
                                                                   Offset Address: 0x014c. */
    FLASH_REGION_1_START_ADDR_REG   FLASH_REGION1_START_ADDR; /**< Main region 1 start address,
                                                                   Offset Address: 0x0150. */
    FLASH_REGION_1_END_ADDR_REG     FLASH_REGION1_END_ADDR;   /**< Main region 1 end address,
                                                                   Offset Address: 0x0154. */
    FLASH_REGION_1_CTRL_REG         FLASH_REGION1_CTRL;       /**< Main region 1 control register,
                                                                   Offset Address: 0x0158. */
    unsigned char                   space6[164];
    unsigned int                    MAGIC_LOCK;               /**< CMD magic word protection register,
                                                                   Offset Address: 0x0200. */
    unsigned char                   space7[492];
    unsigned int                    EFLASH_CAPACITY_0;        /**< Module information register 0,
                                                                   Offset Address: 0x03f0. */
    EFLASH_CAPACITY_1_REG           EFLASH_CAPACITY_1;        /**< Module information register 1,
                                                                   Offset Address: 0x03f4. */
    EFLASH_CAPACITY_2_REG           EFLASH_CAPACITY_2;        /**< Module information register 2,
                                                                   Offset Address: 0x03f8. */
    unsigned char                   space8[4];
    unsigned int                    PGM_WDATA;                /**< Program data register, Offset Address: 0x0400. */
    unsigned char                   space9[508];
    unsigned int                    FLASH_RDATA;              /**< Read data register, Offset Address: 0x0600. */
    BUF_CLEAR_REG                   BUF_CLEAR;                /**< Programming data buffer cleanup register,
                                                                   Offset Address: 0x0604. */
    unsigned int                    space10[206];
    EFLASH_CLK_CFG_REG              EFLASH_CLK_CFG;           /**< Clock divider register, Offset Address: 0x0940. */
} volatile EFC_RegStruct;

/**
  * @}
  */

/* Parameter check definition-------------------------------------------*/
/**
  * @brief Check Operation mode selection.
  * @param opMode Flash Operation mode.
  * @retval true
  * @retval false
  */
static inline bool IsFlashOperationMode(FLASH_PE_OpMode opMode)
{
    return (opMode == FLASH_PE_OP_BLOCK ||
            opMode == FLASH_PE_OP_IT);
}

/**
  * @brief Check flash cmd code.
  * @param cmdCode Flash cmd code.
  * @retval true
  * @retval false
  */
static inline bool IsFlashCmdCode(FLASH_CmdCodeType cmdCode)
{
    return (cmdCode == FLASH_CMD_READ || cmdCode == FLASH_CMD_MAIN_PROGEAM || \
            cmdCode == FLASH_CMD_INFO_PROGEAM || cmdCode == FLASH_CMD_MAIN_ERASE || \
            cmdCode == FLASH_CMD_INFO_ERASE || cmdCode == FLASH_CMD_MASS_ERASE);
}

/**
  * @brief Check flash cmd program size.
  * @param size cmd program size, unit:Word(32bit).
  * @retval true
  * @retval false
  */
static inline bool IsFlashCmdProgramSize(unsigned int size)
{
    return size <= FLASH_MAX_CMD_PROGRAM_SIZE;
}

/**
  * @brief Check flash program address.
  * @param addr program address, unit:Byte(8bit).
  * @retval true
  * @retval false
  */
static inline bool IsFlashProgramAddress(unsigned int addr)
{
    return (((addr % FLASH_MIN_PGM_BYTES_SIZE) == 0) && (addr < FLASH_MAX_SIZE));
}

/**
  * @brief Check flash erase address.
  * @param addr erase address, unit:Byte(8bit).
  * @retval true
  * @retval false
  */
static inline bool IsFlashEraseAddress(unsigned int addr)
{
    return ((addr % FLASH_ONE_PAGE_SIZE) == 0) && (addr <= FLASH_PAGE_MAX);
}

/**
  * @brief Check flash write source addresss.
  * @param addr write source addresss.
  * @retval true
  * @retval false
  */
static inline bool IsFlashWriteSrcAddress(unsigned int addr)
{
    return ((addr >= FLASH_SRAM_START_ADDRESS && addr <= FLASH_SRAM_END_ADDRESS) ||
            (addr >= FLASH_MAIN_RNG_START_ADDRESS && addr <= FLASH_MAIN_RNG_END_ADDRESS));
}

/**
  * @brief Check flash erase mode.
  * @param mode flash erase mode.
  * @retval true
  * @retval false
  */
static inline bool IsFlashEraseMode(FLASH_EraseMode mode)
{
    return (mode == FLASH_ERASE_MODE_PAGE || mode == FLASH_ERASE_MODE_CHIP);
}

/**
  * @brief Enable flash command start.
  * @param efc FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_CmdStartEnable(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->EFLASH_CMD.BIT.cmd_start = BASE_CFG_ENABLE;
}

/**
  * @brief Disable flash command start.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_CmdStartDisable(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->EFLASH_CMD.BIT.cmd_start = BASE_CFG_DISABLE;
}

/**
  * @brief Getting flash command start State.
  * @param efcx FLASH register base address.
  * @retval command start value, 1: Operation complete or no operation, 0: Operation is not complete.
  */
static inline unsigned int DCL_FLASH_GetCmdStartState(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->EFLASH_CMD.BIT.cmd_start;
}

/**
  * @brief Setting FLASH cmd code.
  * @param efcx FLASH register base address.
  * @param cmdCode flash cmd code.
  * @retval None.
  */
static inline void DCL_FLASH_SetCmdCode(EFC_RegStruct *efcx, FLASH_CmdCodeType cmdCode)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    FLASH_PARAM_CHECK_NO_RET(IsFlashCmdCode(cmdCode));
    efcx->EFLASH_CMD.BIT.cmd_code = cmdCode;
}

/**
  * @brief Getting FLASH cmd code.
  * @param efcx FLASH register base address.
  * @param cmdCode flash cmd code.
  * @retval cmd code, 1:READ, 2:FLASH_CMD_MAIN_PROGEAM, 3:FLASH_CMD_INFO_PROGEAM, 4:FLASH_CMD_MAIN_ERASE,
                      5:FLASH_CMD_INFO_ERASE, 6:FLASH_CMD_MASS_ERASE.
  */
static inline unsigned int DCL_FLASH_GetCmdCode(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->EFLASH_CMD.BIT.cmd_code;
}

/**
  * @brief Setting FLASH cmd program size.
  * @param efcx FLASH register base address.
  * @param size flash cmd program size, unit:Word(32bit).
  * @retval None.
  */
static inline void DCL_FLASH_SetCmdProgramSize(EFC_RegStruct *efcx, unsigned int size)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    FLASH_PARAM_CHECK_NO_RET(IsFlashCmdProgramSize(size));
    efcx->EFLASH_CMD.BIT.cmd_pgm_size = size;
}

/**
  * @brief Getting FLASH cmd program size.
  * @param efcx FLASH register base address.
  * @retval cmd program size, unit:Word(32bit).
  */
static inline unsigned int DCL_FLASH_GetCmdProgramSize(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->EFLASH_CMD.BIT.cmd_pgm_size;
}

/**
  * @brief Setting FLASH program start address.
  * @param efcx FLASH register base address.
  * @param addr flash cmd program start address, unit:Byte(8bit).
  * @retval None.
  */
static inline void DCL_FLASH_SetProgramAddress(EFC_RegStruct *efcx, unsigned int addr)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    FLASH_PARAM_CHECK_NO_RET(IsFlashProgramAddress(addr));
    efcx->EFLASH_ADDR.BIT.cmd_addr = addr;
}

/**
  * @brief Setting FLASH erase start address.
  * @param efcx FLASH register base address.
  * @param addr flash cmd erase start address, unit:Byte(8bit).
  * @retval None.
  */
static inline void DCL_FLASH_SetEraseAddress(EFC_RegStruct *efcx, unsigned int addr)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    FLASH_PARAM_CHECK_NO_RET(IsFlashEraseAddress(addr));
    efcx->EFLASH_ADDR.BIT.cmd_addr = addr;
}

/**
  * @brief Getting FLASH cmd program, erase, read start address.
  * @param efcx FLASH register base address.
  * @retval cmd program, erase, read start address, unit:Byte(8bit).
  */
static inline unsigned int DCL_FLASH_GetCmdStartAddress(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->EFLASH_ADDR.BIT.cmd_addr;
}

/**
  * @brief Setting FLASH operation mode.
  * @param efcx FLASH register base address.
  * @param mode flash operation mode.
  * @retval None.
  */
static inline void DCL_FLASH_SetOptMode(EFC_RegStruct *efcx, FLASH_PE_OpMode mode)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    FLASH_PARAM_CHECK_NO_RET(IsFlashOperationMode(mode));
    efcx->CMD_CFG_COMMON.BIT.int_mode = mode;
}

/**
  * @brief Getting FLASH operation mode.
  * @param efcx FLASH register base address.
  * @retval operation mode, 0:FLASH_PE_OP_BLOCK, 1:FLASH_PE_OP_IT.
  */
static inline unsigned int DCL_FLASH_GetOptMode(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->CMD_CFG_COMMON.BIT.int_mode;
}

/**
  * @brief Obtains the interrupt status.
  * @param efcx FLASH register base address.
  * @retval Interrupt Status.
  */
static inline unsigned int DCL_FLASH_GetInterrupRawtStatus(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->INT_RAW_STATUS.reg;
}

/**
  * @brief Configuring Interrupt Enable.
  * @param efcx FLASH register base address.
  * @param intrEn Corresponding interrupt enable bit, for example, 110011.
  * @retval None.
  */
static inline void DCL_FLASH_SetInterruptEn(EFC_RegStruct *efcx, unsigned int intrEn)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->INT_ENABLE.reg = intrEn;
}

/**
  * @brief Obtaining the Interrupt Enable Configuration.
  * @param efcx FLASH register base address.
  * @retval Interrupt enable value.
  */
static inline unsigned int DCL_FLASH_GetInterruptEnState(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->INT_ENABLE.reg;
}

/**
  * @brief Clear Interrupt.
  * @param efcx FLASH register base address.
  * @param intrRaw Corresponding interrupt bit, for example, 110011.
  * @retval None.
  */
static inline void DCL_FLASH_ClearIrq(EFC_RegStruct *efcx, unsigned int intrRaw)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->INT_CLEAR.reg = intrRaw;
}

/**
  * @brief FLASH cache invalid request enable.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_CacheInvalidRequestEnable(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->CACHE_CTRL.BIT.cache_invalid_req = BASE_CFG_ENABLE;
}

/**
  * @brief FLASH cache invalid request disable.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_CacheInvalidRequestDisable(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->CACHE_CTRL.BIT.cache_invalid_req = BASE_CFG_DISABLE;
}

/**
  * @brief Getting FLASH cache invalid request state.
  * @param efcx FLASH register base address.
  * @retval state 0:The latest invalid request has been completed,
                  1:The latest invalid request is not completed.
  */
static inline unsigned int DCL_FLASH_GetCacheInvalidRequestState(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->CACHE_CTRL.BIT.cache_invalid_req;
}

/**
  * @brief Getting FLASH command operation status.
  * @param efcx FLASH register base address.
  * @retval command operation status.
  */
static inline unsigned int DCL_FLASH_GetCommandOptStatus(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->FLASH_STATUS.reg;
}

/**
  * @brief Setting FLASH magic lock.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_MagicLock(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->MAGIC_LOCK = FLASH_KEY_REGISTER_LOCK_VALUE;
}

/**
  * @brief Setting FLASH magic unlock.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_MagicUnlock(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->MAGIC_LOCK = FLASH_KEY_REGISTER_UNLOCK_VALUE;
}

/**
  * @brief Getting FLASH magic lock.
  * @param efcx FLASH register base address.
  * @retval The value of magic lock, The value 0xFEDC_BA98 indicates magic unlock, others values is magic lock.
  */
static inline unsigned int DCL_FLASH_GetMagicLock(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->MAGIC_LOCK;
}

/**
  * @brief Setting FLASH program wdata value.
  * @param efcx FLASH register base address.
  * @param value The value of program wdata.
  * @retval None.
  */
static inline void DCL_FLASH_SetProgramWdata(EFC_RegStruct *efcx, unsigned int value)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->PGM_WDATA = value;
}

/**
  * @brief FLASH program wdata celar enable.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_ProgramWdataClearEnable(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->BUF_CLEAR.BIT.pgm_wdata_clr = BASE_CFG_ENABLE;
}

/**
  * @brief FLASH program wdata celar disable.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline void DCL_FLASH_ProgramWdataClearDisable(EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    efcx->BUF_CLEAR.BIT.pgm_wdata_clr = BASE_CFG_DISABLE;
}

/**
  * @brief Getting FLASH buf clear value.
  * @param efcx FLASH register base address.
  * @retval None.
  */
static inline unsigned int DCL_FLASH_GetBufClearValue(const EFC_RegStruct *efcx)
{
    FLASH_ASSERT_PARAM(IsEFCInstance(efcx));
    return efcx->BUF_CLEAR.reg;
}

/**
  * @}
  */

/**
  * @}
  */
#endif /* #ifndef McuMagicTag_FLASH_IP_H */