<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="383" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="529" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/University Program/Audio &amp; Video/Video,Library/University Program,Library/University Program/Audio &amp; Video,Project,Library/Peripherals/Microcontroller Peripherals,Library/Interface Protocols/RapidIO,Library,Library/Verification,Library/Interface Protocols/SDI,Library/Interface Protocols,Library/Embedded Processors,Library/Bridges/Streaming,Library/Interface Protocols/Ethernet,Library/Interface Protocols/Ethernet/Submodules,Library/Bridges,Library/Peripherals,Library/Interface Protocols/Transceiver PHY,Library/Verification/Simulation" />
 <window width="1936" height="1056" x="960" y="0" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
