Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  9 17:14:47 2021
| Host         : Uestc024 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------+----------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal  |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+-----------------+----------------------+------------------+----------------+
|  u5/clk_div        |                 |                      |                1 |              1 |
|  clk_div/CLK       | counter_10/E[0] | counter_4/Q_reg[1]_0 |                2 |              4 |
|  clk_div/CLK       | counter_10/en   | counter_4/Q_reg[1]_0 |                1 |              4 |
|  clk_50M_IBUF_BUFG |                 |                      |                3 |              4 |
|  clk_50M_IBUF_BUFG |                 | clk_div/clk_out      |                6 |             24 |
|  clk_50M_IBUF_BUFG |                 | u5/clk_div_0         |                6 |             24 |
+--------------------+-----------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
| 16+    |                     2 |
+--------+-----------------------+


