<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: SPI Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI Configuration Structures<div class="ingroups"><a class="el" href="group__spi__drv.html">SPI Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga174df54888e0180225108a518359c071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga174df54888e0180225108a518359c071">SPI_MODULE_DIV24_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga174df54888e0180225108a518359c071"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#ga174df54888e0180225108a518359c071"></a><br/></td></tr>
<tr class="separator:ga174df54888e0180225108a518359c071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2abecdb14d694b9f95fca3137d181b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga4a2abecdb14d694b9f95fca3137d181b">SPI_MODULE_DIV24_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:ga4a2abecdb14d694b9f95fca3137d181b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#ga4a2abecdb14d694b9f95fca3137d181b"></a><br/></td></tr>
<tr class="separator:ga4a2abecdb14d694b9f95fca3137d181b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd536a7478b6f4c57a3ae59334103d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga7fd536a7478b6f4c57a3ae59334103d7">SPI_MODULE_DIV4_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga7fd536a7478b6f4c57a3ae59334103d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#ga7fd536a7478b6f4c57a3ae59334103d7"></a><br/></td></tr>
<tr class="separator:ga7fd536a7478b6f4c57a3ae59334103d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae994d1c9dfac1e70639c8ea991ddc272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gae994d1c9dfac1e70639c8ea991ddc272">SPI_MODULE_DIV4_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:gae994d1c9dfac1e70639c8ea991ddc272"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#gae994d1c9dfac1e70639c8ea991ddc272"></a><br/></td></tr>
<tr class="separator:gae994d1c9dfac1e70639c8ea991ddc272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07ea3c618074d8f8fe8b9705408ccaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gab07ea3c618074d8f8fe8b9705408ccaf">SPI_MODULE_DIV12_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:gab07ea3c618074d8f8fe8b9705408ccaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#gab07ea3c618074d8f8fe8b9705408ccaf"></a><br/></td></tr>
<tr class="separator:gab07ea3c618074d8f8fe8b9705408ccaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054ab114b63db624c70d038bb4eee61f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga054ab114b63db624c70d038bb4eee61f">SPI_MODULE_DIV12_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:ga054ab114b63db624c70d038bb4eee61f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#ga054ab114b63db624c70d038bb4eee61f"></a><br/></td></tr>
<tr class="separator:ga054ab114b63db624c70d038bb4eee61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8eed174d8e46eeea6c57900af7f361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga1f8eed174d8e46eeea6c57900af7f361">SPI_MODULE_DIV2_8B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga1f8eed174d8e46eeea6c57900af7f361"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit IRQ mode.  <a href="#ga1f8eed174d8e46eeea6c57900af7f361"></a><br/></td></tr>
<tr class="separator:ga1f8eed174d8e46eeea6c57900af7f361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8420c452b458235b6bc72b4d8cf0c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#gacd8420c452b458235b6bc72b4d8cf0c5">SPI_MODULE_DIV2_8B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:gacd8420c452b458235b6bc72b4d8cf0c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 8bit POLLING mode.  <a href="#gacd8420c452b458235b6bc72b4d8cf0c5"></a><br/></td></tr>
<tr class="separator:gacd8420c452b458235b6bc72b4d8cf0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440cc7a2a3f413d4bfc58d2d45a35416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga440cc7a2a3f413d4bfc58d2d45a35416">SPI_MODULE_DIV2_16B_IRQ_CONFIG</a></td></tr>
<tr class="memdesc:ga440cc7a2a3f413d4bfc58d2d45a35416"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit IRQ mode.  <a href="#ga440cc7a2a3f413d4bfc58d2d45a35416"></a><br/></td></tr>
<tr class="separator:ga440cc7a2a3f413d4bfc58d2d45a35416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3dda043e96eb55c5f84b17552ebf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__spi__config.html#ga5c3dda043e96eb55c5f84b17552ebf62">SPI_MODULE_DIV2_16B_POLL_CONFIG</a></td></tr>
<tr class="memdesc:ga5c3dda043e96eb55c5f84b17552ebf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI setting in 16bit POLLING mode.  <a href="#ga5c3dda043e96eb55c5f84b17552ebf62"></a><br/></td></tr>
<tr class="separator:ga5c3dda043e96eb55c5f84b17552ebf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies default configuration structures. Note that application specific configuration structure shall be created by the user and stored in the appconfig.h file. The easiest way to create user specific configuration structure is to copy default structure into appconfig.h file, rename it and update peripheral behavior by updating SET() and CLR() macros on each register field. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gab07ea3c618074d8f8fe8b9705408ccaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV12_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> SET(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(2))|SET(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit IRQ mode. </p>
<p>Baud rate is 1/12 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by SPI_TxIsrEnable command. </dd></dl>

</div>
</div>
<a class="anchor" id="ga054ab114b63db624c70d038bb4eee61f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV12_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> CLR(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(2))|SET(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit POLLING mode. </p>
<p>Baud rate is 1/12 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga174df54888e0180225108a518359c071"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV24_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> SET(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(2))|SET(SPI_BR_SPR(2)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit IRQ mode. </p>
<p>Baud rate is 1/24 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by SPI_TxIsrEnable command. </dd></dl>

</div>
</div>
<a class="anchor" id="ga4a2abecdb14d694b9f95fca3137d181b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV24_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> CLR(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(2))|SET(SPI_BR_SPR(2)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit POLLING mode. </p>
<p>Baud rate is 1/24 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga440cc7a2a3f413d4bfc58d2d45a35416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_16B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> SET(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|SET(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(0))|SET(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 16bit IRQ mode. </p>
<p>Baud rate is 1/2 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by SPI_TxIsrEnable command. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5c3dda043e96eb55c5f84b17552ebf62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_16B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> CLR(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|SET(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(0))|SET(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 16bit POLLING mode. </p>
<p>Baud rate is 1/2 of BUSCLK, 16-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga1f8eed174d8e46eeea6c57900af7f361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> SET(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(0))|SET(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit IRQ mode. </p>
<p>Baud rate is 1/2 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by SPI_TxIsrEnable command. </dd></dl>

</div>
</div>
<a class="anchor" id="gacd8420c452b458235b6bc72b4d8cf0c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV2_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> CLR(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(0))|SET(SPI_BR_SPR(0)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit POLLING mode. </p>
<p>Baud rate is 1/2 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
<a class="anchor" id="ga7fd536a7478b6f4c57a3ae59334103d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV4_8B_IRQ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> SET(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(0))|SET(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit IRQ mode. </p>
<p>Baud rate is 1/4 of BUSCLK, 8-bit interrupt mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above.</p>
<dl class="section note"><dt>Note</dt><dd>SPI Tx interrupt is set by SPI_TxIsrEnable command. </dd></dl>

</div>
</div>
<a class="anchor" id="gae994d1c9dfac1e70639c8ea991ddc272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MODULE_DIV4_8B_POLL_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tSPI){                                                                        \</div>
<div class="line"><span class="comment">/* C1   */</span> CLR(SPI_C1_SPIE_MASK)|SET(SPI_C1_SPE_MASK)|CLR(SPI_C1_SPTIE_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> SET(SPI_C1_MSTR_MASK)|CLR(SPI_C1_CPOL_MASK)|CLR(SPI_C1_CPHA_MASK)|  \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C1_SSOE_MASK)|CLR(SPI_C1_LSBFE_MASK),                       \</div>
<div class="line"><span class="comment">/* C2   */</span> CLR(SPI_C2_SPMIE_MASK)|CLR(SPI_C2_SPIMODE_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_TXDMAE_MASK)|CLR(SPI_C2_MODFEN_MASK)|                    \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_RXDMAE_MASK)|CLR(SPI_C2_SPISWAI_MASK)|                   \</div>
<div class="line"><span class="comment">/* ..   */</span> CLR(SPI_C2_SPC0_MASK),                                              \</div>
<div class="line"><span class="comment">/* C3   */</span> 0,   <span class="comment">/* C3 is not used for SPI0 module due to no FIFO support */</span>    \</div>
<div class="line"><span class="comment">/* BR   */</span> SET(SPI_BR_SPPR(0))|SET(SPI_BR_SPR(1)),                             \</div>
<div class="line"><span class="comment">/* ML   */</span> 0,                                                                  \</div>
<div class="line"><span class="comment">/* MH   */</span> 0,                                                                  \</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>SPI setting in 8bit POLLING mode. </p>
<p>Baud rate is 1/4 of BUSCLK, 8-bit polling mode, module enabled after initialization, master mode, SS is configured as GPIO (must be driven manually!), no FIFO no DMA no MATCH functionality, full-duplex mode. The initialization value of the configuration structure split by peripheral registers is shown above. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:43 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
