/*
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};
/*
	battery: max8903@0 {
		compatible = "fsl,max8903-charger";
		pinctrl-names = "default";
		dok_input = <&gpio2 24 1>;
		uok_input = <&gpio1 27 1>;
		chg_input = <&gpio3 23 1>;
		flt_input = <&gpio5 2 1>;
		fsl,dcm_always_high;
		fsl,dc_valid;
		fsl,usb_valid;
		status = "okay";
	};
*/
	leds {
		compatible = "gpio-leds";

		charger-led {
			gpios = <&gpio1 2 0>;
			linux,default-trigger = "max8903-charger-charging";
			retain-state-suspended;
		};

		system-led {
			label = "Status";
			gpios = <&gpio3 31 0>;
			linux,default-trigger = "heartbeat";
		};

		error-led {
			label = "Error";
			gpios = <&gpio3 30 1>;
			linux,default-status = "default-on";
		};
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio3 27 0>;
			enable-active-high;
		};

		reg_usb_h1_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 29 0>;
			enable-active-high;
		};

		reg_audio: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "tlv320aic3x-supply";
			enable-active-high;
		};
/*
		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
			compatible = "regulator-fixed";
			regulator-name = "mipi_dsi_pwr_on";
			gpio = <&gpio6 14 0>;
			enable-active-high;
		};
*/
		reg_sensor: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "sensor-supply";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 31 0>;
			startup-delay-us = <500>;
			enable-active-high;
		};

		reg_2p5v: regulator@4 {
			  compatible = "regulator-fixed";
			  reg = <4>;
			  regulator-name = "2P5V";
			  regulator-min-microvolt = <2500000>;
			  regulator-max-microvolt = <2500000>;
			  regulator-always-on;
		};

		reg_3p3v: regulator@5 {
			  compatible = "regulator-fixed";
			  reg = <5>;
			  regulator-name = "3P3V";
			  regulator-min-microvolt = <3300000>;
			  regulator-max-microvolt = <3300000>;
			  regulator-always-on;
		};

	};

	sound {
		compatible = "fsl,imx-audio-tlv320aic3x";
		model = "tlv320aic3x-audio";
		cpu-dai = <&ssi2>;
		audio-codec = <&codec_m6708>;
		audio-routing =
			"Headphone Jack", "HPLOUT", 
			"Headphone Jack", "HPROUT";
		mux-int-port = <2>;
		mux-ext-port = <3>;
		//mic-det-gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
		status = "okay";
	};
/*
	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};
*/
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="CLAA-WVGA";
		default_bpp = <18>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB666";
		mode_str ="CLAA-WVGA";
		default_bpp = <18>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB666";
		mode_str ="CLAA-WVGA";
		default_bpp = <18>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="CLAA-WVGA";
		default_bpp = <18>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};
/*
	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB666";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "okay";
	};
*/
	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
	};

	/*
	buzzer {
		compatible = "pwm-beeper";
		pwms = <&pwm1 0 5000000 0>;
		status = "okay";
	};
	*/

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
/*
	mipi_dsi_reset: mipi-dsi-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
		reset-delay-us = <50>;
		#reset-cells = <0>;
	};
	*/
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
	//arm-supply = <&reg_arm>;
	//soc-supply = <&reg_soc>;
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 29 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	interrupts = <0 32 IRQ_TYPE_EDGE_FALLING>;
	status = "okay";
	//dmas = <&sdma 43 1 0>,
	//       <&sdma 44 1 0>;
	//dma-names = "rx", "tx";
	flexcan3: can@0 {
		reg = <0>;      /* CS0 */
		compatible = "microchip,mcp2515";
		clocks = <&clk8m>;
		//interrupt-parent = <&gpio4>;
		//interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
		interrupts-extended = <&gpio4 5 4>;
		spi-max-frequency = <5000000>;
		rst-gpios = <&gpio7 12 0>;
		status = "okay";
		//vdd-supply = <&reg_3p3v>;
		//xceiver-supply = <&reg_3p3v>;
	};
};
/{
	clocks {
       	/* Fixed crystal dedicated to mcp251x */
		clk8m: clk@1 {
			compatible = "fixed-clock";
			reg = <1>;
			#clock-cells = <0>;
			clock-frequency = <8000000>;
			clock-output-names = "clk8m";
		};
		clk24m: clk@2 {
			compatible = "fixed-clock";
			reg = <2>;
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			clock-output-names = "clk24m";
		};
		clk1m: clk@3 {
			compatible = "fixed-clock";
			reg = <3>;
			#clock-cells = <0>;
			clock-frequency = <1440000>;
			clock-output-names = "clk1m";
		};
		clk44k: clk@4 {
			compatible = "fixed-clock";
			reg = <4>;
			#clock-cells = <0>;
			clock-frequency = <44100>;
			clock-output-names = "clk44k";
		};
		osc {
			compatible = "fsl,imx-osc", "fixed-clock", "mclk","bclk","wclk";
			status = "okay";
		};
	};
	soc{
		aips-bus@02000000 {
			clks: ccm@020c4000 {
				status = "okay";
			};
		};
	};
};
&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio3 20 0>;
	fsl,magic-packet;
	status = "okay";
      mdio {
                #address-cells = <1>;
                #size-cells = <0>;

              ethphy0: ethernet-phy@0 {
                        compatible = "ethernet-phy-ieee802.3-c45";
                        reg = <0>;
                };

                ethphy1: ethernet-phy@1 {
                        compatible = "ethernet-phy-ieee802.3-c22";
                        reg = <1>;
                };
        }; 
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
/*
	ds2460@40{
		compatible = "zhiyuan,ds2460";
		reg = <0x40>;
	};
*/
	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1875000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
		};
	};

};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	rtc@51{
		compatible = "pcf8563";
		reg = <0x51>;
	};

};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	ov5640_mipi: ov5640_mipi@3c { 
		compatible = "ov5640_mipi"; 
		pinctrl-names = "default";
  		pinctrl-0 = <&pinctrl_mipi_gpio>;
		reg = <0x3c>; 
		clocks = <&clks IMX6QDL_CLK_CKO>; 
		clock-names = "csi_mclk"; 
		DOVDD-supply = <&vgen4_reg>;
		AVDD-supply = <&vgen3_reg>; 
					
		DVDD-supply = <&vgen2_reg>;  
		pwn-gpios = <&gpio5 31 0>;  
		rst-gpios = <&gpio1 5 0>;  
		csi_id = <0>; 
		mclk = <24000000>; 
		mclk_source = <0>; 
	}; 

	/*imx307_mipi: imx307_mipi@6c {
		compatible = "sony,imx307_mipi"; 
		reg = <0x6c>; 
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "csi_mclk"; 
		DOVDD-supply = <&vgen4_reg>;
		AVDD-supply = <&vgen3_reg>; 
		DVDD-supply = <&vgen2_reg>;  
		pwn-gpios = <&gpio1 14 0>; 
		rst-gpios = <&gpio1 5 0>;  
		csi_id = <1>; 
		mclk = <24000000>; 
		mclk_source = <0>; 
	};*/
	
	/*adv7180: adv7180@20 {
        compatible = "adv7180";
        reg = <0x20>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_ipu1_2>;
        clocks = <&clks IMX6QDL_CLK_CKO>;
        clock-names = "csi_mclk";
        pwn-gpios = <&gpio3 1 0>;
        csi_id = <0>;
        mclk = <24000000>;
        mclk_source = <0>;
        cvbs = <1>;
	};*/

	codec_m6708: tlv320aic3x@18 {
	   compatible = "ti,tlv320aic3x";
		pinctrl-names = "default";
  		pinctrl-0 = <&pinctrl_tlv320_gpio>;
	   reg = <0x18>;
	   clocks = <&clks IMX6QDL_CLK_CKO>;
	   reset-gpios = <&gpio3 16 0>;
	   IOVDD-supply = <&reg_audio>;
	   DVDD-supply = <&reg_audio>;
	   AVDD-supply = <&reg_audio>;
	   DRVDD-supply = <&reg_audio>;
	};

	

	/*hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
	max17135@48 {
		compatible = "maxim,max17135";
		reg = <0x48>;
		vneg_pwrup = <0x1>;
		gvee_pwrup = <0x1>;
		vpos_pwrup = <0x2>;
		gvdd_pwrup = <0x1>;
		gvdd_pwrdn = <0x1>;
		vpos_pwrdn = <0x2>;
		gvee_pwrdn = <0x1>;
		vneg_pwrdn = <0x1>;
		SENSOR-supply = <0x2c>;
		gpio_pmic_pwrgood = <0x24 0x15 0x0>;
		gpio_pmic_vcom_ctrl = <0x4 0x11 0x0>;
		gpio_pmic_wakeup = <0x4 0x14 0x0>;
		gpio_pmic_v3p3 = <0x24 0x14 0x0>;
		gpio_pmic_intr = <0x24 0x19 0x0>;

		regulators {

			DISPLAY {
				regulator-name = "DISPLAY";
			};

			GVDD {
				regulator-name = "GVDD";
			};

			GVEE {
				regulator-name = "GVEE";
			};

			HVINN {
				regulator-name = "HVINN";
			};

			HVINP {
				regulator-name = "HVINP";
			};

			VCOM {
				regulator-name = "VCOM";
				regulator-min-microvolt = <0xffbe0178>;
				regulator-max-microvolt = <0xfff85ee0>;
			};

			VNEG {
				regulator-name = "VNEG";
			};

			VPOS {
				regulator-name = "VPOS";
			};

			V3P3 {
				regulator-name = "V3P3";
			};
		};
	};*/
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
				/* MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0 */
				//MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0
				//MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1   0x130b0/*mclk*/
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 0x80000000
				MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x80000000
				/*MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x80000000*/
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x80000000
				/*MX6QDL_PAD_EIM_D26__GPIO3_IO26 0x80000000*/
				/*MX6QDL_PAD_EIM_CS1__GPIO2_IO24 0x80000000*/
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x80000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02 0x80000000
				
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31 0x80000000
				/* MX6QDL_PAD_SD1_CMD__GPIO1_IO18 0x80000000 */
				//MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x80000000
				MX6QDL_PAD_SD3_RST__GPIO7_IO08	0x80000000
				/* MX6QDL_PAD_GPIO_9__GPIO1_IO09 0x80000000 */
				/*MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x80000000 */
				/* MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000 */
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000
				MX6QDL_PAD_EIM_D31__GPIO3_IO31 0x80000000
				MX6QDL_PAD_EIM_D30__GPIO3_IO30 0x80000000
				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
				/*MX6QDL_PAD_GPIO_0__GPIO1_IO00  0x80000000*/
				MX6QDL_PAD_EIM_D18__GPIO3_IO18	0x80000000
				//MX6QDL_PAD_SD2_CLK__GPIO1_IO10	0x80000000
				//MX6QDL_PAD_SD2_DAT2__GPIO1_IO13	0x80000000
				MX6QDL_PAD_SD2_CMD__GPIO1_IO11 	0x80000000
				MX6QDL_PAD_EIM_D17__GPIO3_IO17	0x80000000
				MX6QDL_PAD_EIM_D19__GPIO3_IO19  0x80000000
				MX6QDL_PAD_EIM_D22__GPIO3_IO22	0x80000000
				MX6QDL_PAD_EIM_D26__GPIO3_IO26  0x80000000

					
				MX6QDL_PAD_EIM_A22__GPIO2_IO16 0x80000000
				MX6QDL_PAD_EIM_A23__GPIO6_IO06 0x80000000
				MX6QDL_PAD_EIM_A24__GPIO5_IO04 0x80000000
				//MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15  0x80000000
				MX6QDL_PAD_GPIO_19__GPIO4_IO05  0x80000000
				//MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19 0x80000000
				MX6QDL_PAD_EIM_D27__GPIO3_IO27  0x80000000

				MX6QDL_PAD_GPIO_17__GPIO7_IO12  0x80000000
				//MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31 0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			>;
		};
		/*pinctrl_tlv: tlvgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1		0x130b0
			>;
		};*/

		pinctrl_tlv320_gpio: tlv320_gpio {
			fsl,pins = <
				MX6QDL_PAD_EIM_D16__GPIO3_IO16 0x80000000
				MX6QDL_PAD_SD2_CLK__GPIO1_IO10	0x80000000
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13	0x80000000
				MX6QDL_PAD_GPIO_0__CCM_CLKO1    0x130b0/*与mipi clk冲突*/
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO	0x100b1
				MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI	0x100b1
				MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK	0x100b1
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29       0x80000000
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
			>;
		};

		pinctrl_enet_irq: enetirqgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX        0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX        0x80000000
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX        0x80000000
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX        0x80000000
			>;
		};
/*
		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
			>;
		};
*/
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				//MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				//MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA	0x4001b8b1
				MX6QDL_PAD_EIM_D21__I2C1_SCL	0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
				//MX6QDL_PAD_EIM_D27__GPIO3_IO27		0x80000000
			 >;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL		0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA		0x4001b8b1
			>;
		};

		pinctrl_mipi_gpio: mipi_gpio {
			fsl,pins = <
				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1   0x130b0/*mclk*/
				MX6QDL_PAD_GPIO_5__GPIO1_IO05  0x80000000/*reset*/
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31 0x80000000/*enable*/
			>;
		};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04        0x80000000
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
		};
#if 0
		pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				//MX6QDL_PAD_GPIO_0__CCM_CLKO1			0x80000000
				//MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};
#endif
		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT		0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart5_1: uart5grp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart5dte_1: uart5dtegrp-1 {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_COL1__UART5_RX_DATA	0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_RTS_B	0x1b0b1
				MX6QDL_PAD_KEY_COL4__UART5_CTS_B	0x1b0b1
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				/*MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059*/
				MX6QDL_PAD_GPIO_1__USB_OTG_ID 		0x17059
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD     	0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK     	0x10059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0      0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1      0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2      0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3      0x17059
				MX6QDL_PAD_SD2_DAT1__GPIO1_IO14		0x80000000
				MX6QDL_PAD_SD2_DAT3__GPIO1_IO12		0x80000000
			>;
		};

/*
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
				MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
				MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
				MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
				MX6QDL_PAD_NANDF_D7__SD2_DATA7		0x17059
			>;
		};


		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				//MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x80000000
				MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x80000000
			>;
		};
*/
		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD		0x1F059
				MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x1F059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x1F059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x1F059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x1F059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x1F059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x1F059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x1F059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x1F059
			>;
		};

		pinctrl_weim_cs0: weimcs0grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B       0xb0b1
			>;
		};

		pinctrl_weim_phy: weimphygrp {
			fsl,pins = <
				/* Adrress */
				MX6QDL_PAD_EIM_A21__EIM_ADDR21      0xb0b1
				MX6QDL_PAD_EIM_A20__EIM_ADDR20      0xb0b1
				MX6QDL_PAD_EIM_A19__EIM_ADDR19      0xb0b1
				MX6QDL_PAD_EIM_A18__EIM_ADDR18      0xb0b1
				MX6QDL_PAD_EIM_A17__EIM_ADDR17      0xb0b1
				MX6QDL_PAD_EIM_A16__EIM_ADDR16      0xb0b1
				/* Date */
				MX6QDL_PAD_EIM_DA15__EIM_AD15       0xb0b1
				MX6QDL_PAD_EIM_DA14__EIM_AD14       0xb0b1
				MX6QDL_PAD_EIM_DA13__EIM_AD13       0xb0b1
				MX6QDL_PAD_EIM_DA12__EIM_AD12       0xb0b1
				MX6QDL_PAD_EIM_DA11__EIM_AD11       0xb0b1
				MX6QDL_PAD_EIM_DA10__EIM_AD10       0xb0b1
				MX6QDL_PAD_EIM_DA9__EIM_AD09        0xb0b1
				MX6QDL_PAD_EIM_DA8__EIM_AD08        0xb0b1
				MX6QDL_PAD_EIM_DA7__EIM_AD07        0xb0b1
				MX6QDL_PAD_EIM_DA6__EIM_AD06        0xb0b1
				MX6QDL_PAD_EIM_DA5__EIM_AD05        0xb0b1
				MX6QDL_PAD_EIM_DA4__EIM_AD04        0xb0b1
				MX6QDL_PAD_EIM_DA3__EIM_AD03        0xb0b1
				MX6QDL_PAD_EIM_DA2__EIM_AD02        0xb0b1
				MX6QDL_PAD_EIM_DA1__EIM_AD01        0xb0b1
				MX6QDL_PAD_EIM_DA0__EIM_AD00        0xb0b1
				/* Read enable */
				MX6QDL_PAD_EIM_OE__EIM_OE_B         0xb0b1
				/* Write enable */
				MX6QDL_PAD_EIM_RW__EIM_RW           0xb0b1
				/* phy interrupt pin */
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24      0x80000000
				/* phy Reset pin */
				MX6QDL_PAD_EIM_D23__GPIO3_IO23      0x80000000
			>;
		};
	};
};
/*
&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "disabled";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "disabled";
};
*/
&gpc {
	/* use ldo-bypass, u-boot will check it and configure */
	//fsl,ldo-bypass = <0>;
	fsl,ldo-bypass = <1>;
	fsl,wdog-reset = <1>;
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};
/*
&hdmi_audio {
	status = "disabled";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "disabled";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "disabled";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "disabled";
};
*/
/*
&ldb {
	status = "okay";
	dual-mode = <1>;
	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <600000000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <88>;
				hfront-porch = <88>;
				vback-porch = <15>;
				vfront-porch = <2>;
				hsync-len = <44>;
				vsync-len = <5>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		//primary;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <115740000>;
				hactive = <800>;
				vactive = <600>;
				hback-porch = <88>;
				hfront-porch = <88>;
				vback-porch = <15>;
				vfront-porch = <2>;
				hsync-len = <44>;
				vsync-len = <5>;
			};
		};
	};
};
*/
&ldb {
	status = "okay";
	split-mode = <2>;
	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <144000000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <148>;
				hfront-porch = <88>;
				vback-porch = <15>;
				vfront-porch = <2>;
				hsync-len = <44>;
				vsync-len = <5>;
			};
		};
	};

	lvds-channel@1 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		//primary;
		status = "okay";

		display-timings {
			native-mode = <&timing1>;
			timing1: hsd100pxn1 {
				clock-frequency = <144000000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <148>;
				hfront-porch = <88>;
				vback-porch = <15>;
				vfront-porch = <2>;
				hsync-len = <44>;
				vsync-len = <5>;
			};
		};
	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <2>;
};
/*
&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	lcd_panel = "TRULY-WVGA";
	disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
	resets = <&mipi_dsi_reset>;
	status = "disabled";
};

&pcie {
	power-on-gpio = <&gpio3 19 0>;
	reset-gpio = <&gpio7 12 0>;
	status = "okay";
};
*/
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5_1>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	//bus-width = <8>;
	//cd-gpios = <&gpio2 2 0>;
	//wp-gpios = <&gpio2 3 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	wifi-host;
	status = "okay";
};
/*
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <8>;
	cd-gpios = <&gpio2 2 0>;
	wp-gpios = <&gpio2 3 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	cd-gpios = <&gpio7 12 0>;
	wp-gpios = <&gpio7 13 0>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};
*/
&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&wdog2 {
	status = "disabled";
};

&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weim_cs0 &pinctrl_weim_phy>;
	//interrupt-parent = <&gpio2>;
	//interrupts = <24 0>;
	phy-interrupts-gpios = <&gpio2 24 0>;
	#address-cells = <1>;
	#size-cells = <1>;
	bank-width = <2>;
	fsl,weim-cs-timing = <0x01010089 0x00000001 0x0C200100
	                        0x00000008 0xA400840 0x00000000>;
	//fsl,weim-cs-timing = <0x00010089 0x00000001 0x09000000
	//						0x00000008 0x9000000 0x00000000>;	
	phy-reset-gpios = <&gpio3 23 0>;
	status = "okay";
};
