#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 28 13:24:25 2019
# Process ID: 23010
# Current directory: /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/design_1_wrapper.vds
# Journal file: /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.285 ; gain = 26.016 ; free physical = 475 ; free virtual = 4695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/storage/Programmi/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1251.113 ; gain = 38.828 ; free physical = 404 ; free virtual = 4660
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1344.566 ; gain = 81.828 ; free physical = 289 ; free virtual = 4549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0' (1#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_counter_0_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_counter_0_0' (2#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_counter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'counter_0' of module 'design_1_counter_0_0' requires 9 connections, but only 5 given [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/synth/design_1.v:44]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_100M_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_100M_0' (3#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_5M' of module 'design_1_rst_clk_wiz_100M_0' requires 10 connections, but only 6 given [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/synth/design_1.v:50]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (4#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/.Xil/Vivado-23010-Sirio/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (5#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (6#1) [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.191 ; gain = 126.453 ; free physical = 298 ; free virtual = 4562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.191 ; gain = 126.453 ; free physical = 298 ; free virtual = 4562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.191 ; gain = 126.453 ; free physical = 298 ; free virtual = 4562
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0/design_1_counter_0_0_in_context.xdc] for cell 'design_1_i/counter_0'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0/design_1_counter_0_0_in_context.xdc] for cell 'design_1_i/counter_0'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_5M'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_5M'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/constrs_1/new/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/constrs_1/new/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1701.176 ; gain = 0.000 ; free physical = 142 ; free virtual = 4275
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 217 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 217 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0/design_1_clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_5M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 218 ; free virtual = 4352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 217 ; free virtual = 4352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 203 ; free virtual = 4343
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz/clk_out1' to pin 'design_1_i/clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:14 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_clk_wiz_0          |         1|
|2     |design_1_counter_0_0        |         1|
|3     |design_1_rst_clk_wiz_100M_0 |         1|
|4     |design_1_xlconstant_0_0     |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |design_1_clk_wiz_0          |     1|
|2     |design_1_counter_0_0        |     1|
|3     |design_1_rst_clk_wiz_100M_0 |     1|
|4     |design_1_xlconstant_0_0     |     1|
|5     |IBUF                        |     2|
|6     |OBUF                        |     2|
+------+----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    48|
|2     |  design_1_i |design_1 |    44|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 132 ; free virtual = 4211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1701.176 ; gain = 126.453 ; free physical = 190 ; free virtual = 4269
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1701.176 ; gain = 438.438 ; free physical = 201 ; free virtual = 4279
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 1713.160 ; gain = 462.047 ; free physical = 174 ; free virtual = 4254
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_01/design/design.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1713.160 ; gain = 0.000 ; free physical = 171 ; free virtual = 4253
INFO: [Common 17-206] Exiting Vivado at Sun Apr 28 13:26:50 2019...
