{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562859448479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562859448482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 12:37:28 2019 " "Processing started: Thu Jul 11 12:37:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562859448482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562859448482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pre-Projeto -c Pre-Projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pre-Projeto -c Pre-Projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562859448482 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562859448988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pre-Projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Pre-Projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre-Projeto " "Found entity 1: Pre-Projeto" {  } { { "Pre-Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somsub " "Found entity 1: somsub" {  } { { "somsub.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento " "Found entity 1: mux2barramento" {  } { { "mux2barramento.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorbinbcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file conversorbinbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conversorbinbcd " "Found entity 1: conversorbinbcd" {  } { { "conversorbinbcd.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadordisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadordisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "decodificadordisplay.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/decodificadordisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaynegativo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displaynegativo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displaynegativo " "Found entity 1: displaynegativo" {  } { { "displaynegativo.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displaynegativo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayerro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displayerro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displayerro " "Found entity 1: displayerro" {  } { { "displayerro.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento3_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento3_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento3_0 " "Found entity 1: mux2barramento3_0" {  } { { "mux2barramento3_0.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento3_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2barramento6_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2barramento6_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2barramento6_0 " "Found entity 1: mux2barramento6_0" {  } { { "mux2barramento6_0.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento6_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demmuxer.v 1 1 " "Found 1 design units, including 1 entities, in source file demmuxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxer " "Found entity 1: demuxer" {  } { { "demmuxer.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/demmuxer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraE.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraE.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraE " "Found entity 1: LetraE" {  } { { "LetraE.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraR.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraR " "Found entity 1: LetraR" {  } { { "LetraR.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LetraO.v 1 1 " "Found 1 design units, including 1 entities, in source file LetraO.v" { { "Info" "ISGN_ENTITY_NAME" "1 LetraO " "Found entity 1: LetraO" {  } { { "LetraO.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/LetraO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ignoraprimeirobit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ignoraprimeirobit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ignoraprimeirobit " "Found entity 1: ignoraprimeirobit" {  } { { "ignoraprimeirobit.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/ignoraprimeirobit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto " "Found entity 1: Projeto" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina.v 1 1 " "Found 1 design units, including 1 entities, in source file maquina.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquina " "Found entity 1: maquina" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449156 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DECtoBindecoder_LSD.v " "Can't analyze file -- file DECtoBindecoder_LSD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562859449157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DECtoBINdecoder_LSD.v " "Can't analyze file -- file DECtoBINdecoder_LSD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1562859449158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECtoBIN.v 1 1 " "Found 1 design units, including 1 entities, in source file DECtoBIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECtoBIN " "Found entity 1: DECtoBIN" {  } { { "DECtoBIN.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/DECtoBIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562859449159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto " "Elaborating entity \"Projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562859449277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pre-Projeto Pre-Projeto:inst " "Elaborating entity \"Pre-Projeto\" for hierarchy \"Pre-Projeto:inst\"" {  } { { "Projeto.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 136 744 936 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2barramento6_0 Pre-Projeto:inst\|mux2barramento6_0:inst24 " "Elaborating entity \"mux2barramento6_0\" for hierarchy \"Pre-Projeto:inst\|mux2barramento6_0:inst24\"" {  } { { "Pre-Projeto.bdf" "inst24" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 616 2272 2456 776 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2barramento3_0 Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2 " "Elaborating entity \"mux2barramento3_0\" for hierarchy \"Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2\"" {  } { { "mux2barramento6_0.bdf" "inst2" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento6_0.bdf" { { 400 880 1104 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2\|mux2:inst " "Elaborating entity \"mux2\" for hierarchy \"Pre-Projeto:inst\|mux2barramento6_0:inst24\|mux2barramento3_0:inst2\|mux2:inst\"" {  } { { "mux2barramento3_0.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/mux2barramento3_0.bdf" { { 128 208 360 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 Pre-Projeto:inst\|decoder7:inst26 " "Elaborating entity \"decoder7\" for hierarchy \"Pre-Projeto:inst\|decoder7:inst26\"" {  } { { "Pre-Projeto.bdf" "inst26" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 504 1904 2064 584 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorbinbcd Pre-Projeto:inst\|conversorbinbcd:inst25 " "Elaborating entity \"conversorbinbcd\" for hierarchy \"Pre-Projeto:inst\|conversorbinbcd:inst25\"" {  } { { "Pre-Projeto.bdf" "inst25" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 568 1712 1880 664 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1 " "Elaborating entity \"74185\" for hierarchy \"Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1\"" {  } { { "conversorbinbcd.bdf" "inst1" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { { 88 424 544 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1 " "Elaborated megafunction instantiation \"Pre-Projeto:inst\|conversorbinbcd:inst25\|74185:inst1\"" {  } { { "conversorbinbcd.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/conversorbinbcd.bdf" { { 88 424 544 248 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859449347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ignoraprimeirobit Pre-Projeto:inst\|ignoraprimeirobit:inst19 " "Elaborating entity \"ignoraprimeirobit\" for hierarchy \"Pre-Projeto:inst\|ignoraprimeirobit:inst19\"" {  } { { "Pre-Projeto.bdf" "inst19" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 568 1344 1488 632 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somsub Pre-Projeto:inst\|somsub:inst " "Elaborating entity \"somsub\" for hierarchy \"Pre-Projeto:inst\|somsub:inst\"" {  } { { "Pre-Projeto.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { -88 912 1080 8 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador Pre-Projeto:inst\|somsub:inst\|somador:inst7 " "Elaborating entity \"somador\" for hierarchy \"Pre-Projeto:inst\|somsub:inst\|somador:inst7\"" {  } { { "somsub.bdf" "inst7" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/somsub.bdf" { { 768 -936 -800 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2barramento Pre-Projeto:inst\|mux2barramento:inst6 " "Elaborating entity \"mux2barramento\" for hierarchy \"Pre-Projeto:inst\|mux2barramento:inst6\"" {  } { { "Pre-Projeto.bdf" "inst6" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 208 752 976 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayerro Pre-Projeto:inst\|displayerro:inst256 " "Elaborating entity \"displayerro\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\"" {  } { { "Pre-Projeto.bdf" "inst256" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 456 1504 1616 584 "inst256" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LetraE Pre-Projeto:inst\|displayerro:inst256\|LetraE:inst " "Elaborating entity \"LetraE\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\|LetraE:inst\"" {  } { { "displayerro.bdf" "inst" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { { 104 328 464 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LetraR Pre-Projeto:inst\|displayerro:inst256\|LetraR:inst1 " "Elaborating entity \"LetraR\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\|LetraR:inst1\"" {  } { { "displayerro.bdf" "inst1" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { { 200 328 464 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LetraO Pre-Projeto:inst\|displayerro:inst256\|LetraO:inst3 " "Elaborating entity \"LetraO\" for hierarchy \"Pre-Projeto:inst\|displayerro:inst256\|LetraO:inst3\"" {  } { { "displayerro.bdf" "inst3" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/displayerro.bdf" { { 392 328 464 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxer Pre-Projeto:inst\|demuxer:inst452 " "Elaborating entity \"demuxer\" for hierarchy \"Pre-Projeto:inst\|demuxer:inst452\"" {  } { { "Pre-Projeto.bdf" "inst452" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { -8 1952 2104 72 "inst452" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaynegativo Pre-Projeto:inst\|displaynegativo:inst16 " "Elaborating entity \"displaynegativo\" for hierarchy \"Pre-Projeto:inst\|displaynegativo:inst16\"" {  } { { "Pre-Projeto.bdf" "inst16" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Pre-Projeto.bdf" { { 8 1496 1616 104 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina maquina:inst2 " "Elaborating entity \"maquina\" for hierarchy \"maquina:inst2\"" {  } { { "Projeto.bdf" "inst2" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 136 512 704 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 maquina.v(34) " "Verilog HDL assignment warning at maquina.v(34): truncated value with size 32 to match size of target (1)" {  } { { "maquina.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/maquina.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449548 "|Projeto|maquina:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "teclado.v 3 3 " "Using design file teclado.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 teclado " "Found entity 1: teclado" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449574 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlador " "Found entity 2: controlador" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449574 ""} { "Info" "ISGN_ENTITY_NAME" "3 Debouncer " "Found entity 3: Debouncer" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562859449574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1562859449574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado teclado:inst1 " "Elaborating entity \"teclado\" for hierarchy \"teclado:inst1\"" {  } { { "Projeto.bdf" "inst1" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 136 232 440 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador teclado:inst1\|controlador:U0 " "Elaborating entity \"controlador\" for hierarchy \"teclado:inst1\|controlador:U0\"" {  } { { "teclado.v" "U0" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(44) " "Verilog HDL assignment warning at teclado.v(44): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449586 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(70) " "Verilog HDL assignment warning at teclado.v(70): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449588 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(71) " "Verilog HDL assignment warning at teclado.v(71): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449588 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(72) " "Verilog HDL assignment warning at teclado.v(72): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449588 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(73) " "Verilog HDL assignment warning at teclado.v(73): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449588 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(75) " "Verilog HDL assignment warning at teclado.v(75): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449588 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(76) " "Verilog HDL assignment warning at teclado.v(76): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449588 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(77) " "Verilog HDL assignment warning at teclado.v(77): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449589 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(78) " "Verilog HDL assignment warning at teclado.v(78): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449589 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(80) " "Verilog HDL assignment warning at teclado.v(80): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449589 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(81) " "Verilog HDL assignment warning at teclado.v(81): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449589 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(82) " "Verilog HDL assignment warning at teclado.v(82): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449589 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(83) " "Verilog HDL assignment warning at teclado.v(83): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449590 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(85) " "Verilog HDL assignment warning at teclado.v(85): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449590 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(86) " "Verilog HDL assignment warning at teclado.v(86): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449590 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(87) " "Verilog HDL assignment warning at teclado.v(87): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449590 "|Projeto|teclado:inst1|controlador:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 teclado.v(88) " "Verilog HDL assignment warning at teclado.v(88): truncated value with size 8 to match size of target (4)" {  } { { "teclado.v" "" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1562859449591 "|Projeto|teclado:inst1|controlador:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer teclado:inst1\|controlador:U0\|Debouncer:d0 " "Elaborating entity \"Debouncer\" for hierarchy \"teclado:inst1\|controlador:U0\|Debouncer:d0\"" {  } { { "teclado.v" "d0" { Text "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/teclado.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562859449606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1562859451036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 224 944 1120 240 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 224 944 1120 240 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 192 944 1120 208 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 176 944 1120 192 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 160 944 1120 176 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562859451522 "|Projeto|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562859451522 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562859452504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562859453009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453009 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[35\] " "No output dependent on input pin \"GPIO_1\[35\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[34\] " "No output dependent on input pin \"GPIO_1\[34\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[33\] " "No output dependent on input pin \"GPIO_1\[33\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[32\] " "No output dependent on input pin \"GPIO_1\[32\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[31\] " "No output dependent on input pin \"GPIO_1\[31\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[30\] " "No output dependent on input pin \"GPIO_1\[30\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[29\] " "No output dependent on input pin \"GPIO_1\[29\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[28\] " "No output dependent on input pin \"GPIO_1\[28\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[27\] " "No output dependent on input pin \"GPIO_1\[27\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[26\] " "No output dependent on input pin \"GPIO_1\[26\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[25\] " "No output dependent on input pin \"GPIO_1\[25\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[24\] " "No output dependent on input pin \"GPIO_1\[24\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[23\] " "No output dependent on input pin \"GPIO_1\[23\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[22\] " "No output dependent on input pin \"GPIO_1\[22\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[21\] " "No output dependent on input pin \"GPIO_1\[21\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[20\] " "No output dependent on input pin \"GPIO_1\[20\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[19\] " "No output dependent on input pin \"GPIO_1\[19\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[18\] " "No output dependent on input pin \"GPIO_1\[18\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[16\] " "No output dependent on input pin \"GPIO_1\[16\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[14\] " "No output dependent on input pin \"GPIO_1\[14\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[12\] " "No output dependent on input pin \"GPIO_1\[12\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[10\] " "No output dependent on input pin \"GPIO_1\[10\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[9\] " "No output dependent on input pin \"GPIO_1\[9\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[8\] " "No output dependent on input pin \"GPIO_1\[8\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[7\] " "No output dependent on input pin \"GPIO_1\[7\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[6\] " "No output dependent on input pin \"GPIO_1\[6\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[5\] " "No output dependent on input pin \"GPIO_1\[5\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[4\] " "No output dependent on input pin \"GPIO_1\[4\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[3\] " "No output dependent on input pin \"GPIO_1\[3\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[2\] " "No output dependent on input pin \"GPIO_1\[2\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[1\] " "No output dependent on input pin \"GPIO_1\[1\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1\[0\] " "No output dependent on input pin \"GPIO_1\[0\]\"" {  } { { "Projeto.bdf" "" { Schematic "/home/andre/UnB/4SEM/Lab CL/ProjetoFinal/Calculadora-Digital-com-Banco-de-Registradores/Projeto.bdf" { { 112 0 176 128 "GPIO_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562859453153 "|Projeto|GPIO_1[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562859453153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562859453157 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562859453157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Implemented 373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562859453157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562859453157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562859453182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 11 12:37:33 2019 " "Processing ended: Thu Jul 11 12:37:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562859453182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562859453182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562859453182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562859453182 ""}
