Timing Analyzer report for SynthesizerFinal
Thu Dec 12 12:48:29 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Hold: 'Clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'Clk'
 23. Slow 1200mV 0C Model Hold: 'Clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'Clk'
 31. Fast 1200mV 0C Model Hold: 'Clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SynthesizerFinal                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                     ;
+-------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                 ; Status ; Read at                  ;
+-------------------------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Thu Dec 12 12:48:28 2019 ;
; nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Thu Dec 12 12:48:28 2019 ;
; nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc             ; OK     ; Thu Dec 12 12:48:28 2019 ;
+-------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 215.29 MHz ; 215.29 MHz      ; Clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clk   ; -3.645 ; -289.788           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clk   ; 0.386 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clk   ; -3.000 ; -213.439                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.645 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[1]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 4.194      ;
; -3.588 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.436     ; 4.150      ;
; -3.561 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.436     ; 4.123      ;
; -3.553 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.436     ; 4.115      ;
; -3.533 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 4.082      ;
; -3.528 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.436     ; 4.090      ;
; -3.523 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.436     ; 4.085      ;
; -3.523 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.436     ; 4.085      ;
; -3.427 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[3]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.976      ;
; -3.397 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[2]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.946      ;
; -3.273 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[6]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.822      ;
; -3.270 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[4]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.819      ;
; -3.248 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.797      ;
; -3.247 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.796      ;
; -3.244 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.449     ; 3.793      ;
; -3.038 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.969      ;
; -3.038 ; state.LOADA                                                                                            ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk          ; Clk         ; 1.000        ; -0.135     ; 3.941      ;
; -3.037 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.968      ;
; -3.035 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.966      ;
; -3.035 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.966      ;
; -3.034 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.965      ;
; -3.033 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.964      ;
; -3.029 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.960      ;
; -3.026 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.957      ;
; -3.025 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.956      ;
; -3.024 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.955      ;
; -2.951 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.882      ;
; -2.947 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.878      ;
; -2.936 ; state.LOADA                                                                                            ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; Clk          ; Clk         ; 1.000        ; -0.506     ; 3.428      ;
; -2.927 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.858      ;
; -2.924 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.855      ;
; -2.923 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.854      ;
; -2.923 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.854      ;
; -2.922 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.853      ;
; -2.920 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.851      ;
; -2.919 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.850      ;
; -2.918 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.849      ;
; -2.885 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.816      ;
; -2.876 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.807      ;
; -2.857 ; count[1]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.337      ; 4.192      ;
; -2.856 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.789      ;
; -2.834 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.767      ;
; -2.834 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.767      ;
; -2.832 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.765      ;
; -2.831 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.764      ;
; -2.830 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.763      ;
; -2.829 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.762      ;
; -2.829 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.762      ;
; -2.828 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.761      ;
; -2.827 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.760      ;
; -2.771 ; count[0]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.337      ; 4.106      ;
; -2.770 ; state.LOADA                                                                                            ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 1.000        ; -0.133     ; 3.675      ;
; -2.760 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.691      ;
; -2.756 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.687      ;
; -2.744 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.677      ;
; -2.744 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.675      ;
; -2.741 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.674      ;
; -2.741 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.674      ;
; -2.740 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.673      ;
; -2.739 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.672      ;
; -2.729 ; count[3]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.337      ; 4.064      ;
; -2.723 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.654      ;
; -2.722 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.653      ;
; -2.720 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.651      ;
; -2.719 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.650      ;
; -2.718 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.649      ;
; -2.698 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.629      ;
; -2.695 ; state.LOADA                                                                                            ; Dreg:Areg|Q[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.494     ; 3.199      ;
; -2.695 ; state.LOADA                                                                                            ; Dreg:Areg|Q[11]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.494     ; 3.199      ;
; -2.695 ; state.LOADA                                                                                            ; Dreg:Areg|Q[15]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.494     ; 3.199      ;
; -2.695 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.626      ;
; -2.694 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.625      ;
; -2.693 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.624      ;
; -2.681 ; count[1]                                                                                               ; state.INITIALIZE                                                                                       ; Clk          ; Clk         ; 1.000        ; 0.335      ; 4.014      ;
; -2.681 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.614      ;
; -2.669 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.602      ;
; -2.640 ; count[2]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.337      ; 3.975      ;
; -2.631 ; count[7]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.339      ; 3.968      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[8]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[9]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[7]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[0]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[1]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[3]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[2]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[6]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[4]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Dreg:PTRAreg|Q[7]                                                                                      ; Dreg:PTRAreg|Q[5]                                                                                      ; Clk          ; Clk         ; 1.000        ; -0.080     ; 3.544      ;
; -2.613 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.546      ;
; -2.610 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.543      ;
; -2.610 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.543      ;
; -2.609 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.542      ;
; -2.608 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.065     ; 3.541      ;
; -2.607 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.082     ; 3.523      ;
; -2.606 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.082     ; 3.522      ;
; -2.605 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.082     ; 3.521      ;
; -2.603 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.067     ; 3.534      ;
; -2.600 ; state.LOADA                                                                                            ; memBlock:delayLine|mem_rtl_0_bypass[16]                                                                ; Clk          ; Clk         ; 1.000        ; -0.508     ; 3.090      ;
; -2.595 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.082     ; 3.511      ;
; -2.595 ; count[0]                                                                                               ; state.INITIALIZE                                                                                       ; Clk          ; Clk         ; 1.000        ; 0.335      ; 3.928      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                              ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; state.INITIALIZE                        ; state.INITIALIZE                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.403 ; state.HOLD                              ; state.HOLD                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; state.WAIT2                             ; state.WAIT2                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; state.WAIT1                             ; state.WAIT1                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.449 ; state.LOADB2                            ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.715      ;
; 0.463 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[2]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.729      ;
; 0.466 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[5]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.732      ;
; 0.470 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[4]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.736      ;
; 0.544 ; white_noise_generator:randomNum|sreg[6] ; white_noise_generator:randomNum|sreg[5]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.810      ;
; 0.551 ; memBlock:delayLine|q[9]                 ; Dreg:Areg|Q[9]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.817      ;
; 0.552 ; memBlock:delayLine|q[4]                 ; Dreg:Areg|Q[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; memBlock:delayLine|q[6]                 ; Dreg:Areg|Q[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.552 ; memBlock:delayLine|q[7]                 ; Dreg:Areg|Q[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; Dreg:PTRBreg|Q[0]                       ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; white_noise_generator:randomNum|sreg[4] ; white_noise_generator:randomNum|sreg[3]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.557 ; white_noise_generator:randomNum|sreg[2] ; white_noise_generator:randomNum|sreg[1]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.823      ;
; 0.577 ; state.LOADB                             ; state.LOADB2                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.843      ;
; 0.593 ; state.LOADA2                            ; state.LOADB                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.859      ;
; 0.593 ; state.LOADA2                            ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.859      ;
; 0.617 ; memBlock:delayLine|q[11]                ; Dreg:Breg|Q[11]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.884      ;
; 0.637 ; memBlock:delayLine|q[8]                 ; Dreg:Areg|Q[8]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; state.WAIT1                             ; state.WAIT2                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; white_noise_generator:randomNum|sreg[3] ; white_noise_generator:randomNum|sreg[2]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; white_noise_generator:randomNum|sreg[5] ; white_noise_generator:randomNum|sreg[4]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.906      ;
; 0.651 ; Dreg:PTRBreg|Q[6]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.324      ;
; 0.656 ; Dreg:PTRAreg|Q[7]                       ; Dreg:PTRAreg|Q[7]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Dreg:PTRAreg|Q[5]                       ; Dreg:PTRAreg|Q[5]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; Dreg:PTRAreg|Q[1]                       ; Dreg:PTRAreg|Q[1]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Dreg:PTRAreg|Q[3]                       ; Dreg:PTRAreg|Q[3]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; Dreg:PTRAreg|Q[6]                       ; Dreg:PTRAreg|Q[6]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; Dreg:PTRAreg|Q[4]                       ; Dreg:PTRAreg|Q[4]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.928      ;
; 0.671 ; Dreg:PTRBreg|Q[3]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.451      ; 1.344      ;
; 0.671 ; Dreg:PTRAreg|Q[9]                       ; Dreg:PTRAreg|Q[9]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.937      ;
; 0.676 ; Dreg:PTRAreg|Q[8]                       ; Dreg:PTRAreg|Q[8]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.942      ;
; 0.677 ; Dreg:PTRAreg|Q[0]                       ; Dreg:PTRAreg|Q[0]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.943      ;
; 0.682 ; white_noise_generator:randomNum|sreg[7] ; white_noise_generator:randomNum|sreg[6]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.948      ;
; 0.685 ; Dreg:PTRAreg|Q[2]                       ; Dreg:PTRAreg|Q[2]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.951      ;
; 0.693 ; state.CALCULATE                         ; state.UPDATEPTR2                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.959      ;
; 0.698 ; Dreg:PTRBreg|Q[5]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.369      ;
; 0.710 ; state.LOADB2                            ; state.CALCULATE                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.976      ;
; 0.713 ; white_noise_generator:randomNum|sreg[1] ; white_noise_generator:randomNum|sreg[0]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.979      ;
; 0.716 ; state.UPDATEPTR2                        ; memBlock:delayLine|mem_rtl_0_bypass[0]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.982      ;
; 0.719 ; state.UPDATEPTR2                        ; Dreg:PTRBreg|Q[9]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.985      ;
; 0.720 ; memBlock:delayLine|q[15]                ; Dreg:Breg|Q[15]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.987      ;
; 0.721 ; Dreg:PTRBreg|Q[4]                       ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.987      ;
; 0.728 ; Dreg:PTRBreg|Q[5]                       ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.994      ;
; 0.736 ; state.LOADB                             ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.002      ;
; 0.740 ; Dreg:sample|Q[14]                       ; memBlock:delayLine|mem_rtl_0_bypass[34]                                                                ; Clk          ; Clk         ; 0.000        ; 0.479      ; 1.405      ;
; 0.755 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[7]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.021      ;
; 0.786 ; Dreg:sample|Q[7]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.449      ;
; 0.790 ; Dreg:sample|Q[3]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.453      ;
; 0.790 ; Dreg:sample|Q[4]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.453      ;
; 0.793 ; Dreg:PTRBreg|Q[0]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.464      ;
; 0.795 ; Dreg:sample|Q[9]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.458      ;
; 0.796 ; Dreg:Areg|Q[15]                         ; Dreg:sample|Q[14]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.062      ;
; 0.797 ; Dreg:Breg|Q[7]                          ; Dreg:sample|Q[6]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.063      ;
; 0.800 ; Dreg:Breg|Q[13]                         ; Dreg:sample|Q[12]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.066      ;
; 0.802 ; Dreg:Areg|Q[2]                          ; Dreg:sample|Q[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.070      ;
; 0.802 ; Dreg:sample|Q[2]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.465      ;
; 0.803 ; Dreg:Areg|Q[12]                         ; Dreg:sample|Q[11]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.071      ;
; 0.803 ; Dreg:Breg|Q[2]                          ; Dreg:sample|Q[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.069      ;
; 0.804 ; Dreg:Areg|Q[13]                         ; Dreg:sample|Q[12]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.072      ;
; 0.805 ; Dreg:Areg|Q[14]                         ; Dreg:sample|Q[13]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.073      ;
; 0.805 ; Dreg:sample|Q[2]                        ; memBlock:delayLine|mem_rtl_0_bypass[22]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.071      ;
; 0.807 ; Dreg:Breg|Q[4]                          ; Dreg:sample|Q[3]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.073      ;
; 0.809 ; Dreg:Breg|Q[10]                         ; Dreg:sample|Q[9]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.075      ;
; 0.812 ; Dreg:sample|Q[7]                        ; memBlock:delayLine|mem_rtl_0_bypass[27]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.078      ;
; 0.813 ; Dreg:sample|Q[3]                        ; memBlock:delayLine|mem_rtl_0_bypass[23]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.079      ;
; 0.815 ; Dreg:Breg|Q[1]                          ; Dreg:sample|Q[0]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.081      ;
; 0.817 ; Dreg:sample|Q[4]                        ; memBlock:delayLine|mem_rtl_0_bypass[24]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.083      ;
; 0.818 ; Dreg:sample|Q[5]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.481      ;
; 0.821 ; Dreg:sample|Q[1]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.484      ;
; 0.822 ; Dreg:sample|Q[6]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.485      ;
; 0.823 ; Dreg:sample|Q[9]                        ; memBlock:delayLine|mem_rtl_0_bypass[29]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.089      ;
; 0.840 ; Dreg:Breg|Q[9]                          ; Dreg:sample|Q[8]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.106      ;
; 0.841 ; Dreg:Areg|Q[3]                          ; Dreg:sample|Q[2]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.109      ;
; 0.842 ; Dreg:Areg|Q[11]                         ; Dreg:sample|Q[10]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.108      ;
; 0.842 ; Dreg:Areg|Q[10]                         ; Dreg:sample|Q[9]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.108      ;
; 0.843 ; Dreg:Breg|Q[12]                         ; Dreg:sample|Q[11]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.109      ;
; 0.845 ; Dreg:PTRBreg|Q[1]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.449      ; 1.516      ;
; 0.845 ; Dreg:Breg|Q[14]                         ; Dreg:sample|Q[13]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.111      ;
; 0.846 ; Dreg:Breg|Q[8]                          ; Dreg:sample|Q[7]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.112      ;
; 0.846 ; Dreg:sample|Q[5]                        ; memBlock:delayLine|mem_rtl_0_bypass[25]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.112      ;
; 0.847 ; Dreg:Areg|Q[5]                          ; Dreg:sample|Q[4]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.115      ;
; 0.849 ; Dreg:sample|Q[8]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.441      ; 1.512      ;
; 0.849 ; Dreg:sample|Q[1]                        ; memBlock:delayLine|mem_rtl_0_bypass[21]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.115      ;
; 0.849 ; Dreg:sample|Q[6]                        ; memBlock:delayLine|mem_rtl_0_bypass[26]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.115      ;
; 0.849 ; Dreg:Breg|Q[3]                          ; Dreg:sample|Q[2]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.115      ;
; 0.850 ; Dreg:sample|Q[8]                        ; memBlock:delayLine|mem_rtl_0_bypass[28]                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 1.116      ;
; 0.852 ; Dreg:Breg|Q[15]                         ; Dreg:sample|Q[14]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.079      ; 1.117      ;
; 0.858 ; Dreg:Areg|Q[1]                          ; Dreg:sample|Q[0]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.126      ;
; 0.884 ; memBlock:delayLine|q[1]                 ; Dreg:Areg|Q[1]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.093      ; 1.163      ;
; 0.884 ; Dreg:PTRAreg|Q[3]                       ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.152      ;
; 0.887 ; memBlock:delayLine|q[13]                ; Dreg:Areg|Q[13]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.078      ; 1.151      ;
; 0.891 ; Dreg:PTRAreg|Q[7]                       ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; Clk          ; Clk         ; 0.000        ; 0.082      ; 1.159      ;
; 0.907 ; memBlock:delayLine|q[12]                ; Dreg:Areg|Q[12]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.078      ; 1.171      ;
; 0.913 ; Dreg:PTRAreg|Q[4]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.452      ; 1.587      ;
; 0.919 ; memBlock:delayLine|q[14]                ; Dreg:Areg|Q[14]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.078      ; 1.183      ;
; 0.920 ; Dreg:PTRAreg|Q[4]                       ; Dreg:PTRBreg|Q[4]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.084      ; 1.190      ;
; 0.924 ; Dreg:sample|Q[15]                       ; memBlock:delayLine|mem_rtl_0_bypass[35]                                                                ; Clk          ; Clk         ; 0.000        ; 0.479      ; 1.589      ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 236.52 MHz ; 236.52 MHz      ; Clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -3.228 ; -251.130          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.339 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -213.087                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.228 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[1]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.824      ;
; -3.177 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.389     ; 3.787      ;
; -3.156 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.389     ; 3.766      ;
; -3.152 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.389     ; 3.762      ;
; -3.126 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.389     ; 3.736      ;
; -3.125 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.721      ;
; -3.121 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.389     ; 3.731      ;
; -3.121 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.389     ; 3.731      ;
; -3.015 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[3]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.611      ;
; -2.988 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[2]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.584      ;
; -2.883 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[6]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.479      ;
; -2.881 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[4]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.477      ;
; -2.861 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.457      ;
; -2.859 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.455      ;
; -2.856 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.403     ; 3.452      ;
; -2.741 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.682      ;
; -2.738 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.679      ;
; -2.738 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.679      ;
; -2.736 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.677      ;
; -2.733 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.674      ;
; -2.730 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.671      ;
; -2.727 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.668      ;
; -2.727 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.668      ;
; -2.725 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.666      ;
; -2.722 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.663      ;
; -2.707 ; state.LOADA                                                                                            ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk          ; Clk         ; 1.000        ; -0.133     ; 3.604      ;
; -2.606 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.547      ;
; -2.604 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.545      ;
; -2.603 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.544      ;
; -2.603 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.544      ;
; -2.601 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.542      ;
; -2.601 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.542      ;
; -2.601 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.542      ;
; -2.601 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.542      ;
; -2.599 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.540      ;
; -2.598 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.539      ;
; -2.596 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.537      ;
; -2.590 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.531      ;
; -2.581 ; state.LOADA                                                                                            ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; Clk          ; Clk         ; 1.000        ; -0.461     ; 3.119      ;
; -2.541 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.484      ;
; -2.538 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.481      ;
; -2.538 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.481      ;
; -2.536 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.479      ;
; -2.533 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.476      ;
; -2.527 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.470      ;
; -2.524 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.467      ;
; -2.524 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.467      ;
; -2.522 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.465      ;
; -2.519 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.462      ;
; -2.502 ; state.LOADA                                                                                            ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 1.000        ; -0.132     ; 3.400      ;
; -2.466 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.407      ;
; -2.464 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.405      ;
; -2.460 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.401      ;
; -2.457 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.398      ;
; -2.457 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.398      ;
; -2.455 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.396      ;
; -2.452 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.393      ;
; -2.450 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.393      ;
; -2.447 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.390      ;
; -2.447 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.390      ;
; -2.445 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.388      ;
; -2.442 ; state.LOADA                                                                                            ; Dreg:Areg|Q[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.447     ; 2.994      ;
; -2.442 ; state.LOADA                                                                                            ; Dreg:Areg|Q[11]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.447     ; 2.994      ;
; -2.442 ; state.LOADA                                                                                            ; Dreg:Areg|Q[15]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.447     ; 2.994      ;
; -2.442 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.385      ;
; -2.422 ; count[1]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.311      ; 3.732      ;
; -2.401 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.344      ;
; -2.397 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.338      ;
; -2.394 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.335      ;
; -2.394 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.335      ;
; -2.392 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.333      ;
; -2.389 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.330      ;
; -2.387 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.330      ;
; -2.357 ; count[0]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.311      ; 3.667      ;
; -2.341 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.284      ;
; -2.338 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.281      ;
; -2.338 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.281      ;
; -2.337 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.278      ;
; -2.336 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.279      ;
; -2.334 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.275      ;
; -2.334 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.275      ;
; -2.333 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.276      ;
; -2.332 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.273      ;
; -2.329 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.270      ;
; -2.320 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.058     ; 3.261      ;
; -2.310 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.310 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.056     ; 3.253      ;
; -2.310 ; count[3]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.311      ; 3.620      ;
; -2.309 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.235      ;
; -2.308 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.234      ;
; -2.300 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.226      ;
; -2.299 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[6]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.225      ;
; -2.299 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.225      ;
; -2.298 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.224      ;
; -2.297 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[4]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.223      ;
; -2.297 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.223      ;
; -2.293 ; state.LOADA                                                                                            ; memBlock:delayLine|mem_rtl_0_bypass[16]                                                                ; Clk          ; Clk         ; 1.000        ; -0.463     ; 2.829      ;
; -2.289 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.215      ;
; -2.288 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[6]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.214      ;
; -2.286 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[4]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.073     ; 3.212      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; state.INITIALIZE                        ; state.INITIALIZE                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; state.HOLD                              ; state.HOLD                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; state.WAIT2                             ; state.WAIT2                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; state.WAIT1                             ; state.WAIT1                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.413 ; state.LOADB2                            ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.656      ;
; 0.419 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[2]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.661      ;
; 0.422 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[5]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.664      ;
; 0.426 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[4]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.668      ;
; 0.493 ; white_noise_generator:randomNum|sreg[6] ; white_noise_generator:randomNum|sreg[5]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.735      ;
; 0.505 ; memBlock:delayLine|q[9]                 ; Dreg:Areg|Q[9]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; memBlock:delayLine|q[4]                 ; Dreg:Areg|Q[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; memBlock:delayLine|q[6]                 ; Dreg:Areg|Q[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.749      ;
; 0.506 ; memBlock:delayLine|q[7]                 ; Dreg:Areg|Q[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.749      ;
; 0.508 ; Dreg:PTRBreg|Q[0]                       ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.750      ;
; 0.510 ; white_noise_generator:randomNum|sreg[4] ; white_noise_generator:randomNum|sreg[3]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.752      ;
; 0.512 ; white_noise_generator:randomNum|sreg[2] ; white_noise_generator:randomNum|sreg[1]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.754      ;
; 0.528 ; state.LOADB                             ; state.LOADB2                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.771      ;
; 0.543 ; state.LOADA2                            ; state.LOADB                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.786      ;
; 0.543 ; state.LOADA2                            ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.786      ;
; 0.568 ; memBlock:delayLine|q[11]                ; Dreg:Breg|Q[11]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.812      ;
; 0.583 ; memBlock:delayLine|q[8]                 ; Dreg:Areg|Q[8]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.826      ;
; 0.585 ; state.WAIT1                             ; state.WAIT2                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.827      ;
; 0.587 ; white_noise_generator:randomNum|sreg[3] ; white_noise_generator:randomNum|sreg[2]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; white_noise_generator:randomNum|sreg[5] ; white_noise_generator:randomNum|sreg[4]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.829      ;
; 0.590 ; Dreg:PTRBreg|Q[6]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.404      ; 1.195      ;
; 0.600 ; Dreg:PTRAreg|Q[7]                       ; Dreg:PTRAreg|Q[7]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; Dreg:PTRAreg|Q[5]                       ; Dreg:PTRAreg|Q[5]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.843      ;
; 0.604 ; Dreg:PTRAreg|Q[1]                       ; Dreg:PTRAreg|Q[1]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Dreg:PTRAreg|Q[3]                       ; Dreg:PTRAreg|Q[3]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; Dreg:PTRAreg|Q[6]                       ; Dreg:PTRAreg|Q[6]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; Dreg:PTRAreg|Q[4]                       ; Dreg:PTRAreg|Q[4]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.848      ;
; 0.609 ; Dreg:PTRBreg|Q[3]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.404      ; 1.214      ;
; 0.615 ; Dreg:PTRAreg|Q[9]                       ; Dreg:PTRAreg|Q[9]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.857      ;
; 0.617 ; Dreg:PTRAreg|Q[8]                       ; Dreg:PTRAreg|Q[8]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.859      ;
; 0.621 ; Dreg:PTRAreg|Q[0]                       ; Dreg:PTRAreg|Q[0]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.863      ;
; 0.624 ; white_noise_generator:randomNum|sreg[7] ; white_noise_generator:randomNum|sreg[6]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.866      ;
; 0.625 ; Dreg:PTRAreg|Q[2]                       ; Dreg:PTRAreg|Q[2]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.867      ;
; 0.632 ; state.CALCULATE                         ; state.UPDATEPTR2                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.875      ;
; 0.646 ; state.LOADB2                            ; state.CALCULATE                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.889      ;
; 0.654 ; white_noise_generator:randomNum|sreg[1] ; white_noise_generator:randomNum|sreg[0]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.896      ;
; 0.655 ; state.UPDATEPTR2                        ; memBlock:delayLine|mem_rtl_0_bypass[0]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.898      ;
; 0.658 ; state.UPDATEPTR2                        ; Dreg:PTRBreg|Q[9]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.901      ;
; 0.672 ; Dreg:PTRBreg|Q[4]                       ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.914      ;
; 0.673 ; memBlock:delayLine|q[15]                ; Dreg:Breg|Q[15]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.917      ;
; 0.673 ; state.LOADB                             ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.916      ;
; 0.677 ; Dreg:PTRBreg|Q[5]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.280      ;
; 0.679 ; Dreg:PTRBreg|Q[5]                       ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.921      ;
; 0.691 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[7]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.933      ;
; 0.696 ; Dreg:sample|Q[14]                       ; memBlock:delayLine|mem_rtl_0_bypass[34]                                                                ; Clk          ; Clk         ; 0.000        ; 0.432      ; 1.299      ;
; 0.739 ; Dreg:Areg|Q[15]                         ; Dreg:sample|Q[14]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.981      ;
; 0.740 ; Dreg:Breg|Q[7]                          ; Dreg:sample|Q[6]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.982      ;
; 0.742 ; Dreg:Breg|Q[13]                         ; Dreg:sample|Q[12]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.984      ;
; 0.745 ; Dreg:Areg|Q[12]                         ; Dreg:sample|Q[11]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.989      ;
; 0.745 ; Dreg:Areg|Q[2]                          ; Dreg:sample|Q[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.989      ;
; 0.745 ; Dreg:Breg|Q[2]                          ; Dreg:sample|Q[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.987      ;
; 0.746 ; Dreg:sample|Q[2]                        ; memBlock:delayLine|mem_rtl_0_bypass[22]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.988      ;
; 0.748 ; Dreg:Areg|Q[14]                         ; Dreg:sample|Q[13]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.992      ;
; 0.748 ; Dreg:Areg|Q[13]                         ; Dreg:sample|Q[12]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.992      ;
; 0.750 ; Dreg:Breg|Q[10]                         ; Dreg:sample|Q[9]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.992      ;
; 0.750 ; Dreg:Breg|Q[4]                          ; Dreg:sample|Q[3]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.992      ;
; 0.753 ; Dreg:sample|Q[7]                        ; memBlock:delayLine|mem_rtl_0_bypass[27]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.995      ;
; 0.756 ; Dreg:sample|Q[7]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.350      ;
; 0.756 ; Dreg:sample|Q[3]                        ; memBlock:delayLine|mem_rtl_0_bypass[23]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.998      ;
; 0.757 ; Dreg:sample|Q[4]                        ; memBlock:delayLine|mem_rtl_0_bypass[24]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.999      ;
; 0.758 ; Dreg:Breg|Q[1]                          ; Dreg:sample|Q[0]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.000      ;
; 0.759 ; Dreg:sample|Q[4]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.353      ;
; 0.761 ; Dreg:sample|Q[3]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.355      ;
; 0.763 ; Dreg:sample|Q[9]                        ; memBlock:delayLine|mem_rtl_0_bypass[29]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.005      ;
; 0.764 ; Dreg:sample|Q[9]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.358      ;
; 0.765 ; Dreg:PTRBreg|Q[0]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.368      ;
; 0.771 ; Dreg:sample|Q[2]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.365      ;
; 0.776 ; Dreg:Breg|Q[9]                          ; Dreg:sample|Q[8]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.018      ;
; 0.777 ; Dreg:Areg|Q[3]                          ; Dreg:sample|Q[2]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.021      ;
; 0.777 ; Dreg:Areg|Q[1]                          ; Dreg:sample|Q[0]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.021      ;
; 0.779 ; Dreg:Areg|Q[10]                         ; Dreg:sample|Q[9]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.021      ;
; 0.781 ; Dreg:Breg|Q[12]                         ; Dreg:sample|Q[11]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.023      ;
; 0.783 ; Dreg:Areg|Q[11]                         ; Dreg:sample|Q[10]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.025      ;
; 0.786 ; Dreg:Breg|Q[8]                          ; Dreg:sample|Q[7]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.028      ;
; 0.786 ; Dreg:sample|Q[5]                        ; memBlock:delayLine|mem_rtl_0_bypass[25]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.028      ;
; 0.786 ; Dreg:Breg|Q[14]                         ; Dreg:sample|Q[13]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.028      ;
; 0.787 ; Dreg:sample|Q[5]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.381      ;
; 0.789 ; Dreg:sample|Q[1]                        ; memBlock:delayLine|mem_rtl_0_bypass[21]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.031      ;
; 0.789 ; Dreg:sample|Q[6]                        ; memBlock:delayLine|mem_rtl_0_bypass[26]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.031      ;
; 0.789 ; Dreg:Breg|Q[3]                          ; Dreg:sample|Q[2]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.031      ;
; 0.790 ; Dreg:Areg|Q[5]                          ; Dreg:sample|Q[4]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.034      ;
; 0.790 ; Dreg:sample|Q[1]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.384      ;
; 0.790 ; Dreg:sample|Q[8]                        ; memBlock:delayLine|mem_rtl_0_bypass[28]                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.032      ;
; 0.791 ; Dreg:sample|Q[6]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.385      ;
; 0.791 ; Dreg:Breg|Q[15]                         ; Dreg:sample|Q[14]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.033      ;
; 0.802 ; Dreg:PTRAreg|Q[3]                       ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.046      ;
; 0.804 ; memBlock:delayLine|q[1]                 ; Dreg:Areg|Q[1]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.086      ; 1.061      ;
; 0.808 ; memBlock:delayLine|q[13]                ; Dreg:Areg|Q[13]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.050      ;
; 0.813 ; Dreg:PTRBreg|Q[1]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.402      ; 1.416      ;
; 0.817 ; Dreg:sample|Q[8]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.393      ; 1.411      ;
; 0.823 ; memBlock:delayLine|q[12]                ; Dreg:Areg|Q[12]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.065      ;
; 0.828 ; Dreg:PTRAreg|Q[7]                       ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; Clk          ; Clk         ; 0.000        ; 0.073      ; 1.072      ;
; 0.829 ; Dreg:sample|Q[12]                       ; memBlock:delayLine|mem_rtl_0_bypass[32]                                                                ; Clk          ; Clk         ; 0.000        ; 0.432      ; 1.432      ;
; 0.833 ; Dreg:PTRAreg|Q[4]                       ; Dreg:PTRBreg|Q[4]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.075      ; 1.079      ;
; 0.837 ; memBlock:delayLine|q[14]                ; Dreg:Areg|Q[14]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.071      ; 1.079      ;
; 0.839 ; Dreg:PTRBreg|Q[6]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.403      ; 1.443      ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clk   ; -1.047 ; -70.095           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clk   ; 0.175 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clk   ; -3.000 ; -168.335                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.047 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[1]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.797      ;
; -1.044 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.226     ; 1.805      ;
; -1.044 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 2.002      ;
; -1.035 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.993      ;
; -1.033 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.991      ;
; -1.031 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.226     ; 1.792      ;
; -1.029 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.987      ;
; -1.029 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.987      ;
; -1.027 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.985      ;
; -1.026 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.226     ; 1.787      ;
; -1.025 ; state.LOADA                                                                                            ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk          ; Clk         ; 1.000        ; -0.050     ; 1.984      ;
; -1.024 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.982      ;
; -1.020 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.978      ;
; -1.020 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.978      ;
; -1.018 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.976      ;
; -1.015 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.226     ; 1.776      ;
; -1.012 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.762      ;
; -1.011 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.226     ; 1.772      ;
; -1.011 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.226     ; 1.772      ;
; -0.994 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.952      ;
; -0.992 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.950      ;
; -0.983 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.941      ;
; -0.981 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.939      ;
; -0.979 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.937      ;
; -0.979 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.937      ;
; -0.977 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.935      ;
; -0.977 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.935      ;
; -0.977 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.935      ;
; -0.975 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.933      ;
; -0.950 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.910      ;
; -0.948 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[3]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.698      ;
; -0.946 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.904      ;
; -0.944 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.904      ;
; -0.939 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.899      ;
; -0.937 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.895      ;
; -0.935 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.895      ;
; -0.935 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.895      ;
; -0.933 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.893      ;
; -0.933 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.893      ;
; -0.930 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[2]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.680      ;
; -0.929 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.889      ;
; -0.929 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.889      ;
; -0.927 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.887      ;
; -0.904 ; state.LOADA                                                                                            ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.654      ;
; -0.899 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.857      ;
; -0.896 ; state.LOADA                                                                                            ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 1.000        ; -0.049     ; 1.856      ;
; -0.896 ; memBlock:delayLine|mem_rtl_0_bypass[4]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.854      ;
; -0.894 ; memBlock:delayLine|mem_rtl_0_bypass[3]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.852      ;
; -0.890 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.850      ;
; -0.888 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.846      ;
; -0.886 ; count[1]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.156      ; 2.029      ;
; -0.886 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.844      ;
; -0.884 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.842      ;
; -0.884 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.842      ;
; -0.882 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.840      ;
; -0.879 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.839      ;
; -0.875 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.833      ;
; -0.875 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.835      ;
; -0.875 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.835      ;
; -0.873 ; memBlock:delayLine|mem_rtl_0_bypass[14]                                                                ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.833      ;
; -0.871 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.829      ;
; -0.871 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.829      ;
; -0.869 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[6]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.619      ;
; -0.869 ; memBlock:delayLine|mem_rtl_0_bypass[9]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.827      ;
; -0.867 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[4]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.617      ;
; -0.865 ; state.LOADA                                                                                            ; Dreg:Areg|Q[10]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.223     ; 1.629      ;
; -0.865 ; state.LOADA                                                                                            ; Dreg:Areg|Q[11]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.223     ; 1.629      ;
; -0.865 ; state.LOADA                                                                                            ; Dreg:Areg|Q[15]                                                                                        ; Clk          ; Clk         ; 1.000        ; -0.223     ; 1.629      ;
; -0.858 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.608      ;
; -0.857 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.607      ;
; -0.854 ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.237     ; 1.604      ;
; -0.852 ; memBlock:delayLine|mem_rtl_0_bypass[6]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.812      ;
; -0.846 ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.806      ;
; -0.842 ; count[0]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.156      ; 1.985      ;
; -0.823 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.781      ;
; -0.823 ; count[3]                                                                                               ; state.LOADA                                                                                            ; Clk          ; Clk         ; 1.000        ; 0.156      ; 1.966      ;
; -0.812 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.757      ;
; -0.812 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.770      ;
; -0.811 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.756      ;
; -0.811 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.756      ;
; -0.811 ; memBlock:delayLine|mem_rtl_0_bypass[1]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.769      ;
; -0.810 ; memBlock:delayLine|mem_rtl_0_bypass[8]                                                                 ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.770      ;
; -0.808 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.766      ;
; -0.808 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.766      ;
; -0.808 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[15]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.768      ;
; -0.806 ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; memBlock:delayLine|q[13]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.764      ;
; -0.804 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[5]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.749      ;
; -0.803 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[9]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.748      ;
; -0.802 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[6]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[7]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.747      ;
; -0.802 ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; memBlock:delayLine|q[8]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.747      ;
; -0.801 ; memBlock:delayLine|mem_rtl_0_bypass[11]                                                                ; memBlock:delayLine|q[14]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.759      ;
; -0.800 ; memBlock:delayLine|mem_rtl_0_bypass[1]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.758      ;
; -0.799 ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; memBlock:delayLine|q[4]                                                                                ; Clk          ; Clk         ; 1.000        ; -0.042     ; 1.744      ;
; -0.799 ; memBlock:delayLine|mem_rtl_0_bypass[8]                                                                 ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.759      ;
; -0.797 ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; memBlock:delayLine|q[12]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.757      ;
; -0.796 ; memBlock:delayLine|mem_rtl_0_bypass[1]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.754      ;
; -0.796 ; memBlock:delayLine|mem_rtl_0_bypass[1]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.029     ; 1.754      ;
; -0.795 ; memBlock:delayLine|mem_rtl_0_bypass[8]                                                                 ; memBlock:delayLine|q[10]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.755      ;
; -0.795 ; memBlock:delayLine|mem_rtl_0_bypass[8]                                                                 ; memBlock:delayLine|q[11]                                                                               ; Clk          ; Clk         ; 1.000        ; -0.027     ; 1.755      ;
+--------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                               ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; state.INITIALIZE                        ; state.INITIALIZE                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; state.HOLD                              ; state.HOLD                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state.WAIT2                             ; state.WAIT2                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; state.WAIT1                             ; state.WAIT1                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.198 ; state.LOADB2                            ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.323      ;
; 0.211 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[2]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.336      ;
; 0.215 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[5]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.340      ;
; 0.217 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[4]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.342      ;
; 0.247 ; white_noise_generator:randomNum|sreg[6] ; white_noise_generator:randomNum|sreg[5]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; memBlock:delayLine|q[4]                 ; Dreg:Areg|Q[4]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; memBlock:delayLine|q[6]                 ; Dreg:Areg|Q[6]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; memBlock:delayLine|q[7]                 ; Dreg:Areg|Q[7]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; memBlock:delayLine|q[9]                 ; Dreg:Areg|Q[9]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; white_noise_generator:randomNum|sreg[4] ; white_noise_generator:randomNum|sreg[3]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.373      ;
; 0.250 ; white_noise_generator:randomNum|sreg[2] ; white_noise_generator:randomNum|sreg[1]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.375      ;
; 0.250 ; Dreg:PTRBreg|Q[0]                       ; memBlock:delayLine|mem_rtl_0_bypass[2]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.375      ;
; 0.261 ; state.LOADB                             ; state.LOADB2                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.386      ;
; 0.264 ; memBlock:delayLine|q[11]                ; Dreg:Breg|Q[11]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.391      ;
; 0.269 ; state.LOADA2                            ; state.LOADB                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; state.LOADA2                            ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.395      ;
; 0.278 ; Dreg:PTRBreg|Q[5]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.620      ;
; 0.278 ; Dreg:PTRBreg|Q[6]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.240      ; 0.622      ;
; 0.291 ; memBlock:delayLine|q[8]                 ; Dreg:Areg|Q[8]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Dreg:PTRBreg|Q[3]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.240      ; 0.635      ;
; 0.291 ; state.WAIT1                             ; state.WAIT2                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; white_noise_generator:randomNum|sreg[3] ; white_noise_generator:randomNum|sreg[2]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; white_noise_generator:randomNum|sreg[5] ; white_noise_generator:randomNum|sreg[4]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.416      ;
; 0.300 ; Dreg:PTRAreg|Q[7]                       ; Dreg:PTRAreg|Q[7]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Dreg:PTRAreg|Q[5]                       ; Dreg:PTRAreg|Q[5]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Dreg:PTRAreg|Q[1]                       ; Dreg:PTRAreg|Q[1]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Dreg:PTRAreg|Q[3]                       ; Dreg:PTRAreg|Q[3]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; Dreg:PTRAreg|Q[6]                       ; Dreg:PTRAreg|Q[6]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; Dreg:PTRAreg|Q[4]                       ; Dreg:PTRAreg|Q[4]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.428      ;
; 0.308 ; Dreg:PTRAreg|Q[9]                       ; Dreg:PTRAreg|Q[9]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.433      ;
; 0.310 ; Dreg:PTRAreg|Q[8]                       ; Dreg:PTRAreg|Q[8]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.435      ;
; 0.310 ; Dreg:PTRAreg|Q[0]                       ; Dreg:PTRAreg|Q[0]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.435      ;
; 0.312 ; white_noise_generator:randomNum|sreg[7] ; white_noise_generator:randomNum|sreg[6]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; Dreg:PTRAreg|Q[2]                       ; Dreg:PTRAreg|Q[2]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.439      ;
; 0.317 ; memBlock:delayLine|q[15]                ; Dreg:Breg|Q[15]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.444      ;
; 0.317 ; state.CALCULATE                         ; state.UPDATEPTR2                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; Dreg:PTRBreg|Q[4]                       ; memBlock:delayLine|mem_rtl_0_bypass[10]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.443      ;
; 0.323 ; Dreg:PTRBreg|Q[5]                       ; memBlock:delayLine|mem_rtl_0_bypass[12]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.448      ;
; 0.325 ; white_noise_generator:randomNum|sreg[1] ; white_noise_generator:randomNum|sreg[0]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.450      ;
; 0.327 ; Dreg:sample|Q[7]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.655      ;
; 0.327 ; state.LOADB2                            ; state.CALCULATE                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; Dreg:sample|Q[3]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.656      ;
; 0.331 ; Dreg:sample|Q[4]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.659      ;
; 0.331 ; Dreg:sample|Q[14]                       ; memBlock:delayLine|mem_rtl_0_bypass[34]                                                                ; Clk          ; Clk         ; 0.000        ; 0.229      ; 0.644      ;
; 0.332 ; Dreg:sample|Q[9]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.660      ;
; 0.333 ; state.UPDATEPTR2                        ; memBlock:delayLine|mem_rtl_0_bypass[0]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.458      ;
; 0.334 ; Dreg:sample|Q[2]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.662      ;
; 0.334 ; state.UPDATEPTR2                        ; Dreg:PTRBreg|Q[9]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.459      ;
; 0.338 ; Dreg:sample|Q[5]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.666      ;
; 0.339 ; Dreg:sample|Q[1]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.667      ;
; 0.339 ; state.LOADB                             ; memBlock:delayLine|rden_reg                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.464      ;
; 0.340 ; Dreg:PTRBreg|Q[0]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.682      ;
; 0.341 ; Dreg:sample|Q[6]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.669      ;
; 0.347 ; white_noise_generator:randomNum|sreg[0] ; white_noise_generator:randomNum|sreg[7]                                                                ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.472      ;
; 0.351 ; Dreg:sample|Q[8]                        ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clk          ; Clk         ; 0.000        ; 0.224      ; 0.679      ;
; 0.357 ; Dreg:Areg|Q[15]                         ; Dreg:sample|Q[14]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.481      ;
; 0.357 ; Dreg:Areg|Q[2]                          ; Dreg:sample|Q[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.484      ;
; 0.359 ; Dreg:Areg|Q[14]                         ; Dreg:sample|Q[13]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.486      ;
; 0.359 ; Dreg:Areg|Q[12]                         ; Dreg:sample|Q[11]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.486      ;
; 0.359 ; Dreg:Breg|Q[7]                          ; Dreg:sample|Q[6]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.483      ;
; 0.360 ; Dreg:Areg|Q[13]                         ; Dreg:sample|Q[12]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.487      ;
; 0.360 ; Dreg:Breg|Q[13]                         ; Dreg:sample|Q[12]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.484      ;
; 0.361 ; Dreg:Breg|Q[4]                          ; Dreg:sample|Q[3]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.485      ;
; 0.362 ; Dreg:Breg|Q[2]                          ; Dreg:sample|Q[1]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.486      ;
; 0.363 ; Dreg:sample|Q[2]                        ; memBlock:delayLine|mem_rtl_0_bypass[22]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.487      ;
; 0.364 ; Dreg:Breg|Q[10]                         ; Dreg:sample|Q[9]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.488      ;
; 0.364 ; Dreg:PTRBreg|Q[1]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.706      ;
; 0.365 ; Dreg:sample|Q[3]                        ; memBlock:delayLine|mem_rtl_0_bypass[23]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.489      ;
; 0.365 ; Dreg:sample|Q[7]                        ; memBlock:delayLine|mem_rtl_0_bypass[27]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.489      ;
; 0.366 ; Dreg:Breg|Q[1]                          ; Dreg:sample|Q[0]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.490      ;
; 0.370 ; Dreg:Areg|Q[3]                          ; Dreg:sample|Q[2]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.497      ;
; 0.370 ; Dreg:sample|Q[4]                        ; memBlock:delayLine|mem_rtl_0_bypass[24]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.494      ;
; 0.371 ; Dreg:sample|Q[9]                        ; memBlock:delayLine|mem_rtl_0_bypass[29]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.495      ;
; 0.374 ; Dreg:Breg|Q[9]                          ; Dreg:sample|Q[8]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.498      ;
; 0.374 ; Dreg:Areg|Q[10]                         ; Dreg:sample|Q[9]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.498      ;
; 0.375 ; Dreg:Areg|Q[5]                          ; Dreg:sample|Q[4]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.502      ;
; 0.375 ; Dreg:Breg|Q[12]                         ; Dreg:sample|Q[11]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.499      ;
; 0.376 ; Dreg:Areg|Q[11]                         ; Dreg:sample|Q[10]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.500      ;
; 0.377 ; Dreg:Breg|Q[8]                          ; Dreg:sample|Q[7]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.501      ;
; 0.377 ; Dreg:sample|Q[5]                        ; memBlock:delayLine|mem_rtl_0_bypass[25]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.501      ;
; 0.377 ; Dreg:Areg|Q[1]                          ; Dreg:sample|Q[0]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.504      ;
; 0.378 ; Dreg:PTRAreg|Q[4]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.240      ; 0.722      ;
; 0.378 ; Dreg:Breg|Q[14]                         ; Dreg:sample|Q[13]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.502      ;
; 0.379 ; Dreg:sample|Q[1]                        ; memBlock:delayLine|mem_rtl_0_bypass[21]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.503      ;
; 0.379 ; Dreg:sample|Q[6]                        ; memBlock:delayLine|mem_rtl_0_bypass[26]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.503      ;
; 0.379 ; Dreg:sample|Q[8]                        ; memBlock:delayLine|mem_rtl_0_bypass[28]                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.503      ;
; 0.379 ; Dreg:Breg|Q[3]                          ; Dreg:sample|Q[2]                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.503      ;
; 0.382 ; Dreg:Breg|Q[15]                         ; Dreg:sample|Q[14]                                                                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.506      ;
; 0.393 ; count[4]                                ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.244      ; 0.741      ;
; 0.394 ; count[5]                                ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a9~porta_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.244      ; 0.742      ;
; 0.394 ; Dreg:PTRAreg|Q[3]                       ; memBlock:delayLine|mem_rtl_0_bypass[7]                                                                 ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.521      ;
; 0.398 ; memBlock:delayLine|q[1]                 ; Dreg:Areg|Q[1]                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 0.535      ;
; 0.401 ; memBlock:delayLine|q[13]                ; Dreg:Areg|Q[13]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.525      ;
; 0.401 ; Dreg:PTRAreg|Q[7]                       ; memBlock:delayLine|mem_rtl_0_bypass[15]                                                                ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.528      ;
; 0.403 ; Dreg:PTRBreg|Q[6]                       ; memBlock:delayLine|altsyncram:mem_rtl_0|altsyncram_c5h1:auto_generated|ram_block1a0~portb_address_reg0 ; Clk          ; Clk         ; 0.000        ; 0.238      ; 0.745      ;
; 0.408 ; memBlock:delayLine|q[12]                ; Dreg:Areg|Q[12]                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.532      ;
+-------+-----------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.645   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
;  Clk             ; -3.645   ; 0.175 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -289.788 ; 0.0   ; 0.0      ; 0.0     ; -213.439            ;
;  Clk             ; -289.788 ; 0.000 ; N/A      ; N/A     ; -213.439            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sample_out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sample_out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_over               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pluck                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; stringlen[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sample_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; sample_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sample_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sample_out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sample_out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 1607     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk        ; Clk      ; 1607     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 213   ; 213  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; Clk    ; Clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_over    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pluck        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; sample_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; Reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_over    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pluck        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[8] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stringlen[9] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; sample_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sample_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 12 12:48:25 2019
Info: Command: quartus_sta SynthesizerFinal -c SynthesizerFinal
Info: qsta_default_script.tcl version: #2
Warning (20013): Ignored 27 assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 27 assignments for entity "lab8" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab8 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab8 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab8 -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored
Warning (20013): Ignored 19 assignments for entity "nios_system" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_system_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_keycode" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_system_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "nios_system_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "nios_system_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "nios_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "nios_system_onchip_memory_0" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "nios_system_onchip_memory_1" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_otg_hpi_address" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_otg_hpi_cs" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "nios_system_otg_hpi_data" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "nios_system_sdram" -- entity does not exist in design
Warning (20013): Ignored 78 assignments for entity "nios_system_sdram_pll" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "nios_system_sysid_qsys_0" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*|in_data_buffer* could not be matched with a register File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(32): *altera_avalon_st_clock_crosser:*|out_data_buffer* could not be matched with a register File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
    Info (332050): set_max_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] 100 File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(32): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 32
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
    Info (332050): set_min_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] -100 File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(33): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 33
Warning (332174): Ignored filter at altera_avalon_st_handshake_clock_crosser.sdc(36): *altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1 could not be matched with a register File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
Warning (332049): Ignored set_max_delay at altera_avalon_st_handshake_clock_crosser.sdc(36): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
    Info (332050): set_max_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] 100 File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 36
Warning (332049): Ignored set_min_delay at altera_avalon_st_handshake_clock_crosser.sdc(37): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 37
    Info (332050): set_min_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] -100 File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 37
Warning (332049): Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(43): argument -from with value [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] contains zero elements File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 43
    Info (332050): set_net_delay -from [get_registers *${crosser_entity}*|in_data_buffer* ] -to [get_registers *${crosser_entity}*|out_data_buffer* ] -max 2 File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 43
Warning (332049): Ignored set_net_delay at altera_avalon_st_handshake_clock_crosser.sdc(44): argument -to with value [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}] contains zero elements File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 44
    Info (332050): set_net_delay -from [get_registers * ] -to [get_registers *${sync_entity}*|din_s1 ] -max 2 File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc Line: 44
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc'
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(46): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(46): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_break_path|break_readreg*] -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr*] File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(47): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(47): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr[33]] File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(48): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(48): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr[0]] File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(49): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(49): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr[34]] File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(50): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$nios_system_nios2_gen2_0_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$nios_system_nios2_gen2_0_cpu_jtag_sr*] File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 50
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(51): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(51): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$nios_system_nios2_gen2_0_cpu_jtag_sr*    -to *$nios_system_nios2_gen2_0_cpu_jtag_sysclk_path|*jdo* File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(52): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$nios_system_nios2_gen2_0_cpu_jtag_sysclk_path|ir* File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Warning (332174): Ignored filter at nios_system_nios2_gen2_0_cpu.sdc(53): *nios_system_nios2_gen2_0_cpu:*|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$nios_system_nios2_gen2_0_cpu_oci_debug_path|monitor_go File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at nios_system_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID File: C:/dev/385/MultiInstrumentSynth/FPGASynthesizer/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.sdc Line: 53
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.645            -289.788 Clk 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -213.439 Clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.228            -251.130 Clk 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -213.087 Clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.047             -70.095 Clk 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -168.335 Clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Thu Dec 12 12:48:29 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


