
---------- Begin Simulation Statistics ----------
final_tick                                 9882099000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72012                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793556                       # Number of bytes of host memory used
host_op_rate                                   125512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   504.86                       # Real time elapsed on the host
host_tick_rate                               19573906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    36355840                       # Number of instructions simulated
sim_ops                                      63366001                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009882                       # Number of seconds simulated
sim_ticks                                  9882099000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             2024344                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 2                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            47505                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          2053670                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            834886                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        2024344                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1189458                       # Number of indirect misses.
system.cpu0.branchPred.lookups                2278267                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                 105833                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        46344                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                 10700331                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6074921                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            47588                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   1992938                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1005078                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        1139539                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu0.commit.committedOps              17943323                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      9589194                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.871202                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.660235                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5062862     52.80%     52.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       918606      9.58%     62.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       679250      7.08%     69.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1016902     10.60%     80.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       415500      4.33%     84.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       215221      2.24%     86.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        93643      0.98%     87.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       182132      1.90%     89.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1005078     10.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      9589194                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                    255296                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               96378                       # Number of function calls committed.
system.cpu0.commit.int_insts                 17781229                       # Number of committed integer instructions.
system.cpu0.commit.loads                      2386244                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        34034      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13819368     77.02%     77.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          37045      0.21%     77.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         22633      0.13%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt          24170      0.13%     77.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc        103481      0.58%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2328174     12.98%     91.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1481212      8.25%     99.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        58070      0.32%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        34455      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17943323                       # Class of committed instruction
system.cpu0.commit.refs                       3901911                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu0.committedOps                     17943323                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.988210                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.988210                       # CPI: Total CPI of All Threads
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1890811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1890811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 152879.877941                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 152879.877941                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 155302.607347                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 155302.607347                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1873770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1873770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2605226000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2605226000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.009013                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009013                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses::.cpu0.data        17041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         6724                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6724                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   1602257000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1602257000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.005456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        10317                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10317                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 142386.098651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 142386.098651                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 153999.199726                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 153999.199726                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1486138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1486138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4201528999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4201528999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.019469                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019469                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses::.cpu0.data        29508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29508                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         3267                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3267                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4041093000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4041093000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017313                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        26241                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        26241                       # number of WriteReq MSHR misses
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.488889                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs         2947                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.demand_accesses::.cpu0.data      3406457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3406457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 146227.738491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 146227.738491                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 154367.033208                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 154367.033208                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits::.cpu0.data      3359908                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3359908                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency::.cpu0.data   6806754999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6806754999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013665                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013665                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses::.cpu0.data        46549                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         46549                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9991                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   5643350000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5643350000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.010732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        36558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        36558                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_accesses::.cpu0.data      3406457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3406457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 146227.738491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 146227.738491                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 154367.033208                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 154367.033208                       # average overall mshr miss latency
system.cpu0.dcache.overall_hits::.cpu0.data      3359908                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3359908                       # number of overall hits
system.cpu0.dcache.overall_miss_latency::.cpu0.data   6806754999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6806754999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013665                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013665                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses::.cpu0.data        46549                       # number of overall misses
system.cpu0.dcache.overall_misses::total        46549                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9991                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9991                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5643350000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5643350000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.010732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        36558                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        36558                       # number of overall MSHR misses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.replacements                 35533                       # number of replacements
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.avg_refs            92.908745                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.data_accesses         6849471                       # Number of data accesses
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1006.195079                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.982612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.sampled_refs            36557                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.tag_accesses          6849471                       # Number of tag accesses
system.cpu0.dcache.tags.tagsinuse         1006.195079                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3396465                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           222000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.writebacks::.writebacks        34553                       # number of writebacks
system.cpu0.dcache.writebacks::total            34553                       # number of writebacks
system.cpu0.decode.BlockedCycles              4069983                       # Number of cycles decode is blocked
system.cpu0.decode.DecodedInsts              19767917                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 2624317                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  2825232                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 47840                       # Number of cycles decode is squashing
system.cpu0.decode.UnblockCycles               190127                       # Number of cycles decode is unblocking
system.cpu0.dtb.rdAccesses                    2487589                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          183                       # TLB misses on read requests
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.wrAccesses                    1570410                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          616                       # TLB misses on write requests
system.cpu0.fetch.Branches                    2278267                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1449310                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      6806493                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 6746                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                      11335232                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.PendingTrapStallCycles          545                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  95680                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.230545                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2902520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            940719                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.147047                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           9757499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.088298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.250908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6557413     67.20%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  124880      1.28%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  186917      1.92%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  228928      2.35%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  175710      1.80%     74.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  203691      2.09%     76.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  234088      2.40%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  301736      3.09%     82.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1744136     17.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             9757499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                   317306                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  204374                       # number of floating regfile writes
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1449310                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1449310                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28493.647081                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28493.647081                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26316.066530                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26316.066530                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1386032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1386032                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1803021000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1803021000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.043661                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.043661                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses::.cpu0.inst        63278                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        63278                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1659728000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1659728000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.043517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.043517                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        63069                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        63069                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs    17.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.demand_accesses::.cpu0.inst      1449310                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1449310                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28493.647081                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28493.647081                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26316.066530                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26316.066530                       # average overall mshr miss latency
system.cpu0.icache.demand_hits::.cpu0.inst      1386032                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1386032                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1803021000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1803021000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.043661                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.043661                       # miss rate for demand accesses
system.cpu0.icache.demand_misses::.cpu0.inst        63278                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         63278                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1659728000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1659728000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.043517                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.043517                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        63069                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        63069                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_accesses::.cpu0.inst      1449310                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1449310                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28493.647081                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28493.647081                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26316.066530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26316.066530                       # average overall mshr miss latency
system.cpu0.icache.overall_hits::.cpu0.inst      1386032                       # number of overall hits
system.cpu0.icache.overall_hits::total        1386032                       # number of overall hits
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1803021000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1803021000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.043661                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.043661                       # miss rate for overall accesses
system.cpu0.icache.overall_misses::.cpu0.inst        63278                       # number of overall misses
system.cpu0.icache.overall_misses::total        63278                       # number of overall misses
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1659728000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1659728000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.043517                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.043517                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        63069                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        63069                       # number of overall MSHR misses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.replacements                 62812                       # number of replacements
system.cpu0.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu0.icache.tags.avg_refs            22.976787                       # Average number of references to valid blocks.
system.cpu0.icache.tags.data_accesses         2961688                       # Number of data accesses
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   255.412540                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.997705                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997705                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.sampled_refs            63068                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.tag_accesses          2961688                       # Number of tag accesses
system.cpu0.icache.tags.tagsinuse          255.412540                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1449100                       # Total number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           107000                       # Cycle when the warmup percentage was hit.
system.cpu0.idleCycles                         124601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               66407                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 2034182                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.888607                       # Inst execution rate
system.cpu0.iew.exec_refs                     4056726                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1570405                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                 155178                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              2535352                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts                79                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              106                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1612562                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           19082895                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              2486321                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           107195                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             18663408                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   565                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                38438                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 47840                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                39058                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          596680                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3087                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       149104                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        96893                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           271                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        65622                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect           785                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20770171                       # num instructions consuming a value
system.cpu0.iew.wb_count                     18613957                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.633605                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13160091                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.883603                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      18634723                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                28439752                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14779876                       # number of integer regfile writes
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.ipc                              1.011931                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.011931                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            59509      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14426006     76.85%     77.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               37455      0.20%     77.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   23      0.00%     77.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              22639      0.12%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                 378      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                 100      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt               27589      0.15%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc             106613      0.57%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift               186      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     78.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2436002     12.98%     91.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1555233      8.29%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          64341      0.34%     99.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         34532      0.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18770606                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                 268738                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads             536987                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses       265360                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes            292272                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     257960                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013743                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 220118     85.33%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     1      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                    12      0.00%     85.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                   471      0.18%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    7      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 31468     12.20%     97.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5845      2.27%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               14      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              18700319                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads          47024977                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     18348597                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         19930425                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  19082728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 18770606                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                167                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        1139531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             5296                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           105                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      1355317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      9757499                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.923711                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.393281                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            4864929     49.86%     49.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             654722      6.71%     56.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             972526      9.97%     66.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             795692      8.15%     74.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             552681      5.66%     80.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             618383      6.34%     86.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             746284      7.65%     94.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             414843      4.25%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             137439      1.41%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        9757499                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.899455                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.wrAccesses                    1449411                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          243                       # TLB misses on write requests
system.cpu0.memDep0.conflictingLoads           176011                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           58311                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             2535352                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1612562                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                8131738                       # number of misc regfile reads
system.cpu0.numCycles                         9882100                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.pwrStateResidencyTicks::ON     9882099000                       # Cumulative time (in ticks) in various power states
system.cpu0.rename.BlockCycles                 201688                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20394715                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  4578                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 2720550                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                999114                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  173                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             49769173                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              19466978                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           21873167                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2917692                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2848228                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 47840                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3867762                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 1478400                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups           331901                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        29722032                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          1967                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   912659                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    27666978                       # The number of ROB reads
system.cpu0.rob.rob_writes                   38336813                       # The number of ROB writes
system.cpu0.timesIdled                          10451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             2021957                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            55306                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          2085789                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            834709                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2021957                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses         1187248                       # Number of indirect misses.
system.cpu1.branchPred.lookups                2310496                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                 104805                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        52142                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                 10747052                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6088484                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            55419                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1986228                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1000041                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1361748                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             9966833                       # Number of instructions committed
system.cpu1.commit.committedOps              17883724                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      9554923                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.871676                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.660189                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5043093     52.78%     52.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       917448      9.60%     62.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       679344      7.11%     69.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1002741     10.49%     79.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       420336      4.40%     84.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       216044      2.26%     86.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        93659      0.98%     87.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       182217      1.91%     89.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1000041     10.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      9554923                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    254477                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               96070                       # Number of function calls committed.
system.cpu1.commit.int_insts                 17722152                       # Number of committed integer instructions.
system.cpu1.commit.loads                      2378494                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        33924      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13773167     77.02%     77.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          36901      0.21%     77.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         22560      0.13%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt          24092      0.13%     77.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc        103144      0.58%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2320610     12.98%     91.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1476414      8.26%     99.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        57884      0.32%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        34347      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         17883724                       # Class of committed instruction
system.cpu1.commit.refs                       3889255                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    9966833                       # Number of Instructions Simulated
system.cpu1.committedOps                     17883724                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.991499                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.991499                       # CPI: Total CPI of All Threads
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1888487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1888487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 148595.004926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148595.004926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 151792.420162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 151792.420162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1871230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1871230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2564304000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2564304000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.009138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009138                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses::.cpu1.data        17257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17257                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         6861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   1578034000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1578034000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.005505                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005505                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        10396                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10396                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1510732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1510732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 140492.049470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 140492.049470                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 151954.397892                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 151954.397892                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1481300                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1481300                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4134962000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4134962000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019482                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses::.cpu1.data        29432                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29432                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         3249                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3249                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3978622000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3978622000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.017331                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017331                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        26183                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        26183                       # number of WriteReq MSHR misses
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.893617                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs         2909                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.demand_accesses::.cpu1.data      3399219                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3399219                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 143487.031206                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 143487.031206                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 151908.362722                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151908.362722                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits::.cpu1.data      3352530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3352530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency::.cpu1.data   6699266000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6699266000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.013735                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013735                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses::.cpu1.data        46689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         46689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10110                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10110                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5556656000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5556656000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.010761                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010761                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        36579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36579                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_accesses::.cpu1.data      3399219                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3399219                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 143487.031206                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 143487.031206                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 151908.362722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151908.362722                       # average overall mshr miss latency
system.cpu1.dcache.overall_hits::.cpu1.data      3352530                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3352530                       # number of overall hits
system.cpu1.dcache.overall_miss_latency::.cpu1.data   6699266000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6699266000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.013735                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013735                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses::.cpu1.data        46689                       # number of overall misses
system.cpu1.dcache.overall_misses::total        46689                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10110                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10110                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5556656000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5556656000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.010761                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010761                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        36579                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36579                       # number of overall MSHR misses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.replacements                 35553                       # number of replacements
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.avg_refs            92.656916                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.data_accesses         6835015                       # Number of data accesses
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  1006.912276                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983313                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.sampled_refs            36577                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.tag_accesses          6835015                       # Number of tag accesses
system.cpu1.dcache.tags.tagsinuse         1006.912276                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3389112                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           285000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.writebacks::.writebacks        34482                       # number of writebacks
system.cpu1.dcache.writebacks::total            34482                       # number of writebacks
system.cpu1.decode.BlockedCycles              4025922                       # Number of cycles decode is blocked
system.cpu1.decode.DecodedInsts              20001821                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2630543                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  2849490                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 55669                       # Number of cycles decode is squashing
system.cpu1.decode.UnblockCycles               195122                       # Number of cycles decode is unblocking
system.cpu1.dtb.rdAccesses                    2481332                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          948                       # TLB misses on read requests
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.wrAccesses                    1569195                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          622                       # TLB misses on write requests
system.cpu1.fetch.Branches                    2310496                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1459671                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      6774549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                11007                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      11460044                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.PendingTrapStallCycles          743                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 111338                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233806                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2925638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            939514                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.159677                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           9756746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.112866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.264890                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6521283     66.84%     66.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  131556      1.35%     68.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  189722      1.94%     70.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  227469      2.33%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  173453      1.78%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  200840      2.06%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  235398      2.41%     78.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  305309      3.13%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1771716     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             9756746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   316204                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  203555                       # number of floating regfile writes
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1459671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1459671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28397.115723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28397.115723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26225.215964                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26225.215964                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1394282                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1394282                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1856859000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1856859000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.044797                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.044797                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses::.cpu1.inst        65389                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        65389                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          216                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1709176000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1709176000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.044649                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.044649                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65173                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65173                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.demand_accesses::.cpu1.inst      1459671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1459671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28397.115723                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28397.115723                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26225.215964                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26225.215964                       # average overall mshr miss latency
system.cpu1.icache.demand_hits::.cpu1.inst      1394282                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1394282                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1856859000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1856859000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.044797                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.044797                       # miss rate for demand accesses
system.cpu1.icache.demand_misses::.cpu1.inst        65389                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         65389                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          216                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1709176000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1709176000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.044649                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.044649                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_accesses::.cpu1.inst      1459671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1459671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28397.115723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28397.115723                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26225.215964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26225.215964                       # average overall mshr miss latency
system.cpu1.icache.overall_hits::.cpu1.inst      1394282                       # number of overall hits
system.cpu1.icache.overall_hits::total        1394282                       # number of overall hits
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1856859000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1856859000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.044797                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.044797                       # miss rate for overall accesses
system.cpu1.icache.overall_misses::.cpu1.inst        65389                       # number of overall misses
system.cpu1.icache.overall_misses::total        65389                       # number of overall misses
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          216                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          216                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1709176000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1709176000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.044649                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.044649                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65173                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65173                       # number of overall MSHR misses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.replacements                 64917                       # number of replacements
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu1.icache.tags.avg_refs            22.393553                       # Average number of references to valid blocks.
system.cpu1.icache.tags.data_accesses         2984515                       # Number of data accesses
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   254.561897                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.994382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994382                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.sampled_refs            65173                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.tag_accesses          2984515                       # Number of tag accesses
system.cpu1.icache.tags.tagsinuse          254.561897                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1459455                       # Total number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           156000                       # Cycle when the warmup percentage was hit.
system.cpu1.idleCycles                         125354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               79627                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 2045817                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.897603                       # Inst execution rate
system.cpu1.iew.exec_refs                     4049250                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1569190                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 179350                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              2533189                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                85                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              132                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1619861                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           19245460                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              2480060                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           126318                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18752298                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   547                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                32391                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 55669                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                33003                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          591974                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3278                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       154695                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       109100                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           269                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        76906                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          2721                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20879816                       # num instructions consuming a value
system.cpu1.iew.wb_count                     18701329                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.633098                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 13218963                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.892445                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      18724717                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28520357                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14853554                       # number of integer regfile writes
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.ipc                              1.008574                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.008574                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            69062      0.37%      0.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14525238     76.94%     77.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               39272      0.21%     77.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   24      0.00%     77.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              22566      0.12%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                 378      0.00%     77.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                 102      0.00%     77.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt               27474      0.15%     77.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc             106256      0.56%     78.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift               186      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     78.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2428896     12.87%     91.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1558620      8.26%     99.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          66126      0.35%     99.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         34416      0.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18878616                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 269813                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             539151                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       264450                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            297665                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     269987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014301                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 232330     86.05%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     1      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                    12      0.00%     86.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                   457      0.17%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    7      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 31300     11.59%     97.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5844      2.16%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               16      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              20      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18809728                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          47261046                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     18436879                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         20309799                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19245279                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18878616                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                181                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1361736                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            16232                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           119                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1551148                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      9756746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.934930                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.405079                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4862094     49.83%     49.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             654933      6.71%     56.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             957101      9.81%     66.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             783790      8.03%     74.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             559638      5.74%     80.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             634269      6.50%     86.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             734872      7.53%     94.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             421410      4.32%     98.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             148639      1.52%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        9756746                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.910385                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.wrAccesses                    1459803                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          279                       # TLB misses on write requests
system.cpu1.memDep0.conflictingLoads           175368                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           58018                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             2533189                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1619861                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                8153833                       # number of misc regfile reads
system.cpu1.numCycles                         9882100                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.pwrStateResidencyTicks::ON     9882099000                       # Cumulative time (in ticks) in various power states
system.cpu1.rename.BlockCycles                 218567                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             20326771                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  4862                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2731421                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                991660                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  186                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             50259427                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              19685715                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           22112054                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2942324                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2794411                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 55669                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3806570                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1785283                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           335955                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30005125                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          2195                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   909448                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    27800354                       # The number of ROB reads
system.cpu1.rob.rob_writes                   38697503                       # The number of ROB writes
system.cpu1.timesIdled                          11811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2025490                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            54982                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2088881                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            834826                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        2025490                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses         1190664                       # Number of indirect misses.
system.cpu2.branchPred.lookups                2313605                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 105537                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        51921                       # Number of mispredicted indirect branches.
system.cpu2.cc_regfile_reads                 10739335                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 6084714                       # number of cc regfile writes
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            55056                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1985102                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1001506                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1355972                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             9961250                       # Number of instructions committed
system.cpu2.commit.committedOps              17873693                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      9556062                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.870404                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.661176                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      5050451     52.85%     52.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       915069      9.58%     62.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       679021      7.11%     69.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1000742     10.47%     80.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       418206      4.38%     84.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       214839      2.25%     86.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        94307      0.99%     87.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       181921      1.90%     89.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1001506     10.48%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9556062                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                    254339                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               96018                       # Number of function calls committed.
system.cpu2.commit.int_insts                 17712208                       # Number of committed integer instructions.
system.cpu2.commit.loads                      2377182                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        33906      0.19%      0.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        13765400     77.01%     77.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          36877      0.21%     77.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         22548      0.13%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt          24078      0.13%     77.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc        103088      0.58%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2319330     12.98%     91.23% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1475604      8.26%     99.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        57852      0.32%     99.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        34329      0.19%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17873693                       # Class of committed instruction
system.cpu2.commit.refs                       3887115                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    9961250                       # Number of Instructions Simulated
system.cpu2.committedOps                     17873693                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.992054                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.992054                       # CPI: Total CPI of All Threads
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1888176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1888176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 151288.686833                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 151288.686833                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 153160.846561                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 153160.846561                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1871019                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1871019                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   2595660000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2595660000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.009087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009087                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_misses::.cpu2.data        17157                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17157                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         6762                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6762                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   1592107000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1592107000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.005505                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005505                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        10395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10395                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1509909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1509909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 141657.910799                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 141657.910799                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 153406.030266                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 153406.030266                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1480481                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1480481                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4168708999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4168708999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.019490                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019490                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_misses::.cpu2.data        29428                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        29428                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         3260                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3260                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4014329000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4014329000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.017331                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017331                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        26168                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        26168                       # number of WriteReq MSHR misses
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    48.879310                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_mshrs         2835                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.demand_accesses::.cpu2.data      3398085                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3398085                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 145204.872792                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 145204.872792                       # average overall miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 153336.323606                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 153336.323606                       # average overall mshr miss latency
system.cpu2.dcache.demand_hits::.cpu2.data      3351500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3351500                       # number of demand (read+write) hits
system.cpu2.dcache.demand_miss_latency::.cpu2.data   6764368999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6764368999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.013709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013709                       # miss rate for demand accesses
system.cpu2.dcache.demand_misses::.cpu2.data        46585                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         46585                       # number of demand (read+write) misses
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        10022                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10022                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   5606436000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5606436000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.010760                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010760                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        36563                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36563                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_accesses::.cpu2.data      3398085                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3398085                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 145204.872792                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 145204.872792                       # average overall miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 153336.323606                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 153336.323606                       # average overall mshr miss latency
system.cpu2.dcache.overall_hits::.cpu2.data      3351500                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3351500                       # number of overall hits
system.cpu2.dcache.overall_miss_latency::.cpu2.data   6764368999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6764368999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.013709                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013709                       # miss rate for overall accesses
system.cpu2.dcache.overall_misses::.cpu2.data        46585                       # number of overall misses
system.cpu2.dcache.overall_misses::total        46585                       # number of overall misses
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        10022                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10022                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   5606436000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5606436000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.010760                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010760                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        36563                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36563                       # number of overall MSHR misses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.replacements                 35537                       # number of replacements
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          730                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.avg_refs            92.668882                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.data_accesses         6832731                       # Number of data accesses
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  1003.836586                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980309                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980309                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.sampled_refs            36561                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.tag_accesses          6832731                       # Number of tag accesses
system.cpu2.dcache.tags.tagsinuse         1003.836586                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3388067                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           333000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.writebacks::.writebacks        34474                       # number of writebacks
system.cpu2.dcache.writebacks::total            34474                       # number of writebacks
system.cpu2.decode.BlockedCycles              4064589                       # Number of cycles decode is blocked
system.cpu2.decode.DecodedInsts              19985091                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2595440                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2846120                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 55303                       # Number of cycles decode is squashing
system.cpu2.decode.UnblockCycles               195484                       # Number of cycles decode is unblocking
system.cpu2.dtb.rdAccesses                    2480888                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                          182                       # TLB misses on read requests
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.wrAccesses                    1568068                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                          613                       # TLB misses on write requests
system.cpu2.fetch.Branches                    2313605                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1459101                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      6810156                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                10177                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      11451942                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.PendingTrapStallCycles          484                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 110606                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.234121                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2890902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            940363                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.158857                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           9756936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.110881                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.263843                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 6525251     66.88%     66.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  130178      1.33%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  188895      1.94%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  227744      2.33%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  173150      1.77%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  202182      2.07%     76.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  235452      2.41%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  304368      3.12%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1769716     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             9756936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                   316134                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  203593                       # number of floating regfile writes
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1459101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1459101                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28542.939928                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28542.939928                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26360.306969                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26360.306969                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1395943                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1395943                       # number of ReadReq hits
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1802715000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1802715000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.043286                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.043286                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_misses::.cpu2.inst        63158                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        63158                       # number of ReadReq misses
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          220                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1659065000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1659065000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.043135                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.043135                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62938                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62938                       # number of ReadReq MSHR misses
system.cpu2.icache.avg_blocked_cycles::no_mshrs    13.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.demand_accesses::.cpu2.inst      1459101                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1459101                       # number of demand (read+write) accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28542.939928                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28542.939928                       # average overall miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26360.306969                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26360.306969                       # average overall mshr miss latency
system.cpu2.icache.demand_hits::.cpu2.inst      1395943                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1395943                       # number of demand (read+write) hits
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1802715000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1802715000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.043286                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.043286                       # miss rate for demand accesses
system.cpu2.icache.demand_misses::.cpu2.inst        63158                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         63158                       # number of demand (read+write) misses
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          220                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1659065000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1659065000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.043135                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.043135                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62938                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62938                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_accesses::.cpu2.inst      1459101                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1459101                       # number of overall (read+write) accesses
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28542.939928                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28542.939928                       # average overall miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26360.306969                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26360.306969                       # average overall mshr miss latency
system.cpu2.icache.overall_hits::.cpu2.inst      1395943                       # number of overall hits
system.cpu2.icache.overall_hits::total        1395943                       # number of overall hits
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1802715000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1802715000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.043286                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.043286                       # miss rate for overall accesses
system.cpu2.icache.overall_misses::.cpu2.inst        63158                       # number of overall misses
system.cpu2.icache.overall_misses::total        63158                       # number of overall misses
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          220                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1659065000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1659065000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.043135                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.043135                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62938                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62938                       # number of overall MSHR misses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.replacements                 62682                       # number of replacements
system.cpu2.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu2.icache.tags.avg_refs            23.179653                       # Average number of references to valid blocks.
system.cpu2.icache.tags.data_accesses         2981140                       # Number of data accesses
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   254.583661                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.994467                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994467                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.sampled_refs            62938                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.tag_accesses          2981140                       # Number of tag accesses
system.cpu2.icache.tags.tagsinuse          254.583661                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1458881                       # Total number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle           162000                       # Cycle when the warmup percentage was hit.
system.cpu2.idleCycles                         125164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               79052                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 2044236                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    1.896291                       # Inst execution rate
system.cpu2.iew.exec_refs                     4047703                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1568063                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 179881                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              2531333                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                76                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              126                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1618472                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19229676                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              2479640                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           124578                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18739340                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   545                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                45085                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 55303                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                45686                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          592601                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3373                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       154140                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       108534                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           269                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        76373                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          2679                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20858648                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18687886                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.633122                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 13206066                       # num instructions producing a value
system.cpu2.iew.wb_rate                      1.891084                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18710448                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                28500438                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14840530                       # number of integer regfile writes
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.ipc                              1.008009                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.008009                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            68771      0.36%      0.36% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             14513771     76.94%     77.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               39169      0.21%     77.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   24      0.00%     77.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              22554      0.12%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                 378      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                 100      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt               27484      0.15%     77.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc             106215      0.56%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift               186      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2429378     12.88%     91.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1557393      8.26%     99.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          64089      0.34%     99.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         34406      0.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18863918                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                 267729                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads             534973                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses       264381                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes            291283                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     269326                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.014277                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 231661     86.02%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     1      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                    12      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     86.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                   467      0.17%     86.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    7      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     86.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 31325     11.63%     97.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 5816      2.16%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               13      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              24      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18796744                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          47235206                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18423505                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20294607                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  19229516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18863918                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                160                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1355946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            16081                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            98                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1538938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      9756936                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.933385                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.404849                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4868666     49.90%     49.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             650664      6.67%     56.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             956847      9.81%     66.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             783946      8.03%     74.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             558463      5.72%     80.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             632368      6.48%     86.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             737433      7.56%     94.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             420960      4.31%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             147589      1.51%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        9756936                       # Number of insts issued each cycle
system.cpu2.iq.rate                          1.908898                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.wrAccesses                    1459190                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                          227                       # TLB misses on write requests
system.cpu2.memDep0.conflictingLoads           175481                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           57114                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             2531333                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1618472                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                8149535                       # number of misc regfile reads
system.cpu2.numCycles                         9882100                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.pwrStateResidencyTicks::ON     9882099000                       # Cumulative time (in ticks) in various power states
system.cpu2.rename.BlockCycles                 235480                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             20315338                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  4758                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2696083                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                983582                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  360                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             50195581                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19667340                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           22074865                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2939431                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2824313                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 55303                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              3828659                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1759488                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups           330689                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        29969798                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          1980                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   910996                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    27784221                       # The number of ROB reads
system.cpu2.rob.rob_writes                   38664794                       # The number of ROB writes
system.cpu2.timesIdled                          10436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.workload.numSyscalls                   26                       # Number of system calls
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              654686                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            22720                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           779966                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            391773                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         654686                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          262913                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 809678                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                  12543                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        11037                       # Number of mispredicted indirect branches.
system.cpu3.cc_regfile_reads                  3919003                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 5287234                       # number of cc regfile writes
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            22729                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    640631                       # Number of branches committed
system.cpu3.commit.bw_lim_events               870004                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1020881                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             6427757                       # Number of instructions committed
system.cpu3.commit.committedOps               9665261                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      9639706                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.002651                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.411415                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7755728     80.46%     80.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       383286      3.98%     84.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       140713      1.46%     85.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       209435      2.17%     88.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        41354      0.43%     88.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       204760      2.12%     90.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        17986      0.19%     90.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        16440      0.17%     90.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       870004      9.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      9639706                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     69763                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                8843                       # Number of function calls committed.
system.cpu3.commit.int_insts                  9613964                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1416842                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        18860      0.20%      0.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         7702208     79.69%     79.88% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             27      0.00%     79.89% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           34400      0.36%     80.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          2710      0.03%     80.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1088      0.01%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd           5968      0.06%     80.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu          10785      0.11%     80.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.45% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt          11614      0.12%     80.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc          6254      0.06%     80.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift          787      0.01%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     80.65% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1398628     14.47%     95.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        442039      4.57%     99.69% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        18214      0.19%     99.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        11679      0.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          9665261                       # Class of committed instruction
system.cpu3.commit.refs                       1870560                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    6427757                       # Number of Instructions Simulated
system.cpu3.committedOps                      9665261                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.537410                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.537410                       # CPI: Total CPI of All Threads
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       967834                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       967834                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 189897.967975                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 189897.967975                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 211255.675434                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 211255.675434                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_hits::.cpu3.data       793722                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         793722                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  33063515000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  33063515000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179899                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179899                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_misses::.cpu3.data       174112                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       174112                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        35268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  29331583000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  29331583000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.143458                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.143458                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       138844                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       138844                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       453724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       453724                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 91783.289394                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 91783.289394                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 91163.928682                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91163.928682                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       451084                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        451084                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    242307884                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    242307884                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.005819                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005819                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_misses::.cpu3.data         2640                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2640                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    235202936                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    235202936                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.005686                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005686                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         2580                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2580                       # number of WriteReq MSHR misses
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    43.399902                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           63                       # average number of cycles each access was blocked
system.cpu3.dcache.blocked::no_mshrs           126746                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_mshrs      5500764                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          378                       # number of cycles access was blocked
system.cpu3.dcache.demand_accesses::.cpu3.data      1421558                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1421558                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 188432.509301                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 188432.509301                       # average overall miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 209064.840027                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 209064.840027                       # average overall mshr miss latency
system.cpu3.dcache.demand_hits::.cpu3.data      1244806                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1244806                       # number of demand (read+write) hits
system.cpu3.dcache.demand_miss_latency::.cpu3.data  33305822884                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  33305822884                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.124337                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.124337                       # miss rate for demand accesses
system.cpu3.dcache.demand_misses::.cpu3.data       176752                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        176752                       # number of demand (read+write) misses
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        35328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35328                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  29566785936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  29566785936                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.099485                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.099485                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       141424                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       141424                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_accesses::.cpu3.data      1421558                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1421558                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 188432.509301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 188432.509301                       # average overall miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 209064.840027                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 209064.840027                       # average overall mshr miss latency
system.cpu3.dcache.overall_hits::.cpu3.data      1244806                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1244806                       # number of overall hits
system.cpu3.dcache.overall_miss_latency::.cpu3.data  33305822884                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  33305822884                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.124337                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.124337                       # miss rate for overall accesses
system.cpu3.dcache.overall_misses::.cpu3.data       176752                       # number of overall misses
system.cpu3.dcache.overall_misses::total       176752                       # number of overall misses
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        35328                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35328                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  29566785936                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29566785936                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.099485                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.099485                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       141424                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       141424                       # number of overall MSHR misses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.replacements                140394                       # number of replacements
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          448                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.cpu3.dcache.tags.avg_refs             9.802331                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.data_accesses         2984534                       # Number of data accesses
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  1014.015938                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.990250                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990250                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.sampled_refs           141418                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.tag_accesses          2984534                       # Number of tag accesses
system.cpu3.dcache.tags.tagsinuse         1014.015938                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1386226                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           356000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.writebacks::.writebacks       128290                       # number of writebacks
system.cpu3.dcache.writebacks::total           128290                       # number of writebacks
system.cpu3.decode.BlockedCycles              7639510                       # Number of cycles decode is blocked
system.cpu3.decode.DecodedInsts              10958372                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  560267                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1250068                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 22815                       # Number of cycles decode is squashing
system.cpu3.decode.UnblockCycles               317535                       # Number of cycles decode is unblocking
system.cpu3.dtb.rdAccesses                    1515790                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                         3053                       # TLB misses on read requests
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.wrAccesses                     477598                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                          104                       # TLB misses on write requests
system.cpu3.fetch.Branches                     809678                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   867434                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      8818270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 7518                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       7245303                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.PendingTrapStallCycles           58                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                  45630                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.081934                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            948993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            404316                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.733174                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           9790195                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.144206                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.570614                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 7890986     80.60%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  160798      1.64%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   64028      0.65%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  171048      1.75%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  201491      2.06%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  194409      1.99%     88.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   78785      0.80%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   79914      0.82%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  948736      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             9790195                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                   123944                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   69379                       # number of floating regfile writes
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       867433                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       867433                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 79495.855313                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79495.855313                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 78856.748466                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 78856.748466                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_hits::.cpu3.inst       863452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         863452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    316473000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    316473000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004589                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004589                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3981                       # number of ReadReq misses
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          721                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          721                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    257073000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    257073000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3260                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3260                       # number of ReadReq MSHR misses
system.cpu3.icache.avg_blocked_cycles::no_mshrs    26.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.demand_accesses::.cpu3.inst       867433                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       867433                       # number of demand (read+write) accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 79495.855313                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79495.855313                       # average overall miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 78856.748466                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 78856.748466                       # average overall mshr miss latency
system.cpu3.icache.demand_hits::.cpu3.inst       863452                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          863452                       # number of demand (read+write) hits
system.cpu3.icache.demand_miss_latency::.cpu3.inst    316473000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    316473000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004589                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004589                       # miss rate for demand accesses
system.cpu3.icache.demand_misses::.cpu3.inst         3981                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3981                       # number of demand (read+write) misses
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          721                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          721                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    257073000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    257073000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003758                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003758                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3260                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3260                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_accesses::.cpu3.inst       867433                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       867433                       # number of overall (read+write) accesses
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 79495.855313                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79495.855313                       # average overall miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 78856.748466                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 78856.748466                       # average overall mshr miss latency
system.cpu3.icache.overall_hits::.cpu3.inst       863452                       # number of overall hits
system.cpu3.icache.overall_hits::total         863452                       # number of overall hits
system.cpu3.icache.overall_miss_latency::.cpu3.inst    316473000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    316473000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004589                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004589                       # miss rate for overall accesses
system.cpu3.icache.overall_misses::.cpu3.inst         3981                       # number of overall misses
system.cpu3.icache.overall_misses::total         3981                       # number of overall misses
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          721                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          721                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    257073000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    257073000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003758                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003758                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3260                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3260                       # number of overall MSHR misses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.replacements                  3002                       # number of replacements
system.cpu3.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu3.icache.tags.avg_refs           265.862577                       # Average number of references to valid blocks.
system.cpu3.icache.tags.data_accesses         1738126                       # Number of data accesses
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   254.472053                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.994031                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994031                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.sampled_refs             3260                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.tag_accesses          1738126                       # Number of tag accesses
system.cpu3.icache.tags.tagsinuse          254.472053                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             866712                       # Total number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle           168000                       # Cycle when the warmup percentage was hit.
system.cpu3.idleCycles                          91905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               28127                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  681930                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    1.057952                       # Inst execution rate
system.cpu3.iew.exec_refs                     2154744                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    477588                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 670037                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1561000                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               874                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              751                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              494373                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           10686214                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1677156                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            46278                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             10454791                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  6799                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                10332                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 22815                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                19344                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        54516                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          547694                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       144129                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        40647                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           134                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        20212                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          7915                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 14273735                       # num instructions consuming a value
system.cpu3.iew.wb_count                     10266369                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.605521                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8643042                       # num instructions producing a value
system.cpu3.iew.wb_rate                      1.038885                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      10275195                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                17281676                       # number of integer regfile reads
system.cpu3.int_regfile_writes                9105671                       # number of integer regfile writes
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.ipc                              0.650444                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.650444                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26491      0.25%      0.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              8213906     78.22%     78.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  68      0.00%     78.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                37465      0.36%     78.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4543      0.04%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               1102      0.01%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                7215      0.07%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     78.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu               16012      0.15%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.10% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt               14886      0.14%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc               7453      0.07%     79.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.32% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift              1451      0.01%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1660783     15.82%     95.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             467373      4.45%     99.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          28654      0.27%     99.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         13667      0.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              10501069                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  96945                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads             193774                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        89427                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes            162905                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     123138                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011726                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  82376     66.90%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     1      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     66.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                   124      0.10%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                   189      0.15%     67.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    6      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   6      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 30073     24.42%     91.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 9522      7.73%     99.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              499      0.41%     99.72% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             342      0.28%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              10500771                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          30728826                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     10176942                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         11544198                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  10685137                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 10501069                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               1077                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1020762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             7129                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1492456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      9790195                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.072611                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.773187                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            5837471     59.63%     59.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1656858     16.92%     76.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             645221      6.59%     83.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             481550      4.92%     88.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             401399      4.10%     92.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             330491      3.38%     95.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             253468      2.59%     98.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             139636      1.43%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              44101      0.45%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        9790195                       # Number of insts issued each cycle
system.cpu3.iq.rate                          1.062635                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.wrAccesses                     867444                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                          248                       # TLB misses on write requests
system.cpu3.memDep0.conflictingLoads           432346                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           41797                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1561000                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             494373                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                3817260                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                   612                       # number of misc regfile writes
system.cpu3.numCycles                         9882100                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.pwrStateResidencyTicks::ON     9882099000                       # Cumulative time (in ticks) in various power states
system.cpu3.rename.BlockCycles                7038090                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             13756220                       # Number of HB maps that are committed
system.cpu3.rename.FullRegisterEvents              36                       # Number of times there has been no free registers
system.cpu3.rename.IQFullEvents                 72277                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  721579                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 15915                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               424733                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26528454                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              10857278                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           15260664                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1326355                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 67786                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 22815                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               667529                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 1504160                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups           181187                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        18001844                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13827                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               805                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2112940                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           790                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    19455844                       # The number of ROB reads
system.cpu3.rob.rob_writes                   21524294                       # The number of ROB writes
system.cpu3.timesIdled                           1476                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.workload.numSyscalls                   56                       # Number of system calls
system.l2bus.pkt_count_system.cpu0.icache.mem_side::system.l2cache.cpu_side       188946                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2cache.cpu_side       108648                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.icache.mem_side::system.l2cache.cpu_side       195260                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2cache.cpu_side       108710                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.icache.mem_side::system.l2cache.cpu_side       188554                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2cache.cpu_side       108662                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.icache.mem_side::system.l2cache.cpu_side         9517                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2cache.cpu_side       423236                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1331533                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.icache.mem_side::system.l2cache.cpu_side      4036160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2cache.cpu_side      4551040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.icache.mem_side::system.l2cache.cpu_side      4170880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2cache.cpu_side      4547776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.icache.mem_side::system.l2cache.cpu_side      4027776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2cache.cpu_side      4546240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.icache.mem_side::system.l2cache.cpu_side       208320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2cache.cpu_side     17261248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 43349440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy           1349591000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization               13.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           189212991                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           110254416                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy           195526992                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               2.0                       # Layer utilization (%)
system.l2bus.respLayer3.occupancy           110266465                       # Layer occupancy (ticks)
system.l2bus.respLayer3.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer4.occupancy           188829984                       # Layer occupancy (ticks)
system.l2bus.respLayer4.utilization               1.9                       # Layer utilization (%)
system.l2bus.respLayer5.occupancy           110239444                       # Layer occupancy (ticks)
system.l2bus.respLayer5.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer6.occupancy             9808971                       # Layer occupancy (ticks)
system.l2bus.respLayer6.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer7.occupancy           427424828                       # Layer occupancy (ticks)
system.l2bus.respLayer7.utilization               4.3                       # Layer utilization (%)
system.l2bus.snoopTraffic                    14616064                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             817811                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.167103                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.373124                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   681169     83.29%     83.29% # Request fanout histogram
system.l2bus.snoop_fanout::1                   136625     16.71%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                       17      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::5                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::6                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::7                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::8                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               817811                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests           70                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       440433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops       136552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         885993                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops           136569                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                            372264                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp              364387                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        460159                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            352519                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              81168                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             81165                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         364391                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks        10832                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        10832                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_accesses::.cpu0.data        26241                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu1.data        26182                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu2.data        26167                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu3.data         2577                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        81167                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu0.data 151034.823404                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu1.data 149112.565044                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu2.data 150558.269525                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu3.data 113661.430119                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 149395.393426                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu0.data 131035.586238                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu1.data 129112.565044                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu2.data 130559.035222                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu3.data 93661.430119                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 129395.891434                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu0.data           23                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu1.data           46                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu2.data           47                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu3.data          731                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              847                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu0.data   3959831000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu1.data   3897206000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu2.data   3932582000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu3.data    209819000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  11999438000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu0.data     0.999124                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu1.data     0.998243                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu2.data     0.998204                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu3.data     0.716337                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.989565                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu0.data        26218                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu1.data        26136                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu2.data        26120                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu3.data         1846                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          80320                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu0.data   3435491000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu1.data   3374486000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu2.data   3410202000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu3.data    172899000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  10393078000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu0.data     0.999124                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu1.data     0.998243                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu2.data     0.998204                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu3.data     0.716337                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.989565                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu0.data        26218                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu1.data        26136                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu2.data        26120                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu3.data         1846                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        80320                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu0.inst        63066                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu0.data        10317                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.inst        65170                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.data        10396                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.inst        62934                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.data        10395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.inst         3255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.data       138843                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       364376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.inst 141691.910499                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.data 153020.680909                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.inst 141723.809524                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.data 151225.176609                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.inst 143810.137457                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.data 151893.247463                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.inst 113821.818182                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.data 209327.717990                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 196828.596553                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 121691.050775                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 133021.170732                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 121723.809524                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 131221.077421                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 123810.137457                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 131897.921343                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 93821.818182                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 189328.153101                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 176829.771832                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu0.inst        61904                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu0.data           66                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.inst        64015                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.data          204                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.inst        61770                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.data          147                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.inst         1330                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.data          947                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       190383                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu0.inst    164646000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu0.data   1568615000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.inst    163691000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.data   1541287000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.inst    167395000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.data   1556602000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.inst    219107000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.data  28865455000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  34246798000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu0.inst     0.018425                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu0.data     0.993603                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.inst     0.017723                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.data     0.980377                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.inst     0.018496                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.data     0.985859                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.inst     0.591398                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.data     0.993179                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.477509                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu0.inst         1162                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu0.data        10251                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.inst         1155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.data        10192                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.inst         1164                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.data        10248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.inst         1925                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.data       137896                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       173993                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu2.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.inst    141405001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.data   1363467000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.inst    140591000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.data   1337274000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.inst    144115000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.data   1351558000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.inst    180607000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.data  26107595000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  30766612001                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.018425                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.993506                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.017723                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.980281                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.018496                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.985762                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.591398                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.993179                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.477501                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.inst         1162                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.data        10250                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.inst         1155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.data        10191                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.inst         1164                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.data        10247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.inst         1925                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.data       137896                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       173990                       # number of ReadSharedReq MSHR misses
system.l2cache.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu3.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu3.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.750000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_misses::.cpu1.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu2.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu3.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             3                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu1.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu2.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu3.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        93000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.l2cache.WritebackDirty_accesses::.writebacks       231799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       231799                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks       231799                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       231799                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu0.inst        63066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu0.data        36558                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.inst        65170                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.data        36578                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.inst        62934                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.data        36562                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.inst         3255                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.data       141420                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          445543                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu0.inst 141691.910499                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu0.data 151593.024212                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.inst 141723.809524                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.data 149705.268663                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.inst 143810.137457                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.data 150934.447866                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.inst 113821.818182                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.data 208063.960728                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 181847.707353                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.inst 121691.050775                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.data 131593.671164                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.inst 121723.809524                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.data 129704.076857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.inst 123810.137457                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.data 130936.288393                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.inst 93821.818182                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.data 188064.390090                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 161848.492002                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu0.inst          61904                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu0.data             89                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.inst          64015                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.data            250                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.inst          61770                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.data            194                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.inst           1330                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.data           1678                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              191230                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu0.inst    164646000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu0.data   5528446000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.inst    163691000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.data   5438493000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.inst    167395000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.data   5489184000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.inst    219107000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.data  29075274000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  46246236000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu0.inst     0.018425                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu0.data     0.997566                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.inst     0.017723                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.data     0.993165                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.inst     0.018496                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.data     0.994694                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.inst     0.591398                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.data     0.988135                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.570793                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu0.inst         1162                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu0.data        36469                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.inst         1155                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.data        36328                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.inst         1164                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.data        36368                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.inst         1925                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.data       139742                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            254313                       # number of demand (read+write) misses
system.l2cache.demand_mshr_hits::.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu1.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_miss_latency::.cpu0.inst    141405001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu0.data   4798958000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.inst    140591000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.data   4711760000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.inst    144115000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.data   4761760000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.inst    180607000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.data  26280494000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  41159690001                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu0.inst     0.018425                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu0.data     0.997538                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.inst     0.017723                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.data     0.993138                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.inst     0.018496                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.data     0.994667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.inst     0.591398                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.data     0.988135                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.570787                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu0.inst         1162                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu0.data        36468                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.inst         1155                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.data        36327                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.inst         1164                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.data        36367                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.inst         1925                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.data       139742                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       254310                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu0.inst        63066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu0.data        36558                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.inst        65170                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.data        36578                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.inst        62934                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.data        36562                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.inst         3255                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.data       141420                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         445543                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu0.inst 141691.910499                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu0.data 151593.024212                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.inst 141723.809524                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.data 149705.268663                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.inst 143810.137457                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.data 150934.447866                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.inst 113821.818182                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.data 208063.960728                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 181847.707353                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.inst 121691.050775                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.data 131593.671164                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.inst 121723.809524                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.data 129704.076857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.inst 123810.137457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.data 130936.288393                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.inst 93821.818182                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.data 188064.390090                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 161848.492002                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu0.inst         61904                       # number of overall hits
system.l2cache.overall_hits::.cpu0.data            89                       # number of overall hits
system.l2cache.overall_hits::.cpu1.inst         64015                       # number of overall hits
system.l2cache.overall_hits::.cpu1.data           250                       # number of overall hits
system.l2cache.overall_hits::.cpu2.inst         61770                       # number of overall hits
system.l2cache.overall_hits::.cpu2.data           194                       # number of overall hits
system.l2cache.overall_hits::.cpu3.inst          1330                       # number of overall hits
system.l2cache.overall_hits::.cpu3.data          1678                       # number of overall hits
system.l2cache.overall_hits::total             191230                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu0.inst    164646000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu0.data   5528446000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.inst    163691000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.data   5438493000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.inst    167395000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.data   5489184000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.inst    219107000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.data  29075274000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  46246236000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu0.inst     0.018425                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu0.data     0.997566                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.inst     0.017723                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.data     0.993165                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.inst     0.018496                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.data     0.994694                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.inst     0.591398                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.data     0.988135                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.570793                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu0.inst         1162                       # number of overall misses
system.l2cache.overall_misses::.cpu0.data        36469                       # number of overall misses
system.l2cache.overall_misses::.cpu1.inst         1155                       # number of overall misses
system.l2cache.overall_misses::.cpu1.data        36328                       # number of overall misses
system.l2cache.overall_misses::.cpu2.inst         1164                       # number of overall misses
system.l2cache.overall_misses::.cpu2.data        36368                       # number of overall misses
system.l2cache.overall_misses::.cpu3.inst         1925                       # number of overall misses
system.l2cache.overall_misses::.cpu3.data       139742                       # number of overall misses
system.l2cache.overall_misses::total           254313                       # number of overall misses
system.l2cache.overall_mshr_hits::.cpu0.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu1.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu2.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             3                       # number of overall MSHR hits
system.l2cache.overall_mshr_miss_latency::.cpu0.inst    141405001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu0.data   4798958000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.inst    140591000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.data   4711760000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.inst    144115000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.data   4761760000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.inst    180607000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.data  26280494000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  41159690001                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu0.inst     0.018425                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu0.data     0.997538                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.inst     0.017723                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.data     0.993138                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.inst     0.018496                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.data     0.994667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.inst     0.591398                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.data     0.988135                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.570787                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu0.inst         1162                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu0.data        36468                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.inst         1155                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.data        36327                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.inst         1164                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.data        36367                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.inst         1925                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.data       139742                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       254310                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                    372248                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0          389                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         3129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 2.325192                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses             7463664                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks  1047.492158                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.inst    23.417797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.data   389.798151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.inst    23.299573                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.data   385.142488                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.inst    21.683076                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.data   389.492218                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.inst    30.172625                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.data  1764.215015                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.255735                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.inst     0.005717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.data     0.095166                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.inst     0.005688                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.data     0.094029                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.inst     0.005294                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.data     0.095091                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.inst     0.007366                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.data     0.430717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.994803                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs               376344                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses              7463664                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4074.713099                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 875072                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks         228360                       # number of writebacks
system.l2cache.writebacks::total               228360                       # number of writebacks
system.mem_ctrl.avgBusLat                     4999.94                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                       20473.79                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                110299.40                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples    228359.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.inst::samples      1162.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.data::samples     36468.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.inst::samples      1155.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.data::samples     36327.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.inst::samples      1164.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.data::samples     36367.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.inst::samples      1925.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.data::samples    139734.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                      91549.63                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                       1646.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1647.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        3.86                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                       1478.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1478.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       42.27                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                         24.42                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     12.87                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                    11.55                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu0.inst      7525527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu1.inst      7480192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu2.inst      7538479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu3.inst     12466987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          35011185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.inst           7525527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.data         236173307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.inst           7480192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.data         235266617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.inst           7538479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.data         235519195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.inst          12466987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.data         905006113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1646976417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      1478934384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.inst          7525527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.data        236173307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.inst          7480192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.data        235266617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.inst          7538479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.data        235519195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.inst         12466987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.data        905006113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            3125910801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      1478934384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            1478934384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples       242589                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     127.317232                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     95.067519                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    134.564933                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        166223     68.52%     68.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        44375     18.29%     86.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        14104      5.81%     92.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         9124      3.76%     96.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         4774      1.97%     98.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         1803      0.74%     99.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1208      0.50%     99.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          607      0.25%     99.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          371      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        242589                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                16275136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                 16275840                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                      512                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 14611776                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys              14614976                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu0.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu1.inst        73920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu2.inst        74496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu3.inst       123200                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         345984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.inst          74368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.data        2333888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.inst          73920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.data        2324928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.inst          74496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.data        2327424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.inst         123200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.data        8943360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            16275584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     14614976                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         14614976                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu0.inst         1162                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu0.data        36468                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.inst         1155                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.data        36327                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.inst         1164                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.data        36367                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.inst         1925                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.data       139742                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu0.inst     70162.44                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu0.data     79894.18                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.inst     70209.74                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.data     78010.30                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.inst     72325.39                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.data     79240.23                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.inst     42317.80                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.data    136622.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu0.inst        74368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu0.data      2333888                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.inst        73920                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.data      2324928                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.inst        74496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.data      2327424                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.inst       123200                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.data      8942912                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu0.inst 7525526.712492963299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu0.data 236173306.905749469995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.inst 7480192.214224933647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.data 235266616.940388888121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.inst 7538479.426283828914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.data 235519194.859310746193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.inst 12466987.023708222434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.data 904960778.069517374039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu0.inst     81528751                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu0.data   2913580776                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.inst     81092252                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.data   2833880285                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.inst     84186751                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.data   2881729517                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.inst     81461769                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.data  19091899022                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks       228359                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks   1826529.85                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks     14611776                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 1478610566.439376831055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 417104530292                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds         14223                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               312955                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              215345                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          4                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds         14223                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu0.inst            1162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu0.data           36467                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.inst            1155                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.data           36327                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.inst            1164                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.data           36366                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.inst            1925                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.data          139740                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               254306                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        228359                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              228359                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     49.73                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0              15906                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              15156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              15150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              15551                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              15412                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              15436                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              15691                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              15920                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              16004                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              16058                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             15988                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             15529                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             16178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             16300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             16828                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             17192                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              13788                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              13603                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              14131                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              14520                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              14450                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              14464                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              14621                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              14502                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              14345                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              14373                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             14384                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             14364                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             14316                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             14371                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             14118                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             13959                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000098862502                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples        14223                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       17.878928                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      15.729718                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      49.177057                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          14217     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          14223                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    19982                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    17347                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    72750                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    71164                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                    41592                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                    19820                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                     7874                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                     2733                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                      793                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                      192                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                     254310                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 254310                       # Read request sizes (log2)
system.mem_ctrl.readReqs                       254310                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  25.84                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     65712                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                       8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                  1271495000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                     9882066000                       # Total gap between requests
system.mem_ctrl.totMemAccLat              28049359123                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                   23281252873                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples        14223                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.052099                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.047855                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.393520                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             13936     97.98%     97.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                26      0.18%     98.16% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               140      0.98%     99.15% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                73      0.51%     99.66% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                31      0.22%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                10      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 7      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          14223                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     233                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     268                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     756                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1590                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1688                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1756                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1806                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1831                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1864                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1874                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1945                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2010                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2143                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2286                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2360                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2525                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    2714                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                    1320                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                    1475                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                    1601                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                    1718                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                    1740                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                    1833                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                    2179                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                    4028                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                    6503                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                    8786                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                   10333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                   11241                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                   11665                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                   12372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                   14053                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                   14252                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                   13376                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                   12382                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                   11699                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                   11270                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                   11077                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                   11325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                    9722                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                    5943                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                    2955                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                    1437                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                     676                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                     292                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                     123                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                      44                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                      29                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                    228359                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                228359                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                      228359                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 76.33                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                   174299                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy            4464970170                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                 846404160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             815.453597                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE      39146752                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      329940000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     9513012248                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy              34751520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                 449851710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                886945080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          779978160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              8058393180                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy               595492380                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            4460650710                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                 885731280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             825.790361                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      49007500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      329940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     9503151500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy              38388960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                 470769750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                928742640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          779978160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8160542100                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy               596280600                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       755139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       755139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 755139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     30890496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     30890496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30890496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   9882099000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1465508966                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              14.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1357456896                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             13.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254313                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        500838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             173987                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       228359                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80320                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173990                       # Transaction distribution

---------- End Simulation Statistics   ----------
