{"files":[{"patch":"@@ -7888,3 +7888,2 @@\n-\/\/ unsigned int to long (Zero-extend)\n-\/\/ this pattern occurs in bigmath arithmetic\n-instruct convUI2L_reg_reg(iRegLNoSp dst, iRegIorL2I src, immL_32bits mask)\n+\/\/ int to unsigned long (Zero-extend)\n+instruct convI2UL_reg_reg(iRegLNoSp dst, iRegIorL2I src, immL_32bits mask)\n@@ -7895,1 +7894,1 @@\n-  format %{ \"zero_extend $dst, $src, 32\\t# ui2l, #@convUI2L_reg_reg\" %}\n+  format %{ \"zero_extend $dst, $src, 32\\t# i2ul, #@convI2UL_reg_reg\" %}\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":3,"deletions":4,"binary":false,"changes":7,"status":"modified"},{"patch":"@@ -104,16 +104,0 @@\n-\/\/ unsigned int to long (zero extend)\n-\/\/ this pattern occurs in bigmath arithmetic\n-instruct convUI2L_reg_reg_rvb(iRegLNoSp dst, iRegIorL2I src, immL_32bits mask) %{\n-  predicate(UseRVB);\n-  match(Set dst (AndL (ConvI2L src) mask));\n-\n-  format %{ \"zext.w    $dst, $src\\t# ui2l, #@convUI2L_reg_reg_rvb\" %}\n-\n-  ins_cost(ALU_COST);\n-  ins_encode %{\n-    __ zext_w(as_Register($dst$$reg), as_Register($src$$reg));\n-  %}\n-\n-  ins_pipe(ialu_reg_shift);\n-%}\n-\n@@ -135,2 +119,2 @@\n-\/\/ sign extend byte, used by type conversion between byte and short\/int\n-instruct sextByte_reg_reg_rvb(iRegINoSp dst, iRegIorL2I src, immI_24 lshift, immI_24 rshift) %{\n+\/\/ byte to int\n+instruct convB2I_reg_reg_rvb(iRegINoSp dst, iRegIorL2I src, immI_24 lshift, immI_24 rshift) %{\n@@ -140,1 +124,1 @@\n-  format %{ \"sext.b    $dst, $src\\t# sextByte, #@sextByte_reg_reg_rvb\" %}\n+  format %{ \"sext.b    $dst, $src\\t# b2i, #@convB2I_reg_reg_rvb\" %}\n@@ -165,2 +149,2 @@\n-\/\/ unsigned int to short\n-instruct convUI2S_reg_reg_rvb(iRegINoSp dst, iRegIorL2I src, immI_16bits mask) %{\n+\/\/ short to unsigned int\n+instruct convS2UI_reg_reg_rvb(iRegINoSp dst, iRegIorL2I src, immI_16bits mask) %{\n@@ -170,1 +154,1 @@\n-  format %{ \"zext.h    $dst, $src\\t# ui2s, #@convUI2S_reg_reg_rvb\" %}\n+  format %{ \"zext.h    $dst, $src\\t# s2ui, #@convS2UI_reg_reg_rvb\" %}\n@@ -178,0 +162,15 @@\n+%}\n+\n+\/\/ int to unsigned long (zero extend)\n+instruct convI2UL_reg_reg_rvb(iRegLNoSp dst, iRegIorL2I src, immL_32bits mask) %{\n+  predicate(UseRVB);\n+  match(Set dst (AndL (ConvI2L src) mask));\n+\n+  format %{ \"zext.w    $dst, $src\\t# i2ul, #@convI2UL_reg_reg_rvb\" %}\n+\n+  ins_cost(ALU_COST);\n+  ins_encode %{\n+    __ zext_w(as_Register($dst$$reg), as_Register($src$$reg));\n+  %}\n+\n+  ins_pipe(ialu_reg_shift);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_b.ad","additions":21,"deletions":22,"binary":false,"changes":43,"status":"modified"}]}