

================================================================
== Vitis HLS Report for 'xferode_128_128_1_0_1_0_129_3_3_s'
================================================================
* Date:           Fri Jan 22 14:16:53 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.003 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       12|    17548| 0.120 us | 0.175 ms |   12|  17548|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                              |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                   Instance                   |          Module         |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+
        |src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538  |xfExtractPixels_1_1_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544  |xfExtractPixels_1_1_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550  |xfExtractPixels_1_1_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_263_1  |        3|        3|         1|          1|          1|        3|    yes   |
        |- VITIS_LOOP_278_2  |        1|      129|         2|          1|          1| 1 ~ 129 |    yes   |
        |- VITIS_LOOP_295_3  |        1|      129|         1|          1|          1| 1 ~ 129 |    yes   |
        |- Row_Loop          |        7|    17280|  7 ~ 135 |          -|          -| 1 ~ 128 |    no    |
        | + Col_Loop         |        4|      132|         5|          1|          1| 1 ~ 129 |    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 5, States = { 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 14 
14 --> 10 
15 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_ind_V_0_0 = alloca i32"   --->   Operation 16 'alloca' 'row_ind_V_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_V_1_0 = alloca i32"   --->   Operation 17 'alloca' 'row_ind_V_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_V_2_0 = alloca i32"   --->   Operation 18 'alloca' 'row_ind_V_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 19 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 20 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 21 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 22 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 23 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 24 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 25 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 26 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 27 'read' 'p_read67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 28 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_height"   --->   Operation 29 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i16 %img_width_read"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgInput_417, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%buf_0_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 33 'alloca' 'buf_0_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%buf_1_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 34 'alloca' 'buf_1_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%buf_2_V = alloca i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 35 'alloca' 'buf_2_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln255 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_0_V, i8 %buf_1_V, i8 %buf_2_V, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:255]   --->   Operation 36 'specmemcore' 'specmemcore_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%br_ln263 = br void %bb1150" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 37 'br' 'br_ln263' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%row_ind_V_1 = phi i2, void, i2 %init_row_ind, void %bb1150.split59"   --->   Operation 38 'phi' 'row_ind_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%row_ind_V_0_0_load = load i13 %row_ind_V_0_0"   --->   Operation 39 'load' 'row_ind_V_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%row_ind_V_1_0_load = load i13 %row_ind_V_1_0"   --->   Operation 40 'load' 'row_ind_V_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%row_ind_V_2_0_load = load i13 %row_ind_V_2_0"   --->   Operation 41 'load' 'row_ind_V_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str7"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.39ns)   --->   "%icmp_ln263 = icmp_eq  i2 %row_ind_V_1, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 43 'icmp' 'icmp_ln263' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%init_row_ind = add i2 %row_ind_V_1, i2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 45 'add' 'init_row_ind' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln263 = br i1 %icmp_ln263, void %bb1150.split, void %bb1149.0.preheader" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:263]   --->   Operation 46 'br' 'br_ln263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 47 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i2 %row_ind_V_1"   --->   Operation 48 'zext' 'zext_ln304' <Predicate = (!icmp_ln263)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.56ns)   --->   "%switch_ln324 = switch i2 %row_ind_V_1, void %branch2, i2, void %bb1150.split.bb1150.split59_crit_edge, i2, void %branch1"   --->   Operation 49 'switch' 'switch_ln324' <Predicate = (!icmp_ln263)> <Delay = 0.56>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_1_0, i13 %row_ind_V_1_0_load"   --->   Operation 50 'store' 'store_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1150.split59"   --->   Operation 51 'br' 'br_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_0_0, i13 %row_ind_V_0_0_load"   --->   Operation 52 'store' 'store_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1150.split59"   --->   Operation 53 'br' 'br_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln324 = store i13 %zext_ln304, i13 %row_ind_V_2_0, i13 %row_ind_V_2_0_load"   --->   Operation 54 'store' 'store_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1150.split59"   --->   Operation 55 'br' 'br_ln324' <Predicate = (!icmp_ln263 & row_ind_V_1 != 0 & row_ind_V_1 != 1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1150"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln263)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 57 [1/1] (0.73ns)   --->   "%br_ln882 = br void %bb1149.0"   --->   Operation 57 'br' 'br_ln882' <Predicate = true> <Delay = 0.73>

State 4 <SV = 3> <Delay = 1.02>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = phi i13 %add_ln695, void %bb1149.split.0, i13, void %bb1149.0.preheader"   --->   Operation 58 'phi' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i13 %empty_36"   --->   Operation 59 'zext' 'zext_ln882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.95ns)   --->   "%icmp_ln882 = icmp_ult  i16 %zext_ln882, i16 %img_width_read"   --->   Operation 60 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.02ns)   --->   "%add_ln695 = add i13 %empty_36, i13"   --->   Operation 61 'add' 'add_ln695' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln882, void %bb1148.0.preheader, void %bb1149.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:278]   --->   Operation 62 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 63 'specpipeline' 'specpipeline_ln453' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln453 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln453' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:453]   --->   Operation 65 'specloopname' 'specloopname_ln453' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.10ns)   --->   "%imgInput_417_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgInput_417" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'imgInput_417_read' <Predicate = (icmp_ln882)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i13 %empty_36"   --->   Operation 67 'zext' 'zext_ln538' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 68 'getelementptr' 'buf_1_V_addr' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %imgInput_417_read, i7 %buf_1_V_addr"   --->   Operation 69 'store' 'store_ln324' <Predicate = (icmp_ln882)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1149.0"   --->   Operation 70 'br' 'br_ln0' <Predicate = (icmp_ln882)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.73>
ST_6 : Operation 71 [1/1] (0.73ns)   --->   "%br_ln0 = br void %bb1148.0"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.73>

State 7 <SV = 5> <Delay = 2.52>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_37 = phi i13 %add_ln695_1, void %bb1148.split.0, i13, void %bb1148.0.preheader"   --->   Operation 72 'phi' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str8"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i13 %empty_37"   --->   Operation 74 'zext' 'zext_ln882_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.95ns)   --->   "%icmp_ln882_1 = icmp_ult  i16 %zext_ln882_1, i16 %img_width_read"   --->   Operation 75 'icmp' 'icmp_ln882_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.02ns)   --->   "%add_ln695_1 = add i13 %empty_37, i13"   --->   Operation 76 'add' 'add_ln695_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln882_1, void %._crit_edge936, void %bb1148.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:295]   --->   Operation 77 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 79 'specloopname' 'specloopname_ln304' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i13 %empty_37"   --->   Operation 80 'zext' 'zext_ln538_1' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_1"   --->   Operation 81 'getelementptr' 'buf_0_V_addr' <Predicate = (icmp_ln882_1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.29ns)   --->   "%store_ln324 = store i8, i7 %buf_0_V_addr"   --->   Operation 82 'store' 'store_ln324' <Predicate = (icmp_ln882_1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1148.0"   --->   Operation 83 'br' 'br_ln0' <Predicate = (icmp_ln882_1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.35>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%img_height_cast = zext i16 %img_height_read"   --->   Operation 84 'zext' 'img_height_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.12ns)   --->   "%op2_assign = add i17 %img_height_cast, i17"   --->   Operation 85 'add' 'op2_assign' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.05ns)   --->   "%add_ln1620 = add i14 %empty, i14"   --->   Operation 86 'add' 'add_ln1620' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %op2_assign, i32, i32"   --->   Operation 87 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln882_2 = icmp_eq  i16 %tmp_1, i16"   --->   Operation 88 'icmp' 'icmp_ln882_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln882_2, void %.lr.ph, void %._crit_edge" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306]   --->   Operation 89 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.70ns)   --->   "%tobool_i_i = icmp_eq  i8 %p_read67, i8"   --->   Operation 90 'icmp' 'tobool_i_i' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.70ns)   --->   "%tobool_i_i_1983 = icmp_eq  i8 %p_read_8, i8"   --->   Operation 91 'icmp' 'tobool_i_i_1983' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.70ns)   --->   "%tobool_i_i_21010 = icmp_eq  i8 %p_read_7, i8"   --->   Operation 92 'icmp' 'tobool_i_i_21010' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.70ns)   --->   "%tobool_i_i_1 = icmp_eq  i8 %p_read_6, i8"   --->   Operation 93 'icmp' 'tobool_i_i_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.70ns)   --->   "%tobool_i_i_1_1 = icmp_eq  i8 %p_read_5, i8"   --->   Operation 94 'icmp' 'tobool_i_i_1_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.70ns)   --->   "%tobool_i_i_1_2 = icmp_eq  i8 %p_read_4, i8"   --->   Operation 95 'icmp' 'tobool_i_i_1_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.70ns)   --->   "%tobool_i_i_2 = icmp_eq  i8 %p_read_3, i8"   --->   Operation 96 'icmp' 'tobool_i_i_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.70ns)   --->   "%tobool_i_i_2_1 = icmp_eq  i8 %p_read_2, i8"   --->   Operation 97 'icmp' 'tobool_i_i_2_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%tobool_i_i_2_2 = icmp_eq  i8 %p_read_1, i8"   --->   Operation 98 'icmp' 'tobool_i_i_2_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%br_ln306 = br void %bb1147" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306]   --->   Operation 99 'br' 'br_ln306' <Predicate = (!icmp_ln882_2)> <Delay = 0.73>

State 9 <SV = 7> <Delay = 1.22>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%row_ind_V_2 = phi i13 %row_ind_V_2_0_load, void %.lr.ph, i13 %row_ind_V_0, void"   --->   Operation 100 'phi' 'row_ind_V_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%row_ind_V_1_1 = phi i13 %row_ind_V_1_0_load, void %.lr.ph, i13 %row_ind_V_2, void"   --->   Operation 101 'phi' 'row_ind_V_1_1' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%row_ind_V_0 = phi i13 %row_ind_V_0_0_load, void %.lr.ph, i13 %row_ind_V_1_1, void"   --->   Operation 102 'phi' 'row_ind_V_0' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%empty_38 = phi i13, void %.lr.ph, i13 %add_ln695_2, void"   --->   Operation 103 'phi' 'empty_38' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln882_2 = zext i13 %empty_38"   --->   Operation 104 'zext' 'zext_ln882_2' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i13 %empty_38"   --->   Operation 105 'zext' 'zext_ln882_3' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.94ns)   --->   "%icmp_ln882_3 = icmp_ult  i17 %zext_ln882_3, i17 %op2_assign"   --->   Operation 106 'icmp' 'icmp_ln882_3' <Predicate = (!icmp_ln882_2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln882_3, void %._crit_edge.loopexit, void %bb1147.split" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:306]   --->   Operation 107 'br' 'br_ln306' <Predicate = (!icmp_ln882_2)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln304' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 109 'specloopname' 'specloopname_ln304' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.95ns)   --->   "%cmp_i_i138_i = icmp_ult  i16 %zext_ln882_2, i16 %img_height_read"   --->   Operation 110 'icmp' 'cmp_i_i138_i' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln324 = trunc i13 %row_ind_V_2"   --->   Operation 111 'trunc' 'trunc_ln324' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = trunc i13 %row_ind_V_0"   --->   Operation 112 'trunc' 'trunc_ln324_1' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln324_2 = trunc i13 %row_ind_V_1_1"   --->   Operation 113 'trunc' 'trunc_ln324_2' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.73ns)   --->   "%br_ln113 = br void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:113]   --->   Operation 114 'br' 'br_ln113' <Predicate = (!icmp_ln882_2 & icmp_ln882_3)> <Delay = 0.73>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!icmp_ln882_2 & !icmp_ln882_3)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln326 = ret" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:326]   --->   Operation 116 'ret' 'ret_ln326' <Predicate = (!icmp_ln882_3) | (icmp_ln882_2)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.68>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty_39 = phi i13, void %bb1147.split, i13 %add_ln695_3, void %bb.split.0"   --->   Operation 117 'phi' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln882_4 = zext i13 %empty_39"   --->   Operation 118 'zext' 'zext_ln882_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln882_5 = zext i13 %empty_39"   --->   Operation 119 'zext' 'zext_ln882_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln882_4 = icmp_ult  i14 %zext_ln882_5, i14 %add_ln1620"   --->   Operation 120 'icmp' 'icmp_ln882_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (1.02ns)   --->   "%add_ln695_3 = add i13 %empty_39, i13"   --->   Operation 121 'add' 'add_ln695_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln882_4, void, void %.split6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:113]   --->   Operation 122 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln1620 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21"   --->   Operation 123 'specpipeline' 'specpipeline_ln1620' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 124 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 125 'specloopname' 'specloopname_ln1620' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln882_5 = icmp_ult  i16 %zext_ln882_4, i16 %img_width_read"   --->   Operation 126 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln882_4)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.73ns)   --->   "%br_ln122 = br i1 %icmp_ln882_5, void %bb1138_ifconv, void" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:122]   --->   Operation 127 'br' 'br_ln122' <Predicate = (icmp_ln882_4)> <Delay = 0.73>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %cmp_i_i138_i, void %bb1146, void %bb1145" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:123]   --->   Operation 128 'br' 'br_ln123' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.56ns)   --->   "%switch_ln682 = switch i2 %trunc_ln324, void %branch5, i2, void %branch3, i2, void %branch4"   --->   Operation 129 'switch' 'switch_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.56>
ST_10 : Operation 130 [1/1] (0.73ns)   --->   "%br_ln0 = br void %bb1139"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.73>
ST_10 : Operation 131 [1/1] (0.56ns)   --->   "%switch_ln324 = switch i2 %trunc_ln324, void %branch8, i2, void %branch6, i2, void %branch7"   --->   Operation 131 'switch' 'switch_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.56>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 132 'br' 'br_ln0' <Predicate = (icmp_ln882_4)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 3.39>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln538_3 = zext i13 %empty_39"   --->   Operation 133 'zext' 'zext_ln538_3' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_3"   --->   Operation 134 'getelementptr' 'buf_0_V_addr_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_3"   --->   Operation 135 'getelementptr' 'buf_1_V_addr_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_3"   --->   Operation 136 'getelementptr' 'buf_2_V_addr_1' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln682 = store i8, i7 %buf_1_V_addr_2"   --->   Operation 137 'store' 'store_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln682 = br void %bb1146115"   --->   Operation 138 'br' 'br_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln682 = store i8, i7 %buf_0_V_addr_2"   --->   Operation 139 'store' 'store_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln682 = br void %bb1146115"   --->   Operation 140 'br' 'br_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln682 = store i8, i7 %buf_2_V_addr_1"   --->   Operation 141 'store' 'store_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln682 = br void %bb1146115"   --->   Operation 142 'br' 'br_ln682' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & !cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (2.10ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %imgInput_417" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'read' 'tmp_V' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i13 %empty_39"   --->   Operation 144 'zext' 'zext_ln538_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln538_2"   --->   Operation 145 'getelementptr' 'buf_0_V_addr_1' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln538_2"   --->   Operation 146 'getelementptr' 'buf_1_V_addr_1' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i8 %buf_2_V, i64, i64 %zext_ln538_2"   --->   Operation 147 'getelementptr' 'buf_2_V_addr' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %tmp_V, i7 %buf_1_V_addr_1"   --->   Operation 148 'store' 'store_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1145120"   --->   Operation 149 'br' 'br_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 1)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %tmp_V, i7 %buf_0_V_addr_1"   --->   Operation 150 'store' 'store_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1145120"   --->   Operation 151 'br' 'br_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 == 0)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.29ns)   --->   "%store_ln324 = store i8 %tmp_V, i7 %buf_2_V_addr"   --->   Operation 152 'store' 'store_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb1145120"   --->   Operation 153 'br' 'br_ln324' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i & trunc_ln324 != 0 & trunc_ln324 != 1)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.73ns)   --->   "%br_ln126 = br void %bb1139" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:126]   --->   Operation 154 'br' 'br_ln126' <Predicate = (icmp_ln882_4 & icmp_ln882_5 & cmp_i_i138_i)> <Delay = 0.73>

State 12 <SV = 10> <Delay = 1.29>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1620 = zext i13 %empty_39"   --->   Operation 155 'zext' 'zext_ln1620' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr i8 %buf_0_V, i64, i64 %zext_ln1620"   --->   Operation 156 'getelementptr' 'buf_0_V_addr_3' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 157 [2/2] (1.29ns)   --->   "%buf_0_V_load = load i7 %buf_0_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 157 'load' 'buf_0_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr i8 %buf_1_V, i64, i64 %zext_ln1620"   --->   Operation 158 'getelementptr' 'buf_1_V_addr_3' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 159 [2/2] (1.29ns)   --->   "%buf_1_V_load = load i7 %buf_1_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 159 'load' 'buf_1_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr i8 %buf_2_V, i64, i64 %zext_ln1620"   --->   Operation 160 'getelementptr' 'buf_2_V_addr_2' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_12 : Operation 161 [2/2] (1.29ns)   --->   "%buf_2_V_load = load i7 %buf_2_V_addr_2, void %store_ln682, void %store_ln324"   --->   Operation 161 'load' 'buf_2_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_eq  i13 %empty_39, i13"   --->   Operation 162 'icmp' 'icmp_ln886' <Predicate = (icmp_ln882_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln886, void, void %bb.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:206]   --->   Operation 163 'br' 'br_ln206' <Predicate = (icmp_ln882_4)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i8, void %bb1147.split, i8 %src_buf_V_2_0, void %bb.split.0"   --->   Operation 164 'phi' 'p_Val2_2' <Predicate = (!tobool_i_i_2)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%src_buf_V_1_0 = phi i8, void %bb1147.split, i8 %src_buf_V_1_1, void %bb.split.0"   --->   Operation 165 'phi' 'src_buf_V_1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i8, void %bb1147.split, i8 %src_buf_V_1_0, void %bb.split.0"   --->   Operation 166 'phi' 'p_Val2_1' <Predicate = (!tobool_i_i_1)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%src_buf_V_0_0 = phi i8, void %bb1147.split, i8 %src_buf_V_0_1, void %bb.split.0"   --->   Operation 167 'phi' 'src_buf_V_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i8, void %bb1147.split, i8 %src_buf_V_0_0, void %bb.split.0"   --->   Operation 168 'phi' 'p_Val2_s' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%src_buf_V_2_0 = phi i8, void %bb1147.split, i8 %src_buf_V_2_1, void %bb.split.0"   --->   Operation 169 'phi' 'src_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%empty_40 = phi i8 %tmp_V, void %bb1145120, i8, void %bb1146115"   --->   Operation 170 'phi' 'empty_40' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.00>
ST_13 : Operation 171 [1/2] (1.29ns)   --->   "%buf_0_V_load = load i7 %buf_0_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 171 'load' 'buf_0_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 172 [1/2] (1.29ns)   --->   "%buf_1_V_load = load i7 %buf_1_V_addr_3, void %store_ln682, void %store_ln324"   --->   Operation 172 'load' 'buf_1_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 173 [1/2] (1.29ns)   --->   "%buf_2_V_load = load i7 %buf_2_V_addr_2, void %store_ln682, void %store_ln324"   --->   Operation 173 'load' 'buf_2_V_load' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 1.29> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 174 [1/1] (0.53ns)   --->   "%buf_cop_V_0 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_1"   --->   Operation 174 'mux' 'buf_cop_V_0' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.53> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.53ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln324_2"   --->   Operation 175 'mux' 'tmp' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.53> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.73ns)   --->   "%br_ln138 = br void %bb1138_ifconv" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:138]   --->   Operation 176 'br' 'br_ln138' <Predicate = (icmp_ln882_4 & icmp_ln882_5)> <Delay = 0.73>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%buf_cop_V_0_0 = phi i8 %buf_cop_V_0, void %bb1139, i8, void %.split6"   --->   Operation 177 'phi' 'buf_cop_V_0_0' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%buf_cop_V_1 = phi i8 %tmp, void %bb1139, i8, void %.split6"   --->   Operation 178 'phi' 'buf_cop_V_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%buf_cop_V_2 = phi i8 %empty_40, void %bb1139, i8, void %.split6" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'phi' 'buf_cop_V_2' <Predicate = (icmp_ln882_4)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%src_buf_V_0_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_0_0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155]   --->   Operation 180 'call' 'src_buf_V_0_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%src_buf_V_1_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155]   --->   Operation 181 'call' 'src_buf_V_1_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%src_buf_V_2_1 = call i8 @xfExtractPixels<1, 1, 0>, i8 %buf_cop_V_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:155]   --->   Operation 182 'call' 'src_buf_V_2_1' <Predicate = (icmp_ln882_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 183 [1/1] (0.40ns)   --->   "%p_Result_1 = select i1 %tobool_i_i, i8, i8 %p_Val2_s" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 183 'select' 'p_Result_1' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln882_6 = icmp_ult  i8 %src_buf_V_0_0, i8 %p_Result_1"   --->   Operation 184 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln882_4 & !tobool_i_i_1983)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%select_ln56 = select i1 %icmp_ln882_6, i8 %src_buf_V_0_0, i8 %p_Result_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 185 'select' 'select_ln56' <Predicate = (icmp_ln882_4 & !tobool_i_i_1983)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_41 = select i1 %tobool_i_i_1983, i8 %p_Result_1, i8 %select_ln56" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 186 'select' 'empty_41' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln882_7 = icmp_ult  i8 %src_buf_V_0_1, i8 %empty_41"   --->   Operation 187 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln882_4 & !tobool_i_i_21010)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%select_ln56_1 = select i1 %icmp_ln882_7, i8 %src_buf_V_0_1, i8 %empty_41" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 188 'select' 'select_ln56_1' <Predicate = (icmp_ln882_4 & !tobool_i_i_21010)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_42 = select i1 %tobool_i_i_21010, i8 %empty_41, i8 %select_ln56_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 189 'select' 'empty_42' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.70ns)   --->   "%icmp_ln882_8 = icmp_ult  i8 %p_Val2_1, i8 %empty_42"   --->   Operation 190 'icmp' 'icmp_ln882_8' <Predicate = (icmp_ln882_4 & !tobool_i_i_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node empty_43)   --->   "%select_ln56_2 = select i1 %icmp_ln882_8, i8 %p_Val2_1, i8 %empty_42" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 191 'select' 'select_ln56_2' <Predicate = (icmp_ln882_4 & !tobool_i_i_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_43 = select i1 %tobool_i_i_1, i8 %empty_42, i8 %select_ln56_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 192 'select' 'empty_43' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln882_9 = icmp_ult  i8 %src_buf_V_1_0, i8 %empty_43"   --->   Operation 193 'icmp' 'icmp_ln882_9' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node empty_44)   --->   "%select_ln56_3 = select i1 %icmp_ln882_9, i8 %src_buf_V_1_0, i8 %empty_43" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 194 'select' 'select_ln56_3' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_44 = select i1 %tobool_i_i_1_1, i8 %empty_43, i8 %select_ln56_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 195 'select' 'empty_44' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.70ns)   --->   "%icmp_ln882_10 = icmp_ult  i8 %src_buf_V_1_1, i8 %empty_44"   --->   Operation 196 'icmp' 'icmp_ln882_10' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node empty_45)   --->   "%select_ln56_4 = select i1 %icmp_ln882_10, i8 %src_buf_V_1_1, i8 %empty_44" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 197 'select' 'select_ln56_4' <Predicate = (icmp_ln882_4 & !tobool_i_i_1_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_45 = select i1 %tobool_i_i_1_2, i8 %empty_44, i8 %select_ln56_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 198 'select' 'empty_45' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.42>
ST_14 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln882_11 = icmp_ult  i8 %p_Val2_2, i8 %empty_45"   --->   Operation 199 'icmp' 'icmp_ln882_11' <Predicate = (icmp_ln882_4 & !tobool_i_i_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%select_ln56_5 = select i1 %icmp_ln882_11, i8 %p_Val2_2, i8 %empty_45" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 200 'select' 'select_ln56_5' <Predicate = (icmp_ln882_4 & !tobool_i_i_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_46 = select i1 %tobool_i_i_2, i8 %empty_45, i8 %select_ln56_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 201 'select' 'empty_46' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln882_12 = icmp_ult  i8 %src_buf_V_2_0, i8 %empty_46"   --->   Operation 202 'icmp' 'icmp_ln882_12' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_1)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node empty_47)   --->   "%select_ln56_6 = select i1 %icmp_ln882_12, i8 %src_buf_V_2_0, i8 %empty_46" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 203 'select' 'select_ln56_6' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.40ns) (out node of the LUT)   --->   "%empty_47 = select i1 %tobool_i_i_2_1, i8 %empty_46, i8 %select_ln56_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 204 'select' 'empty_47' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.70ns)   --->   "%icmp_ln882_13 = icmp_ult  i8 %src_buf_V_2_1, i8 %empty_47"   --->   Operation 205 'icmp' 'icmp_ln882_13' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_2)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node OutputValues_V)   --->   "%select_ln56_7 = select i1 %icmp_ln882_13, i8 %src_buf_V_2_1, i8 %empty_47" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:56]   --->   Operation 206 'select' 'select_ln56_7' <Predicate = (icmp_ln882_4 & !tobool_i_i_2_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.40ns) (out node of the LUT)   --->   "%OutputValues_V = select i1 %tobool_i_i_2_2, i8 %empty_47, i8 %select_ln56_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:55]   --->   Operation 207 'select' 'OutputValues_V' <Predicate = (icmp_ln882_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (2.10ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %imgOutput_418, i8 %OutputValues_V" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 208 'write' 'write_ln167' <Predicate = (!icmp_ln886)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln209 = br void %bb.split.0" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_erosion.hpp:209]   --->   Operation 209 'br' 'br_ln209' <Predicate = (!icmp_ln886)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 1.02>
ST_15 : Operation 210 [1/1] (1.02ns)   --->   "%add_ln695_2 = add i13 %empty_38, i13"   --->   Operation 210 'add' 'add_ln695_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb1147"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgInput_417]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput_418]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_V_0_0            (alloca           ) [ 0010000000000000]
row_ind_V_1_0            (alloca           ) [ 0010000000000000]
row_ind_V_2_0            (alloca           ) [ 0010000000000000]
p_read_1                 (read             ) [ 0011111110000000]
p_read_2                 (read             ) [ 0011111110000000]
p_read_3                 (read             ) [ 0011111110000000]
p_read_4                 (read             ) [ 0011111110000000]
p_read_5                 (read             ) [ 0011111110000000]
p_read_6                 (read             ) [ 0011111110000000]
p_read_7                 (read             ) [ 0011111110000000]
p_read_8                 (read             ) [ 0011111110000000]
p_read67                 (read             ) [ 0011111110000000]
img_width_read           (read             ) [ 0011111111111111]
img_height_read          (read             ) [ 0011111111111111]
empty                    (trunc            ) [ 0011111110000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
buf_0_V                  (alloca           ) [ 0011111111111111]
buf_1_V                  (alloca           ) [ 0011111111111111]
buf_2_V                  (alloca           ) [ 0011111111111111]
specmemcore_ln255        (specmemcore      ) [ 0000000000000000]
br_ln263                 (br               ) [ 0110000000000000]
row_ind_V_1              (phi              ) [ 0010000000000000]
row_ind_V_0_0_load       (load             ) [ 0001111111111111]
row_ind_V_1_0_load       (load             ) [ 0001111111111111]
row_ind_V_2_0_load       (load             ) [ 0001111111111111]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000]
icmp_ln263               (icmp             ) [ 0010000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000000]
init_row_ind             (add              ) [ 0110000000000000]
br_ln263                 (br               ) [ 0000000000000000]
specloopname_ln304       (specloopname     ) [ 0000000000000000]
zext_ln304               (zext             ) [ 0000000000000000]
switch_ln324             (switch           ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln324                 (br               ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln324                 (br               ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln324                 (br               ) [ 0000000000000000]
br_ln0                   (br               ) [ 0110000000000000]
br_ln882                 (br               ) [ 0001110000000000]
empty_36                 (phi              ) [ 0000110000000000]
zext_ln882               (zext             ) [ 0000000000000000]
icmp_ln882               (icmp             ) [ 0000110000000000]
add_ln695                (add              ) [ 0001110000000000]
br_ln278                 (br               ) [ 0000000000000000]
specpipeline_ln453       (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln453  (speclooptripcount) [ 0000000000000000]
specloopname_ln453       (specloopname     ) [ 0000000000000000]
imgInput_417_read        (read             ) [ 0000000000000000]
zext_ln538               (zext             ) [ 0000000000000000]
buf_1_V_addr             (getelementptr    ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln0                   (br               ) [ 0001110000000000]
br_ln0                   (br               ) [ 0000001100000000]
empty_37                 (phi              ) [ 0000000100000000]
specpipeline_ln0         (specpipeline     ) [ 0000000000000000]
zext_ln882_1             (zext             ) [ 0000000000000000]
icmp_ln882_1             (icmp             ) [ 0000000100000000]
add_ln695_1              (add              ) [ 0000001100000000]
br_ln295                 (br               ) [ 0000000000000000]
speclooptripcount_ln304  (speclooptripcount) [ 0000000000000000]
specloopname_ln304       (specloopname     ) [ 0000000000000000]
zext_ln538_1             (zext             ) [ 0000000000000000]
buf_0_V_addr             (getelementptr    ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln0                   (br               ) [ 0000001100000000]
img_height_cast          (zext             ) [ 0000000000000000]
op2_assign               (add              ) [ 0000000001111111]
add_ln1620               (add              ) [ 0000000001111111]
tmp_1                    (partselect       ) [ 0000000000000000]
icmp_ln882_2             (icmp             ) [ 0000000011111111]
br_ln306                 (br               ) [ 0000000000000000]
tobool_i_i               (icmp             ) [ 0000000001111111]
tobool_i_i_1983          (icmp             ) [ 0000000001111111]
tobool_i_i_21010         (icmp             ) [ 0000000001111111]
tobool_i_i_1             (icmp             ) [ 0000000001111111]
tobool_i_i_1_1           (icmp             ) [ 0000000001111111]
tobool_i_i_1_2           (icmp             ) [ 0000000001111111]
tobool_i_i_2             (icmp             ) [ 0000000001111111]
tobool_i_i_2_1           (icmp             ) [ 0000000001111111]
tobool_i_i_2_2           (icmp             ) [ 0000000001111111]
br_ln306                 (br               ) [ 0000000011111111]
row_ind_V_2              (phi              ) [ 0000000011111111]
row_ind_V_1_1            (phi              ) [ 0000000011111111]
row_ind_V_0              (phi              ) [ 0000000011111111]
empty_38                 (phi              ) [ 0000000001111111]
zext_ln882_2             (zext             ) [ 0000000000000000]
zext_ln882_3             (zext             ) [ 0000000000000000]
icmp_ln882_3             (icmp             ) [ 0000000001111111]
br_ln306                 (br               ) [ 0000000000000000]
speclooptripcount_ln304  (speclooptripcount) [ 0000000000000000]
specloopname_ln304       (specloopname     ) [ 0000000000000000]
cmp_i_i138_i             (icmp             ) [ 0000000000111110]
trunc_ln324              (trunc            ) [ 0000000000111110]
trunc_ln324_1            (trunc            ) [ 0000000000111110]
trunc_ln324_2            (trunc            ) [ 0000000000111110]
br_ln113                 (br               ) [ 0000000001111111]
br_ln0                   (br               ) [ 0000000000000000]
ret_ln326                (ret              ) [ 0000000000000000]
empty_39                 (phi              ) [ 0000000000111110]
zext_ln882_4             (zext             ) [ 0000000000000000]
zext_ln882_5             (zext             ) [ 0000000000000000]
icmp_ln882_4             (icmp             ) [ 0000000001111111]
add_ln695_3              (add              ) [ 0000000001111111]
br_ln113                 (br               ) [ 0000000000000000]
specpipeline_ln1620      (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln1620 (speclooptripcount) [ 0000000000000000]
specloopname_ln1620      (specloopname     ) [ 0000000000000000]
icmp_ln882_5             (icmp             ) [ 0000000001111111]
br_ln122                 (br               ) [ 0000000001111111]
br_ln123                 (br               ) [ 0000000000000000]
switch_ln682             (switch           ) [ 0000000000000000]
br_ln0                   (br               ) [ 0000000001111111]
switch_ln324             (switch           ) [ 0000000000000000]
br_ln0                   (br               ) [ 0000000001111111]
zext_ln538_3             (zext             ) [ 0000000000000000]
buf_0_V_addr_2           (getelementptr    ) [ 0000000000000000]
buf_1_V_addr_2           (getelementptr    ) [ 0000000000000000]
buf_2_V_addr_1           (getelementptr    ) [ 0000000000000000]
store_ln682              (store            ) [ 0000000000000000]
br_ln682                 (br               ) [ 0000000000000000]
store_ln682              (store            ) [ 0000000000000000]
br_ln682                 (br               ) [ 0000000000000000]
store_ln682              (store            ) [ 0000000000000000]
br_ln682                 (br               ) [ 0000000000000000]
tmp_V                    (read             ) [ 0000000001111111]
zext_ln538_2             (zext             ) [ 0000000000000000]
buf_0_V_addr_1           (getelementptr    ) [ 0000000000000000]
buf_1_V_addr_1           (getelementptr    ) [ 0000000000000000]
buf_2_V_addr             (getelementptr    ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln324                 (br               ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln324                 (br               ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln324                 (br               ) [ 0000000000000000]
br_ln126                 (br               ) [ 0000000001111111]
zext_ln1620              (zext             ) [ 0000000000000000]
buf_0_V_addr_3           (getelementptr    ) [ 0000000000100100]
buf_1_V_addr_3           (getelementptr    ) [ 0000000000100100]
buf_2_V_addr_2           (getelementptr    ) [ 0000000000100100]
icmp_ln886               (icmp             ) [ 0000000000100110]
br_ln206                 (br               ) [ 0000000000000000]
p_Val2_2                 (phi              ) [ 0000000000111110]
src_buf_V_1_0            (phi              ) [ 0000000001111111]
p_Val2_1                 (phi              ) [ 0000000000111100]
src_buf_V_0_0            (phi              ) [ 0000000001111111]
p_Val2_s                 (phi              ) [ 0000000000111100]
src_buf_V_2_0            (phi              ) [ 0000000001111111]
empty_40                 (phi              ) [ 0000000000101100]
buf_0_V_load             (load             ) [ 0000000000000000]
buf_1_V_load             (load             ) [ 0000000000000000]
buf_2_V_load             (load             ) [ 0000000000000000]
buf_cop_V_0              (mux              ) [ 0000000000000000]
tmp                      (mux              ) [ 0000000000000000]
br_ln138                 (br               ) [ 0000000000000000]
buf_cop_V_0_0            (phi              ) [ 0000000000111100]
buf_cop_V_1              (phi              ) [ 0000000000111100]
buf_cop_V_2              (phi              ) [ 0000000000111100]
src_buf_V_0_1            (call             ) [ 0000000001111111]
src_buf_V_1_1            (call             ) [ 0000000001111111]
src_buf_V_2_1            (call             ) [ 0000000001111111]
p_Result_1               (select           ) [ 0000000000000000]
icmp_ln882_6             (icmp             ) [ 0000000000000000]
select_ln56              (select           ) [ 0000000000000000]
empty_41                 (select           ) [ 0000000000000000]
icmp_ln882_7             (icmp             ) [ 0000000000000000]
select_ln56_1            (select           ) [ 0000000000000000]
empty_42                 (select           ) [ 0000000000000000]
icmp_ln882_8             (icmp             ) [ 0000000000000000]
select_ln56_2            (select           ) [ 0000000000000000]
empty_43                 (select           ) [ 0000000000000000]
icmp_ln882_9             (icmp             ) [ 0000000000000000]
select_ln56_3            (select           ) [ 0000000000000000]
empty_44                 (select           ) [ 0000000000000000]
icmp_ln882_10            (icmp             ) [ 0000000000000000]
select_ln56_4            (select           ) [ 0000000000000000]
empty_45                 (select           ) [ 0000000000100010]
icmp_ln882_11            (icmp             ) [ 0000000000000000]
select_ln56_5            (select           ) [ 0000000000000000]
empty_46                 (select           ) [ 0000000000000000]
icmp_ln882_12            (icmp             ) [ 0000000000000000]
select_ln56_6            (select           ) [ 0000000000000000]
empty_47                 (select           ) [ 0000000000000000]
icmp_ln882_13            (icmp             ) [ 0000000000000000]
select_ln56_7            (select           ) [ 0000000000000000]
OutputValues_V           (select           ) [ 0000000000000000]
write_ln167              (write            ) [ 0000000000000000]
br_ln209                 (br               ) [ 0000000000000000]
add_ln695_2              (add              ) [ 0000000011111111]
br_ln0                   (br               ) [ 0000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgInput_417">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput_417"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgOutput_418">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_418"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels<1, 1, 0>"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="row_ind_V_0_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_0_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="row_ind_V_1_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_1_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="row_ind_V_2_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_V_2_0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf_0_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf_1_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf_2_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_3_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_4_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_5_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_6_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_7_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_8_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read67_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read67/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="img_width_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="img_height_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgInput_417_read/5 tmp_V/11 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln167_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="buf_1_V_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="13" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="7" slack="0"/>
<pin id="231" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
<pin id="233" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/5 store_ln682/11 store_ln324/11 buf_1_V_load/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_0_V_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="13" slack="0"/>
<pin id="240" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="0"/>
<pin id="247" dir="0" index="4" bw="7" slack="0"/>
<pin id="248" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln324/7 store_ln682/11 store_ln324/11 buf_0_V_load/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="buf_0_V_addr_2_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="13" slack="0"/>
<pin id="257" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_2/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="buf_1_V_addr_2_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="13" slack="0"/>
<pin id="263" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_2/11 "/>
</bind>
</comp>

<comp id="265" class="1004" name="buf_2_V_addr_1_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="13" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_1/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="0"/>
<pin id="279" dir="0" index="4" bw="7" slack="0"/>
<pin id="280" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
<pin id="282" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln682/11 store_ln324/11 buf_2_V_load/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="buf_0_V_addr_1_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="13" slack="0"/>
<pin id="289" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_1/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="buf_1_V_addr_1_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="13" slack="0"/>
<pin id="295" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_1/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="buf_2_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="13" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/11 "/>
</bind>
</comp>

<comp id="308" class="1004" name="buf_0_V_addr_3_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="13" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_3/12 "/>
</bind>
</comp>

<comp id="315" class="1004" name="buf_1_V_addr_3_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="13" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_3/12 "/>
</bind>
</comp>

<comp id="322" class="1004" name="buf_2_V_addr_2_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="13" slack="0"/>
<pin id="326" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_2/12 "/>
</bind>
</comp>

<comp id="329" class="1005" name="row_ind_V_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="row_ind_V_1_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="2" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_1/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="empty_36_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="1"/>
<pin id="342" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_36_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_36/4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="empty_37_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="13" slack="1"/>
<pin id="354" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_37 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_37_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_37/7 "/>
</bind>
</comp>

<comp id="363" class="1005" name="row_ind_V_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_2 (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="row_ind_V_2_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="6"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="13" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_2/9 "/>
</bind>
</comp>

<comp id="373" class="1005" name="row_ind_V_1_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="row_ind_V_1_1_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="6"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="13" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_1_1/9 "/>
</bind>
</comp>

<comp id="384" class="1005" name="row_ind_V_0_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="13" slack="0"/>
<pin id="386" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_V_0 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="row_ind_V_0_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="13" slack="6"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="13" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_V_0/9 "/>
</bind>
</comp>

<comp id="396" class="1005" name="empty_38_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="1"/>
<pin id="398" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_38_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="13" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_38/9 "/>
</bind>
</comp>

<comp id="408" class="1005" name="empty_39_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="1"/>
<pin id="410" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="empty_39 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_39_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="13" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_39/10 "/>
</bind>
</comp>

<comp id="420" class="1005" name="p_Val2_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_2_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="4"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/13 "/>
</bind>
</comp>

<comp id="432" class="1005" name="src_buf_V_1_0_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_0 (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="src_buf_V_1_0_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="4"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_1_0/13 "/>
</bind>
</comp>

<comp id="444" class="1005" name="p_Val2_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="4"/>
<pin id="446" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_Val2_1_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="4"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="8" slack="0"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/13 "/>
</bind>
</comp>

<comp id="456" class="1005" name="src_buf_V_0_0_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_0 (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="src_buf_V_0_0_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="4"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="8" slack="0"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_0_0/13 "/>
</bind>
</comp>

<comp id="468" class="1005" name="p_Val2_s_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="4"/>
<pin id="470" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Val2_s_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="4"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="8" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="480" class="1005" name="src_buf_V_2_0_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_2_0 (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="src_buf_V_2_0_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="4"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="8" slack="0"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_V_2_0/13 "/>
</bind>
</comp>

<comp id="493" class="1005" name="empty_40_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="3"/>
<pin id="495" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_40 (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="empty_40_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="2"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="1" slack="3"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_40/13 "/>
</bind>
</comp>

<comp id="504" class="1005" name="buf_cop_V_0_0_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="3"/>
<pin id="506" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_cop_V_0_0 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="buf_cop_V_0_0_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="1" slack="3"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_V_0_0/13 "/>
</bind>
</comp>

<comp id="515" class="1005" name="buf_cop_V_1_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="3"/>
<pin id="517" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_cop_V_1 (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="buf_cop_V_1_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="1" slack="3"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_V_1/13 "/>
</bind>
</comp>

<comp id="526" class="1005" name="buf_cop_V_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="3"/>
<pin id="528" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buf_cop_V_2 (phireg) "/>
</bind>
</comp>

<comp id="530" class="1004" name="buf_cop_V_2_phi_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="533" dir="0" index="2" bw="1" slack="3"/>
<pin id="534" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="535" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_cop_V_2/13 "/>
</bind>
</comp>

<comp id="538" class="1004" name="src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_0_1/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_1_1/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="8" slack="0"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_V_2_1/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="empty_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="row_ind_V_0_0_load_load_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="13" slack="1"/>
<pin id="562" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_0_0_load/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="row_ind_V_1_0_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="1"/>
<pin id="565" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_1_0_load/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="row_ind_V_2_0_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="1"/>
<pin id="568" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_V_2_0_load/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln263_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln263/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="init_row_ind_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln304_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln324_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="0" index="1" bw="13" slack="1"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln324_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="13" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln324_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="0" index="1" bw="13" slack="1"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln882_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln882_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="0"/>
<pin id="606" dir="0" index="1" bw="16" slack="3"/>
<pin id="607" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln695_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="13" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln538_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln882_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="13" slack="0"/>
<pin id="622" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882_1/7 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln882_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="5"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_1/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln695_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_1/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln538_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="img_height_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="6"/>
<pin id="642" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="img_height_cast/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="op2_assign_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln1620_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="6"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1620/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="17" slack="0"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln882_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_2/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tobool_i_i_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="6"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tobool_i_i_1983_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="6"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_1983/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tobool_i_i_21010_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="6"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_21010/8 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tobool_i_i_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="6"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_1/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tobool_i_i_1_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="6"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_1_1/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tobool_i_i_1_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="6"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_1_2/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tobool_i_i_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="6"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_2/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tobool_i_i_2_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="6"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_2_1/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tobool_i_i_2_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="6"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i_2_2/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln882_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="13" slack="0"/>
<pin id="717" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882_2/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln882_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="13" slack="0"/>
<pin id="721" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882_3/9 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln882_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="13" slack="0"/>
<pin id="725" dir="0" index="1" bw="17" slack="1"/>
<pin id="726" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_3/9 "/>
</bind>
</comp>

<comp id="728" class="1004" name="cmp_i_i138_i_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="13" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="7"/>
<pin id="731" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i138_i/9 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln324_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="13" slack="0"/>
<pin id="735" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324/9 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln324_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="13" slack="0"/>
<pin id="739" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_1/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln324_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="13" slack="0"/>
<pin id="743" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln324_2/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="zext_ln882_4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="13" slack="0"/>
<pin id="747" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882_4/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln882_5_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="13" slack="0"/>
<pin id="751" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln882_5/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln882_4_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="13" slack="0"/>
<pin id="755" dir="0" index="1" bw="14" slack="2"/>
<pin id="756" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_4/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln695_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="13" slack="0"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_3/10 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln882_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="13" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="8"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_5/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln538_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="1"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_3/11 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln538_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="13" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_2/11 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln1620_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="13" slack="2"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1620/12 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln886_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="13" slack="2"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="buf_cop_V_0_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="0" index="1" bw="8" slack="0"/>
<pin id="799" dir="0" index="2" bw="8" slack="0"/>
<pin id="800" dir="0" index="3" bw="8" slack="0"/>
<pin id="801" dir="0" index="4" bw="2" slack="4"/>
<pin id="802" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf_cop_V_0/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="0" index="2" bw="8" slack="0"/>
<pin id="812" dir="0" index="3" bw="8" slack="0"/>
<pin id="813" dir="0" index="4" bw="2" slack="4"/>
<pin id="814" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_Result_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="5"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="0" index="2" bw="8" slack="0"/>
<pin id="824" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_1/13 "/>
</bind>
</comp>

<comp id="827" class="1004" name="icmp_ln882_6_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="8" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_6/13 "/>
</bind>
</comp>

<comp id="833" class="1004" name="select_ln56_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="0" index="2" bw="8" slack="0"/>
<pin id="837" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="empty_41_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="5"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_41/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="icmp_ln882_7_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_7/13 "/>
</bind>
</comp>

<comp id="854" class="1004" name="select_ln56_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/13 "/>
</bind>
</comp>

<comp id="862" class="1004" name="empty_42_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="5"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="0" index="2" bw="8" slack="0"/>
<pin id="866" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_42/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="icmp_ln882_8_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_8/13 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln56_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="0"/>
<pin id="878" dir="0" index="2" bw="8" slack="0"/>
<pin id="879" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_2/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="empty_43_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="5"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_43/13 "/>
</bind>
</comp>

<comp id="890" class="1004" name="icmp_ln882_9_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_9/13 "/>
</bind>
</comp>

<comp id="896" class="1004" name="select_ln56_3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="8" slack="0"/>
<pin id="899" dir="0" index="2" bw="8" slack="0"/>
<pin id="900" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_3/13 "/>
</bind>
</comp>

<comp id="904" class="1004" name="empty_44_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="5"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="8" slack="0"/>
<pin id="908" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_44/13 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln882_10_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_10/13 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln56_4_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="0"/>
<pin id="920" dir="0" index="2" bw="8" slack="0"/>
<pin id="921" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_4/13 "/>
</bind>
</comp>

<comp id="925" class="1004" name="empty_45_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="5"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="0" index="2" bw="8" slack="0"/>
<pin id="929" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_45/13 "/>
</bind>
</comp>

<comp id="932" class="1004" name="icmp_ln882_11_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="1"/>
<pin id="934" dir="0" index="1" bw="8" slack="1"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_11/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="select_ln56_5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="8" slack="1"/>
<pin id="940" dir="0" index="2" bw="8" slack="1"/>
<pin id="941" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_5/14 "/>
</bind>
</comp>

<comp id="944" class="1004" name="empty_46_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="6"/>
<pin id="946" dir="0" index="1" bw="8" slack="1"/>
<pin id="947" dir="0" index="2" bw="8" slack="0"/>
<pin id="948" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_46/14 "/>
</bind>
</comp>

<comp id="950" class="1004" name="icmp_ln882_12_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="0" index="1" bw="8" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_12/14 "/>
</bind>
</comp>

<comp id="956" class="1004" name="select_ln56_6_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="1"/>
<pin id="959" dir="0" index="2" bw="8" slack="0"/>
<pin id="960" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_6/14 "/>
</bind>
</comp>

<comp id="964" class="1004" name="empty_47_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="6"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="0" index="2" bw="8" slack="0"/>
<pin id="968" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_47/14 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln882_13_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln882_13/14 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln56_7_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="1"/>
<pin id="979" dir="0" index="2" bw="8" slack="0"/>
<pin id="980" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_7/14 "/>
</bind>
</comp>

<comp id="983" class="1004" name="OutputValues_V_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="6"/>
<pin id="985" dir="0" index="1" bw="8" slack="0"/>
<pin id="986" dir="0" index="2" bw="8" slack="0"/>
<pin id="987" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="OutputValues_V/14 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln695_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="13" slack="5"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_2/15 "/>
</bind>
</comp>

<comp id="997" class="1005" name="row_ind_V_0_0_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="1"/>
<pin id="999" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="row_ind_V_1_0_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="13" slack="1"/>
<pin id="1005" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="row_ind_V_2_0_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="13" slack="1"/>
<pin id="1011" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="p_read_1_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="6"/>
<pin id="1017" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="p_read_2_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="6"/>
<pin id="1022" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="p_read_3_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="6"/>
<pin id="1027" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="p_read_4_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="6"/>
<pin id="1032" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="p_read_5_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="6"/>
<pin id="1037" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="p_read_6_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="6"/>
<pin id="1042" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="p_read_7_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="6"/>
<pin id="1047" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="p_read_8_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="8" slack="6"/>
<pin id="1052" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_read67_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="6"/>
<pin id="1057" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="p_read67 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="img_width_read_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="3"/>
<pin id="1062" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="1067" class="1005" name="img_height_read_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="16" slack="6"/>
<pin id="1069" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="1073" class="1005" name="empty_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="14" slack="6"/>
<pin id="1075" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1078" class="1005" name="row_ind_V_0_0_load_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="13" slack="6"/>
<pin id="1080" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="row_ind_V_0_0_load "/>
</bind>
</comp>

<comp id="1083" class="1005" name="row_ind_V_1_0_load_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="13" slack="6"/>
<pin id="1085" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="row_ind_V_1_0_load "/>
</bind>
</comp>

<comp id="1088" class="1005" name="row_ind_V_2_0_load_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="13" slack="6"/>
<pin id="1090" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="row_ind_V_2_0_load "/>
</bind>
</comp>

<comp id="1096" class="1005" name="init_row_ind_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="2" slack="0"/>
<pin id="1098" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="init_row_ind "/>
</bind>
</comp>

<comp id="1101" class="1005" name="icmp_ln882_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln695_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="13" slack="0"/>
<pin id="1107" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="add_ln695_1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="13" slack="0"/>
<pin id="1115" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="op2_assign_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="17" slack="1"/>
<pin id="1120" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="1123" class="1005" name="add_ln1620_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="14" slack="2"/>
<pin id="1125" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1620 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="icmp_ln882_2_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tobool_i_i_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="5"/>
<pin id="1134" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tobool_i_i "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tobool_i_i_1983_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="5"/>
<pin id="1139" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tobool_i_i_1983 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tobool_i_i_21010_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="5"/>
<pin id="1144" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tobool_i_i_21010 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tobool_i_i_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="5"/>
<pin id="1149" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tobool_i_i_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tobool_i_i_1_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="5"/>
<pin id="1154" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tobool_i_i_1_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="tobool_i_i_1_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="5"/>
<pin id="1159" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tobool_i_i_1_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tobool_i_i_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="5"/>
<pin id="1164" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tobool_i_i_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tobool_i_i_2_1_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="6"/>
<pin id="1169" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tobool_i_i_2_1 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="tobool_i_i_2_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="6"/>
<pin id="1174" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tobool_i_i_2_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="icmp_ln882_3_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_3 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="cmp_i_i138_i_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="1"/>
<pin id="1183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i138_i "/>
</bind>
</comp>

<comp id="1185" class="1005" name="trunc_ln324_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="1"/>
<pin id="1187" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln324 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="trunc_ln324_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="4"/>
<pin id="1191" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln324_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="trunc_ln324_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="2" slack="4"/>
<pin id="1196" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln324_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="icmp_ln882_4_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_4 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="add_ln695_3_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="13" slack="0"/>
<pin id="1205" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln695_3 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln882_5_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln882_5 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_V_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="2"/>
<pin id="1214" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1217" class="1005" name="buf_0_V_addr_3_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="7" slack="1"/>
<pin id="1219" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_3 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="buf_1_V_addr_3_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="7" slack="1"/>
<pin id="1224" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_3 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="buf_2_V_addr_2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="7" slack="1"/>
<pin id="1229" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_2 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="icmp_ln886_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="2"/>
<pin id="1234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="src_buf_V_0_1_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="8" slack="0"/>
<pin id="1238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_0_1 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="src_buf_V_1_1_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="0"/>
<pin id="1243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_1_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="src_buf_V_2_1_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="0"/>
<pin id="1248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf_V_2_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="empty_45_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="1"/>
<pin id="1255" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="add_ln695_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="13" slack="1"/>
<pin id="1262" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="114" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="82" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="234"><net_src comp="206" pin="2"/><net_sink comp="225" pin=4"/></net>

<net id="235"><net_src comp="219" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="241"><net_src comp="82" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="251"><net_src comp="88" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="252"><net_src comp="236" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="258"><net_src comp="82" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="82" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="82" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="88" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="272"><net_src comp="259" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="273"><net_src comp="253" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="283"><net_src comp="88" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="284"><net_src comp="265" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="290"><net_src comp="82" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="82" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="304"><net_src comp="206" pin="2"/><net_sink comp="242" pin=4"/></net>

<net id="305"><net_src comp="285" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="306"><net_src comp="206" pin="2"/><net_sink comp="274" pin=4"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="313"><net_src comp="82" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="320"><net_src comp="82" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="327"><net_src comp="82" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="70" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="372"><net_src comp="366" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="382"><net_src comp="363" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="383"><net_src comp="376" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="387"><net_src comp="384" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="394"><net_src comp="373" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="70" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="412" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="435"><net_src comp="88" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="436" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="447"><net_src comp="88" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="432" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="460" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="471"><net_src comp="88" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="456" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="88" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="491"><net_src comp="480" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="485" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="496"><net_src comp="88" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="88" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="497" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="526" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="112" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="508" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="112" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="519" pin="4"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="112" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="530" pin="4"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="194" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="573"><net_src comp="333" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="58" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="333" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="64" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="333" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="581" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="581" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="344" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="344" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="72" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="340" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="623"><net_src comp="356" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="356" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="72" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="356" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="90" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="92" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="94" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="643" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="26" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="96" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="668"><net_src comp="654" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="100" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="100" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="684"><net_src comp="100" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="100" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="100" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="100" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="100" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="100" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="100" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="400" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="400" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="732"><net_src comp="715" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="736"><net_src comp="366" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="388" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="376" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="412" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="412" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="412" pin="4"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="72" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="745" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="408" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="779"><net_src comp="408" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="786"><net_src comp="408" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="794"><net_src comp="408" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="70" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="803"><net_src comp="110" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="242" pin="3"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="225" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="806"><net_src comp="274" pin="3"/><net_sink comp="796" pin=3"/></net>

<net id="807"><net_src comp="796" pin="5"/><net_sink comp="508" pin=0"/></net>

<net id="815"><net_src comp="110" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="242" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="225" pin="3"/><net_sink comp="808" pin=2"/></net>

<net id="818"><net_src comp="274" pin="3"/><net_sink comp="808" pin=3"/></net>

<net id="819"><net_src comp="808" pin="5"/><net_sink comp="519" pin=0"/></net>

<net id="825"><net_src comp="88" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="472" pin="4"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="460" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="820" pin="3"/><net_sink comp="827" pin=1"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="460" pin="4"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="820" pin="3"/><net_sink comp="833" pin=2"/></net>

<net id="846"><net_src comp="820" pin="3"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="833" pin="3"/><net_sink comp="841" pin=2"/></net>

<net id="852"><net_src comp="538" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="841" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="859"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="538" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="841" pin="3"/><net_sink comp="854" pin=2"/></net>

<net id="867"><net_src comp="841" pin="3"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="854" pin="3"/><net_sink comp="862" pin=2"/></net>

<net id="873"><net_src comp="448" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="862" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="881"><net_src comp="448" pin="4"/><net_sink comp="875" pin=1"/></net>

<net id="882"><net_src comp="862" pin="3"/><net_sink comp="875" pin=2"/></net>

<net id="888"><net_src comp="862" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="889"><net_src comp="875" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="436" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="883" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="436" pin="4"/><net_sink comp="896" pin=1"/></net>

<net id="903"><net_src comp="883" pin="3"/><net_sink comp="896" pin=2"/></net>

<net id="909"><net_src comp="883" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="910"><net_src comp="896" pin="3"/><net_sink comp="904" pin=2"/></net>

<net id="915"><net_src comp="544" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="904" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="544" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="904" pin="3"/><net_sink comp="917" pin=2"/></net>

<net id="930"><net_src comp="904" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="931"><net_src comp="917" pin="3"/><net_sink comp="925" pin=2"/></net>

<net id="936"><net_src comp="420" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="942"><net_src comp="932" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="420" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="949"><net_src comp="937" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="954"><net_src comp="480" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="944" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="961"><net_src comp="950" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="480" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="944" pin="3"/><net_sink comp="956" pin=2"/></net>

<net id="969"><net_src comp="944" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="970"><net_src comp="956" pin="3"/><net_sink comp="964" pin=2"/></net>

<net id="975"><net_src comp="964" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="964" pin="3"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="964" pin="3"/><net_sink comp="983" pin=1"/></net>

<net id="989"><net_src comp="976" pin="3"/><net_sink comp="983" pin=2"/></net>

<net id="990"><net_src comp="983" pin="3"/><net_sink comp="212" pin=2"/></net>

<net id="995"><net_src comp="396" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="72" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="116" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1006"><net_src comp="120" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1012"><net_src comp="124" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1018"><net_src comp="140" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1023"><net_src comp="146" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1028"><net_src comp="152" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1033"><net_src comp="158" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1038"><net_src comp="164" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1043"><net_src comp="170" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1048"><net_src comp="176" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1053"><net_src comp="182" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1058"><net_src comp="188" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1063"><net_src comp="194" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1066"><net_src comp="1060" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1070"><net_src comp="200" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1076"><net_src comp="556" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1081"><net_src comp="560" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1086"><net_src comp="563" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1091"><net_src comp="566" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1099"><net_src comp="575" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1104"><net_src comp="604" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="609" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1116"><net_src comp="629" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1121"><net_src comp="643" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="1126"><net_src comp="649" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1131"><net_src comp="664" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="670" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1140"><net_src comp="675" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1145"><net_src comp="680" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1150"><net_src comp="685" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1155"><net_src comp="690" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1160"><net_src comp="695" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1165"><net_src comp="700" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1170"><net_src comp="705" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1175"><net_src comp="710" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1180"><net_src comp="723" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="728" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="733" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="737" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="796" pin=4"/></net>

<net id="1197"><net_src comp="741" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="808" pin=4"/></net>

<net id="1202"><net_src comp="753" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="758" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1211"><net_src comp="764" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="206" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1220"><net_src comp="308" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1225"><net_src comp="315" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1230"><net_src comp="322" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1235"><net_src comp="790" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="538" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1244"><net_src comp="544" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="1249"><net_src comp="550" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="1256"><net_src comp="925" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="937" pin=2"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1263"><net_src comp="991" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="400" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_418 | {14 }
 - Input state : 
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : imgInput_417 | {5 11 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : img_height | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : img_width | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read1 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read2 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read3 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read4 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read5 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read6 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read7 | {1 }
	Port: xferode<128, 128, 1, 0, 1, 0, 129, 3, 3> : p_read8 | {1 }
  - Chain level:
	State 1
		specmemcore_ln255 : 1
	State 2
		icmp_ln263 : 1
		init_row_ind : 1
		br_ln263 : 2
		zext_ln304 : 1
		switch_ln324 : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 3
	State 4
		zext_ln882 : 1
		icmp_ln882 : 2
		add_ln695 : 1
		br_ln278 : 3
	State 5
		buf_1_V_addr : 1
		store_ln324 : 2
	State 6
	State 7
		zext_ln882_1 : 1
		icmp_ln882_1 : 2
		add_ln695_1 : 1
		br_ln295 : 3
		zext_ln538_1 : 1
		buf_0_V_addr : 2
		store_ln324 : 3
	State 8
		op2_assign : 1
		tmp_1 : 2
		icmp_ln882_2 : 3
		br_ln306 : 4
	State 9
		zext_ln882_2 : 1
		zext_ln882_3 : 1
		icmp_ln882_3 : 2
		br_ln306 : 3
		cmp_i_i138_i : 2
		trunc_ln324 : 1
		trunc_ln324_1 : 1
		trunc_ln324_2 : 1
	State 10
		zext_ln882_4 : 1
		zext_ln882_5 : 1
		icmp_ln882_4 : 2
		add_ln695_3 : 1
		br_ln113 : 3
		icmp_ln882_5 : 2
		br_ln122 : 3
	State 11
		buf_0_V_addr_2 : 1
		buf_1_V_addr_2 : 1
		buf_2_V_addr_1 : 1
		store_ln682 : 2
		store_ln682 : 2
		store_ln682 : 2
		buf_0_V_addr_1 : 1
		buf_1_V_addr_1 : 1
		buf_2_V_addr : 1
		store_ln324 : 2
		store_ln324 : 2
		store_ln324 : 2
	State 12
		buf_0_V_addr_3 : 1
		buf_0_V_load : 2
		buf_1_V_addr_3 : 1
		buf_1_V_load : 2
		buf_2_V_addr_2 : 1
		buf_2_V_load : 2
		br_ln206 : 1
	State 13
		buf_cop_V_0 : 1
		tmp : 1
		buf_cop_V_0_0 : 2
		buf_cop_V_1 : 2
		buf_cop_V_2 : 1
		src_buf_V_0_1 : 3
		src_buf_V_1_1 : 3
		src_buf_V_2_1 : 2
		p_Result_1 : 1
		icmp_ln882_6 : 2
		select_ln56 : 3
		empty_41 : 4
		icmp_ln882_7 : 5
		select_ln56_1 : 6
		empty_42 : 7
		icmp_ln882_8 : 8
		select_ln56_2 : 9
		empty_43 : 10
		icmp_ln882_9 : 11
		select_ln56_3 : 12
		empty_44 : 13
		icmp_ln882_10 : 14
		select_ln56_4 : 15
		empty_45 : 16
	State 14
		select_ln56_5 : 1
		empty_46 : 2
		icmp_ln882_12 : 3
		select_ln56_6 : 4
		empty_47 : 5
		icmp_ln882_13 : 6
		select_ln56_7 : 7
		OutputValues_V : 8
		write_ln167 : 9
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|          |               icmp_ln263_fu_569              |    0    |    8    |
|          |               icmp_ln882_fu_604              |    0    |    13   |
|          |              icmp_ln882_1_fu_624             |    0    |    13   |
|          |              icmp_ln882_2_fu_664             |    0    |    13   |
|          |               tobool_i_i_fu_670              |    0    |    11   |
|          |            tobool_i_i_1983_fu_675            |    0    |    11   |
|          |            tobool_i_i_21010_fu_680           |    0    |    11   |
|          |              tobool_i_i_1_fu_685             |    0    |    11   |
|          |             tobool_i_i_1_1_fu_690            |    0    |    11   |
|          |             tobool_i_i_1_2_fu_695            |    0    |    11   |
|          |              tobool_i_i_2_fu_700             |    0    |    11   |
|          |             tobool_i_i_2_1_fu_705            |    0    |    11   |
|   icmp   |             tobool_i_i_2_2_fu_710            |    0    |    11   |
|          |              icmp_ln882_3_fu_723             |    0    |    20   |
|          |              cmp_i_i138_i_fu_728             |    0    |    13   |
|          |              icmp_ln882_4_fu_753             |    0    |    13   |
|          |              icmp_ln882_5_fu_764             |    0    |    13   |
|          |               icmp_ln886_fu_790              |    0    |    13   |
|          |              icmp_ln882_6_fu_827             |    0    |    11   |
|          |              icmp_ln882_7_fu_848             |    0    |    11   |
|          |              icmp_ln882_8_fu_869             |    0    |    11   |
|          |              icmp_ln882_9_fu_890             |    0    |    11   |
|          |             icmp_ln882_10_fu_911             |    0    |    11   |
|          |             icmp_ln882_11_fu_932             |    0    |    11   |
|          |             icmp_ln882_12_fu_950             |    0    |    11   |
|          |             icmp_ln882_13_fu_971             |    0    |    11   |
|----------|----------------------------------------------|---------|---------|
|          |               p_Result_1_fu_820              |    0    |    8    |
|          |              select_ln56_fu_833              |    0    |    8    |
|          |                empty_41_fu_841               |    0    |    8    |
|          |             select_ln56_1_fu_854             |    0    |    8    |
|          |                empty_42_fu_862               |    0    |    8    |
|          |             select_ln56_2_fu_875             |    0    |    8    |
|          |                empty_43_fu_883               |    0    |    8    |
|          |             select_ln56_3_fu_896             |    0    |    8    |
|  select  |                empty_44_fu_904               |    0    |    8    |
|          |             select_ln56_4_fu_917             |    0    |    8    |
|          |                empty_45_fu_925               |    0    |    8    |
|          |             select_ln56_5_fu_937             |    0    |    8    |
|          |                empty_46_fu_944               |    0    |    8    |
|          |             select_ln56_6_fu_956             |    0    |    8    |
|          |                empty_47_fu_964               |    0    |    8    |
|          |             select_ln56_7_fu_976             |    0    |    8    |
|          |             OutputValues_V_fu_983            |    0    |    8    |
|----------|----------------------------------------------|---------|---------|
|          |              init_row_ind_fu_575             |    0    |    9    |
|          |               add_ln695_fu_609               |    0    |    20   |
|          |              add_ln695_1_fu_629              |    0    |    20   |
|    add   |               op2_assign_fu_643              |    0    |    23   |
|          |               add_ln1620_fu_649              |    0    |    21   |
|          |              add_ln695_3_fu_758              |    0    |    20   |
|          |              add_ln695_2_fu_991              |    0    |    20   |
|----------|----------------------------------------------|---------|---------|
|    mux   |              buf_cop_V_0_fu_796              |    0    |    15   |
|          |                  tmp_fu_808                  |    0    |    15   |
|----------|----------------------------------------------|---------|---------|
|          |             p_read_1_read_fu_140             |    0    |    0    |
|          |             p_read_2_read_fu_146             |    0    |    0    |
|          |             p_read_3_read_fu_152             |    0    |    0    |
|          |             p_read_4_read_fu_158             |    0    |    0    |
|          |             p_read_5_read_fu_164             |    0    |    0    |
|   read   |             p_read_6_read_fu_170             |    0    |    0    |
|          |             p_read_7_read_fu_176             |    0    |    0    |
|          |             p_read_8_read_fu_182             |    0    |    0    |
|          |             p_read67_read_fu_188             |    0    |    0    |
|          |          img_width_read_read_fu_194          |    0    |    0    |
|          |          img_height_read_read_fu_200         |    0    |    0    |
|          |                grp_read_fu_206               |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   write  |           write_ln167_write_fu_212           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          | src_buf_V_0_1_xfExtractPixels_1_1_0_s_fu_538 |    0    |    0    |
|   call   | src_buf_V_1_1_xfExtractPixels_1_1_0_s_fu_544 |    0    |    0    |
|          | src_buf_V_2_1_xfExtractPixels_1_1_0_s_fu_550 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |                 empty_fu_556                 |    0    |    0    |
|   trunc  |              trunc_ln324_fu_733              |    0    |    0    |
|          |             trunc_ln324_1_fu_737             |    0    |    0    |
|          |             trunc_ln324_2_fu_741             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |               zext_ln304_fu_581              |    0    |    0    |
|          |               zext_ln882_fu_600              |    0    |    0    |
|          |               zext_ln538_fu_615              |    0    |    0    |
|          |              zext_ln882_1_fu_620             |    0    |    0    |
|          |              zext_ln538_1_fu_635             |    0    |    0    |
|          |            img_height_cast_fu_640            |    0    |    0    |
|   zext   |              zext_ln882_2_fu_715             |    0    |    0    |
|          |              zext_ln882_3_fu_719             |    0    |    0    |
|          |              zext_ln882_4_fu_745             |    0    |    0    |
|          |              zext_ln882_5_fu_749             |    0    |    0    |
|          |              zext_ln538_3_fu_769             |    0    |    0    |
|          |              zext_ln538_2_fu_776             |    0    |    0    |
|          |              zext_ln1620_fu_783              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|partselect|                 tmp_1_fu_654                 |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |   605   |
|----------|----------------------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |
|buf_1_V|    1   |    0   |    0   |
|buf_2_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    3   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln1620_reg_1123    |   14   |
|    add_ln695_1_reg_1113   |   13   |
|    add_ln695_2_reg_1260   |   13   |
|    add_ln695_3_reg_1203   |   13   |
|     add_ln695_reg_1105    |   13   |
|  buf_0_V_addr_3_reg_1217  |    7   |
|  buf_1_V_addr_3_reg_1222  |    7   |
|  buf_2_V_addr_2_reg_1227  |    7   |
|   buf_cop_V_0_0_reg_504   |    8   |
|    buf_cop_V_1_reg_515    |    8   |
|    buf_cop_V_2_reg_526    |    8   |
|   cmp_i_i138_i_reg_1181   |    1   |
|      empty_36_reg_340     |   13   |
|      empty_37_reg_352     |   13   |
|      empty_38_reg_396     |   13   |
|      empty_39_reg_408     |   13   |
|      empty_40_reg_493     |    8   |
|     empty_45_reg_1253     |    8   |
|       empty_reg_1073      |   14   |
|   icmp_ln882_2_reg_1128   |    1   |
|   icmp_ln882_3_reg_1177   |    1   |
|   icmp_ln882_4_reg_1199   |    1   |
|   icmp_ln882_5_reg_1208   |    1   |
|    icmp_ln882_reg_1101    |    1   |
|    icmp_ln886_reg_1232    |    1   |
|  img_height_read_reg_1067 |   16   |
|  img_width_read_reg_1060  |   16   |
|   init_row_ind_reg_1096   |    2   |
|    op2_assign_reg_1118    |   17   |
|      p_Val2_1_reg_444     |    8   |
|      p_Val2_2_reg_420     |    8   |
|      p_Val2_s_reg_468     |    8   |
|     p_read67_reg_1055     |    8   |
|     p_read_1_reg_1015     |    8   |
|     p_read_2_reg_1020     |    8   |
|     p_read_3_reg_1025     |    8   |
|     p_read_4_reg_1030     |    8   |
|     p_read_5_reg_1035     |    8   |
|     p_read_6_reg_1040     |    8   |
|     p_read_7_reg_1045     |    8   |
|     p_read_8_reg_1050     |    8   |
|row_ind_V_0_0_load_reg_1078|   13   |
|   row_ind_V_0_0_reg_997   |   13   |
|    row_ind_V_0_reg_384    |   13   |
|row_ind_V_1_0_load_reg_1083|   13   |
|   row_ind_V_1_0_reg_1003  |   13   |
|   row_ind_V_1_1_reg_373   |   13   |
|    row_ind_V_1_reg_329    |    2   |
|row_ind_V_2_0_load_reg_1088|   13   |
|   row_ind_V_2_0_reg_1009  |   13   |
|    row_ind_V_2_reg_363    |   13   |
|   src_buf_V_0_0_reg_456   |    8   |
|   src_buf_V_0_1_reg_1236  |    8   |
|   src_buf_V_1_0_reg_432   |    8   |
|   src_buf_V_1_1_reg_1241  |    8   |
|   src_buf_V_2_0_reg_480   |    8   |
|   src_buf_V_2_1_reg_1246  |    8   |
|       tmp_V_reg_1212      |    8   |
|  tobool_i_i_1983_reg_1137 |    1   |
|  tobool_i_i_1_1_reg_1152  |    1   |
|  tobool_i_i_1_2_reg_1157  |    1   |
|   tobool_i_i_1_reg_1147   |    1   |
| tobool_i_i_21010_reg_1142 |    1   |
|  tobool_i_i_2_1_reg_1167  |    1   |
|  tobool_i_i_2_2_reg_1172  |    1   |
|   tobool_i_i_2_reg_1162   |    1   |
|    tobool_i_i_reg_1132    |    1   |
|   trunc_ln324_1_reg_1189  |    2   |
|   trunc_ln324_2_reg_1194  |    2   |
|    trunc_ln324_reg_1185   |    2   |
+---------------------------+--------+
|           Total           |   537  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_225   |  p0  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_225   |  p2  |   3  |   0  |    0   ||    15   |
|   grp_access_fu_225   |  p4  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_242   |  p0  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_242   |  p2  |   3  |   0  |    0   ||    15   |
|   grp_access_fu_242   |  p4  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_274   |  p0  |   2  |   7  |   14   ||    9    |
|   grp_access_fu_274   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_274   |  p4  |   2  |   7  |   14   ||    9    |
|    empty_36_reg_340   |  p0  |   2  |  13  |   26   ||    9    |
|    empty_38_reg_396   |  p0  |   2  |  13  |   26   ||    9    |
|    empty_39_reg_408   |  p0  |   2  |  13  |   26   ||    9    |
|    p_Val2_2_reg_420   |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_V_1_0_reg_432 |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_V_0_0_reg_456 |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_V_2_0_reg_480 |  p0  |   2  |   8  |   16   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   226  ||  11.886 ||   156   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   605  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   156  |
|  Register |    -   |    -   |   537  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |   537  |   761  |
+-----------+--------+--------+--------+--------+
