{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669600226840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669600226841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:50:26 2022 " "Processing started: Mon Nov 28 08:50:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669600226841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600226841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_design -c top_level_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_design -c top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600226841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669600227306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669600227306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_design-structure " "Found design unit 1: top_level_design-structure" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238806 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_design " "Found entity 1: top_level_design" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600238806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_design " "Elaborating entity \"top_level_design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669600238881 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout1 top_level_design.vhd(230) " "Verilog HDL or VHDL warning at top_level_design.vhd(230): object \"carryout1\" assigned a value but never read" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669600238895 "|top_level_design"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryout2 top_level_design.vhd(231) " "Verilog HDL or VHDL warning at top_level_design.vhd(231): object \"carryout2\" assigned a value but never read" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669600238895 "|top_level_design"}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/alu.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/alu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238907 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600238907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "top_level_design.vhd" "ALU_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600238908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cla_32.vhd 2 1 " "Using design file cla_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla_32-behavioral " "Found design unit 1: cla_32-behavioral" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238920 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla_32 " "Found entity 1: cla_32" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600238920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32 ALU:ALU_1\|cla_32:ADDER " "Elaborating entity \"cla_32\" for hierarchy \"ALU:ALU_1\|cla_32:ADDER\"" {  } { { "alu.vhd" "ADDER" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600238921 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G cla_32.vhd(41) " "VHDL Process Statement warning at cla_32.vhd(41): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P cla_32.vhd(41) " "VHDL Process Statement warning at cla_32.vhd(41): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G cla_32.vhd(43) " "VHDL Process Statement warning at cla_32.vhd(43): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P cla_32.vhd(43) " "VHDL Process Statement warning at cla_32.vhd(43): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C cla_32.vhd(43) " "VHDL Process Statement warning at cla_32.vhd(43): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G cla_32.vhd(45) " "VHDL Process Statement warning at cla_32.vhd(45): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P cla_32.vhd(45) " "VHDL Process Statement warning at cla_32.vhd(45): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C cla_32.vhd(45) " "VHDL Process Statement warning at cla_32.vhd(45): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUM cla_32.vhd(46) " "VHDL Process Statement warning at cla_32.vhd(46): signal \"SUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUM cla_32.vhd(47) " "VHDL Process Statement warning at cla_32.vhd(47): signal \"SUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238922 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C cla_32.vhd(47) " "VHDL Process Statement warning at cla_32.vhd(47): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cla_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cla_32.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238923 "|top_level_design|ALU:ALU_1|cla_32:ADDER"}
{ "Warning" "WSGN_SEARCH_FILE" "bus_merger.vhd 2 1 " "Using design file bus_merger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_merger-behavioral " "Found design unit 1: bus_merger-behavioral" {  } { { "bus_merger.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/bus_merger.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238934 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_merger " "Found entity 1: bus_merger" {  } { { "bus_merger.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/bus_merger.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600238934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_merger bus_merger:bus_merger_1 " "Elaborating entity \"bus_merger\" for hierarchy \"bus_merger:bus_merger_1\"" {  } { { "top_level_design.vhd" "bus_merger_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600238934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.vhd 2 1 " "Using design file comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-behavioral " "Found design unit 1: comparator-behavioral" {  } { { "comparator.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/comparator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238947 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/comparator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600238947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_1\"" {  } { { "top_level_design.vhd" "comparator_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600238947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cu.vhd 2 1 " "Using design file cu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu-behavioral " "Found design unit 1: cu-behavioral" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238959 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600238959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:cu_1 " "Elaborating entity \"CU\" for hierarchy \"CU:cu_1\"" {  } { { "top_level_design.vhd" "cu_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600238960 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(57) " "VHDL Process Statement warning at cu.vhd(57): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(58) " "VHDL Process Statement warning at cu.vhd(58): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(59) " "VHDL Process Statement warning at cu.vhd(59): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(60) " "VHDL Process Statement warning at cu.vhd(60): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(61) " "VHDL Process Statement warning at cu.vhd(61): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(62) " "VHDL Process Statement warning at cu.vhd(62): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(63) " "VHDL Process Statement warning at cu.vhd(63): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238961 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(64) " "VHDL Process Statement warning at cu.vhd(64): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238962 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(65) " "VHDL Process Statement warning at cu.vhd(65): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238962 "|top_level_design|CU:cu_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUT_sig cu.vhd(66) " "VHDL Process Statement warning at cu.vhd(66): signal \"OUT_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cu.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/cu.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669600238962 "|top_level_design|CU:cu_1"}
{ "Warning" "WSGN_SEARCH_FILE" "data_memory.vhd 2 1 " "Using design file data_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-structural " "Found design unit 1: data_memory-structural" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238973 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600238973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600238973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory_1 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory_1\"" {  } { { "top_level_design.vhd" "data_memory_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600238974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory_1\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_memory_1\|altsyncram:altsyncram_component\"" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_memory_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmemory.mif " "Parameter \"init_file\" = \"dmemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239024 ""}  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669600239024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72r.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72r.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72r " "Found entity 1: altsyncram_72r" {  } { { "db/altsyncram_72r.tdf" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/db/altsyncram_72r.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72r data_memory:data_memory_1\|altsyncram:altsyncram_component\|altsyncram_72r:auto_generated " "Elaborating entity \"altsyncram_72r\" for hierarchy \"data_memory:data_memory_1\|altsyncram:altsyncram_component\|altsyncram_72r:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239103 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/dmemory.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/dmemory.mif -- setting all initial values to 0" {  } { { "data_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/data_memory.vhd" 51 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1669600239113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.vhd 2 1 " "Using design file instruction_memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-structural " "Found design unit 1: instruction_memory-structural" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239158 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory_1 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory_1\"" {  } { { "top_level_design.vhd" "instruction_memory_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imemory.mif " "Parameter \"init_file\" = \"imemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600239202 ""}  } { { "instruction_memory.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669600239202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2co.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2co.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2co " "Found entity 1: altsyncram_2co" {  } { { "db/altsyncram_2co.tdf" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/db/altsyncram_2co.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2co instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\|altsyncram_2co:auto_generated " "Elaborating entity \"altsyncram_2co\" for hierarchy \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\|altsyncram_2co:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lshift_26_28.vhd 2 1 " "Using design file lshift_26_28.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_26_28-behavior " "Found design unit 1: lshift_26_28-behavior" {  } { { "lshift_26_28.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_26_28.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239292 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_26_28 " "Found entity 1: lshift_26_28" {  } { { "lshift_26_28.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_26_28.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_26_28 lshift_26_28:lshift_26_28_1 " "Elaborating entity \"lshift_26_28\" for hierarchy \"lshift_26_28:lshift_26_28_1\"" {  } { { "top_level_design.vhd" "lshift_26_28_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lshift_32_32.vhd 2 1 " "Using design file lshift_32_32.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lshift_32_32-behavior " "Found design unit 1: lshift_32_32-behavior" {  } { { "lshift_32_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_32_32.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239305 ""} { "Info" "ISGN_ENTITY_NAME" "1 lshift_32_32 " "Found entity 1: lshift_32_32" {  } { { "lshift_32_32.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/lshift_32_32.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239305 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lshift_32_32 lshift_32_32:lshift_32_32_1 " "Elaborating entity \"lshift_32_32\" for hierarchy \"lshift_32_32:lshift_32_32_1\"" {  } { { "top_level_design.vhd" "lshift_32_32_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239306 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2to1_32bit.vhd 2 1 " "Using design file mux_2to1_32bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_32bit-arch " "Found design unit 1: mux_2to1_32bit-arch" {  } { { "mux_2to1_32bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_2to1_32bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239320 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32bit " "Found entity 1: mux_2to1_32bit" {  } { { "mux_2to1_32bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_2to1_32bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_32bit mux_2to1_32bit:mux_2to1_32bit_1 " "Elaborating entity \"mux_2to1_32bit\" for hierarchy \"mux_2to1_32bit:mux_2to1_32bit_1\"" {  } { { "top_level_design.vhd" "mux_2to1_32bit_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1_5bit.vhd 2 1 " "Using design file mux_4to1_5bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_5bit-arch " "Found design unit 1: mux_4to1_5bit-arch" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239335 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_5bit " "Found entity 1: mux_4to1_5bit" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_5bit mux_4to1_5bit:mux_4to1_5bit_1 " "Elaborating entity \"mux_4to1_5bit\" for hierarchy \"mux_4to1_5bit:mux_4to1_5bit_1\"" {  } { { "top_level_design.vhd" "mux_4to1_5bit_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239335 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_4to1_5bit.vhd(31) " "VHDL Process Statement warning at mux_4to1_5bit.vhd(31): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669600239349 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[0\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239349 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[1\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239349 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[2\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239349 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[3\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239349 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_4to1_5bit.vhd(31) " "Inferred latch for \"Y\[4\]\" at mux_4to1_5bit.vhd(31)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239349 "|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1"}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.vhd 2 1 " "Using design file program_counter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavior " "Found design unit 1: program_counter-behavior" {  } { { "program_counter.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/program_counter.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239360 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/program_counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_1 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_1\"" {  } { { "top_level_design.vhd" "program_counter_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file.vhd 2 1 " "Using design file reg_file.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behavior " "Found design unit 1: reg_file-behavior" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239373 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_1\"" {  } { { "top_level_design.vhd" "reg_file_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239374 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_a reg_file.vhd(34) " "Using initial value X (don't care) for net \"mem.raddr_a\" at reg_file.vhd(34)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239376 "|top_level_design|reg_file:reg_file_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_b reg_file.vhd(34) " "Using initial value X (don't care) for net \"mem.raddr_b\" at reg_file.vhd(34)" {  } { { "reg_file.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/reg_file.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600239376 "|top_level_design|reg_file:reg_file_1"}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extender.vhd 2 1 " "Using design file sign_extender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-behavior " "Found design unit 1: sign_extender-behavior" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/sign_extender.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239387 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/sign_extender.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600239387 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669600239387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender_1 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender_1\"" {  } { { "top_level_design.vhd" "sign_extender_1" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600239388 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[10\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[10\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239446 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[11\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[11\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239446 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[12\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[12\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239446 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[13\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[13\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239447 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[14\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[14\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239447 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[15\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[15\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239447 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[8\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[8\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239447 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[9\] altsyncram instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component " "Port \"address_a\[9\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"instruction_memory:instruction_memory_1\|altsyncram:altsyncram_component\"." {  } { { "instruction_memory.vhd" "altsyncram_component" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/instruction_memory.vhd" 47 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1669600239447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[0\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[1\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[2\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[3\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\] " "LATCH primitive \"mux_4to1_5bit:mux_4to1_5bit_1\|Y\[4\]\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/mux_4to1_5bit.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669600239980 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:reg_file_1\|mem_rtl_0 " "Inferred dual-clock RAM node \"reg_file:reg_file_1\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669600240032 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:reg_file_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:reg_file_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669600240343 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669600240343 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669600240343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:reg_file_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"reg_file:reg_file_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600240384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:reg_file_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"reg_file:reg_file_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669600240384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669600240384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jfq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jfq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jfq1 " "Found entity 1: altsyncram_jfq1" {  } { { "db/altsyncram_jfq1.tdf" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/db/altsyncram_jfq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669600240470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600240470 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCin_out\[0\] GND " "Pin \"PCin_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|PCin_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCin_out\[1\] GND " "Pin \"PCin_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|PCin_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCout_out\[0\] GND " "Pin \"PCout_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|PCout_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCout_out\[1\] GND " "Pin \"PCout_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|PCout_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcplus4_out\[0\] GND " "Pin \"pcplus4_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|pcplus4_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcplus4_out\[1\] GND " "Pin \"pcplus4_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|pcplus4_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signRegdest_out\[1\] GND " "Pin \"signRegdest_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signRegdest_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[16\] VCC " "Pin \"signextend_out\[16\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[17\] VCC " "Pin \"signextend_out\[17\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[18\] VCC " "Pin \"signextend_out\[18\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[19\] VCC " "Pin \"signextend_out\[19\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[20\] VCC " "Pin \"signextend_out\[20\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[21\] VCC " "Pin \"signextend_out\[21\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[22\] VCC " "Pin \"signextend_out\[22\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[23\] VCC " "Pin \"signextend_out\[23\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[24\] VCC " "Pin \"signextend_out\[24\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[25\] VCC " "Pin \"signextend_out\[25\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[26\] VCC " "Pin \"signextend_out\[26\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[27\] VCC " "Pin \"signextend_out\[27\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[28\] VCC " "Pin \"signextend_out\[28\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[29\] VCC " "Pin \"signextend_out\[29\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[30\] VCC " "Pin \"signextend_out\[30\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signextend_out\[31\] VCC " "Pin \"signextend_out\[31\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|signextend_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift28_out\[0\] GND " "Pin \"leftshift28_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift28_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift28_out\[1\] GND " "Pin \"leftshift28_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift28_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[0\] GND " "Pin \"leftshift32_out\[0\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[1\] GND " "Pin \"leftshift32_out\[1\]\" is stuck at GND" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[18\] VCC " "Pin \"leftshift32_out\[18\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[19\] VCC " "Pin \"leftshift32_out\[19\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[20\] VCC " "Pin \"leftshift32_out\[20\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[21\] VCC " "Pin \"leftshift32_out\[21\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[22\] VCC " "Pin \"leftshift32_out\[22\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[23\] VCC " "Pin \"leftshift32_out\[23\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[24\] VCC " "Pin \"leftshift32_out\[24\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[25\] VCC " "Pin \"leftshift32_out\[25\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[26\] VCC " "Pin \"leftshift32_out\[26\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[27\] VCC " "Pin \"leftshift32_out\[27\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[28\] VCC " "Pin \"leftshift32_out\[28\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[29\] VCC " "Pin \"leftshift32_out\[29\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[30\] VCC " "Pin \"leftshift32_out\[30\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leftshift32_out\[31\] VCC " "Pin \"leftshift32_out\[31\]\" is stuck at VCC" {  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669600241230 "|top_level_design|leftshift32_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669600241230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669600241366 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669600242621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669600242621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "804 " "Implemented 804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669600242841 ""} { "Info" "ICUT_CUT_TM_OPINS" "395 " "Implemented 395 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669600242841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669600242841 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1669600242841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669600242841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669600242879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:50:42 2022 " "Processing ended: Mon Nov 28 08:50:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669600242879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669600242879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669600242879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669600242879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669600244556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669600244557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:50:43 2022 " "Processing started: Mon Nov 28 08:50:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669600244557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669600244557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level_design -c top_level_design " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level_design -c top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669600244557 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669600246176 ""}
{ "Info" "0" "" "Project  = top_level_design" {  } {  } 0 0 "Project  = top_level_design" 0 0 "Fitter" 0 0 1669600246179 ""}
{ "Info" "0" "" "Revision = top_level_design" {  } {  } 0 0 "Revision = top_level_design" 0 0 "Fitter" 0 0 1669600246182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669600246273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669600246274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_design 10CL120YF780I7G " "Selected device 10CL120YF780I7G for design \"top_level_design\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669600246296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669600246372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669600246372 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669600246960 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669600246988 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF780I7G " "Device 10CL080YF780I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669600247475 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669600247475 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 0 { 0 ""} 0 2524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669600247516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 0 { 0 ""} 0 2526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669600247516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 0 { 0 ""} 0 2528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669600247516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 0 { 0 ""} 0 2530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669600247516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 0 { 0 ""} 0 2532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669600247516 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669600247516 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669600247528 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1669600247877 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "397 397 " "No exact pin location assignment(s) for 397 pins of 397 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669600249403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_design.sdc " "Synopsys Design Constraints File file not found: 'top_level_design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669600250325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669600250326 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669600250339 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669600250340 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669600250345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669600250494 ""}  } { { "top_level_design.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 0 { 0 ""} 0 2521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669600250494 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669600251152 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669600251153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669600251153 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669600251156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669600251160 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669600251162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669600251162 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669600251163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669600251166 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669600251168 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669600251168 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "396 unused 2.5V 1 395 0 " "Number of I/O pins in group: 396 (unused VREF, 2.5V VCCIO, 1 input, 395 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669600251187 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669600251187 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669600251187 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 49 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669600251190 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669600251190 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669600251190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669600252319 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669600252337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669600254709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669600254893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669600254944 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669600283995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669600283995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669600284902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669600289393 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669600289393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669600290539 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669600290539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669600290541 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669600290690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669600290716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669600291126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669600291127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669600291470 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669600292112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/output_files/top_level_design.fit.smsg " "Generated suppressed messages file C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/output_files/top_level_design.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669600293167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6326 " "Peak virtual memory: 6326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669600293559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:51:33 2022 " "Processing ended: Mon Nov 28 08:51:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669600293559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669600293559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669600293559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669600293559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669600294809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669600294810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:51:34 2022 " "Processing started: Mon Nov 28 08:51:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669600294810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669600294810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level_design -c top_level_design " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level_design -c top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669600294810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669600295248 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669600298806 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669600298942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669600299522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:51:39 2022 " "Processing ended: Mon Nov 28 08:51:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669600299522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669600299522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669600299522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669600299522 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669600300392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669600301366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669600301367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:51:40 2022 " "Processing started: Mon Nov 28 08:51:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669600301367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669600301367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level_design -c top_level_design " "Command: quartus_sta top_level_design -c top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669600301367 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669600301528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669600301731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669600301731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600301789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600301789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level_design.sdc " "Synopsys Design Constraints File file not found: 'top_level_design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669600302410 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600302411 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669600302413 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669600302413 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669600302423 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669600302423 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669600302433 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1669600302472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669600302503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669600302503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.594 " "Worst-case setup slack is -21.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.594            -542.220 clock  " "  -21.594            -542.220 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600302506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.844 " "Worst-case hold slack is 0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 clock  " "    0.844               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600302511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669600302515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669600302519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.200 clock  " "   -3.000             -82.200 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600302523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600302523 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1669600302571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669600302610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669600303282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669600303367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669600303380 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669600303380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.260 " "Worst-case setup slack is -19.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.260            -482.114 clock  " "  -19.260            -482.114 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600303384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.733 " "Worst-case hold slack is 0.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 clock  " "    0.733               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600303391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669600303396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669600303402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.285 clock  " "   -3.000             -81.285 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600303407 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1669600303443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669600303557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669600303562 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669600303562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.404 " "Worst-case setup slack is -9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.404            -237.832 clock  " "   -9.404            -237.832 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600303567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clock  " "    0.363               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600303573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669600303578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669600303583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.477 clock  " "   -3.000             -52.477 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669600303590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669600303590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669600304739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669600304747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669600304938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:51:44 2022 " "Processing ended: Mon Nov 28 08:51:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669600304938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669600304938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669600304938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669600304938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669600306310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669600306311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:51:46 2022 " "Processing started: Mon Nov 28 08:51:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669600306311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669600306311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_level_design -c top_level_design " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_level_design -c top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669600306311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669600306914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_level_design.vho C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/questa/ simulation " "Generated file top_level_design.vho in folder \"C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669600307123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669600307185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:51:47 2022 " "Processing ended: Mon Nov 28 08:51:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669600307185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669600307185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669600307185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669600307185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1669600308661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669600308661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:51:48 2022 " "Processing started: Mon Nov 28 08:51:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669600308661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1669600308661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui top_level_design top_level_design " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui top_level_design top_level_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1669600308661 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui top_level_design top_level_design " "Quartus(args): --block_on_gui top_level_design top_level_design" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1669600308661 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1669600308850 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1669600309035 ""}
{ "Error" "0" "" "missing \"" {  } {  } 0 0 "missing \"" 0 0 "Shell" 0 0 1669600309054 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1669600309054 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design_nativelink_simulation.rpt" {  } { { "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design_nativelink_simulation.rpt" "0" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/top_level_design_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1669600309054 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1669600309055 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 3 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669600309055 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 08:51:49 2022 " "Processing ended: Mon Nov 28 08:51:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669600309055 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669600309055 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669600309055 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1669600309055 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 115 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 115 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1669600309669 ""}
