Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40695bd87a0d4eea8554de4ae0dc7c9c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot riscv_top_func_synth xil_defaultlib.riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=25,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.riscv_button_debouncer_fsm
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.riscv_debouncer_timer
Compiling module xil_defaultlib.riscv_button_debouncer_delayed
Compiling module xil_defaultlib.uart_fifo_df_sync__parameterized...
Compiling module xil_defaultlib.riscv_button_debouncer
Compiling module xil_defaultlib.riscv_rst_sync
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.riscv_dram_counter
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.riscv_dram_data
Compiling module xil_defaultlib.riscv_dram_model
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.riscv_iram_counter
Compiling module xil_defaultlib.riscv_iram_data
Compiling module xil_defaultlib.riscv_iram_model
Compiling module unisims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.riscv_dcache_data
Compiling module xil_defaultlib.riscv_dcache_fsm
Compiling module unisims_ver.RAM256X1S(IS_WCLK_INVERTED=1'b1)
Compiling module xil_defaultlib.riscv_dcache_tag
Compiling module xil_defaultlib.riscv_dcache_amo
Compiling module xil_defaultlib.riscv_data_cache
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.icache_fsm
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.riscv_icache_inst
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.tag_array_i
Compiling module xil_defaultlib.riscv_instructions_cache
Compiling module xil_defaultlib.riscv_counter__1
Compiling module xil_defaultlib.riscv_counter
Compiling module xil_defaultlib.riscv_csrfile
Compiling module xil_defaultlib.riscv_ppreg_de
Compiling module xil_defaultlib.riscv_extend
Compiling module unisims_ver.RAM32M(IS_WCLK_INVERTED=1'b1)
Compiling module xil_defaultlib.riscv_rf
Compiling module xil_defaultlib.riscv_dstage
Compiling module xil_defaultlib.riscv_ppreg_em
Compiling module xil_defaultlib.riscv_mux4__1
Compiling module xil_defaultlib.riscv_mux4__2
Compiling module xil_defaultlib.riscv_mux2__1
Compiling module xil_defaultlib.riscv_mux2__2
Compiling module xil_defaultlib.riscv_alu
Compiling module xil_defaultlib.riscv_branch
Compiling module xil_defaultlib.riscv_divider
Compiling module xil_defaultlib.riscv_multiplier
Compiling module xil_defaultlib.riscv_mux3
Compiling module xil_defaultlib.riscv_icu
Compiling module xil_defaultlib.riscv_mux2__3
Compiling module xil_defaultlib.riscv_lsu
Compiling module xil_defaultlib.riscv_misalignment_unit
Compiling module xil_defaultlib.riscv_estage
Compiling module xil_defaultlib.riscv_ppreg_fd
Compiling module xil_defaultlib.riscv_mux2__7
Compiling module xil_defaultlib.riscv_mux2
Compiling module xil_defaultlib.riscv_mux4
Compiling module xil_defaultlib.riscv_pc
Compiling module xil_defaultlib.riscv_pcadder
Compiling module xil_defaultlib.riscv_compressed_decoder
Compiling module xil_defaultlib.riscv_fstage
Compiling module xil_defaultlib.riscv_hazardunit
Compiling module xil_defaultlib.riscv_memext
Compiling module xil_defaultlib.riscv_mux2__5
Compiling module xil_defaultlib.riscv_mux2__6
Compiling module xil_defaultlib.riscv_mstage
Compiling module xil_defaultlib.riscv_ppreg_mw
Compiling module xil_defaultlib.riscv_tracer
Compiling module xil_defaultlib.riscv_mux2__4
Compiling module xil_defaultlib.riscv_trap_wb
Compiling module xil_defaultlib.riscv_mux5
Compiling module xil_defaultlib.riscv_wbstage
Compiling module xil_defaultlib.riscv_cu
Compiling module xil_defaultlib.riscv_datapath
Compiling module xil_defaultlib.riscv_timer_irq
Compiling module xil_defaultlib.riscv_core
Compiling module xil_defaultlib.uart_clk_div
Compiling module xil_defaultlib.uart_fifo_df_sync__1
Compiling module xil_defaultlib.uart_fifo_df_sync
Compiling module xil_defaultlib.uart_fifo_mem_ctrl
Compiling module xil_defaultlib.uart_fifo_rd
Compiling module xil_defaultlib.uart_fifo_wr
Compiling module xil_defaultlib.uart_fifo_gray_conv
Compiling module xil_defaultlib.uart_fifo_gray_conv__1
Compiling module xil_defaultlib.uart_fifo_top
Compiling module xil_defaultlib.uart_pulse_gen
Compiling module xil_defaultlib.uart_tx_fsm
Compiling module xil_defaultlib.uart_tx_mux
Compiling module xil_defaultlib.uart_tx_parity_calc
Compiling module xil_defaultlib.uart_tx_serializer
Compiling module xil_defaultlib.uart_tx_top
Compiling module xil_defaultlib.uart_peripheral_top
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_top_func_synth
