{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 16:30:35 2004 " "Info: Processing started: Fri Jul 16 16:30:35 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off traf_walk_vis_r -c traf_walk_vis_r " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off traf_walk_vis_r -c traf_walk_vis_r" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-divider " "Info: Found design unit 1: clkdiv-divider" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" "clkdiv-divider" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" 15 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" "clkdiv" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" 9 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod5.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file ct_mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ct_mod5-a " "Info: Found design unit 1: ct_mod5-a" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/ct_mod5.vhd" "ct_mod5-a" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/ct_mod5.vhd" 10 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ct_mod5 " "Info: Found entity 1: ct_mod5" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/ct_mod5.vhd" "ct_mod5" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/ct_mod5.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traf_walk_vis_r.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file traf_walk_vis_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traf_walk_vis_r-a " "Info: Found design unit 1: traf_walk_vis_r-a" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "traf_walk_vis_r-a" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traf_walk_vis_r " "Info: Found entity 1: traf_walk_vis_r" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "traf_walk_vis_r" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 12 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_walk_r.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file traffic_walk_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_walk_r-a " "Info: Found design unit 1: traffic_walk_r-a" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "traffic_walk_r-a" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 traffic_walk_r " "Info: Found entity 1: traffic_walk_r" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "traffic_walk_r" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clkdiv.vhd(24) " "Warning: VHDL Process Statement warning at clkdiv.vhd(24): signal count is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" 24 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset traffic_walk_r.vhd(28) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(28): signal reset is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 0 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "traffic_walk_r.vhd(75) " "Info: VHDL Case Statement information at traffic_walk_r.vhd(75): OTHERS choice is never selected" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 75 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(79) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(79): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 79 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(80) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(80): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 80 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(81) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(81): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 81 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(82) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(82): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 82 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(83) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(83): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 83 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(84) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(84): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 84 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(85) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(85): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 85 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(86) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(86): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 86 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(87) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(87): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 87 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outputs traffic_walk_r.vhd(88) " "Warning: VHDL Process Statement warning at traffic_walk_r.vhd(88): signal outputs is in statement, but is not in sensitivity list" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 88 0 0 } }  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "clkdiv:clock_divider\|count\[0\]~0 22 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=22) from the following logic: clkdiv:clock_divider\|count\[0\]~0" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" "" "count\[0\]~0" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/clkdiv.vhd" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../quartusv40/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file ../../../../quartusv40/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/quartusv40/libraries/megafunctions/lpm_counter.tdf" 221 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence 6 0 " "Info: State machine \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence contains 6 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence " "Info: Selected Auto state machine encoding method for state machine \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence " "Info: Encoding result for state machine \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_walk_r:traffic_controller\|sequence~22 " "Info: Encoded state bit traffic_walk_r:traffic_controller\|sequence~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_walk_r:traffic_controller\|sequence~21 " "Info: Encoded state bit traffic_walk_r:traffic_controller\|sequence~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_walk_r:traffic_controller\|sequence~20 " "Info: Encoded state bit traffic_walk_r:traffic_controller\|sequence~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s0 000 " "Info: State \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s0 uses code string 000" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s1 001 " "Info: State \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s1 uses code string 001" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s2 010 " "Info: State \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s2 uses code string 010" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s3 011 " "Info: State \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s3 uses code string 011" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s4 100 " "Info: State \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s4 uses code string 100" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 18 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s5 110 " "Info: State \|traf_walk_vis_r\|traffic_walk_r:traffic_controller\|sequence.s5 uses code string 110" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "traffic_walk_r:traffic_controller\|outputs\[4\] traffic_walk_r:traffic_controller\|outputs\[1\] " "Info: Duplicate register traffic_walk_r:traffic_controller\|outputs\[4\] merged to single register traffic_walk_r:traffic_controller\|outputs\[1\], power-up level changed" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } } { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traffic_walk_r.vhd" 28 -1 0 } }  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[1\] GND " "Warning: Pin unused\[1\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[2\] GND " "Warning: Pin unused\[2\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[3\] GND " "Warning: Pin unused\[3\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[4\] GND " "Warning: Pin unused\[4\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[5\] GND " "Warning: Pin unused\[5\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[6\] GND " "Warning: Pin unused\[6\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "unused\[7\] GND " "Warning: Pin unused\[7\] stuck at GND" {  } { { "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" "" "" { Text "C:/qdesigns/Labs/Lab30/traffic_walk_RSR/traf_walk_vis_r.vhd" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "clk " "Info: Promoted clock signal driven by pin clk to global clock signal" {  } {  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_MCELLS" "47 " "Info: Implemented 47 macrocells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 16:30:42 2004 " "Info: Processing ended: Fri Jul 16 16:30:42 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0}  } {  } 0}
