
Chapter14_TaskCreation_POSIX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005810  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000364  08005a10  08005a10  00006a10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005d74  08005d74  00006d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005d7c  08005d7c  00006d7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005d80  08005d80  00006d80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20000000  08005d84  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000513c  2000007c  08005e00  0000707c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200051b8  08005e00  000071b8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000707c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fa64  00000000  00000000  000070aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000048e4  00000000  00000000  00026b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011d8  00000000  00000000  0002b3f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001aa0  00000000  00000000  0002c5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000506d  00000000  00000000  0002e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001dd34  00000000  00000000  000330dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00113c51  00000000  00000000  00050e11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00164a62  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003c90  00000000  00000000  00164aa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0000cb99  00000000  00000000  00168738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 000000f9  00000000  00000000  001752d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000007c 	.word	0x2000007c
 800021c:	00000000 	.word	0x00000000
 8000220:	080059f8 	.word	0x080059f8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000080 	.word	0x20000080
 800023c:	080059f8 	.word	0x080059f8

08000240 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000240:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000242:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000246:	f8df 0080 	ldr.w	r0, [pc, #128]	@ 80002c8 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800024a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800024e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000252:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000254:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000256:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000258:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800025a:	d32e      	bcc.n	80002ba <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800025c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800025e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000260:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000262:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000264:	d312      	bcc.n	800028c <_CheckCase2>

08000266 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000266:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000268:	19d0      	adds	r0, r2, r7
 800026a:	bf00      	nop

0800026c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800026c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000270:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000274:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000276:	d005      	beq.n	8000284 <_CSDone>
        LDRB     R3,[R1], #+1
 8000278:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000280:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000282:	d1f3      	bne.n	800026c <_LoopCopyStraight>

08000284 <_CSDone>:
_CSDone:
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000284:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 8000286:	2001      	movs	r0, #1
        POP      {R4-R7}
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800028a:	4770      	bx	lr

0800028c <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 800028c:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 800028e:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000290:	d317      	bcc.n	80002c2 <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000292:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000294:	1b12      	subs	r2, r2, r4

08000296 <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 8000296:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800029a:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 800029e:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80002a0:	d1f9      	bne.n	8000296 <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80002a2:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80002a4:	d005      	beq.n	80002b2 <_No2ChunkNeeded>

080002a6 <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80002a6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80002aa:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80002ae:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80002b0:	d1f9      	bne.n	80002a6 <_LoopCopyAfterWrapAround>

080002b2 <_No2ChunkNeeded>:
_No2ChunkNeeded:
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80002b2:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80002b4:	2001      	movs	r0, #1
        POP      {R4-R7}
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80002b8:	4770      	bx	lr

080002ba <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80002ba:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80002bc:	3801      	subs	r0, #1
        CMP      R0,R2
 80002be:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80002c0:	d2d1      	bcs.n	8000266 <_Case4>

080002c2 <_Case3>:
_Case3:
        MOVS     R0,#+0
 80002c2:	2000      	movs	r0, #0
        POP      {R4-R7}
 80002c4:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80002c6:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002c8:	20004e04 	.word	0x20004e04

080002cc <strlen>:
 80002cc:	4603      	mov	r3, r0
 80002ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d2:	2a00      	cmp	r2, #0
 80002d4:	d1fb      	bne.n	80002ce <strlen+0x2>
 80002d6:	1a18      	subs	r0, r3, r0
 80002d8:	3801      	subs	r0, #1
 80002da:	4770      	bx	lr
 80002dc:	0000      	movs	r0, r0
	...

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <GreenOn>:
 */

#include <Nucleo_F767ZI_GPIO.h>
#include <stm32f7xx_hal.h>

void GreenOn ( void ) {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);}
 8000670:	2201      	movs	r2, #1
 8000672:	4802      	ldr	r0, [pc, #8]	@ (800067c <GreenOn+0xc>)
 8000674:	4611      	mov	r1, r2
 8000676:	f000 bb2f 	b.w	8000cd8 <HAL_GPIO_WritePin>
 800067a:	bf00      	nop
 800067c:	40020400 	.word	0x40020400

08000680 <GreenOff>:
void GreenOff ( void ) {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);}
 8000680:	2200      	movs	r2, #0
 8000682:	2101      	movs	r1, #1
 8000684:	4801      	ldr	r0, [pc, #4]	@ (800068c <GreenOff+0xc>)
 8000686:	f000 bb27 	b.w	8000cd8 <HAL_GPIO_WritePin>
 800068a:	bf00      	nop
 800068c:	40020400 	.word	0x40020400

08000690 <RedOn>:

void BlueOn ( void ) {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);}
void BlueOff ( void ) {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);}
LED BlueLed = { BlueOn, BlueOff };

void RedOn ( void ) {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);}
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000696:	4801      	ldr	r0, [pc, #4]	@ (800069c <RedOn+0xc>)
 8000698:	f000 bb1e 	b.w	8000cd8 <HAL_GPIO_WritePin>
 800069c:	40020400 	.word	0x40020400

080006a0 <RedOff>:
void RedOff ( void ) {HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);}
 80006a0:	2200      	movs	r2, #0
 80006a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006a6:	4801      	ldr	r0, [pc, #4]	@ (80006ac <RedOff+0xc>)
 80006a8:	f000 bb16 	b.w	8000cd8 <HAL_GPIO_WritePin>
 80006ac:	40020400 	.word	0x40020400

080006b0 <SystemClock_Config>:
	return RNG->DR %Max + Min;
}


void SystemClock_Config(void)
{
 80006b0:	b530      	push	{r4, r5, lr}
 80006b2:	b0b9      	sub	sp, #228	@ 0xe4
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b4:	2234      	movs	r2, #52	@ 0x34
 80006b6:	2100      	movs	r1, #0
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b8:	2402      	movs	r4, #2
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	a807      	add	r0, sp, #28
	RCC_OscInitStruct.PLL.PLLM = 4;
	RCC_OscInitStruct.PLL.PLLN = 216;
 80006bc:	2504      	movs	r5, #4
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006be:	f004 faf2 	bl	8004ca6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c2:	2214      	movs	r2, #20
 80006c4:	2100      	movs	r1, #0
 80006c6:	a802      	add	r0, sp, #8
 80006c8:	f004 faed 	bl	8004ca6 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80006cc:	2100      	movs	r1, #0
 80006ce:	2290      	movs	r2, #144	@ 0x90
 80006d0:	a814      	add	r0, sp, #80	@ 0x50
 80006d2:	f004 fae8 	bl	8004ca6 <memset>
	HAL_PWR_EnableBkUpAccess();
 80006d6:	f000 fb19 	bl	8000d0c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_PWR_CLK_ENABLE();
 80006da:	4b22      	ldr	r3, [pc, #136]	@ (8000764 <SystemClock_Config+0xb4>)
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 9;
	RCC_OscInitStruct.PLL.PLLR = 2;	//NOTE: this line was not supplied by HAL - it simply
									//sets the struct to match MCU defaults
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006dc:	a807      	add	r0, sp, #28
	__HAL_RCC_PWR_CLK_ENABLE();
 80006de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006e0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80006e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80006e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ec:	9300      	str	r3, [sp, #0]
 80006ee:	9b00      	ldr	r3, [sp, #0]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemClock_Config+0xb8>)
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 80006f8:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006fa:	2201      	movs	r2, #1
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006fc:	681b      	ldr	r3, [r3, #0]
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006fe:	9411      	str	r4, [sp, #68]	@ 0x44
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000700:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000704:	9301      	str	r3, [sp, #4]
 8000706:	9b01      	ldr	r3, [sp, #4]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000708:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800070c:	e9cd 2307 	strd	r2, r3, [sp, #28]
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000710:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000714:	e9cd 430d 	strd	r4, r3, [sp, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLN = 216;
 8000718:	23d8      	movs	r3, #216	@ 0xd8
 800071a:	e9cd 530f 	strd	r5, r3, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLQ = 9;
 800071e:	2309      	movs	r3, #9
	RCC_OscInitStruct.PLL.PLLR = 2;	//NOTE: this line was not supplied by HAL - it simply
 8000720:	e9cd 3412 	strd	r3, r4, [sp, #72]	@ 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000724:	f000 fb32 	bl	8000d8c <HAL_RCC_OscConfig>
	{
		Error_Handler();
	}
	/** Activate the Over-Drive mode
	*/
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000728:	f000 faf8 	bl	8000d1c <HAL_PWREx_EnableOverDrive>
	{
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072c:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800072e:	2107      	movs	r1, #7
 8000730:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	e9cd 3402 	strd	r3, r4, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000736:	2400      	movs	r4, #0
 8000738:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800073c:	e9cd 4304 	strd	r4, r3, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000740:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000744:	9306      	str	r3, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000746:	f000 fd69 	bl	800121c <HAL_RCC_ClockConfig>
	{
		Error_Handler();
	}
	PeriphClkInitStruct.PeriphClockSelection =	RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48|
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <SystemClock_Config+0xbc>)
												RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4;
	PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800074c:	a814      	add	r0, sp, #80	@ 0x50
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800074e:	9433      	str	r4, [sp, #204]	@ 0xcc
	PeriphClkInitStruct.PeriphClockSelection =	RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48|
 8000750:	9314      	str	r3, [sp, #80]	@ 0x50
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8000752:	2340      	movs	r3, #64	@ 0x40
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000754:	e9cd 5426 	strd	r5, r4, [sp, #152]	@ 0x98
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_SYSCLK;
 8000758:	9328      	str	r3, [sp, #160]	@ 0xa0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800075a:	f000 fe55 	bl	8001408 <HAL_RCCEx_PeriphCLKConfig>
	{
		Error_Handler();
	}
}
 800075e:	b039      	add	sp, #228	@ 0xe4
 8000760:	bd30      	pop	{r4, r5, pc}
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800
 8000768:	40007000 	.word	0x40007000
 800076c:	00200380 	.word	0x00200380

08000770 <HWInit>:
{
 8000770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000774:	b08c      	sub	sp, #48	@ 0x30
static void gpioPinsInit(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000776:	4c43      	ldr	r4, [pc, #268]	@ (8000884 <HWInit+0x114>)
	HAL_Init();
 8000778:	f000 f8be 	bl	80008f8 <HAL_Init>
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800077c:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 8000898 <HWInit+0x128>
	SystemClock_Config();
 8000780:	f7ff ff96 	bl	80006b0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	2214      	movs	r2, #20
 8000786:	2100      	movs	r1, #0
 8000788:	a807      	add	r0, sp, #28
 800078a:	f004 fa8c 	bl	8004ca6 <memset>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078e:	6b23      	ldr	r3, [r4, #48]	@ 0x30

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000790:	4e3d      	ldr	r6, [pc, #244]	@ (8000888 <HWInit+0x118>)
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000792:	4640      	mov	r0, r8
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 4181 	mov.w	r1, #16512	@ 0x4080

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079e:	2500      	movs	r5, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a0:	6323      	str	r3, [r4, #48]	@ 0x30
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin|LD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a2:	2701      	movs	r7, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007b0:	f043 0301 	orr.w	r3, r3, #1
 80007b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80007b6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007b8:	f003 0301 	and.w	r3, r3, #1
 80007bc:	9302      	str	r3, [sp, #8]
 80007be:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007c2:	f043 0302 	orr.w	r3, r3, #2
 80007c6:	6323      	str	r3, [r4, #48]	@ 0x30
 80007c8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007ca:	f003 0302 	and.w	r3, r3, #2
 80007ce:	9303      	str	r3, [sp, #12]
 80007d0:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007d4:	f043 0304 	orr.w	r3, r3, #4
 80007d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80007da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007dc:	f003 0304 	and.w	r3, r3, #4
 80007e0:	9304      	str	r3, [sp, #16]
 80007e2:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007e6:	f043 0308 	orr.w	r3, r3, #8
 80007ea:	6323      	str	r3, [r4, #48]	@ 0x30
 80007ec:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007ee:	f003 0308 	and.w	r3, r3, #8
 80007f2:	9305      	str	r3, [sp, #20]
 80007f4:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007f6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80007f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80007fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000804:	9306      	str	r3, [sp, #24]
 8000806:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000808:	f000 fa66 	bl	8000cd8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800080c:	4630      	mov	r0, r6
 800080e:	2200      	movs	r2, #0
 8000810:	2140      	movs	r1, #64	@ 0x40
 8000812:	f000 fa61 	bl	8000cd8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000816:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800081a:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <HWInit+0x11c>)
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800081c:	a907      	add	r1, sp, #28
 800081e:	481c      	ldr	r0, [pc, #112]	@ (8000890 <HWInit+0x120>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000822:	e9cd 2307 	strd	r2, r3, [sp, #28]
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000826:	f000 f8fb 	bl	8000a20 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082a:	f244 0381 	movw	r3, #16513	@ 0x4081
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800082e:	a907      	add	r1, sp, #28
 8000830:	4640      	mov	r0, r8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000832:	e9cd 3707 	strd	r3, r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000836:	e9cd 5509 	strd	r5, r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083a:	f000 f8f1 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800083e:	2340      	movs	r3, #64	@ 0x40
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000840:	a907      	add	r1, sp, #28
 8000842:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	e9cd 3707 	strd	r3, r7, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	e9cd 5509 	strd	r5, r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800084c:	f000 f8e8 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000850:	2380      	movs	r3, #128	@ 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000852:	a907      	add	r1, sp, #28
 8000854:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	9509      	str	r5, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000858:	e9cd 3507 	strd	r3, r5, [sp, #28]
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800085c:	f000 f8e0 	bl	8000a20 <HAL_GPIO_Init>
 * Init the random number generator (RNG) peripheral
 */
static void rngInit( void )
{
	//start the peripheral clock
	__HAL_RCC_RNG_CLK_ENABLE();
 8000860:	6b63      	ldr	r3, [r4, #52]	@ 0x34

	//enable the random number generator
	RNG->CR |= RNG_CR_RNGEN;
 8000862:	4a0c      	ldr	r2, [pc, #48]	@ (8000894 <HWInit+0x124>)
	__HAL_RCC_RNG_CLK_ENABLE();
 8000864:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000868:	6363      	str	r3, [r4, #52]	@ 0x34
 800086a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800086c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000870:	9307      	str	r3, [sp, #28]
 8000872:	9b07      	ldr	r3, [sp, #28]
	RNG->CR |= RNG_CR_RNGEN;
 8000874:	6813      	ldr	r3, [r2, #0]
 8000876:	f043 0304 	orr.w	r3, r3, #4
 800087a:	6013      	str	r3, [r2, #0]
}
 800087c:	b00c      	add	sp, #48	@ 0x30
 800087e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800
 8000888:	40021800 	.word	0x40021800
 800088c:	10110000 	.word	0x10110000
 8000890:	40020800 	.word	0x40020800
 8000894:	50060800 	.word	0x50060800
 8000898:	40020400 	.word	0x40020400

0800089c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800089c:	460a      	mov	r2, r1
  SEGGER_SYSVIEW_PrintfHost("Assertion Failed:file %s \
 800089e:	4601      	mov	r1, r0
 80008a0:	4802      	ldr	r0, [pc, #8]	@ (80008ac <assert_failed+0x10>)
{
 80008a2:	b508      	push	{r3, lr}
  SEGGER_SYSVIEW_PrintfHost("Assertion Failed:file %s \
 80008a4:	f003 ff36 	bl	8004714 <SEGGER_SYSVIEW_PrintfHost>
                            on line %d\r\n", file, line);
  while(1);
 80008a8:	e7fe      	b.n	80008a8 <assert_failed+0xc>
 80008aa:	bf00      	nop
 80008ac:	08005a10 	.word	0x08005a10

080008b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b2:	4b0e      	ldr	r3, [pc, #56]	@ (80008ec <HAL_InitTick+0x3c>)
{
 80008b4:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b6:	781a      	ldrb	r2, [r3, #0]
 80008b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80008c0:	4a0b      	ldr	r2, [pc, #44]	@ (80008f0 <HAL_InitTick+0x40>)
 80008c2:	6810      	ldr	r0, [r2, #0]
 80008c4:	fbb0 f0f3 	udiv	r0, r0, r3
 80008c8:	f000 f896 	bl	80009f8 <HAL_SYSTICK_Config>
 80008cc:	4604      	mov	r4, r0
 80008ce:	b958      	cbnz	r0, 80008e8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d0:	2d0f      	cmp	r5, #15
 80008d2:	d809      	bhi.n	80008e8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d4:	4602      	mov	r2, r0
 80008d6:	4629      	mov	r1, r5
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008dc:	f000 f848 	bl	8000970 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e0:	4b04      	ldr	r3, [pc, #16]	@ (80008f4 <HAL_InitTick+0x44>)
 80008e2:	4620      	mov	r0, r4
 80008e4:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80008e6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80008e8:	2001      	movs	r0, #1
 80008ea:	e7fc      	b.n	80008e6 <HAL_InitTick+0x36>
 80008ec:	20000010 	.word	0x20000010
 80008f0:	2000001c 	.word	0x2000001c
 80008f4:	20000014 	.word	0x20000014

080008f8 <HAL_Init>:
{
 80008f8:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008fa:	2003      	movs	r0, #3
 80008fc:	f000 f81a 	bl	8000934 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000900:	200f      	movs	r0, #15
 8000902:	f7ff ffd5 	bl	80008b0 <HAL_InitTick>
  HAL_MspInit();
 8000906:	f004 f809 	bl	800491c <HAL_MspInit>
}
 800090a:	2000      	movs	r0, #0
 800090c:	bd08      	pop	{r3, pc}
	...

08000910 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000910:	4a03      	ldr	r2, [pc, #12]	@ (8000920 <HAL_IncTick+0x10>)
 8000912:	4b04      	ldr	r3, [pc, #16]	@ (8000924 <HAL_IncTick+0x14>)
 8000914:	6811      	ldr	r1, [r2, #0]
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	440b      	add	r3, r1
 800091a:	6013      	str	r3, [r2, #0]
}
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	20000098 	.word	0x20000098
 8000924:	20000010 	.word	0x20000010

08000928 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000928:	4b01      	ldr	r3, [pc, #4]	@ (8000930 <HAL_GetTick+0x8>)
 800092a:	6818      	ldr	r0, [r3, #0]
}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	20000098 	.word	0x20000098

08000934 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000934:	1ec3      	subs	r3, r0, #3
 8000936:	2b04      	cmp	r3, #4
{
 8000938:	b510      	push	{r4, lr}
 800093a:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800093c:	d903      	bls.n	8000946 <HAL_NVIC_SetPriorityGrouping+0x12>
 800093e:	2192      	movs	r1, #146	@ 0x92
 8000940:	4809      	ldr	r0, [pc, #36]	@ (8000968 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8000942:	f7ff ffab 	bl	800089c <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000946:	4909      	ldr	r1, [pc, #36]	@ (800096c <HAL_NVIC_SetPriorityGrouping+0x38>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000948:	0223      	lsls	r3, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800094a:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800094c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000950:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000954:	0412      	lsls	r2, r2, #16
 8000956:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000958:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800095a:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800095e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000962:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000964:	bd10      	pop	{r4, pc}
 8000966:	bf00      	nop
 8000968:	08005a52 	.word	0x08005a52
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000970:	2a0f      	cmp	r2, #15
{ 
 8000972:	b570      	push	{r4, r5, r6, lr}
 8000974:	4605      	mov	r5, r0
 8000976:	460c      	mov	r4, r1
 8000978:	4616      	mov	r6, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800097a:	d903      	bls.n	8000984 <HAL_NVIC_SetPriority+0x14>
 800097c:	21aa      	movs	r1, #170	@ 0xaa
 800097e:	481b      	ldr	r0, [pc, #108]	@ (80009ec <HAL_NVIC_SetPriority+0x7c>)
 8000980:	f7ff ff8c 	bl	800089c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000984:	2c0f      	cmp	r4, #15
 8000986:	d903      	bls.n	8000990 <HAL_NVIC_SetPriority+0x20>
 8000988:	21ab      	movs	r1, #171	@ 0xab
 800098a:	4818      	ldr	r0, [pc, #96]	@ (80009ec <HAL_NVIC_SetPriority+0x7c>)
 800098c:	f7ff ff86 	bl	800089c <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000990:	4b17      	ldr	r3, [pc, #92]	@ (80009f0 <HAL_NVIC_SetPriority+0x80>)
 8000992:	68d9      	ldr	r1, [r3, #12]
 8000994:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000998:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800099c:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800099e:	2b04      	cmp	r3, #4
 80009a0:	bf28      	it	cs
 80009a2:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009a4:	2a06      	cmp	r2, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009aa:	bf8c      	ite	hi
 80009ac:	3903      	subhi	r1, #3
 80009ae:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
  if ((int32_t)(IRQn) >= 0)
 80009b4:	2d00      	cmp	r5, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009b6:	fa02 f201 	lsl.w	r2, r2, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ba:	ea24 0303 	bic.w	r3, r4, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009be:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c2:	fa03 f301 	lsl.w	r3, r3, r1
 80009c6:	ea43 0306 	orr.w	r3, r3, r6
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ca:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80009ce:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80009d0:	db06      	blt.n	80009e0 <HAL_NVIC_SetPriority+0x70>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d2:	f105 4560 	add.w	r5, r5, #3758096384	@ 0xe0000000
 80009d6:	f505 4561 	add.w	r5, r5, #57600	@ 0xe100
 80009da:	f885 3300 	strb.w	r3, [r5, #768]	@ 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80009de:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e0:	f005 050f 	and.w	r5, r5, #15
 80009e4:	4a03      	ldr	r2, [pc, #12]	@ (80009f4 <HAL_NVIC_SetPriority+0x84>)
 80009e6:	5553      	strb	r3, [r2, r5]
 80009e8:	e7f9      	b.n	80009de <HAL_NVIC_SetPriority+0x6e>
 80009ea:	bf00      	nop
 80009ec:	08005a52 	.word	0x08005a52
 80009f0:	e000ed00 	.word	0xe000ed00
 80009f4:	e000ed14 	.word	0xe000ed14

080009f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f8:	3801      	subs	r0, #1
 80009fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009fe:	d20b      	bcs.n	8000a18 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a00:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a04:	4a05      	ldr	r2, [pc, #20]	@ (8000a1c <HAL_SYSTICK_Config+0x24>)
 8000a06:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a08:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a0a:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0c:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a10:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a12:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a14:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a16:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a18:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a1a:	4770      	bx	lr
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <HAL_GPIO_Init>:
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000a20:	4ba6      	ldr	r3, [pc, #664]	@ (8000cbc <HAL_GPIO_Init+0x29c>)
 8000a22:	4298      	cmp	r0, r3
{
 8000a24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a28:	4604      	mov	r4, r0
 8000a2a:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000a2c:	d02b      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a32:	4298      	cmp	r0, r3
 8000a34:	d027      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a3a:	4298      	cmp	r0, r3
 8000a3c:	d023      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a42:	4298      	cmp	r0, r3
 8000a44:	d01f      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a4a:	4298      	cmp	r0, r3
 8000a4c:	d01b      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a4e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a52:	4298      	cmp	r0, r3
 8000a54:	d017      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a56:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a5a:	4298      	cmp	r0, r3
 8000a5c:	d013      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a62:	4298      	cmp	r0, r3
 8000a64:	d00f      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a6a:	4298      	cmp	r0, r3
 8000a6c:	d00b      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a6e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a72:	4298      	cmp	r0, r3
 8000a74:	d007      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000a7a:	4298      	cmp	r0, r3
 8000a7c:	d003      	beq.n	8000a86 <HAL_GPIO_Init+0x66>
 8000a7e:	21b1      	movs	r1, #177	@ 0xb1
 8000a80:	488f      	ldr	r0, [pc, #572]	@ (8000cc0 <HAL_GPIO_Init+0x2a0>)
 8000a82:	f7ff ff0b 	bl	800089c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8000a86:	882b      	ldrh	r3, [r5, #0]
 8000a88:	b91b      	cbnz	r3, 8000a92 <HAL_GPIO_Init+0x72>
 8000a8a:	21b2      	movs	r1, #178	@ 0xb2
 8000a8c:	488c      	ldr	r0, [pc, #560]	@ (8000cc0 <HAL_GPIO_Init+0x2a0>)
 8000a8e:	f7ff ff05 	bl	800089c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000a92:	686b      	ldr	r3, [r5, #4]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d916      	bls.n	8000ac6 <HAL_GPIO_Init+0xa6>
 8000a98:	4a8a      	ldr	r2, [pc, #552]	@ (8000cc4 <HAL_GPIO_Init+0x2a4>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d013      	beq.n	8000ac6 <HAL_GPIO_Init+0xa6>
 8000a9e:	f200 80f1 	bhi.w	8000c84 <HAL_GPIO_Init+0x264>
 8000aa2:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d00d      	beq.n	8000ac6 <HAL_GPIO_Init+0xa6>
 8000aaa:	d809      	bhi.n	8000ac0 <HAL_GPIO_Init+0xa0>
 8000aac:	2b03      	cmp	r3, #3
 8000aae:	d90a      	bls.n	8000ac6 <HAL_GPIO_Init+0xa6>
 8000ab0:	3b11      	subs	r3, #17
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d907      	bls.n	8000ac6 <HAL_GPIO_Init+0xa6>
 8000ab6:	21b3      	movs	r1, #179	@ 0xb3
 8000ab8:	4881      	ldr	r0, [pc, #516]	@ (8000cc0 <HAL_GPIO_Init+0x2a0>)
 8000aba:	f7ff feef 	bl	800089c <assert_failed>
 8000abe:	e002      	b.n	8000ac6 <HAL_GPIO_Init+0xa6>
 8000ac0:	4a81      	ldr	r2, [pc, #516]	@ (8000cc8 <HAL_GPIO_Init+0x2a8>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d1f7      	bne.n	8000ab6 <HAL_GPIO_Init+0x96>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000ac6:	68ab      	ldr	r3, [r5, #8]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d903      	bls.n	8000ad4 <HAL_GPIO_Init+0xb4>
 8000acc:	21b4      	movs	r1, #180	@ 0xb4
 8000ace:	487c      	ldr	r0, [pc, #496]	@ (8000cc0 <HAL_GPIO_Init+0x2a0>)
 8000ad0:	f7ff fee4 	bl	800089c <assert_failed>
{
 8000ad4:	2600      	movs	r6, #0
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ad6:	f8df 81fc 	ldr.w	r8, [pc, #508]	@ 8000cd4 <HAL_GPIO_Init+0x2b4>
    ioposition = ((uint32_t)0x01) << position;
 8000ada:	2201      	movs	r2, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000adc:	682b      	ldr	r3, [r5, #0]
    ioposition = ((uint32_t)0x01) << position;
 8000ade:	fa02 f706 	lsl.w	r7, r2, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ae2:	ea07 0903 	and.w	r9, r7, r3
    if(iocurrent == ioposition)
 8000ae6:	ea37 0303 	bics.w	r3, r7, r3
 8000aea:	f040 80c4 	bne.w	8000c76 <HAL_GPIO_Init+0x256>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aee:	686b      	ldr	r3, [r5, #4]
 8000af0:	f023 0310 	bic.w	r3, r3, #16
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	d118      	bne.n	8000b2a <HAL_GPIO_Init+0x10a>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8000af8:	692b      	ldr	r3, [r5, #16]
 8000afa:	2b0f      	cmp	r3, #15
 8000afc:	d903      	bls.n	8000b06 <HAL_GPIO_Init+0xe6>
 8000afe:	21c5      	movs	r1, #197	@ 0xc5
 8000b00:	486f      	ldr	r0, [pc, #444]	@ (8000cc0 <HAL_GPIO_Init+0x2a0>)
 8000b02:	f7ff fecb 	bl	800089c <assert_failed>
        temp = GPIOx->AFR[position >> 3];
 8000b06:	08f1      	lsrs	r1, r6, #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000b08:	f006 0007 	and.w	r0, r6, #7
 8000b0c:	f04f 0c0f 	mov.w	ip, #15
 8000b10:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8000b14:	0080      	lsls	r0, r0, #2
        temp = GPIOx->AFR[position >> 3];
 8000b16:	6a0b      	ldr	r3, [r1, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000b18:	fa0c fc00 	lsl.w	ip, ip, r0
 8000b1c:	ea23 0c0c 	bic.w	ip, r3, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000b20:	692b      	ldr	r3, [r5, #16]
 8000b22:	4083      	lsls	r3, r0
 8000b24:	ea43 030c 	orr.w	r3, r3, ip
        GPIOx->AFR[position >> 3] = temp;
 8000b28:	620b      	str	r3, [r1, #32]
      temp = GPIOx->MODER;
 8000b2a:	ea4f 0b46 	mov.w	fp, r6, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b2e:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8000b30:	6820      	ldr	r0, [r4, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000b32:	fa03 f30b 	lsl.w	r3, r3, fp
 8000b36:	ea20 0003 	bic.w	r0, r0, r3
 8000b3a:	ea6f 0a03 	mvn.w	sl, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b3e:	686b      	ldr	r3, [r5, #4]
 8000b40:	f003 0103 	and.w	r1, r3, #3
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b44:	f023 0310 	bic.w	r3, r3, #16
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b48:	fa01 f10b 	lsl.w	r1, r1, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b4c:	3b01      	subs	r3, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000b4e:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b50:	2b01      	cmp	r3, #1
      GPIOx->MODER = temp;
 8000b52:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b54:	d817      	bhi.n	8000b86 <HAL_GPIO_Init+0x166>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000b56:	68eb      	ldr	r3, [r5, #12]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	d903      	bls.n	8000b64 <HAL_GPIO_Init+0x144>
 8000b5c:	21d9      	movs	r1, #217	@ 0xd9
 8000b5e:	4858      	ldr	r0, [pc, #352]	@ (8000cc0 <HAL_GPIO_Init+0x2a0>)
 8000b60:	f7ff fe9c 	bl	800089c <assert_failed>
        temp = GPIOx->OSPEEDR; 
 8000b64:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b66:	68eb      	ldr	r3, [r5, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b68:	ea0a 0101 	and.w	r1, sl, r1
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b6c:	fa03 f30b 	lsl.w	r3, r3, fp
 8000b70:	430b      	orrs	r3, r1
        GPIOx->OSPEEDR = temp;
 8000b72:	60a3      	str	r3, [r4, #8]
        temp = GPIOx->OTYPER;
 8000b74:	6863      	ldr	r3, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b76:	ea23 0207 	bic.w	r2, r3, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b7a:	686b      	ldr	r3, [r5, #4]
 8000b7c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000b80:	40b3      	lsls	r3, r6
 8000b82:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 8000b84:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 8000b86:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b88:	6869      	ldr	r1, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b8a:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b8e:	68ab      	ldr	r3, [r5, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b90:	00cf      	lsls	r7, r1, #3
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b92:	fa03 f30b 	lsl.w	r3, r3, fp
 8000b96:	ea43 030a 	orr.w	r3, r3, sl
      GPIOx->PUPDR = temp;
 8000b9a:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b9c:	d56b      	bpl.n	8000c76 <HAL_GPIO_Init+0x256>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8000ccc <HAL_GPIO_Init+0x2ac>)
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ba0:	f006 0003 	and.w	r0, r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000ba6:	0080      	lsls	r0, r0, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ba8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000bac:	645a      	str	r2, [r3, #68]	@ 0x44
 8000bae:	f026 0203 	bic.w	r2, r6, #3
 8000bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bb4:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8000bb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bbc:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8000bc0:	9301      	str	r3, [sp, #4]
 8000bc2:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bc4:	230f      	movs	r3, #15
        temp = SYSCFG->EXTICR[position >> 2];
 8000bc6:	f8d2 c008 	ldr.w	ip, [r2, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bca:	4083      	lsls	r3, r0
 8000bcc:	ea2c 0c03 	bic.w	ip, ip, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000bd0:	4b3a      	ldr	r3, [pc, #232]	@ (8000cbc <HAL_GPIO_Init+0x29c>)
 8000bd2:	429c      	cmp	r4, r3
 8000bd4:	d05f      	beq.n	8000c96 <HAL_GPIO_Init+0x276>
 8000bd6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000bda:	429c      	cmp	r4, r3
 8000bdc:	d05d      	beq.n	8000c9a <HAL_GPIO_Init+0x27a>
 8000bde:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000be2:	429c      	cmp	r4, r3
 8000be4:	d05b      	beq.n	8000c9e <HAL_GPIO_Init+0x27e>
 8000be6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000bea:	429c      	cmp	r4, r3
 8000bec:	d059      	beq.n	8000ca2 <HAL_GPIO_Init+0x282>
 8000bee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000bf2:	429c      	cmp	r4, r3
 8000bf4:	d057      	beq.n	8000ca6 <HAL_GPIO_Init+0x286>
 8000bf6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000bfa:	429c      	cmp	r4, r3
 8000bfc:	d055      	beq.n	8000caa <HAL_GPIO_Init+0x28a>
 8000bfe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000c02:	429c      	cmp	r4, r3
 8000c04:	d053      	beq.n	8000cae <HAL_GPIO_Init+0x28e>
 8000c06:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000c0a:	429c      	cmp	r4, r3
 8000c0c:	d051      	beq.n	8000cb2 <HAL_GPIO_Init+0x292>
 8000c0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000c12:	429c      	cmp	r4, r3
 8000c14:	d04f      	beq.n	8000cb6 <HAL_GPIO_Init+0x296>
 8000c16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000c1a:	429c      	cmp	r4, r3
 8000c1c:	bf14      	ite	ne
 8000c1e:	230a      	movne	r3, #10
 8000c20:	2309      	moveq	r3, #9
 8000c22:	4083      	lsls	r3, r0
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c24:	03c8      	lsls	r0, r1, #15
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c26:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c2a:	6093      	str	r3, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c2c:	ea6f 0209 	mvn.w	r2, r9
        temp = EXTI->IMR;
 8000c30:	f8d8 3000 	ldr.w	r3, [r8]
        temp &= ~((uint32_t)iocurrent);
 8000c34:	bf54      	ite	pl
 8000c36:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c38:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c3c:	038f      	lsls	r7, r1, #14
        EXTI->IMR = temp;
 8000c3e:	f8c8 3000 	str.w	r3, [r8]
        temp = EXTI->EMR;
 8000c42:	f8d8 3004 	ldr.w	r3, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
 8000c46:	bf54      	ite	pl
 8000c48:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c4a:	ea49 0303 	orrmi.w	r3, r9, r3
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c4e:	02c8      	lsls	r0, r1, #11
        EXTI->EMR = temp;
 8000c50:	f8c8 3004 	str.w	r3, [r8, #4]
        temp = EXTI->RTSR;
 8000c54:	f8d8 3008 	ldr.w	r3, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c58:	bf54      	ite	pl
 8000c5a:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c5c:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c60:	0289      	lsls	r1, r1, #10
        EXTI->RTSR = temp;
 8000c62:	f8c8 3008 	str.w	r3, [r8, #8]
        temp = EXTI->FTSR;
 8000c66:	f8d8 300c 	ldr.w	r3, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
 8000c6a:	bf54      	ite	pl
 8000c6c:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8000c6e:	ea49 0303 	orrmi.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 8000c72:	f8c8 300c 	str.w	r3, [r8, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000c76:	3601      	adds	r6, #1
 8000c78:	2e10      	cmp	r6, #16
 8000c7a:	f47f af2e 	bne.w	8000ada <HAL_GPIO_Init+0xba>
      }
    }
  }
}
 8000c7e:	b003      	add	sp, #12
 8000c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c84:	4a12      	ldr	r2, [pc, #72]	@ (8000cd0 <HAL_GPIO_Init+0x2b0>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	f43f af1d 	beq.w	8000ac6 <HAL_GPIO_Init+0xa6>
 8000c8c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000c90:	f5a2 2270 	sub.w	r2, r2, #983040	@ 0xf0000
 8000c94:	e715      	b.n	8000ac2 <HAL_GPIO_Init+0xa2>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000c96:	2300      	movs	r3, #0
 8000c98:	e7c3      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e7c1      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	e7bf      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e7bd      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000ca6:	2304      	movs	r3, #4
 8000ca8:	e7bb      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000caa:	2305      	movs	r3, #5
 8000cac:	e7b9      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000cae:	2306      	movs	r3, #6
 8000cb0:	e7b7      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000cb2:	2307      	movs	r3, #7
 8000cb4:	e7b5      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	e7b3      	b.n	8000c22 <HAL_GPIO_Init+0x202>
 8000cba:	bf00      	nop
 8000cbc:	40020000 	.word	0x40020000
 8000cc0:	08005acc 	.word	0x08005acc
 8000cc4:	10210000 	.word	0x10210000
 8000cc8:	10120000 	.word	0x10120000
 8000ccc:	40023800 	.word	0x40023800
 8000cd0:	10310000 	.word	0x10310000
 8000cd4:	40013c00 	.word	0x40013c00

08000cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cd8:	b570      	push	{r4, r5, r6, lr}
 8000cda:	4605      	mov	r5, r0
 8000cdc:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000cde:	460c      	mov	r4, r1
 8000ce0:	b921      	cbnz	r1, 8000cec <HAL_GPIO_WritePin+0x14>
 8000ce2:	f44f 71cd 	mov.w	r1, #410	@ 0x19a
 8000ce6:	4808      	ldr	r0, [pc, #32]	@ (8000d08 <HAL_GPIO_WritePin+0x30>)
 8000ce8:	f7ff fdd8 	bl	800089c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8000cec:	2e01      	cmp	r6, #1
 8000cee:	d906      	bls.n	8000cfe <HAL_GPIO_WritePin+0x26>
 8000cf0:	f240 119b 	movw	r1, #411	@ 0x19b
 8000cf4:	4804      	ldr	r0, [pc, #16]	@ (8000d08 <HAL_GPIO_WritePin+0x30>)
 8000cf6:	f7ff fdd1 	bl	800089c <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000cfa:	61ac      	str	r4, [r5, #24]
  }
}
 8000cfc:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	d1fb      	bne.n	8000cfa <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000d02:	0424      	lsls	r4, r4, #16
 8000d04:	e7f9      	b.n	8000cfa <HAL_GPIO_WritePin+0x22>
 8000d06:	bf00      	nop
 8000d08:	08005acc 	.word	0x08005acc

08000d0c <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d0c:	4a02      	ldr	r2, [pc, #8]	@ (8000d18 <HAL_PWR_EnableBkUpAccess+0xc>)
 8000d0e:	6813      	ldr	r3, [r2, #0]
 8000d10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d14:	6013      	str	r3, [r2, #0]
}
 8000d16:	4770      	bx	lr
 8000d18:	40007000 	.word	0x40007000

08000d1c <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d1c:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <HAL_PWREx_EnableOverDrive+0x68>)
{
 8000d1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d22:	4c19      	ldr	r4, [pc, #100]	@ (8000d88 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d24:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000d28:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d30:	9301      	str	r3, [sp, #4]
 8000d32:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000d34:	6823      	ldr	r3, [r4, #0]
 8000d36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d3a:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000d3c:	f7ff fdf4 	bl	8000928 <HAL_GetTick>
 8000d40:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000d42:	6863      	ldr	r3, [r4, #4]
 8000d44:	03da      	lsls	r2, r3, #15
 8000d46:	d50c      	bpl.n	8000d62 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000d48:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d4a:	4d0f      	ldr	r5, [pc, #60]	@ (8000d88 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d50:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8000d52:	f7ff fde9 	bl	8000928 <HAL_GetTick>
 8000d56:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000d58:	686b      	ldr	r3, [r5, #4]
 8000d5a:	039b      	lsls	r3, r3, #14
 8000d5c:	d50a      	bpl.n	8000d74 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8000d5e:	2000      	movs	r0, #0
 8000d60:	e006      	b.n	8000d70 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d62:	f7ff fde1 	bl	8000928 <HAL_GetTick>
 8000d66:	1b40      	subs	r0, r0, r5
 8000d68:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8000d6c:	d9e9      	bls.n	8000d42 <HAL_PWREx_EnableOverDrive+0x26>
      return HAL_TIMEOUT;
 8000d6e:	2003      	movs	r0, #3
}
 8000d70:	b003      	add	sp, #12
 8000d72:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000d74:	f7ff fdd8 	bl	8000928 <HAL_GetTick>
 8000d78:	1b00      	subs	r0, r0, r4
 8000d7a:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8000d7e:	d9eb      	bls.n	8000d58 <HAL_PWREx_EnableOverDrive+0x3c>
 8000d80:	e7f5      	b.n	8000d6e <HAL_PWREx_EnableOverDrive+0x52>
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800
 8000d88:	40007000 	.word	0x40007000

08000d8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d8c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d90:	4604      	mov	r4, r0
 8000d92:	b918      	cbnz	r0, 8000d9c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000d94:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000d96:	b002      	add	sp, #8
 8000d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000d9c:	6803      	ldr	r3, [r0, #0]
 8000d9e:	2b0f      	cmp	r3, #15
 8000da0:	d904      	bls.n	8000dac <HAL_RCC_OscConfig+0x20>
 8000da2:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 8000da6:	4881      	ldr	r0, [pc, #516]	@ (8000fac <HAL_RCC_OscConfig+0x220>)
 8000da8:	f7ff fd78 	bl	800089c <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dac:	6823      	ldr	r3, [r4, #0]
 8000dae:	07db      	lsls	r3, r3, #31
 8000db0:	d418      	bmi.n	8000de4 <HAL_RCC_OscConfig+0x58>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000db2:	6823      	ldr	r3, [r4, #0]
 8000db4:	079f      	lsls	r7, r3, #30
 8000db6:	d472      	bmi.n	8000e9e <HAL_RCC_OscConfig+0x112>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000db8:	6823      	ldr	r3, [r4, #0]
 8000dba:	0719      	lsls	r1, r3, #28
 8000dbc:	f100 80c8 	bmi.w	8000f50 <HAL_RCC_OscConfig+0x1c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000dc0:	6823      	ldr	r3, [r4, #0]
 8000dc2:	075a      	lsls	r2, r3, #29
 8000dc4:	f100 80f6 	bmi.w	8000fb4 <HAL_RCC_OscConfig+0x228>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8000dc8:	69a3      	ldr	r3, [r4, #24]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d904      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x4c>
 8000dce:	f240 214b 	movw	r1, #587	@ 0x24b
 8000dd2:	4876      	ldr	r0, [pc, #472]	@ (8000fac <HAL_RCC_OscConfig+0x220>)
 8000dd4:	f7ff fd62 	bl	800089c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000dd8:	69a2      	ldr	r2, [r4, #24]
 8000dda:	2a00      	cmp	r2, #0
 8000ddc:	f040 815d 	bne.w	800109a <HAL_RCC_OscConfig+0x30e>
  return HAL_OK;
 8000de0:	2000      	movs	r0, #0
 8000de2:	e7d8      	b.n	8000d96 <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8000de4:	6863      	ldr	r3, [r4, #4]
 8000de6:	f433 3280 	bics.w	r2, r3, #65536	@ 0x10000
 8000dea:	d007      	beq.n	8000dfc <HAL_RCC_OscConfig+0x70>
 8000dec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000df0:	d004      	beq.n	8000dfc <HAL_RCC_OscConfig+0x70>
 8000df2:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
 8000df6:	486d      	ldr	r0, [pc, #436]	@ (8000fac <HAL_RCC_OscConfig+0x220>)
 8000df8:	f7ff fd50 	bl	800089c <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000dfc:	4b6c      	ldr	r3, [pc, #432]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	f002 020c 	and.w	r2, r2, #12
 8000e04:	2a04      	cmp	r2, #4
 8000e06:	d007      	beq.n	8000e18 <HAL_RCC_OscConfig+0x8c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	f002 020c 	and.w	r2, r2, #12
 8000e0e:	2a08      	cmp	r2, #8
 8000e10:	d10a      	bne.n	8000e28 <HAL_RCC_OscConfig+0x9c>
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	025e      	lsls	r6, r3, #9
 8000e16:	d507      	bpl.n	8000e28 <HAL_RCC_OscConfig+0x9c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e18:	4b65      	ldr	r3, [pc, #404]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	039d      	lsls	r5, r3, #14
 8000e1e:	d5c8      	bpl.n	8000db2 <HAL_RCC_OscConfig+0x26>
 8000e20:	6863      	ldr	r3, [r4, #4]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1c5      	bne.n	8000db2 <HAL_RCC_OscConfig+0x26>
 8000e26:	e7b5      	b.n	8000d94 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e28:	6863      	ldr	r3, [r4, #4]
 8000e2a:	4d61      	ldr	r5, [pc, #388]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e30:	d111      	bne.n	8000e56 <HAL_RCC_OscConfig+0xca>
 8000e32:	682b      	ldr	r3, [r5, #0]
 8000e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e38:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e3a:	f7ff fd75 	bl	8000928 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e3e:	4e5c      	ldr	r6, [pc, #368]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
        tickstart = HAL_GetTick();
 8000e40:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e42:	6833      	ldr	r3, [r6, #0]
 8000e44:	0398      	lsls	r0, r3, #14
 8000e46:	d4b4      	bmi.n	8000db2 <HAL_RCC_OscConfig+0x26>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e48:	f7ff fd6e 	bl	8000928 <HAL_GetTick>
 8000e4c:	1b40      	subs	r0, r0, r5
 8000e4e:	2864      	cmp	r0, #100	@ 0x64
 8000e50:	d9f7      	bls.n	8000e42 <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 8000e52:	2003      	movs	r0, #3
 8000e54:	e79f      	b.n	8000d96 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e56:	b99b      	cbnz	r3, 8000e80 <HAL_RCC_OscConfig+0xf4>
 8000e58:	682b      	ldr	r3, [r5, #0]
 8000e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e5e:	602b      	str	r3, [r5, #0]
 8000e60:	682b      	ldr	r3, [r5, #0]
 8000e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e66:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000e68:	f7ff fd5e 	bl	8000928 <HAL_GetTick>
 8000e6c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e6e:	682b      	ldr	r3, [r5, #0]
 8000e70:	0399      	lsls	r1, r3, #14
 8000e72:	d59e      	bpl.n	8000db2 <HAL_RCC_OscConfig+0x26>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e74:	f7ff fd58 	bl	8000928 <HAL_GetTick>
 8000e78:	1b80      	subs	r0, r0, r6
 8000e7a:	2864      	cmp	r0, #100	@ 0x64
 8000e7c:	d9f7      	bls.n	8000e6e <HAL_RCC_OscConfig+0xe2>
 8000e7e:	e7e8      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e84:	682b      	ldr	r3, [r5, #0]
 8000e86:	d103      	bne.n	8000e90 <HAL_RCC_OscConfig+0x104>
 8000e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e8c:	602b      	str	r3, [r5, #0]
 8000e8e:	e7d0      	b.n	8000e32 <HAL_RCC_OscConfig+0xa6>
 8000e90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e94:	602b      	str	r3, [r5, #0]
 8000e96:	682b      	ldr	r3, [r5, #0]
 8000e98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e9c:	e7cc      	b.n	8000e38 <HAL_RCC_OscConfig+0xac>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8000e9e:	68e3      	ldr	r3, [r4, #12]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d904      	bls.n	8000eae <HAL_RCC_OscConfig+0x122>
 8000ea4:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 8000ea8:	4840      	ldr	r0, [pc, #256]	@ (8000fac <HAL_RCC_OscConfig+0x220>)
 8000eaa:	f7ff fcf7 	bl	800089c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8000eae:	6923      	ldr	r3, [r4, #16]
 8000eb0:	2b1f      	cmp	r3, #31
 8000eb2:	d904      	bls.n	8000ebe <HAL_RCC_OscConfig+0x132>
 8000eb4:	f240 119d 	movw	r1, #413	@ 0x19d
 8000eb8:	483c      	ldr	r0, [pc, #240]	@ (8000fac <HAL_RCC_OscConfig+0x220>)
 8000eba:	f7ff fcef 	bl	800089c <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ebe:	4b3c      	ldr	r3, [pc, #240]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	f012 0f0c 	tst.w	r2, #12
 8000ec6:	d007      	beq.n	8000ed8 <HAL_RCC_OscConfig+0x14c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ec8:	689a      	ldr	r2, [r3, #8]
 8000eca:	f002 020c 	and.w	r2, r2, #12
 8000ece:	2a08      	cmp	r2, #8
 8000ed0:	d112      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x16c>
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	025a      	lsls	r2, r3, #9
 8000ed6:	d40f      	bmi.n	8000ef8 <HAL_RCC_OscConfig+0x16c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ed8:	4a35      	ldr	r2, [pc, #212]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000eda:	6813      	ldr	r3, [r2, #0]
 8000edc:	079b      	lsls	r3, r3, #30
 8000ede:	d503      	bpl.n	8000ee8 <HAL_RCC_OscConfig+0x15c>
 8000ee0:	68e3      	ldr	r3, [r4, #12]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	f47f af56 	bne.w	8000d94 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee8:	6813      	ldr	r3, [r2, #0]
 8000eea:	6921      	ldr	r1, [r4, #16]
 8000eec:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000ef0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000ef4:	6013      	str	r3, [r2, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ef6:	e75f      	b.n	8000db8 <HAL_RCC_OscConfig+0x2c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000ef8:	68e3      	ldr	r3, [r4, #12]
 8000efa:	4d2d      	ldr	r5, [pc, #180]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000efc:	b1bb      	cbz	r3, 8000f2e <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_ENABLE();
 8000efe:	682b      	ldr	r3, [r5, #0]
 8000f00:	f043 0301 	orr.w	r3, r3, #1
 8000f04:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f06:	f7ff fd0f 	bl	8000928 <HAL_GetTick>
 8000f0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f0c:	682b      	ldr	r3, [r5, #0]
 8000f0e:	079f      	lsls	r7, r3, #30
 8000f10:	d507      	bpl.n	8000f22 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f12:	682b      	ldr	r3, [r5, #0]
 8000f14:	6922      	ldr	r2, [r4, #16]
 8000f16:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000f1a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000f1e:	602b      	str	r3, [r5, #0]
 8000f20:	e74a      	b.n	8000db8 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f22:	f7ff fd01 	bl	8000928 <HAL_GetTick>
 8000f26:	1b80      	subs	r0, r0, r6
 8000f28:	2802      	cmp	r0, #2
 8000f2a:	d9ef      	bls.n	8000f0c <HAL_RCC_OscConfig+0x180>
 8000f2c:	e791      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_HSI_DISABLE();
 8000f2e:	682b      	ldr	r3, [r5, #0]
 8000f30:	f023 0301 	bic.w	r3, r3, #1
 8000f34:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000f36:	f7ff fcf7 	bl	8000928 <HAL_GetTick>
 8000f3a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f3c:	682b      	ldr	r3, [r5, #0]
 8000f3e:	0798      	lsls	r0, r3, #30
 8000f40:	f57f af3a 	bpl.w	8000db8 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f44:	f7ff fcf0 	bl	8000928 <HAL_GetTick>
 8000f48:	1b80      	subs	r0, r0, r6
 8000f4a:	2802      	cmp	r0, #2
 8000f4c:	d9f6      	bls.n	8000f3c <HAL_RCC_OscConfig+0x1b0>
 8000f4e:	e780      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8000f50:	6963      	ldr	r3, [r4, #20]
 8000f52:	2b01      	cmp	r3, #1
 8000f54:	d904      	bls.n	8000f60 <HAL_RCC_OscConfig+0x1d4>
 8000f56:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8000f5a:	4814      	ldr	r0, [pc, #80]	@ (8000fac <HAL_RCC_OscConfig+0x220>)
 8000f5c:	f7ff fc9e 	bl	800089c <assert_failed>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f60:	6963      	ldr	r3, [r4, #20]
 8000f62:	4d13      	ldr	r5, [pc, #76]	@ (8000fb0 <HAL_RCC_OscConfig+0x224>)
 8000f64:	b183      	cbz	r3, 8000f88 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_LSI_ENABLE();
 8000f66:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8000f6e:	f7ff fcdb 	bl	8000928 <HAL_GetTick>
 8000f72:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f74:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8000f76:	079b      	lsls	r3, r3, #30
 8000f78:	f53f af22 	bmi.w	8000dc0 <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f7c:	f7ff fcd4 	bl	8000928 <HAL_GetTick>
 8000f80:	1b80      	subs	r0, r0, r6
 8000f82:	2802      	cmp	r0, #2
 8000f84:	d9f6      	bls.n	8000f74 <HAL_RCC_OscConfig+0x1e8>
 8000f86:	e764      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_LSI_DISABLE();
 8000f88:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8000f8a:	f023 0301 	bic.w	r3, r3, #1
 8000f8e:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8000f90:	f7ff fcca 	bl	8000928 <HAL_GetTick>
 8000f94:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f96:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8000f98:	079f      	lsls	r7, r3, #30
 8000f9a:	f57f af11 	bpl.w	8000dc0 <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f9e:	f7ff fcc3 	bl	8000928 <HAL_GetTick>
 8000fa2:	1b80      	subs	r0, r0, r6
 8000fa4:	2802      	cmp	r0, #2
 8000fa6:	d9f6      	bls.n	8000f96 <HAL_RCC_OscConfig+0x20a>
 8000fa8:	e753      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
 8000faa:	bf00      	nop
 8000fac:	08005b44 	.word	0x08005b44
 8000fb0:	40023800 	.word	0x40023800
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8000fb4:	68a3      	ldr	r3, [r4, #8]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d906      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x23c>
 8000fba:	2b05      	cmp	r3, #5
 8000fbc:	d004      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x23c>
 8000fbe:	f240 2107 	movw	r1, #519	@ 0x207
 8000fc2:	487c      	ldr	r0, [pc, #496]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 8000fc4:	f7ff fc6a 	bl	800089c <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fc8:	4b7b      	ldr	r3, [pc, #492]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
 8000fca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fcc:	00d5      	lsls	r5, r2, #3
 8000fce:	d427      	bmi.n	8001020 <HAL_RCC_OscConfig+0x294>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fd0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 8000fd2:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fd4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000fd8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000fe4:	4d75      	ldr	r5, [pc, #468]	@ (80011bc <HAL_RCC_OscConfig+0x430>)
 8000fe6:	682b      	ldr	r3, [r5, #0]
 8000fe8:	05d8      	lsls	r0, r3, #23
 8000fea:	d51b      	bpl.n	8001024 <HAL_RCC_OscConfig+0x298>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fec:	68a3      	ldr	r3, [r4, #8]
 8000fee:	4d72      	ldr	r5, [pc, #456]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d127      	bne.n	8001044 <HAL_RCC_OscConfig+0x2b8>
 8000ff4:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	672b      	str	r3, [r5, #112]	@ 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ffc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001000:	f7ff fc92 	bl	8000928 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001004:	4e6c      	ldr	r6, [pc, #432]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
      tickstart = HAL_GetTick();
 8001006:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001008:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800100a:	079a      	lsls	r2, r3, #30
 800100c:	d53f      	bpl.n	800108e <HAL_RCC_OscConfig+0x302>
    if(pwrclkchanged == SET)
 800100e:	2f00      	cmp	r7, #0
 8001010:	f43f aeda 	beq.w	8000dc8 <HAL_RCC_OscConfig+0x3c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001014:	4a68      	ldr	r2, [pc, #416]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
 8001016:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001018:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800101c:	6413      	str	r3, [r2, #64]	@ 0x40
 800101e:	e6d3      	b.n	8000dc8 <HAL_RCC_OscConfig+0x3c>
  FlagStatus pwrclkchanged = RESET;
 8001020:	2700      	movs	r7, #0
 8001022:	e7df      	b.n	8000fe4 <HAL_RCC_OscConfig+0x258>
      PWR->CR1 |= PWR_CR1_DBP;
 8001024:	682b      	ldr	r3, [r5, #0]
 8001026:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800102a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800102c:	f7ff fc7c 	bl	8000928 <HAL_GetTick>
 8001030:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001032:	682b      	ldr	r3, [r5, #0]
 8001034:	05d9      	lsls	r1, r3, #23
 8001036:	d4d9      	bmi.n	8000fec <HAL_RCC_OscConfig+0x260>
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001038:	f7ff fc76 	bl	8000928 <HAL_GetTick>
 800103c:	1b80      	subs	r0, r0, r6
 800103e:	2864      	cmp	r0, #100	@ 0x64
 8001040:	d9f7      	bls.n	8001032 <HAL_RCC_OscConfig+0x2a6>
 8001042:	e706      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001044:	b9ab      	cbnz	r3, 8001072 <HAL_RCC_OscConfig+0x2e6>
 8001046:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001048:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800104c:	f023 0301 	bic.w	r3, r3, #1
 8001050:	672b      	str	r3, [r5, #112]	@ 0x70
 8001052:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001054:	f023 0304 	bic.w	r3, r3, #4
 8001058:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800105a:	f7ff fc65 	bl	8000928 <HAL_GetTick>
 800105e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001060:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001062:	079b      	lsls	r3, r3, #30
 8001064:	d5d3      	bpl.n	800100e <HAL_RCC_OscConfig+0x282>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001066:	f7ff fc5f 	bl	8000928 <HAL_GetTick>
 800106a:	1b80      	subs	r0, r0, r6
 800106c:	4540      	cmp	r0, r8
 800106e:	d9f7      	bls.n	8001060 <HAL_RCC_OscConfig+0x2d4>
 8001070:	e6ef      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001072:	2b05      	cmp	r3, #5
 8001074:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001076:	d103      	bne.n	8001080 <HAL_RCC_OscConfig+0x2f4>
 8001078:	f043 0304 	orr.w	r3, r3, #4
 800107c:	672b      	str	r3, [r5, #112]	@ 0x70
 800107e:	e7b9      	b.n	8000ff4 <HAL_RCC_OscConfig+0x268>
 8001080:	f023 0301 	bic.w	r3, r3, #1
 8001084:	672b      	str	r3, [r5, #112]	@ 0x70
 8001086:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8001088:	f023 0304 	bic.w	r3, r3, #4
 800108c:	e7b5      	b.n	8000ffa <HAL_RCC_OscConfig+0x26e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800108e:	f7ff fc4b 	bl	8000928 <HAL_GetTick>
 8001092:	1b40      	subs	r0, r0, r5
 8001094:	4540      	cmp	r0, r8
 8001096:	d9b7      	bls.n	8001008 <HAL_RCC_OscConfig+0x27c>
 8001098:	e6db      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800109a:	4d47      	ldr	r5, [pc, #284]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
 800109c:	68ab      	ldr	r3, [r5, #8]
 800109e:	f003 030c 	and.w	r3, r3, #12
 80010a2:	2b08      	cmp	r3, #8
 80010a4:	f43f ae76 	beq.w	8000d94 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010a8:	2a02      	cmp	r2, #2
 80010aa:	d171      	bne.n	8001190 <HAL_RCC_OscConfig+0x404>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80010ac:	69e3      	ldr	r3, [r4, #28]
 80010ae:	f433 0380 	bics.w	r3, r3, #4194304	@ 0x400000
 80010b2:	d004      	beq.n	80010be <HAL_RCC_OscConfig+0x332>
 80010b4:	f44f 7115 	mov.w	r1, #596	@ 0x254
 80010b8:	483e      	ldr	r0, [pc, #248]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 80010ba:	f7ff fbef 	bl	800089c <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80010be:	6a23      	ldr	r3, [r4, #32]
 80010c0:	3b02      	subs	r3, #2
 80010c2:	2b3d      	cmp	r3, #61	@ 0x3d
 80010c4:	d904      	bls.n	80010d0 <HAL_RCC_OscConfig+0x344>
 80010c6:	f240 2155 	movw	r1, #597	@ 0x255
 80010ca:	483a      	ldr	r0, [pc, #232]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 80010cc:	f7ff fbe6 	bl	800089c <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80010d0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80010d2:	3b32      	subs	r3, #50	@ 0x32
 80010d4:	f5b3 7fbf 	cmp.w	r3, #382	@ 0x17e
 80010d8:	d904      	bls.n	80010e4 <HAL_RCC_OscConfig+0x358>
 80010da:	f240 2156 	movw	r1, #598	@ 0x256
 80010de:	4835      	ldr	r0, [pc, #212]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 80010e0:	f7ff fbdc 	bl	800089c <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80010e4:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80010e6:	2a02      	cmp	r2, #2
 80010e8:	d00b      	beq.n	8001102 <HAL_RCC_OscConfig+0x376>
 80010ea:	2a08      	cmp	r2, #8
 80010ec:	d804      	bhi.n	80010f8 <HAL_RCC_OscConfig+0x36c>
 80010ee:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80010f2:	40d3      	lsrs	r3, r2
 80010f4:	07d8      	lsls	r0, r3, #31
 80010f6:	d404      	bmi.n	8001102 <HAL_RCC_OscConfig+0x376>
 80010f8:	f240 2157 	movw	r1, #599	@ 0x257
 80010fc:	482d      	ldr	r0, [pc, #180]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 80010fe:	f7ff fbcd 	bl	800089c <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8001102:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001104:	3b02      	subs	r3, #2
 8001106:	2b0d      	cmp	r3, #13
 8001108:	d904      	bls.n	8001114 <HAL_RCC_OscConfig+0x388>
 800110a:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800110e:	4829      	ldr	r0, [pc, #164]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 8001110:	f7ff fbc4 	bl	800089c <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8001114:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001116:	3b02      	subs	r3, #2
 8001118:	2b05      	cmp	r3, #5
 800111a:	d904      	bls.n	8001126 <HAL_RCC_OscConfig+0x39a>
 800111c:	f240 215a 	movw	r1, #602	@ 0x25a
 8001120:	4824      	ldr	r0, [pc, #144]	@ (80011b4 <HAL_RCC_OscConfig+0x428>)
 8001122:	f7ff fbbb 	bl	800089c <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8001126:	4d24      	ldr	r5, [pc, #144]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
 8001128:	682b      	ldr	r3, [r5, #0]
 800112a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800112e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001130:	f7ff fbfa 	bl	8000928 <HAL_GetTick>
 8001134:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001136:	682b      	ldr	r3, [r5, #0]
 8001138:	0199      	lsls	r1, r3, #6
 800113a:	d423      	bmi.n	8001184 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800113c:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8001140:	4313      	orrs	r3, r2
 8001142:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001144:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001148:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800114a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800114e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001150:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001154:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001156:	0852      	lsrs	r2, r2, #1
 8001158:	3a01      	subs	r2, #1
 800115a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800115e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001160:	682b      	ldr	r3, [r5, #0]
 8001162:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001166:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001168:	f7ff fbde 	bl	8000928 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800116c:	4d12      	ldr	r5, [pc, #72]	@ (80011b8 <HAL_RCC_OscConfig+0x42c>)
        tickstart = HAL_GetTick();
 800116e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001170:	682b      	ldr	r3, [r5, #0]
 8001172:	019a      	lsls	r2, r3, #6
 8001174:	f53f ae34 	bmi.w	8000de0 <HAL_RCC_OscConfig+0x54>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001178:	f7ff fbd6 	bl	8000928 <HAL_GetTick>
 800117c:	1b00      	subs	r0, r0, r4
 800117e:	2802      	cmp	r0, #2
 8001180:	d9f6      	bls.n	8001170 <HAL_RCC_OscConfig+0x3e4>
 8001182:	e666      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001184:	f7ff fbd0 	bl	8000928 <HAL_GetTick>
 8001188:	1b80      	subs	r0, r0, r6
 800118a:	2802      	cmp	r0, #2
 800118c:	d9d3      	bls.n	8001136 <HAL_RCC_OscConfig+0x3aa>
 800118e:	e660      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_PLL_DISABLE();
 8001190:	682b      	ldr	r3, [r5, #0]
 8001192:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001196:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001198:	f7ff fbc6 	bl	8000928 <HAL_GetTick>
 800119c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800119e:	682b      	ldr	r3, [r5, #0]
 80011a0:	019b      	lsls	r3, r3, #6
 80011a2:	f57f ae1d 	bpl.w	8000de0 <HAL_RCC_OscConfig+0x54>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011a6:	f7ff fbbf 	bl	8000928 <HAL_GetTick>
 80011aa:	1b00      	subs	r0, r0, r4
 80011ac:	2802      	cmp	r0, #2
 80011ae:	d9f6      	bls.n	800119e <HAL_RCC_OscConfig+0x412>
 80011b0:	e64f      	b.n	8000e52 <HAL_RCC_OscConfig+0xc6>
 80011b2:	bf00      	nop
 80011b4:	08005b44 	.word	0x08005b44
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40007000 	.word	0x40007000

080011c0 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011c0:	4913      	ldr	r1, [pc, #76]	@ (8001210 <HAL_RCC_GetSysClockFreq+0x50>)
{
 80011c2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011c4:	688b      	ldr	r3, [r1, #8]
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	2b04      	cmp	r3, #4
 80011cc:	d01b      	beq.n	8001206 <HAL_RCC_GetSysClockFreq+0x46>
 80011ce:	2b08      	cmp	r3, #8
 80011d0:	d11b      	bne.n	800120a <HAL_RCC_GetSysClockFreq+0x4a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80011d2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80011d4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011d6:	6849      	ldr	r1, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80011d8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80011dc:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011e0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80011e4:	bf1a      	itte	ne
 80011e6:	480b      	ldrne	r0, [pc, #44]	@ (8001214 <HAL_RCC_GetSysClockFreq+0x54>)
 80011e8:	2300      	movne	r3, #0
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011ea:	480b      	ldreq	r0, [pc, #44]	@ (8001218 <HAL_RCC_GetSysClockFreq+0x58>)
 80011ec:	fba1 0100 	umull	r0, r1, r1, r0
 80011f0:	f7ff f8c6 	bl	8000380 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 80011f4:	4b06      	ldr	r3, [pc, #24]	@ (8001210 <HAL_RCC_GetSysClockFreq+0x50>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80011fc:	3301      	adds	r3, #1
 80011fe:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001200:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001204:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001206:	4803      	ldr	r0, [pc, #12]	@ (8001214 <HAL_RCC_GetSysClockFreq+0x54>)
 8001208:	e7fc      	b.n	8001204 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSI_VALUE;
 800120a:	4803      	ldr	r0, [pc, #12]	@ (8001218 <HAL_RCC_GetSysClockFreq+0x58>)
  return sysclockfreq;
 800120c:	e7fa      	b.n	8001204 <HAL_RCC_GetSysClockFreq+0x44>
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800
 8001214:	007a1200 	.word	0x007a1200
 8001218:	00f42400 	.word	0x00f42400

0800121c <HAL_RCC_ClockConfig>:
{
 800121c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001220:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001222:	4604      	mov	r4, r0
 8001224:	b910      	cbnz	r0, 800122c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001226:	2001      	movs	r0, #1
}
 8001228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800122c:	6803      	ldr	r3, [r0, #0]
 800122e:	3b01      	subs	r3, #1
 8001230:	2b0e      	cmp	r3, #14
 8001232:	d904      	bls.n	800123e <HAL_RCC_ClockConfig+0x22>
 8001234:	f240 21ca 	movw	r1, #714	@ 0x2ca
 8001238:	486e      	ldr	r0, [pc, #440]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d8>)
 800123a:	f7ff fb2f 	bl	800089c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800123e:	2d0f      	cmp	r5, #15
 8001240:	d904      	bls.n	800124c <HAL_RCC_ClockConfig+0x30>
 8001242:	f240 21cb 	movw	r1, #715	@ 0x2cb
 8001246:	486b      	ldr	r0, [pc, #428]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d8>)
 8001248:	f7ff fb28 	bl	800089c <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800124c:	4a6a      	ldr	r2, [pc, #424]	@ (80013f8 <HAL_RCC_ClockConfig+0x1dc>)
 800124e:	6813      	ldr	r3, [r2, #0]
 8001250:	f003 030f 	and.w	r3, r3, #15
 8001254:	42ab      	cmp	r3, r5
 8001256:	d33c      	bcc.n	80012d2 <HAL_RCC_ClockConfig+0xb6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001258:	6822      	ldr	r2, [r4, #0]
 800125a:	0796      	lsls	r6, r2, #30
 800125c:	d444      	bmi.n	80012e8 <HAL_RCC_ClockConfig+0xcc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800125e:	6823      	ldr	r3, [r4, #0]
 8001260:	07d9      	lsls	r1, r3, #31
 8001262:	d46e      	bmi.n	8001342 <HAL_RCC_ClockConfig+0x126>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001264:	4a64      	ldr	r2, [pc, #400]	@ (80013f8 <HAL_RCC_ClockConfig+0x1dc>)
 8001266:	6813      	ldr	r3, [r2, #0]
 8001268:	f003 030f 	and.w	r3, r3, #15
 800126c:	42ab      	cmp	r3, r5
 800126e:	f200 809b 	bhi.w	80013a8 <HAL_RCC_ClockConfig+0x18c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001272:	6823      	ldr	r3, [r4, #0]
 8001274:	075a      	lsls	r2, r3, #29
 8001276:	f100 80a3 	bmi.w	80013c0 <HAL_RCC_ClockConfig+0x1a4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800127a:	6823      	ldr	r3, [r4, #0]
 800127c:	071b      	lsls	r3, r3, #28
 800127e:	d518      	bpl.n	80012b2 <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8001280:	6923      	ldr	r3, [r4, #16]
 8001282:	f433 5280 	bics.w	r2, r3, #4096	@ 0x1000
 8001286:	d00c      	beq.n	80012a2 <HAL_RCC_ClockConfig+0x86>
 8001288:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800128c:	f5b2 5fa0 	cmp.w	r2, #5120	@ 0x1400
 8001290:	d007      	beq.n	80012a2 <HAL_RCC_ClockConfig+0x86>
 8001292:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8001296:	d004      	beq.n	80012a2 <HAL_RCC_ClockConfig+0x86>
 8001298:	f240 313a 	movw	r1, #826	@ 0x33a
 800129c:	4855      	ldr	r0, [pc, #340]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d8>)
 800129e:	f7ff fafd 	bl	800089c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012a2:	4a56      	ldr	r2, [pc, #344]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
 80012a4:	6921      	ldr	r1, [r4, #16]
 80012a6:	6893      	ldr	r3, [r2, #8]
 80012a8:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80012ac:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80012b0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80012b2:	f7ff ff85 	bl	80011c0 <HAL_RCC_GetSysClockFreq>
 80012b6:	4b51      	ldr	r3, [pc, #324]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
 80012b8:	4a51      	ldr	r2, [pc, #324]	@ (8001400 <HAL_RCC_ClockConfig+0x1e4>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012c0:	5cd3      	ldrb	r3, [r2, r3]
 80012c2:	40d8      	lsrs	r0, r3
 80012c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001404 <HAL_RCC_ClockConfig+0x1e8>)
 80012c6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80012c8:	200f      	movs	r0, #15
 80012ca:	f7ff faf1 	bl	80008b0 <HAL_InitTick>
  return HAL_OK;
 80012ce:	2000      	movs	r0, #0
 80012d0:	e7aa      	b.n	8001228 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	6813      	ldr	r3, [r2, #0]
 80012d4:	f023 030f 	bic.w	r3, r3, #15
 80012d8:	432b      	orrs	r3, r5
 80012da:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012dc:	6813      	ldr	r3, [r2, #0]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	42ab      	cmp	r3, r5
 80012e4:	d19f      	bne.n	8001226 <HAL_RCC_ClockConfig+0xa>
 80012e6:	e7b7      	b.n	8001258 <HAL_RCC_ClockConfig+0x3c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012e8:	f012 0f04 	tst.w	r2, #4
 80012ec:	4b43      	ldr	r3, [pc, #268]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
 80012ee:	d003      	beq.n	80012f8 <HAL_RCC_ClockConfig+0xdc>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012f0:	6899      	ldr	r1, [r3, #8]
 80012f2:	f441 51e0 	orr.w	r1, r1, #7168	@ 0x1c00
 80012f6:	6099      	str	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012f8:	0710      	lsls	r0, r2, #28
 80012fa:	d503      	bpl.n	8001304 <HAL_RCC_ClockConfig+0xe8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8001302:	609a      	str	r2, [r3, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8001304:	68a3      	ldr	r3, [r4, #8]
 8001306:	f033 0280 	bics.w	r2, r3, #128	@ 0x80
 800130a:	d012      	beq.n	8001332 <HAL_RCC_ClockConfig+0x116>
 800130c:	f023 0220 	bic.w	r2, r3, #32
 8001310:	2a90      	cmp	r2, #144	@ 0x90
 8001312:	d00e      	beq.n	8001332 <HAL_RCC_ClockConfig+0x116>
 8001314:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8001318:	2aa0      	cmp	r2, #160	@ 0xa0
 800131a:	d00a      	beq.n	8001332 <HAL_RCC_ClockConfig+0x116>
 800131c:	f023 0210 	bic.w	r2, r3, #16
 8001320:	2ac0      	cmp	r2, #192	@ 0xc0
 8001322:	d006      	beq.n	8001332 <HAL_RCC_ClockConfig+0x116>
 8001324:	2bf0      	cmp	r3, #240	@ 0xf0
 8001326:	d004      	beq.n	8001332 <HAL_RCC_ClockConfig+0x116>
 8001328:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800132c:	4831      	ldr	r0, [pc, #196]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d8>)
 800132e:	f7ff fab5 	bl	800089c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001332:	4a32      	ldr	r2, [pc, #200]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
 8001334:	68a1      	ldr	r1, [r4, #8]
 8001336:	6893      	ldr	r3, [r2, #8]
 8001338:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800133c:	430b      	orrs	r3, r1
 800133e:	6093      	str	r3, [r2, #8]
 8001340:	e78d      	b.n	800125e <HAL_RCC_ClockConfig+0x42>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8001342:	6863      	ldr	r3, [r4, #4]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d904      	bls.n	8001352 <HAL_RCC_ClockConfig+0x136>
 8001348:	f240 21f6 	movw	r1, #758	@ 0x2f6
 800134c:	4829      	ldr	r0, [pc, #164]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d8>)
 800134e:	f7ff faa5 	bl	800089c <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001352:	6861      	ldr	r1, [r4, #4]
 8001354:	4b29      	ldr	r3, [pc, #164]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
 8001356:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001358:	681a      	ldr	r2, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800135a:	d11d      	bne.n	8001398 <HAL_RCC_ClockConfig+0x17c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001360:	f43f af61 	beq.w	8001226 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001364:	689a      	ldr	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001366:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800136a:	4f24      	ldr	r7, [pc, #144]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800136c:	f022 0203 	bic.w	r2, r2, #3
 8001370:	430a      	orrs	r2, r1
 8001372:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001374:	f7ff fad8 	bl	8000928 <HAL_GetTick>
 8001378:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	6862      	ldr	r2, [r4, #4]
 800137e:	f003 030c 	and.w	r3, r3, #12
 8001382:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001386:	f43f af6d 	beq.w	8001264 <HAL_RCC_ClockConfig+0x48>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800138a:	f7ff facd 	bl	8000928 <HAL_GetTick>
 800138e:	1b80      	subs	r0, r0, r6
 8001390:	4540      	cmp	r0, r8
 8001392:	d9f2      	bls.n	800137a <HAL_RCC_ClockConfig+0x15e>
        return HAL_TIMEOUT;
 8001394:	2003      	movs	r0, #3
 8001396:	e747      	b.n	8001228 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001398:	2902      	cmp	r1, #2
 800139a:	d102      	bne.n	80013a2 <HAL_RCC_ClockConfig+0x186>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800139c:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80013a0:	e7de      	b.n	8001360 <HAL_RCC_ClockConfig+0x144>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013a2:	f012 0f02 	tst.w	r2, #2
 80013a6:	e7db      	b.n	8001360 <HAL_RCC_ClockConfig+0x144>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013a8:	6813      	ldr	r3, [r2, #0]
 80013aa:	f023 030f 	bic.w	r3, r3, #15
 80013ae:	432b      	orrs	r3, r5
 80013b0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b2:	6813      	ldr	r3, [r2, #0]
 80013b4:	f003 030f 	and.w	r3, r3, #15
 80013b8:	42ab      	cmp	r3, r5
 80013ba:	f47f af34 	bne.w	8001226 <HAL_RCC_ClockConfig+0xa>
 80013be:	e758      	b.n	8001272 <HAL_RCC_ClockConfig+0x56>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80013c0:	68e3      	ldr	r3, [r4, #12]
 80013c2:	f433 5280 	bics.w	r2, r3, #4096	@ 0x1000
 80013c6:	d00c      	beq.n	80013e2 <HAL_RCC_ClockConfig+0x1c6>
 80013c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80013cc:	f5b2 5fa0 	cmp.w	r2, #5120	@ 0x1400
 80013d0:	d007      	beq.n	80013e2 <HAL_RCC_ClockConfig+0x1c6>
 80013d2:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 80013d6:	d004      	beq.n	80013e2 <HAL_RCC_ClockConfig+0x1c6>
 80013d8:	f240 3133 	movw	r1, #819	@ 0x333
 80013dc:	4805      	ldr	r0, [pc, #20]	@ (80013f4 <HAL_RCC_ClockConfig+0x1d8>)
 80013de:	f7ff fa5d 	bl	800089c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013e2:	4a06      	ldr	r2, [pc, #24]	@ (80013fc <HAL_RCC_ClockConfig+0x1e0>)
 80013e4:	68e1      	ldr	r1, [r4, #12]
 80013e6:	6893      	ldr	r3, [r2, #8]
 80013e8:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80013ec:	430b      	orrs	r3, r1
 80013ee:	6093      	str	r3, [r2, #8]
 80013f0:	e743      	b.n	800127a <HAL_RCC_ClockConfig+0x5e>
 80013f2:	bf00      	nop
 80013f4:	08005b44 	.word	0x08005b44
 80013f8:	40023c00 	.word	0x40023c00
 80013fc:	40023800 	.word	0x40023800
 8001400:	08005cf4 	.word	0x08005cf4
 8001404:	2000001c 	.word	0x2000001c

08001408 <HAL_RCCEx_PeriphCLKConfig>:
  uint32_t tmpreg1 = 0;
  uint32_t plli2sused = 0;
  uint32_t pllsaiused = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8001408:	6803      	ldr	r3, [r0, #0]
 800140a:	f023 4362 	bic.w	r3, r3, #3791650816	@ 0xe2000000
 800140e:	f023 0306 	bic.w	r3, r3, #6
{
 8001412:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001416:	4604      	mov	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8001418:	b91b      	cbnz	r3, 8001422 <HAL_RCCEx_PeriphCLKConfig+0x1a>
 800141a:	2174      	movs	r1, #116	@ 0x74
 800141c:	48a6      	ldr	r0, [pc, #664]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800141e:	f7ff fa3d 	bl	800089c <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001422:	6826      	ldr	r6, [r4, #0]
 8001424:	f016 0601 	ands.w	r6, r6, #1
 8001428:	d013      	beq.n	8001452 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 800142a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800142c:	f433 0300 	bics.w	r3, r3, #8388608	@ 0x800000
 8001430:	d003      	beq.n	800143a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001432:	217a      	movs	r1, #122	@ 0x7a
 8001434:	48a0      	ldr	r0, [pc, #640]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001436:	f7ff fa31 	bl	800089c <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800143a:	4ba0      	ldr	r3, [pc, #640]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800143c:	689a      	ldr	r2, [r3, #8]
 800143e:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	4332      	orrs	r2, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800144a:	fab6 f686 	clz	r6, r6
 800144e:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001450:	609a      	str	r2, [r3, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001452:	6825      	ldr	r5, [r4, #0]
 8001454:	f415 2500 	ands.w	r5, r5, #524288	@ 0x80000
 8001458:	d01a      	beq.n	8001490 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 800145a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800145c:	f433 1340 	bics.w	r3, r3, #3145728	@ 0x300000
 8001460:	d003      	beq.n	800146a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8001462:	218a      	movs	r1, #138	@ 0x8a
 8001464:	4894      	ldr	r0, [pc, #592]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001466:	f7ff fa19 	bl	800089c <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800146a:	4a94      	ldr	r2, [pc, #592]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800146c:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800146e:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001472:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001476:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
    {
      plli2sused = 1;
 800147a:	bf08      	it	eq
 800147c:	2601      	moveq	r6, #1
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800147e:	ea43 0305 	orr.w	r3, r3, r5
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001482:	bf16      	itet	ne
 8001484:	fab5 f585 	clzne	r5, r5
  uint32_t pllsaiused = 0;
 8001488:	2500      	moveq	r5, #0
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800148a:	096d      	lsrne	r5, r5, #5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800148c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001490:	6823      	ldr	r3, [r4, #0]
 8001492:	02d9      	lsls	r1, r3, #11
 8001494:	d518      	bpl.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8001496:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001498:	f433 0340 	bics.w	r3, r3, #12582912	@ 0xc00000
 800149c:	d003      	beq.n	80014a6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800149e:	219e      	movs	r1, #158	@ 0x9e
 80014a0:	4885      	ldr	r0, [pc, #532]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80014a2:	f7ff f9fb 	bl	800089c <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80014a6:	4985      	ldr	r1, [pc, #532]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80014a8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80014aa:	f8d1 308c 	ldr.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80014ae:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80014b2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80014b6:	ea43 0302 	orr.w	r3, r3, r2
 80014ba:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80014be:	f000 82ff 	beq.w	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80014c2:	2a00      	cmp	r2, #0
 80014c4:	bf08      	it	eq
 80014c6:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80014c8:	6823      	ldr	r3, [r4, #0]
  {
      plli2sused = 1;
 80014ca:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80014ce:	bf18      	it	ne
 80014d0:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80014d2:	069a      	lsls	r2, r3, #26
 80014d4:	d564      	bpl.n	80015a0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80014d6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80014d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014dc:	d02d      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 80014de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014e2:	d02a      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 80014e4:	f423 21a0 	bic.w	r1, r3, #327680	@ 0x50000
 80014e8:	4a75      	ldr	r2, [pc, #468]	@ (80016c0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80014ea:	4291      	cmp	r1, r2
 80014ec:	d025      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 80014ee:	f423 2110 	bic.w	r1, r3, #589824	@ 0x90000
 80014f2:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
 80014f6:	4291      	cmp	r1, r2
 80014f8:	d01f      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 80014fa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80014fe:	4971      	ldr	r1, [pc, #452]	@ (80016c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8001500:	428a      	cmp	r2, r1
 8001502:	d01a      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001504:	f423 1088 	bic.w	r0, r3, #1114112	@ 0x110000
 8001508:	f501 21c0 	add.w	r1, r1, #393216	@ 0x60000
 800150c:	4288      	cmp	r0, r1
 800150e:	d014      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001510:	f501 3100 	add.w	r1, r1, #131072	@ 0x20000
 8001514:	428a      	cmp	r2, r1
 8001516:	d010      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001518:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800151c:	428a      	cmp	r2, r1
 800151e:	d00c      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001520:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8001524:	428a      	cmp	r2, r1
 8001526:	d008      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001528:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152c:	4a66      	ldr	r2, [pc, #408]	@ (80016c8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d003      	beq.n	800153a <HAL_RCCEx_PeriphCLKConfig+0x132>
 8001532:	21b9      	movs	r1, #185	@ 0xb9
 8001534:	4860      	ldr	r0, [pc, #384]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001536:	f7ff f9b1 	bl	800089c <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	4b60      	ldr	r3, [pc, #384]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800153c:	4f63      	ldr	r7, [pc, #396]	@ (80016cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001540:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001544:	641a      	str	r2, [r3, #64]	@ 0x40
 8001546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001556:	603b      	str	r3, [r7, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001558:	f7ff f9e6 	bl	8000928 <HAL_GetTick>
 800155c:	4680      	mov	r8, r0

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	05db      	lsls	r3, r3, #23
 8001562:	f140 82af 	bpl.w	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
        return HAL_TIMEOUT;
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001566:	4f55      	ldr	r7, [pc, #340]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001568:	6b22      	ldr	r2, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800156a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800156c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8001570:	f040 82b3 	bne.w	8001ada <HAL_RCCEx_PeriphCLKConfig+0x6d2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001574:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001576:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800157a:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800157e:	4a4f      	ldr	r2, [pc, #316]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8001580:	f040 82d0 	bne.w	8001b24 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8001584:	6891      	ldr	r1, [r2, #8]
 8001586:	f023 4070 	bic.w	r0, r3, #4026531840	@ 0xf0000000
 800158a:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 800158e:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8001592:	4301      	orrs	r1, r0
 8001594:	6091      	str	r1, [r2, #8]
 8001596:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800159a:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800159c:	430b      	orrs	r3, r1
 800159e:	6713      	str	r3, [r2, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80015a0:	6823      	ldr	r3, [r4, #0]
 80015a2:	06da      	lsls	r2, r3, #27
 80015a4:	d514      	bpl.n	80015d0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 80015a6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80015a8:	f033 7380 	bics.w	r3, r3, #16777216	@ 0x1000000
 80015ac:	d003      	beq.n	80015b6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 80015ae:	21f3      	movs	r1, #243	@ 0xf3
 80015b0:	4841      	ldr	r0, [pc, #260]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80015b2:	f7ff f973 	bl	800089c <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80015b6:	4b41      	ldr	r3, [pc, #260]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80015b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80015bc:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80015c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80015c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80015c8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80015ca:	430a      	orrs	r2, r1
 80015cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80015d0:	6823      	ldr	r3, [r4, #0]
 80015d2:	045b      	lsls	r3, r3, #17
 80015d4:	d513      	bpl.n	80015fe <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80015d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80015d8:	f433 3280 	bics.w	r2, r3, #65536	@ 0x10000
 80015dc:	d006      	beq.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80015de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80015e2:	d003      	beq.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80015e4:	21fd      	movs	r1, #253	@ 0xfd
 80015e6:	4834      	ldr	r0, [pc, #208]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80015e8:	f7ff f958 	bl	800089c <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80015ec:	4a33      	ldr	r2, [pc, #204]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80015ee:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80015f0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80015f4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80015f8:	430b      	orrs	r3, r1
 80015fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80015fe:	6823      	ldr	r3, [r4, #0]
 8001600:	041f      	lsls	r7, r3, #16
 8001602:	d514      	bpl.n	800162e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8001604:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8001606:	f433 2280 	bics.w	r2, r3, #262144	@ 0x40000
 800160a:	d007      	beq.n	800161c <HAL_RCCEx_PeriphCLKConfig+0x214>
 800160c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001610:	d004      	beq.n	800161c <HAL_RCCEx_PeriphCLKConfig+0x214>
 8001612:	f240 1107 	movw	r1, #263	@ 0x107
 8001616:	4828      	ldr	r0, [pc, #160]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001618:	f7ff f940 	bl	800089c <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800161c:	4a27      	ldr	r2, [pc, #156]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800161e:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8001620:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001624:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001628:	430b      	orrs	r3, r1
 800162a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800162e:	6823      	ldr	r3, [r4, #0]
 8001630:	03d8      	lsls	r0, r3, #15
 8001632:	d514      	bpl.n	800165e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8001634:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8001636:	f433 1280 	bics.w	r2, r3, #1048576	@ 0x100000
 800163a:	d007      	beq.n	800164c <HAL_RCCEx_PeriphCLKConfig+0x244>
 800163c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001640:	d004      	beq.n	800164c <HAL_RCCEx_PeriphCLKConfig+0x244>
 8001642:	f240 1111 	movw	r1, #273	@ 0x111
 8001646:	481c      	ldr	r0, [pc, #112]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001648:	f7ff f928 	bl	800089c <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800164c:	4a1b      	ldr	r2, [pc, #108]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800164e:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8001650:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001654:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001658:	430b      	orrs	r3, r1
 800165a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800165e:	6823      	ldr	r3, [r4, #0]
 8001660:	0399      	lsls	r1, r3, #14
 8001662:	d514      	bpl.n	800168e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8001664:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8001666:	f433 0280 	bics.w	r2, r3, #4194304	@ 0x400000
 800166a:	d007      	beq.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x274>
 800166c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001670:	d004      	beq.n	800167c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8001672:	f240 111b 	movw	r1, #283	@ 0x11b
 8001676:	4810      	ldr	r0, [pc, #64]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8001678:	f7ff f910 	bl	800089c <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800167c:	4a0f      	ldr	r2, [pc, #60]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800167e:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8001680:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001684:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001688:	430b      	orrs	r3, r1
 800168a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800168e:	6823      	ldr	r3, [r4, #0]
 8001690:	065a      	lsls	r2, r3, #25
 8001692:	d51d      	bpl.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8001694:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001696:	2b03      	cmp	r3, #3
 8001698:	d904      	bls.n	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 800169a:	f240 1125 	movw	r1, #293	@ 0x125
 800169e:	4806      	ldr	r0, [pc, #24]	@ (80016b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80016a0:	f7ff f8fc 	bl	800089c <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80016a4:	4a05      	ldr	r2, [pc, #20]	@ (80016bc <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 80016a6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80016a8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80016ac:	f023 0303 	bic.w	r3, r3, #3
 80016b0:	430b      	orrs	r3, r1
 80016b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016b6:	e00b      	b.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 80016b8:	08005bbb 	.word	0x08005bbb
 80016bc:	40023800 	.word	0x40023800
 80016c0:	00020300 	.word	0x00020300
 80016c4:	00080300 	.word	0x00080300
 80016c8:	001c0300 	.word	0x001c0300
 80016cc:	40007000 	.word	0x40007000
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80016d0:	6823      	ldr	r3, [r4, #0]
 80016d2:	061b      	lsls	r3, r3, #24
 80016d4:	d518      	bpl.n	8001708 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80016d6:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80016d8:	b16b      	cbz	r3, 80016f6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 80016da:	3b04      	subs	r3, #4
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d805      	bhi.n	80016ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 80016e0:	f240 1211 	movw	r2, #273	@ 0x111
 80016e4:	fa22 f303 	lsr.w	r3, r2, r3
 80016e8:	07df      	lsls	r7, r3, #31
 80016ea:	d404      	bmi.n	80016f6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
 80016ec:	f240 112f 	movw	r1, #303	@ 0x12f
 80016f0:	48ab      	ldr	r0, [pc, #684]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80016f2:	f7ff f8d3 	bl	800089c <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80016f6:	4aab      	ldr	r2, [pc, #684]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80016f8:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80016fa:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80016fe:	f023 030c 	bic.w	r3, r3, #12
 8001702:	430b      	orrs	r3, r1
 8001704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	05d8      	lsls	r0, r3, #23
 800170c:	d511      	bpl.n	8001732 <HAL_RCCEx_PeriphCLKConfig+0x32a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 800170e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001710:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
 8001714:	d004      	beq.n	8001720 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8001716:	f240 1139 	movw	r1, #313	@ 0x139
 800171a:	48a1      	ldr	r0, [pc, #644]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800171c:	f7ff f8be 	bl	800089c <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001720:	4aa0      	ldr	r2, [pc, #640]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8001722:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8001724:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001728:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800172c:	430b      	orrs	r3, r1
 800172e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001732:	6823      	ldr	r3, [r4, #0]
 8001734:	0599      	lsls	r1, r3, #22
 8001736:	d511      	bpl.n	800175c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8001738:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800173a:	f033 03c0 	bics.w	r3, r3, #192	@ 0xc0
 800173e:	d004      	beq.n	800174a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8001740:	f240 1143 	movw	r1, #323	@ 0x143
 8001744:	4896      	ldr	r0, [pc, #600]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001746:	f7ff f8a9 	bl	800089c <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800174a:	4a96      	ldr	r2, [pc, #600]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 800174c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800174e:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001752:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001756:	430b      	orrs	r3, r1
 8001758:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800175c:	6823      	ldr	r3, [r4, #0]
 800175e:	055a      	lsls	r2, r3, #21
 8001760:	d511      	bpl.n	8001786 <HAL_RCCEx_PeriphCLKConfig+0x37e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8001762:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001764:	f433 7340 	bics.w	r3, r3, #768	@ 0x300
 8001768:	d004      	beq.n	8001774 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800176a:	f240 114d 	movw	r1, #333	@ 0x14d
 800176e:	488c      	ldr	r0, [pc, #560]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001770:	f7ff f894 	bl	800089c <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001774:	4a8b      	ldr	r2, [pc, #556]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8001776:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8001778:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800177c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001780:	430b      	orrs	r3, r1
 8001782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001786:	6823      	ldr	r3, [r4, #0]
 8001788:	051b      	lsls	r3, r3, #20
 800178a:	d511      	bpl.n	80017b0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800178c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800178e:	f433 6340 	bics.w	r3, r3, #3072	@ 0xc00
 8001792:	d004      	beq.n	800179e <HAL_RCCEx_PeriphCLKConfig+0x396>
 8001794:	f240 1157 	movw	r1, #343	@ 0x157
 8001798:	4881      	ldr	r0, [pc, #516]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800179a:	f7ff f87f 	bl	800089c <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800179e:	4a81      	ldr	r2, [pc, #516]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80017a0:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80017a2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80017a6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80017aa:	430b      	orrs	r3, r1
 80017ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80017b0:	6823      	ldr	r3, [r4, #0]
 80017b2:	04df      	lsls	r7, r3, #19
 80017b4:	d511      	bpl.n	80017da <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 80017b6:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80017b8:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
 80017bc:	d004      	beq.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80017be:	f240 1161 	movw	r1, #353	@ 0x161
 80017c2:	4877      	ldr	r0, [pc, #476]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80017c4:	f7ff f86a 	bl	800089c <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80017c8:	4a76      	ldr	r2, [pc, #472]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80017ca:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80017cc:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80017d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017d4:	430b      	orrs	r3, r1
 80017d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80017da:	6823      	ldr	r3, [r4, #0]
 80017dc:	0498      	lsls	r0, r3, #18
 80017de:	d511      	bpl.n	8001804 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 80017e0:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80017e2:	f433 4340 	bics.w	r3, r3, #49152	@ 0xc000
 80017e6:	d004      	beq.n	80017f2 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80017e8:	f240 116b 	movw	r1, #363	@ 0x16b
 80017ec:	486c      	ldr	r0, [pc, #432]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80017ee:	f7ff f855 	bl	800089c <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80017f2:	4a6c      	ldr	r2, [pc, #432]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80017f4:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80017f6:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80017fa:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017fe:	430b      	orrs	r3, r1
 8001800:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001804:	6823      	ldr	r3, [r4, #0]
 8001806:	0259      	lsls	r1, r3, #9
 8001808:	d511      	bpl.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x426>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 800180a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800180c:	f033 6380 	bics.w	r3, r3, #67108864	@ 0x4000000
 8001810:	d004      	beq.n	800181c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8001812:	f240 1175 	movw	r1, #373	@ 0x175
 8001816:	4862      	ldr	r0, [pc, #392]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001818:	f7ff f840 	bl	800089c <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800181c:	4a61      	ldr	r2, [pc, #388]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 800181e:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8001820:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001824:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001828:	430b      	orrs	r3, r1
 800182a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800182e:	6823      	ldr	r3, [r4, #0]
 8001830:	029a      	lsls	r2, r3, #10
 8001832:	d515      	bpl.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8001834:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001836:	f033 6300 	bics.w	r3, r3, #134217728	@ 0x8000000
 800183a:	d004      	beq.n	8001846 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800183c:	f240 117f 	movw	r1, #383	@ 0x17f
 8001840:	4857      	ldr	r0, [pc, #348]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001842:	f7ff f82b 	bl	800089c <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001846:	4957      	ldr	r1, [pc, #348]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8001848:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800184a:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 800184e:	f1b2 6f00 	cmp.w	r2, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001852:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
      pllsaiused = 1;
 8001856:	bf08      	it	eq
 8001858:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800185a:	4313      	orrs	r3, r2
 800185c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001860:	6823      	ldr	r3, [r4, #0]
  {
    pllsaiused = 1;
 8001862:	f013 0f08 	tst.w	r3, #8
 8001866:	bf18      	it	ne
 8001868:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800186a:	035b      	lsls	r3, r3, #13
 800186c:	d511      	bpl.n	8001892 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 800186e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8001870:	f033 7340 	bics.w	r3, r3, #50331648	@ 0x3000000
 8001874:	d004      	beq.n	8001880 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8001876:	f240 1197 	movw	r1, #407	@ 0x197
 800187a:	4849      	ldr	r0, [pc, #292]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800187c:	f7ff f80e 	bl	800089c <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001880:	4a48      	ldr	r2, [pc, #288]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8001882:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8001884:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001888:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800188c:	430b      	orrs	r3, r1
 800188e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001892:	6823      	ldr	r3, [r4, #0]
 8001894:	021f      	lsls	r7, r3, #8
 8001896:	d513      	bpl.n	80018c0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8001898:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800189c:	f033 5380 	bics.w	r3, r3, #268435456	@ 0x10000000
 80018a0:	d004      	beq.n	80018ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80018a2:	f240 11a1 	movw	r1, #417	@ 0x1a1
 80018a6:	483e      	ldr	r0, [pc, #248]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80018a8:	f7fe fff8 	bl	800089c <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80018ac:	4a3d      	ldr	r2, [pc, #244]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80018ae:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80018b2:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80018b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018ba:	430b      	orrs	r3, r1
 80018bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80018c0:	6823      	ldr	r3, [r4, #0]
 80018c2:	0158      	lsls	r0, r3, #5
 80018c4:	d513      	bpl.n	80018ee <HAL_RCCEx_PeriphCLKConfig+0x4e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 80018c6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80018ca:	f033 5300 	bics.w	r3, r3, #536870912	@ 0x20000000
 80018ce:	d004      	beq.n	80018da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80018d0:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 80018d4:	4832      	ldr	r0, [pc, #200]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80018d6:	f7fe ffe1 	bl	800089c <assert_failed>

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80018da:	4a32      	ldr	r2, [pc, #200]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80018dc:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 80018e0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80018e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80018e8:	430b      	orrs	r3, r1
 80018ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80018ee:	6823      	ldr	r3, [r4, #0]
 80018f0:	0119      	lsls	r1, r3, #4
 80018f2:	d513      	bpl.n	800191c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 80018f4:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 80018f8:	f033 7300 	bics.w	r3, r3, #33554432	@ 0x2000000
 80018fc:	d004      	beq.n	8001908 <HAL_RCCEx_PeriphCLKConfig+0x500>
 80018fe:	f44f 71db 	mov.w	r1, #438	@ 0x1b6
 8001902:	4827      	ldr	r0, [pc, #156]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001904:	f7fe ffca 	bl	800089c <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001908:	4a26      	ldr	r2, [pc, #152]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 800190a:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 800190e:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001912:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8001916:	430b      	orrs	r3, r1
 8001918:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800191c:	6823      	ldr	r3, [r4, #0]
 800191e:	00da      	lsls	r2, r3, #3
 8001920:	d513      	bpl.n	800194a <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 8001922:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
 8001926:	f033 6380 	bics.w	r3, r3, #67108864	@ 0x4000000
 800192a:	d004      	beq.n	8001936 <HAL_RCCEx_PeriphCLKConfig+0x52e>
 800192c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8001930:	481b      	ldr	r0, [pc, #108]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001932:	f7fe ffb3 	bl	800089c <assert_failed>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001936:	4a1b      	ldr	r2, [pc, #108]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8001938:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 800193c:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001940:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001944:	430b      	orrs	r3, r1
 8001946:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800194a:	2e01      	cmp	r6, #1
 800194c:	f000 80f2 	beq.w	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8001950:	6823      	ldr	r3, [r4, #0]
 8001952:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001956:	f000 80ed 	beq.w	8001b34 <HAL_RCCEx_PeriphCLKConfig+0x72c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800195a:	2d01      	cmp	r5, #1
 800195c:	f040 80ae 	bne.w	8001abc <HAL_RCCEx_PeriphCLKConfig+0x6b4>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001960:	4d10      	ldr	r5, [pc, #64]	@ (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 8001962:	682b      	ldr	r3, [r5, #0]
 8001964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001968:	602b      	str	r3, [r5, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800196a:	f7fe ffdd 	bl	8000928 <HAL_GetTick>
 800196e:	4606      	mov	r6, r0

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001970:	682b      	ldr	r3, [r5, #0]
 8001972:	009f      	lsls	r7, r3, #2
 8001974:	f100 81af 	bmi.w	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
        return HAL_TIMEOUT;
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8001978:	6963      	ldr	r3, [r4, #20]
 800197a:	3b32      	subs	r3, #50	@ 0x32
 800197c:	f5b3 7fbf 	cmp.w	r3, #382	@ 0x17e
 8001980:	d904      	bls.n	800198c <HAL_RCCEx_PeriphCLKConfig+0x584>
 8001982:	f240 2146 	movw	r1, #582	@ 0x246
 8001986:	4806      	ldr	r0, [pc, #24]	@ (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8001988:	f7fe ff88 	bl	800089c <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800198c:	6823      	ldr	r3, [r4, #0]
 800198e:	031d      	lsls	r5, r3, #12
 8001990:	d501      	bpl.n	8001996 <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8001992:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001994:	b142      	cbz	r2, 80019a8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
 8001996:	02d8      	lsls	r0, r3, #11
 8001998:	d534      	bpl.n	8001a04 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800199a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800199c:	bb93      	cbnz	r3, 8001a04 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 800199e:	e003      	b.n	80019a8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
 80019a0:	08005bbb 	.word	0x08005bbb
 80019a4:	40023800 	.word	0x40023800
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 80019a8:	69a3      	ldr	r3, [r4, #24]
 80019aa:	3b02      	subs	r3, #2
 80019ac:	2b0d      	cmp	r3, #13
 80019ae:	d904      	bls.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0x5b2>
 80019b0:	f240 214d 	movw	r1, #589	@ 0x24d
 80019b4:	485d      	ldr	r0, [pc, #372]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x724>)
 80019b6:	f7fe ff71 	bl	800089c <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 80019ba:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80019bc:	3b01      	subs	r3, #1
 80019be:	2b1f      	cmp	r3, #31
 80019c0:	d904      	bls.n	80019cc <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80019c2:	f240 214f 	movw	r1, #591	@ 0x24f
 80019c6:	4859      	ldr	r0, [pc, #356]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x724>)
 80019c8:	f7fe ff68 	bl	800089c <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80019cc:	4a58      	ldr	r2, [pc, #352]	@ (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x728>)
 80019ce:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80019d2:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80019d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019da:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 80019de:	430b      	orrs	r3, r1
 80019e0:	6961      	ldr	r1, [r4, #20]
 80019e2:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80019e6:	69a1      	ldr	r1, [r4, #24]
 80019e8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80019ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80019f0:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 80019f4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80019f6:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80019fa:	3901      	subs	r1, #1
 80019fc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a00:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8001a04:	6823      	ldr	r3, [r4, #0]
 8001a06:	0299      	lsls	r1, r3, #10
 8001a08:	d51d      	bpl.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x63e>
 8001a0a:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8001a0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001a10:	d119      	bne.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x63e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8001a12:	6a23      	ldr	r3, [r4, #32]
 8001a14:	2b03      	cmp	r3, #3
 8001a16:	d904      	bls.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8001a18:	f240 2162 	movw	r1, #610	@ 0x262
 8001a1c:	4843      	ldr	r0, [pc, #268]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x724>)
 8001a1e:	f7fe ff3d 	bl	800089c <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001a22:	4a43      	ldr	r2, [pc, #268]	@ (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x728>)
 8001a24:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8001a28:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8001a2c:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001a30:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8001a34:	430b      	orrs	r3, r1
 8001a36:	6961      	ldr	r1, [r4, #20]
 8001a38:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001a3c:	6a21      	ldr	r1, [r4, #32]
 8001a3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001a42:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	071a      	lsls	r2, r3, #28
 8001a4a:	d52b      	bpl.n	8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 8001a4c:	69e3      	ldr	r3, [r4, #28]
 8001a4e:	3b02      	subs	r3, #2
 8001a50:	2b05      	cmp	r3, #5
 8001a52:	d904      	bls.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x656>
 8001a54:	f240 2171 	movw	r1, #625	@ 0x271
 8001a58:	4834      	ldr	r0, [pc, #208]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x724>)
 8001a5a:	f7fe ff1f 	bl	800089c <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 8001a5e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001a60:	f433 3340 	bics.w	r3, r3, #196608	@ 0x30000
 8001a64:	d004      	beq.n	8001a70 <HAL_RCCEx_PeriphCLKConfig+0x668>
 8001a66:	f240 2172 	movw	r1, #626	@ 0x272
 8001a6a:	4830      	ldr	r0, [pc, #192]	@ (8001b2c <HAL_RCCEx_PeriphCLKConfig+0x724>)
 8001a6c:	f7fe ff16 	bl	800089c <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001a70:	4a2f      	ldr	r2, [pc, #188]	@ (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x728>)
 8001a72:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8001a76:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8001a7a:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a82:	430b      	orrs	r3, r1
 8001a84:	6961      	ldr	r1, [r4, #20]
 8001a86:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001a8a:	69e1      	ldr	r1, [r4, #28]
 8001a8c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8001a94:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001a98:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001a9a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001a9e:	430b      	orrs	r3, r1
 8001aa0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8001aa4:	4c22      	ldr	r4, [pc, #136]	@ (8001b30 <HAL_RCCEx_PeriphCLKConfig+0x728>)
 8001aa6:	6823      	ldr	r3, [r4, #0]
 8001aa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aac:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aae:	f7fe ff3b 	bl	8000928 <HAL_GetTick>
 8001ab2:	4605      	mov	r5, r0

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001ab4:	6823      	ldr	r3, [r4, #0]
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	f140 8114 	bpl.w	8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001abc:	2000      	movs	r0, #0
 8001abe:	e009      	b.n	8001ad4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      plli2sused = 1;
 8001ac0:	2601      	movs	r6, #1
 8001ac2:	e501      	b.n	80014c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ac4:	f7fe ff30 	bl	8000928 <HAL_GetTick>
 8001ac8:	eba0 0008 	sub.w	r0, r0, r8
 8001acc:	2864      	cmp	r0, #100	@ 0x64
 8001ace:	f67f ad46 	bls.w	800155e <HAL_RCCEx_PeriphCLKConfig+0x156>
        return HAL_TIMEOUT;
 8001ad2:	2003      	movs	r0, #3
}
 8001ad4:	b003      	add	sp, #12
 8001ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ada:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	f43f ad48 	beq.w	8001574 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ae4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ae6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001aec:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001af0:	673a      	str	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001af2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001af4:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001af8:	673a      	str	r2, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 8001afa:	673b      	str	r3, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001afc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001afe:	07d8      	lsls	r0, r3, #31
 8001b00:	f57f ad38 	bpl.w	8001574 <HAL_RCCEx_PeriphCLKConfig+0x16c>
        tickstart = HAL_GetTick();
 8001b04:	f7fe ff10 	bl	8000928 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b08:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8001b0c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b10:	0799      	lsls	r1, r3, #30
 8001b12:	f53f ad2f 	bmi.w	8001574 <HAL_RCCEx_PeriphCLKConfig+0x16c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b16:	f7fe ff07 	bl	8000928 <HAL_GetTick>
 8001b1a:	eba0 0008 	sub.w	r0, r0, r8
 8001b1e:	4548      	cmp	r0, r9
 8001b20:	d9f5      	bls.n	8001b0e <HAL_RCCEx_PeriphCLKConfig+0x706>
 8001b22:	e7d6      	b.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b24:	6891      	ldr	r1, [r2, #8]
 8001b26:	f421 11f8 	bic.w	r1, r1, #2031616	@ 0x1f0000
 8001b2a:	e533      	b.n	8001594 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8001b2c:	08005bbb 	.word	0x08005bbb
 8001b30:	40023800 	.word	0x40023800
    __HAL_RCC_PLLI2S_DISABLE();
 8001b34:	4e6f      	ldr	r6, [pc, #444]	@ (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8001b36:	6833      	ldr	r3, [r6, #0]
 8001b38:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001b3c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001b3e:	f7fe fef3 	bl	8000928 <HAL_GetTick>
 8001b42:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b44:	6833      	ldr	r3, [r6, #0]
 8001b46:	011b      	lsls	r3, r3, #4
 8001b48:	f100 80be 	bmi.w	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8001b4c:	6863      	ldr	r3, [r4, #4]
 8001b4e:	3b32      	subs	r3, #50	@ 0x32
 8001b50:	f5b3 7fbf 	cmp.w	r3, #382	@ 0x17e
 8001b54:	d904      	bls.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x758>
 8001b56:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8001b5a:	4867      	ldr	r0, [pc, #412]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001b5c:	f7fe fe9e 	bl	800089c <assert_failed>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001b60:	6823      	ldr	r3, [r4, #0]
 8001b62:	07df      	lsls	r7, r3, #31
 8001b64:	d51c      	bpl.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x798>
 8001b66:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b68:	b9d3      	cbnz	r3, 8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x798>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8001b6a:	68a3      	ldr	r3, [r4, #8]
 8001b6c:	3b02      	subs	r3, #2
 8001b6e:	2b05      	cmp	r3, #5
 8001b70:	d904      	bls.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x774>
 8001b72:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8001b76:	4860      	ldr	r0, [pc, #384]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001b78:	f7fe fe90 	bl	800089c <assert_failed>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001b7c:	4a5d      	ldr	r2, [pc, #372]	@ (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8001b7e:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001b82:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001b86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b8a:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8001b8e:	430b      	orrs	r3, r1
 8001b90:	6861      	ldr	r1, [r4, #4]
 8001b92:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001b96:	68a1      	ldr	r1, [r4, #8]
 8001b98:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8001b9c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	031e      	lsls	r6, r3, #12
 8001ba4:	d503      	bpl.n	8001bae <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8001ba6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001ba8:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8001bac:	d005      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x7b2>
 8001bae:	02d8      	lsls	r0, r3, #11
 8001bb0:	d530      	bpl.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x80c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001bb2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001bb4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bb8:	d12c      	bne.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x80c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8001bba:	68e3      	ldr	r3, [r4, #12]
 8001bbc:	3b02      	subs	r3, #2
 8001bbe:	2b0d      	cmp	r3, #13
 8001bc0:	d904      	bls.n	8001bcc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
 8001bc2:	f44f 71f9 	mov.w	r1, #498	@ 0x1f2
 8001bc6:	484c      	ldr	r0, [pc, #304]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001bc8:	f7fe fe68 	bl	800089c <assert_failed>
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8001bcc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	2b1f      	cmp	r3, #31
 8001bd2:	d904      	bls.n	8001bde <HAL_RCCEx_PeriphCLKConfig+0x7d6>
 8001bd4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001bd8:	4847      	ldr	r0, [pc, #284]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001bda:	f7fe fe5f 	bl	800089c <assert_failed>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001bde:	4a45      	ldr	r2, [pc, #276]	@ (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8001be0:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001be4:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001be8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bec:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8001bf0:	430b      	orrs	r3, r1
 8001bf2:	6861      	ldr	r1, [r4, #4]
 8001bf4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001bf8:	68e1      	ldr	r1, [r4, #12]
 8001bfa:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001bfe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001c02:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8001c06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001c08:	f021 011f 	bic.w	r1, r1, #31
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	430b      	orrs	r3, r1
 8001c10:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001c14:	6823      	ldr	r3, [r4, #0]
 8001c16:	01d9      	lsls	r1, r3, #7
 8001c18:	d519      	bpl.n	8001c4e <HAL_RCCEx_PeriphCLKConfig+0x846>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8001c1a:	6923      	ldr	r3, [r4, #16]
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d904      	bls.n	8001c2a <HAL_RCCEx_PeriphCLKConfig+0x822>
 8001c20:	f240 2107 	movw	r1, #519	@ 0x207
 8001c24:	4834      	ldr	r0, [pc, #208]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001c26:	f7fe fe39 	bl	800089c <assert_failed>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001c2a:	4a32      	ldr	r2, [pc, #200]	@ (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8001c2c:	f8d2 3084 	ldr.w	r3, [r2, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001c30:	f8d2 1084 	ldr.w	r1, [r2, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001c34:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001c38:	f001 41e0 	and.w	r1, r1, #1879048192	@ 0x70000000
 8001c3c:	430b      	orrs	r3, r1
 8001c3e:	6861      	ldr	r1, [r4, #4]
 8001c40:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001c44:	6921      	ldr	r1, [r4, #16]
 8001c46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001c4a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001c4e:	6823      	ldr	r3, [r4, #0]
 8001c50:	019a      	lsls	r2, r3, #6
 8001c52:	d527      	bpl.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x89c>
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8001c54:	6923      	ldr	r3, [r4, #16]
 8001c56:	2b03      	cmp	r3, #3
 8001c58:	d904      	bls.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x85c>
 8001c5a:	f240 2116 	movw	r1, #534	@ 0x216
 8001c5e:	4826      	ldr	r0, [pc, #152]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001c60:	f7fe fe1c 	bl	800089c <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8001c64:	68a3      	ldr	r3, [r4, #8]
 8001c66:	3b02      	subs	r3, #2
 8001c68:	2b05      	cmp	r3, #5
 8001c6a:	d904      	bls.n	8001c76 <HAL_RCCEx_PeriphCLKConfig+0x86e>
 8001c6c:	f240 2117 	movw	r1, #535	@ 0x217
 8001c70:	4821      	ldr	r0, [pc, #132]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001c72:	f7fe fe13 	bl	800089c <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8001c76:	68e3      	ldr	r3, [r4, #12]
 8001c78:	3b02      	subs	r3, #2
 8001c7a:	2b0d      	cmp	r3, #13
 8001c7c:	d904      	bls.n	8001c88 <HAL_RCCEx_PeriphCLKConfig+0x880>
 8001c7e:	f44f 7106 	mov.w	r1, #536	@ 0x218
 8001c82:	481d      	ldr	r0, [pc, #116]	@ (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8001c84:	f7fe fe0a 	bl	800089c <assert_failed>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001c88:	6923      	ldr	r3, [r4, #16]
 8001c8a:	6862      	ldr	r2, [r4, #4]
 8001c8c:	041b      	lsls	r3, r3, #16
 8001c8e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001c92:	68e2      	ldr	r2, [r4, #12]
 8001c94:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001c98:	68a2      	ldr	r2, [r4, #8]
 8001c9a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001c9e:	4a15      	ldr	r2, [pc, #84]	@ (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8001ca0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001ca4:	4e13      	ldr	r6, [pc, #76]	@ (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8001ca6:	6833      	ldr	r3, [r6, #0]
 8001ca8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001cac:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8001cae:	f7fe fe3b 	bl	8000928 <HAL_GetTick>
 8001cb2:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001cb4:	6833      	ldr	r3, [r6, #0]
 8001cb6:	011b      	lsls	r3, r3, #4
 8001cb8:	f53f ae4f 	bmi.w	800195a <HAL_RCCEx_PeriphCLKConfig+0x552>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001cbc:	f7fe fe34 	bl	8000928 <HAL_GetTick>
 8001cc0:	1bc0      	subs	r0, r0, r7
 8001cc2:	2864      	cmp	r0, #100	@ 0x64
 8001cc4:	d9f6      	bls.n	8001cb4 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
 8001cc6:	e704      	b.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001cc8:	f7fe fe2e 	bl	8000928 <HAL_GetTick>
 8001ccc:	1bc0      	subs	r0, r0, r7
 8001cce:	2864      	cmp	r0, #100	@ 0x64
 8001cd0:	f67f af38 	bls.w	8001b44 <HAL_RCCEx_PeriphCLKConfig+0x73c>
 8001cd4:	e6fd      	b.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001cd6:	f7fe fe27 	bl	8000928 <HAL_GetTick>
 8001cda:	1b80      	subs	r0, r0, r6
 8001cdc:	2864      	cmp	r0, #100	@ 0x64
 8001cde:	f67f ae47 	bls.w	8001970 <HAL_RCCEx_PeriphCLKConfig+0x568>
 8001ce2:	e6f6      	b.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001ce4:	f7fe fe20 	bl	8000928 <HAL_GetTick>
 8001ce8:	1b40      	subs	r0, r0, r5
 8001cea:	2864      	cmp	r0, #100	@ 0x64
 8001cec:	f67f aee2 	bls.w	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8001cf0:	e6ef      	b.n	8001ad2 <HAL_RCCEx_PeriphCLKConfig+0x6ca>
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	08005bbb 	.word	0x08005bbb

08001cfc <pthread_create>:

int pthread_create( pthread_t * thread,
                    const pthread_attr_t * attr,
                    void *( *startroutine )( void * ),
                    void * arg )
{
 8001cfc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001d00:	4606      	mov	r6, r0
    int iStatus = 0;
    pthread_internal_t * pxThread = NULL;
    struct sched_param xSchedParam = { .sched_priority = tskIDLE_PRIORITY };

    /* Allocate memory for new thread object. */
    pxThread = ( pthread_internal_t * ) pvPortMalloc( sizeof( pthread_internal_t ) );
 8001d02:	20b4      	movs	r0, #180	@ 0xb4
{
 8001d04:	460d      	mov	r5, r1
 8001d06:	4617      	mov	r7, r2
 8001d08:	4698      	mov	r8, r3
    pxThread = ( pthread_internal_t * ) pvPortMalloc( sizeof( pthread_internal_t ) );
 8001d0a:	f001 fe2d 	bl	8003968 <pvPortMalloc>

    if( pxThread == NULL )
 8001d0e:	4604      	mov	r4, r0
 8001d10:	2800      	cmp	r0, #0
 8001d12:	d03a      	beq.n	8001d8a <pthread_create+0x8e>
    }

    if( iStatus == 0 )
    {
        /* No attributes given, use default attributes. */
        if( attr == NULL )
 8001d14:	bb85      	cbnz	r5, 8001d78 <pthread_create+0x7c>
        {
            pxThread->xAttr = xDefaultThreadAttributes;
 8001d16:	4b1e      	ldr	r3, [pc, #120]	@ (8001d90 <pthread_create+0x94>)
 8001d18:	6818      	ldr	r0, [r3, #0]
        }
        /* Otherwise, use provided attributes. */
        else
        {
            pxThread->xAttr = *( ( pthread_attr_internal_t * ) ( attr ) );
 8001d1a:	6020      	str	r0, [r4, #0]
        }

        /* Get priority from attributes */
        xSchedParam.sched_priority = ( int ) pthreadGET_SCHED_PRIORITY( pxThread->xAttr.usSchedPriorityDetachState );
 8001d1c:	8863      	ldrh	r3, [r4, #2]
 8001d1e:	f3c3 050e 	ubfx	r5, r3, #0, #15
        pxThread->pvStartRoutine = startroutine;

        /* If this thread is joinable, create the synchronization mechanisms for
         * pthread_join. */

        if( pthreadIS_JOINABLE( pxThread->xAttr.usSchedPriorityDetachState ) )
 8001d22:	041b      	lsls	r3, r3, #16
        pxThread->pvStartRoutine = startroutine;
 8001d24:	e9c4 7801 	strd	r7, r8, [r4, #4]
        if( pthreadIS_JOINABLE( pxThread->xAttr.usSchedPriorityDetachState ) )
 8001d28:	d50d      	bpl.n	8001d46 <pthread_create+0x4a>
        {
            /* These calls will not fail when their arguments aren't NULL. */
            ( void ) xSemaphoreCreateMutexStatic( &pxThread->xJoinMutex );
 8001d2a:	f104 0160 	add.w	r1, r4, #96	@ 0x60
 8001d2e:	2001      	movs	r0, #1
 8001d30:	f000 fac6 	bl	80022c0 <xQueueCreateMutexStatic>
            ( void ) xSemaphoreCreateBinaryStatic( &pxThread->xJoinBarrier );
 8001d34:	2303      	movs	r3, #3
 8001d36:	2200      	movs	r2, #0
 8001d38:	2001      	movs	r0, #1
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	f104 0310 	add.w	r3, r4, #16
 8001d40:	4611      	mov	r1, r2
 8001d42:	f000 f9da 	bl	80020fa <xQueueGenericCreateStatic>

    if( iStatus == 0 )
    {
        /* Suspend all tasks to create a critical section. This ensures that
         * the new thread doesn't exit before a tag is assigned. */
        vTaskSuspendAll();
 8001d46:	f000 fef9 	bl	8002b3c <vTaskSuspendAll>

        /* Create the FreeRTOS task that will run the pthread. */
        if( xTaskCreate( prvRunThread,
 8001d4a:	4623      	mov	r3, r4
 8001d4c:	4911      	ldr	r1, [pc, #68]	@ (8001d94 <pthread_create+0x98>)
 8001d4e:	f833 2b0c 	ldrh.w	r2, [r3], #12
 8001d52:	4811      	ldr	r0, [pc, #68]	@ (8001d98 <pthread_create+0x9c>)
 8001d54:	0892      	lsrs	r2, r2, #2
 8001d56:	e9cd 5300 	strd	r5, r3, [sp]
 8001d5a:	4623      	mov	r3, r4
 8001d5c:	f000 fdff 	bl	800295e <xTaskCreate>
 8001d60:	2801      	cmp	r0, #1
 8001d62:	d00b      	beq.n	8001d7c <pthread_create+0x80>
                         ( void * ) pxThread,
                         xSchedParam.sched_priority,
                         &pxThread->xTaskHandle ) != pdPASS )
        {
            /* Task creation failed, no memory. */
            vPortFree( pxThread );
 8001d64:	4620      	mov	r0, r4
            iStatus = EAGAIN;
 8001d66:	240b      	movs	r4, #11
            vPortFree( pxThread );
 8001d68:	f001 fe92 	bl	8003a90 <vPortFree>
            /* Set the thread object for the user. */
            *thread = ( pthread_t ) pxThread;
        }

        /* End the critical section. */
        xTaskResumeAll();
 8001d6c:	f000 ff94 	bl	8002c98 <xTaskResumeAll>
    }

    return iStatus;
}
 8001d70:	4620      	mov	r0, r4
 8001d72:	b002      	add	sp, #8
 8001d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            pxThread->xAttr = *( ( pthread_attr_internal_t * ) ( attr ) );
 8001d78:	6828      	ldr	r0, [r5, #0]
 8001d7a:	e7ce      	b.n	8001d1a <pthread_create+0x1e>
            vTaskSetApplicationTaskTag( pxThread->xTaskHandle, ( TaskHookFunction_t ) pxThread );
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	68e0      	ldr	r0, [r4, #12]
 8001d80:	f001 f832 	bl	8002de8 <vTaskSetApplicationTaskTag>
            *thread = ( pthread_t ) pxThread;
 8001d84:	6034      	str	r4, [r6, #0]
    int iStatus = 0;
 8001d86:	2400      	movs	r4, #0
 8001d88:	e7f0      	b.n	8001d6c <pthread_create+0x70>
        iStatus = EAGAIN;
 8001d8a:	240b      	movs	r4, #11
    return iStatus;
 8001d8c:	e7f0      	b.n	8001d70 <pthread_create+0x74>
 8001d8e:	bf00      	nop
 8001d90:	08005c3e 	.word	0x08005c3e
 8001d94:	08005c35 	.word	0x08005c35
 8001d98:	08001dd5 	.word	0x08001dd5

08001d9c <pthread_self>:

pthread_t pthread_self( void )
{
    /* Return a reference to this pthread object, which is stored in the
     * FreeRTOS task tag. */
    return ( pthread_t ) xTaskGetApplicationTaskTag( NULL );
 8001d9c:	2000      	movs	r0, #0
 8001d9e:	f001 b833 	b.w	8002e08 <xTaskGetApplicationTaskTag>

08001da2 <prvExitThread>:
{
 8001da2:	b510      	push	{r4, lr}
    pthread_internal_t * pxThread = ( pthread_internal_t * ) pthread_self();
 8001da4:	f7ff fffa 	bl	8001d9c <pthread_self>
    if( pthreadIS_JOINABLE( pxThread->xAttr.usSchedPriorityDetachState ) )
 8001da8:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	da0a      	bge.n	8001dc6 <prvExitThread+0x24>
        ( void ) xSemaphoreGive( ( SemaphoreHandle_t ) &pxThread->xJoinBarrier );
 8001db0:	2300      	movs	r3, #0
 8001db2:	3010      	adds	r0, #16
 8001db4:	461a      	mov	r2, r3
 8001db6:	4619      	mov	r1, r3
 8001db8:	f000 f9b3 	bl	8002122 <xQueueGenericSend>
        vTaskSuspend( NULL );
 8001dbc:	2000      	movs	r0, #0
}
 8001dbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        vTaskSuspend( NULL );
 8001dc2:	f001 b883 	b.w	8002ecc <vTaskSuspend>
        vPortFree( pxThread );
 8001dc6:	f001 fe63 	bl	8003a90 <vPortFree>
        vTaskDelete( NULL );
 8001dca:	2000      	movs	r0, #0
}
 8001dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        vTaskDelete( NULL );
 8001dd0:	f000 bdf4 	b.w	80029bc <vTaskDelete>

08001dd4 <prvRunThread>:
{
 8001dd4:	b510      	push	{r4, lr}
 8001dd6:	4604      	mov	r4, r0
    pxThread->xReturn = pxThread->pvStartRoutine( ( void * ) pxThread->xTaskArg );
 8001dd8:	e9d0 3001 	ldrd	r3, r0, [r0, #4]
 8001ddc:	4798      	blx	r3
 8001dde:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
}
 8001de2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    prvExitThread();
 8001de6:	f7ff bfdc 	b.w	8001da2 <prvExitThread>
	...

08001dec <sleep>:
#include "FreeRTOS_POSIX/unistd.h"

/*-----------------------------------------------------------*/

unsigned sleep( unsigned seconds )
{
 8001dec:	b508      	push	{r3, lr}
    vTaskDelay( pdMS_TO_TICKS( seconds * 1000 ) );
 8001dee:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <sleep+0x18>)
 8001df0:	4358      	muls	r0, r3
 8001df2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001df6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dfa:	f000 ffc7 	bl	8002d8c <vTaskDelay>

    return 0;
}
 8001dfe:	2000      	movs	r0, #0
 8001e00:	bd08      	pop	{r3, pc}
 8001e02:	bf00      	nop
 8001e04:	000f4240 	.word	0x000f4240

08001e08 <vApplicationIdleHook>:

/**
  Dummy implementation of the callback function vApplicationIdleHook().
*/
#if (configUSE_IDLE_HOOK == 1)
__WEAK void vApplicationIdleHook (void){}
 8001e08:	4770      	bx	lr

08001e0a <vApplicationTickHook>:

/**
  Dummy implementation of the callback function vApplicationTickHook().
*/
#if (configUSE_TICK_HOOK == 1)
 __WEAK void vApplicationTickHook (void){}
 8001e0a:	4770      	bx	lr

08001e0c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8001e0c:	4b03      	ldr	r3, [pc, #12]	@ (8001e1c <vApplicationGetIdleTaskMemory+0x10>)
 8001e0e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8001e10:	4b03      	ldr	r3, [pc, #12]	@ (8001e20 <vApplicationGetIdleTaskMemory+0x14>)
 8001e12:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	6013      	str	r3, [r2, #0]
}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000700 	.word	0x20000700
 8001e20:	20000500 	.word	0x20000500

08001e24 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8001e24:	4b03      	ldr	r3, [pc, #12]	@ (8001e34 <vApplicationGetTimerTaskMemory+0x10>)
 8001e26:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8001e28:	4b03      	ldr	r3, [pc, #12]	@ (8001e38 <vApplicationGetTimerTaskMemory+0x14>)
 8001e2a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8001e2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e30:	6013      	str	r3, [r2, #0]
}
 8001e32:	4770      	bx	lr
 8001e34:	2000049c 	.word	0x2000049c
 8001e38:	2000009c 	.word	0x2000009c

08001e3c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e3c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e44:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e46:	6103      	str	r3, [r0, #16]
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e48:	e9c0 2302 	strd	r2, r3, [r0, #8]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001e50:	4770      	bx	lr

08001e52 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001e56:	4770      	bx	lr

08001e58 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001e58:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e5a:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8001e5c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001e5e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001e60:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001e62:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8001e64:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8001e66:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001e68:	3301      	adds	r3, #1
 8001e6a:	6003      	str	r3, [r0, #0]
}
 8001e6c:	4770      	bx	lr

08001e6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001e6e:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001e70:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001e72:	1c63      	adds	r3, r4, #1
 8001e74:	d10a      	bne.n	8001e8c <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001e76:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001e7c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001e7e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001e80:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8001e82:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8001e84:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001e86:	3301      	adds	r3, #1
 8001e88:	6003      	str	r3, [r0, #0]
}
 8001e8a:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001e8c:	f100 0208 	add.w	r2, r0, #8
 8001e90:	4613      	mov	r3, r2
 8001e92:	6852      	ldr	r2, [r2, #4]
 8001e94:	6815      	ldr	r5, [r2, #0]
 8001e96:	42a5      	cmp	r5, r4
 8001e98:	d9fa      	bls.n	8001e90 <vListInsert+0x22>
 8001e9a:	e7ed      	b.n	8001e78 <vListInsert+0xa>

08001e9c <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001e9c:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001e9e:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 8001ea2:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001ea4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001ea6:	6859      	ldr	r1, [r3, #4]
 8001ea8:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001eaa:	bf08      	it	eq
 8001eac:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001eae:	2200      	movs	r2, #0
 8001eb0:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	3a01      	subs	r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001eb8:	6818      	ldr	r0, [r3, #0]
}
 8001eba:	4770      	bx	lr

08001ebc <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8001ebc:	b510      	push	{r4, lr}
 8001ebe:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001ec0:	f001 fbf8 	bl	80036b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001ec4:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001ec6:	f001 fc19 	bl	80036fc <vPortExitCritical>

	return xReturn;
}
 8001eca:	fab4 f084 	clz	r0, r4
 8001ece:	0940      	lsrs	r0, r0, #5
 8001ed0:	bd10      	pop	{r4, pc}

08001ed2 <prvCopyDataToQueue>:
{
 8001ed2:	b570      	push	{r4, r5, r6, lr}
 8001ed4:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001ed6:	6c02      	ldr	r2, [r0, #64]	@ 0x40
{
 8001ed8:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001eda:	6b85      	ldr	r5, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001edc:	b942      	cbnz	r2, 8001ef0 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001ede:	6806      	ldr	r6, [r0, #0]
 8001ee0:	b99e      	cbnz	r6, 8001f0a <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8001ee2:	6880      	ldr	r0, [r0, #8]
 8001ee4:	f001 f940 	bl	8003168 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8001ee8:	60a6      	str	r6, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001eea:	3501      	adds	r5, #1
 8001eec:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8001eee:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001ef0:	b96e      	cbnz	r6, 8001f0e <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001ef2:	6840      	ldr	r0, [r0, #4]
 8001ef4:	f002 ff43 	bl	8004d7e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001ef8:	6863      	ldr	r3, [r4, #4]
 8001efa:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001efc:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001efe:	68a2      	ldr	r2, [r4, #8]
 8001f00:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f02:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001f04:	bf24      	itt	cs
 8001f06:	6823      	ldrcs	r3, [r4, #0]
 8001f08:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 8001f0a:	2000      	movs	r0, #0
 8001f0c:	e7ed      	b.n	8001eea <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8001f0e:	68c0      	ldr	r0, [r0, #12]
 8001f10:	f002 ff35 	bl	8004d7e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001f14:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001f16:	68e3      	ldr	r3, [r4, #12]
 8001f18:	4251      	negs	r1, r2
 8001f1a:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001f1c:	6822      	ldr	r2, [r4, #0]
 8001f1e:	4293      	cmp	r3, r2
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8001f20:	60e3      	str	r3, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8001f22:	bf3e      	ittt	cc
 8001f24:	68a3      	ldrcc	r3, [r4, #8]
 8001f26:	185b      	addcc	r3, r3, r1
 8001f28:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001f2a:	2e02      	cmp	r6, #2
 8001f2c:	d1ed      	bne.n	8001f0a <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f2e:	b10d      	cbz	r5, 8001f34 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8001f30:	3d01      	subs	r5, #1
 8001f32:	e7ea      	b.n	8001f0a <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8001f34:	4628      	mov	r0, r5
 8001f36:	e7d8      	b.n	8001eea <prvCopyDataToQueue+0x18>

08001f38 <prvCopyDataFromQueue>:
{
 8001f38:	4603      	mov	r3, r0
 8001f3a:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 8001f3e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001f40:	b162      	cbz	r2, 8001f5c <prvCopyDataFromQueue+0x24>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f42:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f44:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f46:	4414      	add	r4, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001f48:	428c      	cmp	r4, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001f4a:	60dc      	str	r4, [r3, #12]
}
 8001f4c:	f85d 4b04 	ldr.w	r4, [sp], #4
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001f50:	bf24      	itt	cs
 8001f52:	6819      	ldrcs	r1, [r3, #0]
 8001f54:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001f56:	68d9      	ldr	r1, [r3, #12]
 8001f58:	f002 bf11 	b.w	8004d7e <memcpy>
}
 8001f5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <prvUnlockQueue>:
{
 8001f62:	b570      	push	{r4, r5, r6, lr}
 8001f64:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8001f66:	f001 fba5 	bl	80036b4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8001f6a:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001f6e:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8001f72:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001f74:	2d00      	cmp	r5, #0
 8001f76:	dc14      	bgt.n	8001fa2 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 8001f78:	23ff      	movs	r3, #255	@ 0xff
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f7a:	f104 0610 	add.w	r6, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 8001f7e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 8001f82:	f001 fbbb 	bl	80036fc <vPortExitCritical>
	taskENTER_CRITICAL();
 8001f86:	f001 fb95 	bl	80036b4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8001f8a:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
 8001f8e:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001f90:	2d00      	cmp	r5, #0
 8001f92:	dc12      	bgt.n	8001fba <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 8001f94:	23ff      	movs	r3, #255	@ 0xff
 8001f96:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 8001f9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8001f9e:	f001 bbad 	b.w	80036fc <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001fa2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0e7      	beq.n	8001f78 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001fa8:	4630      	mov	r0, r6
 8001faa:	f001 f835 	bl	8003018 <xTaskRemoveFromEventList>
 8001fae:	b108      	cbz	r0, 8001fb4 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8001fb0:	f001 f8c4 	bl	800313c <vTaskMissedYield>
			--cTxLock;
 8001fb4:	3d01      	subs	r5, #1
 8001fb6:	b26d      	sxtb	r5, r5
 8001fb8:	e7dc      	b.n	8001f74 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fba:	6923      	ldr	r3, [r4, #16]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0e9      	beq.n	8001f94 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fc0:	4630      	mov	r0, r6
 8001fc2:	f001 f829 	bl	8003018 <xTaskRemoveFromEventList>
 8001fc6:	b108      	cbz	r0, 8001fcc <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8001fc8:	f001 f8b8 	bl	800313c <vTaskMissedYield>
				--cRxLock;
 8001fcc:	3d01      	subs	r5, #1
 8001fce:	b26d      	sxtb	r5, r5
 8001fd0:	e7de      	b.n	8001f90 <prvUnlockQueue+0x2e>

08001fd2 <xQueueGenericReset>:
{
 8001fd2:	b538      	push	{r3, r4, r5, lr}
 8001fd4:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8001fd6:	4604      	mov	r4, r0
 8001fd8:	b950      	cbnz	r0, 8001ff0 <xQueueGenericReset+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fde:	b672      	cpsid	i
 8001fe0:	f383 8811 	msr	BASEPRI, r3
 8001fe4:	f3bf 8f6f 	isb	sy
 8001fe8:	f3bf 8f4f 	dsb	sy
 8001fec:	b662      	cpsie	i
 8001fee:	e7fe      	b.n	8001fee <xQueueGenericReset+0x1c>
	taskENTER_CRITICAL();
 8001ff0:	f001 fb60 	bl	80036b4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ff4:	6822      	ldr	r2, [r4, #0]
 8001ff6:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001ffa:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ffc:	434b      	muls	r3, r1
 8001ffe:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002000:	1a5b      	subs	r3, r3, r1
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002002:	60a0      	str	r0, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002004:	441a      	add	r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002006:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8002008:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800200a:	60e2      	str	r2, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800200c:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 800200e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002012:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8002016:	b9a5      	cbnz	r5, 8002042 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002018:	6923      	ldr	r3, [r4, #16]
 800201a:	b173      	cbz	r3, 800203a <xQueueGenericReset+0x68>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800201c:	f104 0010 	add.w	r0, r4, #16
 8002020:	f000 fffa 	bl	8003018 <xTaskRemoveFromEventList>
 8002024:	b148      	cbz	r0, 800203a <xQueueGenericReset+0x68>
					queueYIELD_IF_USING_PREEMPTION();
 8002026:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800202a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800202e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002032:	f3bf 8f4f 	dsb	sy
 8002036:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800203a:	f001 fb5f 	bl	80036fc <vPortExitCritical>
}
 800203e:	2001      	movs	r0, #1
 8002040:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002042:	f104 0010 	add.w	r0, r4, #16
 8002046:	f7ff fef9 	bl	8001e3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800204a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800204e:	f7ff fef5 	bl	8001e3c <vListInitialise>
 8002052:	e7f2      	b.n	800203a <xQueueGenericReset+0x68>

08002054 <xQueueGenericCreateStatic.part.0>:
	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
 8002054:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002056:	4606      	mov	r6, r0
 8002058:	460d      	mov	r5, r1
 800205a:	f89d 7020 	ldrb.w	r7, [sp, #32]
		configASSERT( pxStaticQueue != NULL );
 800205e:	461c      	mov	r4, r3
 8002060:	b953      	cbnz	r3, 8002078 <xQueueGenericCreateStatic.part.0+0x24>
 8002062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002066:	b672      	cpsid	i
 8002068:	f383 8811 	msr	BASEPRI, r3
 800206c:	f3bf 8f6f 	isb	sy
 8002070:	f3bf 8f4f 	dsb	sy
 8002074:	b662      	cpsie	i
 8002076:	e7fe      	b.n	8002076 <xQueueGenericCreateStatic.part.0+0x22>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002078:	b15a      	cbz	r2, 8002092 <xQueueGenericCreateStatic.part.0+0x3e>
 800207a:	b9b1      	cbnz	r1, 80020aa <xQueueGenericCreateStatic.part.0+0x56>
 800207c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002080:	b672      	cpsid	i
 8002082:	f383 8811 	msr	BASEPRI, r3
 8002086:	f3bf 8f6f 	isb	sy
 800208a:	f3bf 8f4f 	dsb	sy
 800208e:	b662      	cpsie	i
 8002090:	e7fe      	b.n	8002090 <xQueueGenericCreateStatic.part.0+0x3c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002092:	b151      	cbz	r1, 80020aa <xQueueGenericCreateStatic.part.0+0x56>
 8002094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002098:	b672      	cpsid	i
 800209a:	f383 8811 	msr	BASEPRI, r3
 800209e:	f3bf 8f6f 	isb	sy
 80020a2:	f3bf 8f4f 	dsb	sy
 80020a6:	b662      	cpsie	i
 80020a8:	e7fe      	b.n	80020a8 <xQueueGenericCreateStatic.part.0+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80020aa:	2350      	movs	r3, #80	@ 0x50
 80020ac:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80020ae:	9b01      	ldr	r3, [sp, #4]
 80020b0:	2b50      	cmp	r3, #80	@ 0x50
 80020b2:	d00a      	beq.n	80020ca <xQueueGenericCreateStatic.part.0+0x76>
 80020b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80020b8:	b672      	cpsid	i
 80020ba:	f383 8811 	msr	BASEPRI, r3
 80020be:	f3bf 8f6f 	isb	sy
 80020c2:	f3bf 8f4f 	dsb	sy
 80020c6:	b662      	cpsie	i
 80020c8:	e7fe      	b.n	80020c8 <xQueueGenericCreateStatic.part.0+0x74>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80020ca:	2d00      	cmp	r5, #0
 80020cc:	bf08      	it	eq
 80020ce:	4622      	moveq	r2, r4
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80020d0:	2101      	movs	r1, #1
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80020d2:	4620      	mov	r0, r4
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80020d4:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80020d6:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 80020da:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 80020dc:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80020e0:	f7ff ff77 	bl	8001fd2 <xQueueGenericReset>
	traceQUEUE_CREATE( pxNewQueue );
 80020e4:	463b      	mov	r3, r7
 80020e6:	462a      	mov	r2, r5
 80020e8:	4631      	mov	r1, r6
 80020ea:	2073      	movs	r0, #115	@ 0x73
		pxNewQueue->ucQueueType = ucQueueType;
 80020ec:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	traceQUEUE_CREATE( pxNewQueue );
 80020f0:	f002 f83e 	bl	8004170 <SEGGER_SYSVIEW_RecordU32x3>
	}
 80020f4:	4620      	mov	r0, r4
 80020f6:	b003      	add	sp, #12
 80020f8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020fa <xQueueGenericCreateStatic>:
	{
 80020fa:	b410      	push	{r4}
 80020fc:	f89d 4004 	ldrb.w	r4, [sp, #4]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002100:	b950      	cbnz	r0, 8002118 <xQueueGenericCreateStatic+0x1e>
 8002102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002106:	b672      	cpsid	i
 8002108:	f383 8811 	msr	BASEPRI, r3
 800210c:	f3bf 8f6f 	isb	sy
 8002110:	f3bf 8f4f 	dsb	sy
 8002114:	b662      	cpsie	i
 8002116:	e7fe      	b.n	8002116 <xQueueGenericCreateStatic+0x1c>
 8002118:	9401      	str	r4, [sp, #4]
	}
 800211a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800211e:	f7ff bf99 	b.w	8002054 <xQueueGenericCreateStatic.part.0>

08002122 <xQueueGenericSend>:
{
 8002122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	460e      	mov	r6, r1
 800212a:	461d      	mov	r5, r3
	configASSERT( pxQueue );
 800212c:	4604      	mov	r4, r0
{
 800212e:	9203      	str	r2, [sp, #12]
	configASSERT( pxQueue );
 8002130:	b950      	cbnz	r0, 8002148 <xQueueGenericSend+0x26>
 8002132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002136:	b672      	cpsid	i
 8002138:	f383 8811 	msr	BASEPRI, r3
 800213c:	f3bf 8f6f 	isb	sy
 8002140:	f3bf 8f4f 	dsb	sy
 8002144:	b662      	cpsie	i
 8002146:	e7fe      	b.n	8002146 <xQueueGenericSend+0x24>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002148:	b961      	cbnz	r1, 8002164 <xQueueGenericSend+0x42>
 800214a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800214c:	b153      	cbz	r3, 8002164 <xQueueGenericSend+0x42>
 800214e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002152:	b672      	cpsid	i
 8002154:	f383 8811 	msr	BASEPRI, r3
 8002158:	f3bf 8f6f 	isb	sy
 800215c:	f3bf 8f4f 	dsb	sy
 8002160:	b662      	cpsie	i
 8002162:	e7fe      	b.n	8002162 <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002164:	2d02      	cmp	r5, #2
 8002166:	d10d      	bne.n	8002184 <xQueueGenericSend+0x62>
 8002168:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800216a:	2b01      	cmp	r3, #1
 800216c:	d00a      	beq.n	8002184 <xQueueGenericSend+0x62>
 800216e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002172:	b672      	cpsid	i
 8002174:	f383 8811 	msr	BASEPRI, r3
 8002178:	f3bf 8f6f 	isb	sy
 800217c:	f3bf 8f4f 	dsb	sy
 8002180:	b662      	cpsie	i
 8002182:	e7fe      	b.n	8002182 <xQueueGenericSend+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002184:	f000 ffe0 	bl	8003148 <xTaskGetSchedulerState>
 8002188:	4607      	mov	r7, r0
 800218a:	b380      	cbz	r0, 80021ee <xQueueGenericSend+0xcc>
 800218c:	2700      	movs	r7, #0
		prvLockQueue( pxQueue );
 800218e:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8002192:	f001 fa8f 	bl	80036b4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002196:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002198:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800219a:	429a      	cmp	r2, r3
 800219c:	d301      	bcc.n	80021a2 <xQueueGenericSend+0x80>
 800219e:	2d02      	cmp	r5, #2
 80021a0:	d133      	bne.n	800220a <xQueueGenericSend+0xe8>
				traceQUEUE_SEND( pxQueue );
 80021a2:	4620      	mov	r0, r4
 80021a4:	f001 fdee 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 80021a8:	9b03      	ldr	r3, [sp, #12]
 80021aa:	4601      	mov	r1, r0
 80021ac:	4632      	mov	r2, r6
 80021ae:	205a      	movs	r0, #90	@ 0x5a
 80021b0:	9500      	str	r5, [sp, #0]
 80021b2:	f002 f817 	bl	80041e4 <SEGGER_SYSVIEW_RecordU32x4>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80021b6:	462a      	mov	r2, r5
 80021b8:	4631      	mov	r1, r6
 80021ba:	4620      	mov	r0, r4
 80021bc:	f7ff fe89 	bl	8001ed2 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021c0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80021c2:	b11b      	cbz	r3, 80021cc <xQueueGenericSend+0xaa>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021c4:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80021c8:	f000 ff26 	bl	8003018 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80021cc:	b148      	cbz	r0, 80021e2 <xQueueGenericSend+0xc0>
						queueYIELD_IF_USING_PREEMPTION();
 80021ce:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80021d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80021d6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80021da:	f3bf 8f4f 	dsb	sy
 80021de:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80021e2:	f001 fa8b 	bl	80036fc <vPortExitCritical>
				return pdPASS;
 80021e6:	2001      	movs	r0, #1
}
 80021e8:	b006      	add	sp, #24
 80021ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80021ee:	9b03      	ldr	r3, [sp, #12]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d0cc      	beq.n	800218e <xQueueGenericSend+0x6c>
 80021f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021f8:	b672      	cpsid	i
 80021fa:	f383 8811 	msr	BASEPRI, r3
 80021fe:	f3bf 8f6f 	isb	sy
 8002202:	f3bf 8f4f 	dsb	sy
 8002206:	b662      	cpsie	i
 8002208:	e7fe      	b.n	8002208 <xQueueGenericSend+0xe6>
				if( xTicksToWait == ( TickType_t ) 0 )
 800220a:	9b03      	ldr	r3, [sp, #12]
 800220c:	b96b      	cbnz	r3, 800222a <xQueueGenericSend+0x108>
					taskEXIT_CRITICAL();
 800220e:	f001 fa75 	bl	80036fc <vPortExitCritical>
			traceQUEUE_SEND_FAILED( pxQueue );
 8002212:	4620      	mov	r0, r4
 8002214:	f001 fdb6 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 8002218:	9b03      	ldr	r3, [sp, #12]
 800221a:	4601      	mov	r1, r0
 800221c:	4632      	mov	r2, r6
 800221e:	205a      	movs	r0, #90	@ 0x5a
 8002220:	9500      	str	r5, [sp, #0]
 8002222:	f001 ffdf 	bl	80041e4 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8002226:	2000      	movs	r0, #0
 8002228:	e7de      	b.n	80021e8 <xQueueGenericSend+0xc6>
				else if( xEntryTimeSet == pdFALSE )
 800222a:	b917      	cbnz	r7, 8002232 <xQueueGenericSend+0x110>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800222c:	a804      	add	r0, sp, #16
 800222e:	f000 ff39 	bl	80030a4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8002232:	f001 fa63 	bl	80036fc <vPortExitCritical>
		vTaskSuspendAll();
 8002236:	f000 fc81 	bl	8002b3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800223a:	f001 fa3b 	bl	80036b4 <vPortEnterCritical>
 800223e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8002242:	2bff      	cmp	r3, #255	@ 0xff
 8002244:	d101      	bne.n	800224a <xQueueGenericSend+0x128>
 8002246:	f884 8044 	strb.w	r8, [r4, #68]	@ 0x44
 800224a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800224e:	2bff      	cmp	r3, #255	@ 0xff
 8002250:	d101      	bne.n	8002256 <xQueueGenericSend+0x134>
 8002252:	f884 8045 	strb.w	r8, [r4, #69]	@ 0x45
 8002256:	f001 fa51 	bl	80036fc <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800225a:	a903      	add	r1, sp, #12
 800225c:	a804      	add	r0, sp, #16
 800225e:	f000 ff2d 	bl	80030bc <xTaskCheckForTimeOut>
 8002262:	bb38      	cbnz	r0, 80022b4 <xQueueGenericSend+0x192>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002264:	f001 fa26 	bl	80036b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002268:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800226a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800226c:	429a      	cmp	r2, r3
 800226e:	d10e      	bne.n	800228e <xQueueGenericSend+0x16c>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002270:	f001 fa44 	bl	80036fc <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002274:	9903      	ldr	r1, [sp, #12]
 8002276:	f104 0010 	add.w	r0, r4, #16
 800227a:	f000 fe8d 	bl	8002f98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800227e:	4620      	mov	r0, r4
 8002280:	f7ff fe6f 	bl	8001f62 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002284:	f000 fd08 	bl	8002c98 <xTaskResumeAll>
 8002288:	b148      	cbz	r0, 800229e <xQueueGenericSend+0x17c>
 800228a:	2701      	movs	r7, #1
 800228c:	e781      	b.n	8002192 <xQueueGenericSend+0x70>
	taskEXIT_CRITICAL();
 800228e:	f001 fa35 	bl	80036fc <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8002292:	4620      	mov	r0, r4
 8002294:	f7ff fe65 	bl	8001f62 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002298:	f000 fcfe 	bl	8002c98 <xTaskResumeAll>
 800229c:	e7f5      	b.n	800228a <xQueueGenericSend+0x168>
					portYIELD_WITHIN_API();
 800229e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80022a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022a6:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80022aa:	f3bf 8f4f 	dsb	sy
 80022ae:	f3bf 8f6f 	isb	sy
 80022b2:	e7ea      	b.n	800228a <xQueueGenericSend+0x168>
			prvUnlockQueue( pxQueue );
 80022b4:	4620      	mov	r0, r4
 80022b6:	f7ff fe54 	bl	8001f62 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80022ba:	f000 fced 	bl	8002c98 <xTaskResumeAll>
 80022be:	e7a8      	b.n	8002212 <xQueueGenericSend+0xf0>

080022c0 <xQueueCreateMutexStatic>:
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80022c0:	2200      	movs	r2, #0
	{
 80022c2:	460b      	mov	r3, r1
 80022c4:	b513      	push	{r0, r1, r4, lr}
 80022c6:	4611      	mov	r1, r2
 80022c8:	9000      	str	r0, [sp, #0]
 80022ca:	2001      	movs	r0, #1
 80022cc:	f7ff fec2 	bl	8002054 <xQueueGenericCreateStatic.part.0>
		if( pxNewQueue != NULL )
 80022d0:	4604      	mov	r4, r0
 80022d2:	b138      	cbz	r0, 80022e4 <xQueueCreateMutexStatic+0x24>
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80022d4:	2300      	movs	r3, #0
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80022d6:	461a      	mov	r2, r3
 80022d8:	4619      	mov	r1, r3
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80022da:	6083      	str	r3, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80022dc:	6003      	str	r3, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80022de:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80022e0:	f7ff ff1f 	bl	8002122 <xQueueGenericSend>
	}
 80022e4:	4620      	mov	r0, r4
 80022e6:	b002      	add	sp, #8
 80022e8:	bd10      	pop	{r4, pc}

080022ea <xQueueGenericSendFromISR>:
{
 80022ea:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80022ee:	4689      	mov	r9, r1
 80022f0:	4616      	mov	r6, r2
 80022f2:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80022f4:	4604      	mov	r4, r0
 80022f6:	b950      	cbnz	r0, 800230e <xQueueGenericSendFromISR+0x24>
 80022f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80022fc:	b672      	cpsid	i
 80022fe:	f383 8811 	msr	BASEPRI, r3
 8002302:	f3bf 8f6f 	isb	sy
 8002306:	f3bf 8f4f 	dsb	sy
 800230a:	b662      	cpsie	i
 800230c:	e7fe      	b.n	800230c <xQueueGenericSendFromISR+0x22>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800230e:	b961      	cbnz	r1, 800232a <xQueueGenericSendFromISR+0x40>
 8002310:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8002312:	b153      	cbz	r3, 800232a <xQueueGenericSendFromISR+0x40>
 8002314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002318:	b672      	cpsid	i
 800231a:	f383 8811 	msr	BASEPRI, r3
 800231e:	f3bf 8f6f 	isb	sy
 8002322:	f3bf 8f4f 	dsb	sy
 8002326:	b662      	cpsie	i
 8002328:	e7fe      	b.n	8002328 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800232a:	2f02      	cmp	r7, #2
 800232c:	d10d      	bne.n	800234a <xQueueGenericSendFromISR+0x60>
 800232e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002330:	2b01      	cmp	r3, #1
 8002332:	d00a      	beq.n	800234a <xQueueGenericSendFromISR+0x60>
 8002334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002338:	b672      	cpsid	i
 800233a:	f383 8811 	msr	BASEPRI, r3
 800233e:	f3bf 8f6f 	isb	sy
 8002342:	f3bf 8f4f 	dsb	sy
 8002346:	b662      	cpsie	i
 8002348:	e7fe      	b.n	8002348 <xQueueGenericSendFromISR+0x5e>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800234a:	f001 fab5 	bl	80038b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800234e:	f3ef 8811 	mrs	r8, BASEPRI
 8002352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002356:	b672      	cpsid	i
 8002358:	f383 8811 	msr	BASEPRI, r3
 800235c:	f3bf 8f6f 	isb	sy
 8002360:	f3bf 8f4f 	dsb	sy
 8002364:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002366:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8002368:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800236a:	429a      	cmp	r2, r3
 800236c:	d301      	bcc.n	8002372 <xQueueGenericSendFromISR+0x88>
 800236e:	2f02      	cmp	r7, #2
 8002370:	d125      	bne.n	80023be <xQueueGenericSendFromISR+0xd4>
			const int8_t cTxLock = pxQueue->cTxLock;
 8002372:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002376:	4620      	mov	r0, r4
 8002378:	f001 fd04 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 800237c:	4632      	mov	r2, r6
 800237e:	4601      	mov	r1, r0
			const int8_t cTxLock = pxQueue->cTxLock;
 8002380:	b26d      	sxtb	r5, r5
			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002382:	2060      	movs	r0, #96	@ 0x60
 8002384:	f001 feae 	bl	80040e4 <SEGGER_SYSVIEW_RecordU32x2>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002388:	463a      	mov	r2, r7
 800238a:	4649      	mov	r1, r9
 800238c:	4620      	mov	r0, r4
 800238e:	f7ff fda0 	bl	8001ed2 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8002392:	1c6b      	adds	r3, r5, #1
 8002394:	d10e      	bne.n	80023b4 <xQueueGenericSendFromISR+0xca>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002396:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002398:	b13b      	cbz	r3, 80023aa <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800239a:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800239e:	f000 fe3b 	bl	8003018 <xTaskRemoveFromEventList>
 80023a2:	b110      	cbz	r0, 80023aa <xQueueGenericSendFromISR+0xc0>
							if( pxHigherPriorityTaskWoken != NULL )
 80023a4:	b10e      	cbz	r6, 80023aa <xQueueGenericSendFromISR+0xc0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80023a6:	2301      	movs	r3, #1
 80023a8:	6033      	str	r3, [r6, #0]
			xReturn = pdPASS;
 80023aa:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80023ac:	f388 8811 	msr	BASEPRI, r8
}
 80023b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80023b4:	3501      	adds	r5, #1
 80023b6:	b26d      	sxtb	r5, r5
 80023b8:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 80023bc:	e7f5      	b.n	80023aa <xQueueGenericSendFromISR+0xc0>
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80023be:	4620      	mov	r0, r4
 80023c0:	f001 fce0 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 80023c4:	4632      	mov	r2, r6
 80023c6:	4601      	mov	r1, r0
 80023c8:	2060      	movs	r0, #96	@ 0x60
 80023ca:	f001 fe8b 	bl	80040e4 <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 80023ce:	2000      	movs	r0, #0
 80023d0:	e7ec      	b.n	80023ac <xQueueGenericSendFromISR+0xc2>

080023d2 <xQueueReceive>:
{
 80023d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	460e      	mov	r6, r1
	configASSERT( ( pxQueue ) );
 80023da:	4604      	mov	r4, r0
{
 80023dc:	9203      	str	r2, [sp, #12]
	configASSERT( ( pxQueue ) );
 80023de:	b950      	cbnz	r0, 80023f6 <xQueueReceive+0x24>
	__asm volatile
 80023e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023e4:	b672      	cpsid	i
 80023e6:	f383 8811 	msr	BASEPRI, r3
 80023ea:	f3bf 8f6f 	isb	sy
 80023ee:	f3bf 8f4f 	dsb	sy
 80023f2:	b662      	cpsie	i
 80023f4:	e7fe      	b.n	80023f4 <xQueueReceive+0x22>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80023f6:	b961      	cbnz	r1, 8002412 <xQueueReceive+0x40>
 80023f8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80023fa:	b153      	cbz	r3, 8002412 <xQueueReceive+0x40>
 80023fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002400:	b672      	cpsid	i
 8002402:	f383 8811 	msr	BASEPRI, r3
 8002406:	f3bf 8f6f 	isb	sy
 800240a:	f3bf 8f4f 	dsb	sy
 800240e:	b662      	cpsie	i
 8002410:	e7fe      	b.n	8002410 <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002412:	f000 fe99 	bl	8003148 <xTaskGetSchedulerState>
 8002416:	4605      	mov	r5, r0
 8002418:	b398      	cbz	r0, 8002482 <xQueueReceive+0xb0>
 800241a:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 800241c:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8002420:	f001 f948 	bl	80036b4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002424:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002426:	2f00      	cmp	r7, #0
 8002428:	d039      	beq.n	800249e <xQueueReceive+0xcc>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800242a:	4631      	mov	r1, r6
 800242c:	4620      	mov	r0, r4
 800242e:	f7ff fd83 	bl	8001f38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8002432:	4620      	mov	r0, r4
 8002434:	f001 fca6 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 8002438:	4605      	mov	r5, r0
 800243a:	2000      	movs	r0, #0
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800243c:	3f01      	subs	r7, #1
				traceQUEUE_RECEIVE( pxQueue );
 800243e:	f001 fca1 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 8002442:	2301      	movs	r3, #1
 8002444:	4602      	mov	r2, r0
 8002446:	4629      	mov	r1, r5
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	205c      	movs	r0, #92	@ 0x5c
 800244c:	9b03      	ldr	r3, [sp, #12]
 800244e:	f001 fec9 	bl	80041e4 <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002452:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002454:	6923      	ldr	r3, [r4, #16]
 8002456:	b173      	cbz	r3, 8002476 <xQueueReceive+0xa4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002458:	f104 0010 	add.w	r0, r4, #16
 800245c:	f000 fddc 	bl	8003018 <xTaskRemoveFromEventList>
 8002460:	b148      	cbz	r0, 8002476 <xQueueReceive+0xa4>
						queueYIELD_IF_USING_PREEMPTION();
 8002462:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002466:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800246a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800246e:	f3bf 8f4f 	dsb	sy
 8002472:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002476:	f001 f941 	bl	80036fc <vPortExitCritical>
				return pdPASS;
 800247a:	2001      	movs	r0, #1
}
 800247c:	b006      	add	sp, #24
 800247e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002482:	9b03      	ldr	r3, [sp, #12]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d0c9      	beq.n	800241c <xQueueReceive+0x4a>
 8002488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800248c:	b672      	cpsid	i
 800248e:	f383 8811 	msr	BASEPRI, r3
 8002492:	f3bf 8f6f 	isb	sy
 8002496:	f3bf 8f4f 	dsb	sy
 800249a:	b662      	cpsie	i
 800249c:	e7fe      	b.n	800249c <xQueueReceive+0xca>
				if( xTicksToWait == ( TickType_t ) 0 )
 800249e:	9f03      	ldr	r7, [sp, #12]
 80024a0:	b997      	cbnz	r7, 80024c8 <xQueueReceive+0xf6>
					taskEXIT_CRITICAL();
 80024a2:	f001 f92b 	bl	80036fc <vPortExitCritical>
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80024a6:	4620      	mov	r0, r4
 80024a8:	f001 fc6c 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 80024ac:	4604      	mov	r4, r0
 80024ae:	2000      	movs	r0, #0
 80024b0:	f001 fc68 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 80024b4:	2301      	movs	r3, #1
 80024b6:	4602      	mov	r2, r0
 80024b8:	4621      	mov	r1, r4
 80024ba:	205c      	movs	r0, #92	@ 0x5c
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	9b03      	ldr	r3, [sp, #12]
 80024c0:	f001 fe90 	bl	80041e4 <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80024c4:	2000      	movs	r0, #0
 80024c6:	e7d9      	b.n	800247c <xQueueReceive+0xaa>
				else if( xEntryTimeSet == pdFALSE )
 80024c8:	b915      	cbnz	r5, 80024d0 <xQueueReceive+0xfe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80024ca:	a804      	add	r0, sp, #16
 80024cc:	f000 fdea 	bl	80030a4 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80024d0:	f001 f914 	bl	80036fc <vPortExitCritical>
		vTaskSuspendAll();
 80024d4:	f000 fb32 	bl	8002b3c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80024d8:	f001 f8ec 	bl	80036b4 <vPortEnterCritical>
 80024dc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80024e0:	2bff      	cmp	r3, #255	@ 0xff
 80024e2:	d101      	bne.n	80024e8 <xQueueReceive+0x116>
 80024e4:	f884 8044 	strb.w	r8, [r4, #68]	@ 0x44
 80024e8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80024ec:	2bff      	cmp	r3, #255	@ 0xff
 80024ee:	d101      	bne.n	80024f4 <xQueueReceive+0x122>
 80024f0:	f884 8045 	strb.w	r8, [r4, #69]	@ 0x45
 80024f4:	f001 f902 	bl	80036fc <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80024f8:	a903      	add	r1, sp, #12
 80024fa:	a804      	add	r0, sp, #16
 80024fc:	f000 fdde 	bl	80030bc <xTaskCheckForTimeOut>
 8002500:	bb00      	cbnz	r0, 8002544 <xQueueReceive+0x172>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002502:	4620      	mov	r0, r4
 8002504:	f7ff fcda 	bl	8001ebc <prvIsQueueEmpty>
 8002508:	b1b0      	cbz	r0, 8002538 <xQueueReceive+0x166>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800250a:	9903      	ldr	r1, [sp, #12]
 800250c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8002510:	f000 fd42 	bl	8002f98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002514:	4620      	mov	r0, r4
 8002516:	f7ff fd24 	bl	8001f62 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800251a:	f000 fbbd 	bl	8002c98 <xTaskResumeAll>
 800251e:	b948      	cbnz	r0, 8002534 <xQueueReceive+0x162>
					portYIELD_WITHIN_API();
 8002520:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002524:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002528:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800252c:	f3bf 8f4f 	dsb	sy
 8002530:	f3bf 8f6f 	isb	sy
 8002534:	2501      	movs	r5, #1
 8002536:	e773      	b.n	8002420 <xQueueReceive+0x4e>
				prvUnlockQueue( pxQueue );
 8002538:	4620      	mov	r0, r4
 800253a:	f7ff fd12 	bl	8001f62 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800253e:	f000 fbab 	bl	8002c98 <xTaskResumeAll>
 8002542:	e7f7      	b.n	8002534 <xQueueReceive+0x162>
			prvUnlockQueue( pxQueue );
 8002544:	4620      	mov	r0, r4
 8002546:	f7ff fd0c 	bl	8001f62 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800254a:	f000 fba5 	bl	8002c98 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800254e:	4620      	mov	r0, r4
 8002550:	f7ff fcb4 	bl	8001ebc <prvIsQueueEmpty>
 8002554:	2800      	cmp	r0, #0
 8002556:	d0ed      	beq.n	8002534 <xQueueReceive+0x162>
 8002558:	e7a5      	b.n	80024a6 <xQueueReceive+0xd4>
	...

0800255c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800255c:	b538      	push	{r3, r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800255e:	4a0c      	ldr	r2, [pc, #48]	@ (8002590 <vQueueAddToRegistry+0x34>)
	{
 8002560:	460c      	mov	r4, r1
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002562:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002564:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8002568:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800256c:	b95d      	cbnz	r5, 8002586 <vQueueAddToRegistry+0x2a>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800256e:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002572:	6048      	str	r0, [r1, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002574:	f001 fc06 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 8002578:	4622      	mov	r2, r4
 800257a:	4601      	mov	r1, r0
 800257c:	2071      	movs	r0, #113	@ 0x71
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800257e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002582:	f001 bdaf 	b.w	80040e4 <SEGGER_SYSVIEW_RecordU32x2>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002586:	3301      	adds	r3, #1
 8002588:	2b08      	cmp	r3, #8
 800258a:	d1eb      	bne.n	8002564 <vQueueAddToRegistry+0x8>
	}
 800258c:	bd38      	pop	{r3, r4, r5, pc}
 800258e:	bf00      	nop
 8002590:	20000764 	.word	0x20000764

08002594 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002594:	b570      	push	{r4, r5, r6, lr}
 8002596:	4604      	mov	r4, r0
 8002598:	460d      	mov	r5, r1
 800259a:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800259c:	f001 f88a 	bl	80036b4 <vPortEnterCritical>
 80025a0:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80025a4:	2bff      	cmp	r3, #255	@ 0xff
 80025a6:	d102      	bne.n	80025ae <vQueueWaitForMessageRestricted+0x1a>
 80025a8:	2300      	movs	r3, #0
 80025aa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80025ae:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80025b2:	2bff      	cmp	r3, #255	@ 0xff
 80025b4:	d102      	bne.n	80025bc <vQueueWaitForMessageRestricted+0x28>
 80025b6:	2300      	movs	r3, #0
 80025b8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80025bc:	f001 f89e 	bl	80036fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80025c0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80025c2:	b92b      	cbnz	r3, 80025d0 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80025c4:	4632      	mov	r2, r6
 80025c6:	4629      	mov	r1, r5
 80025c8:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80025cc:	f000 fd00 	bl	8002fd0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80025d0:	4620      	mov	r0, r4
	}
 80025d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 80025d6:	f7ff bcc4 	b.w	8001f62 <prvUnlockQueue>
	...

080025dc <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80025dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80025e0:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80025e2:	f001 f867 	bl	80036b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80025e6:	4b38      	ldr	r3, [pc, #224]	@ (80026c8 <prvAddNewTaskToReadyList+0xec>)
		if( pxCurrentTCB == NULL )
 80025e8:	4e38      	ldr	r6, [pc, #224]	@ (80026cc <prvAddNewTaskToReadyList+0xf0>)
		uxCurrentNumberOfTasks++;
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4f38      	ldr	r7, [pc, #224]	@ (80026d0 <prvAddNewTaskToReadyList+0xf4>)
 80025ee:	3201      	adds	r2, #1
 80025f0:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80025f2:	6835      	ldr	r5, [r6, #0]
 80025f4:	2d00      	cmp	r5, #0
 80025f6:	d15b      	bne.n	80026b0 <prvAddNewTaskToReadyList+0xd4>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80025f8:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d11f      	bne.n	8002640 <prvAddNewTaskToReadyList+0x64>
 8002600:	46b8      	mov	r8, r7

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002602:	3501      	adds	r5, #1
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002604:	4640      	mov	r0, r8
 8002606:	f7ff fc19 	bl	8001e3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800260a:	f108 0814 	add.w	r8, r8, #20
 800260e:	2d38      	cmp	r5, #56	@ 0x38
 8002610:	d1f7      	bne.n	8002602 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002612:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 80026f8 <prvAddNewTaskToReadyList+0x11c>
	vListInitialise( &xDelayedTaskList2 );
 8002616:	4d2f      	ldr	r5, [pc, #188]	@ (80026d4 <prvAddNewTaskToReadyList+0xf8>)
	vListInitialise( &xDelayedTaskList1 );
 8002618:	4640      	mov	r0, r8
 800261a:	f7ff fc0f 	bl	8001e3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800261e:	4628      	mov	r0, r5
 8002620:	f7ff fc0c 	bl	8001e3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002624:	482c      	ldr	r0, [pc, #176]	@ (80026d8 <prvAddNewTaskToReadyList+0xfc>)
 8002626:	f7ff fc09 	bl	8001e3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800262a:	482c      	ldr	r0, [pc, #176]	@ (80026dc <prvAddNewTaskToReadyList+0x100>)
 800262c:	f7ff fc06 	bl	8001e3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002630:	482b      	ldr	r0, [pc, #172]	@ (80026e0 <prvAddNewTaskToReadyList+0x104>)
 8002632:	f7ff fc03 	bl	8001e3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002636:	4b2b      	ldr	r3, [pc, #172]	@ (80026e4 <prvAddNewTaskToReadyList+0x108>)
 8002638:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800263c:	4b2a      	ldr	r3, [pc, #168]	@ (80026e8 <prvAddNewTaskToReadyList+0x10c>)
 800263e:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8002640:	4a2a      	ldr	r2, [pc, #168]	@ (80026ec <prvAddNewTaskToReadyList+0x110>)
		traceTASK_CREATE( pxNewTCB );
 8002642:	4620      	mov	r0, r4
		uxTaskNumber++;
 8002644:	6813      	ldr	r3, [r2, #0]
 8002646:	3301      	adds	r3, #1
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002648:	6463      	str	r3, [r4, #68]	@ 0x44
		uxTaskNumber++;
 800264a:	6013      	str	r3, [r2, #0]
		traceTASK_CREATE( pxNewTCB );
 800264c:	f001 ff26 	bl	800449c <SEGGER_SYSVIEW_OnTaskCreate>
 8002650:	4621      	mov	r1, r4
 8002652:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002654:	4620      	mov	r0, r4
 8002656:	f851 2b34 	ldr.w	r2, [r1], #52
 800265a:	1ad2      	subs	r2, r2, r3
 800265c:	9200      	str	r2, [sp, #0]
 800265e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002660:	f002 f8c8 	bl	80047f4 <SYSVIEW_AddTask>
		prvAddTaskToReadyList( pxNewTCB );
 8002664:	4620      	mov	r0, r4
 8002666:	f001 ff61 	bl	800452c <SEGGER_SYSVIEW_OnTaskStartReady>
 800266a:	4a21      	ldr	r2, [pc, #132]	@ (80026f0 <prvAddNewTaskToReadyList+0x114>)
 800266c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800266e:	6811      	ldr	r1, [r2, #0]
 8002670:	428b      	cmp	r3, r1
 8002672:	d900      	bls.n	8002676 <prvAddNewTaskToReadyList+0x9a>
 8002674:	6013      	str	r3, [r2, #0]
 8002676:	2014      	movs	r0, #20
 8002678:	1d21      	adds	r1, r4, #4
 800267a:	fb00 7003 	mla	r0, r0, r3, r7
 800267e:	f7ff fbeb 	bl	8001e58 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002682:	f001 f83b 	bl	80036fc <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002686:	4b1b      	ldr	r3, [pc, #108]	@ (80026f4 <prvAddNewTaskToReadyList+0x118>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	b173      	cbz	r3, 80026aa <prvAddNewTaskToReadyList+0xce>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800268c:	6833      	ldr	r3, [r6, #0]
 800268e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002690:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002692:	429a      	cmp	r2, r3
 8002694:	d209      	bcs.n	80026aa <prvAddNewTaskToReadyList+0xce>
			taskYIELD_IF_USING_PREEMPTION();
 8002696:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800269a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800269e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80026a2:	f3bf 8f4f 	dsb	sy
 80026a6:	f3bf 8f6f 	isb	sy
}
 80026aa:	b002      	add	sp, #8
 80026ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 80026b0:	4b10      	ldr	r3, [pc, #64]	@ (80026f4 <prvAddNewTaskToReadyList+0x118>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1c3      	bne.n	8002640 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80026b8:	6833      	ldr	r3, [r6, #0]
 80026ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026bc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80026be:	429a      	cmp	r2, r3
 80026c0:	d8be      	bhi.n	8002640 <prvAddNewTaskToReadyList+0x64>
					pxCurrentTCB = pxNewTCB;
 80026c2:	6034      	str	r4, [r6, #0]
 80026c4:	e7bc      	b.n	8002640 <prvAddNewTaskToReadyList+0x64>
 80026c6:	bf00      	nop
 80026c8:	200007cc 	.word	0x200007cc
 80026cc:	20000ca4 	.word	0x20000ca4
 80026d0:	20000844 	.word	0x20000844
 80026d4:	2000081c 	.word	0x2000081c
 80026d8:	20000800 	.word	0x20000800
 80026dc:	200007ec 	.word	0x200007ec
 80026e0:	200007d4 	.word	0x200007d4
 80026e4:	20000818 	.word	0x20000818
 80026e8:	20000814 	.word	0x20000814
 80026ec:	200007b0 	.word	0x200007b0
 80026f0:	200007c4 	.word	0x200007c4
 80026f4:	200007c0 	.word	0x200007c0
 80026f8:	20000830 	.word	0x20000830

080026fc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80026fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80026fe:	4b1b      	ldr	r3, [pc, #108]	@ (800276c <prvAddCurrentTaskToDelayedList+0x70>)
{
 8002700:	4606      	mov	r6, r0
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002702:	4c1b      	ldr	r4, [pc, #108]	@ (8002770 <prvAddCurrentTaskToDelayedList+0x74>)
{
 8002704:	460f      	mov	r7, r1
const TickType_t xConstTickCount = xTickCount;
 8002706:	681d      	ldr	r5, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002708:	6820      	ldr	r0, [r4, #0]
 800270a:	3004      	adds	r0, #4
 800270c:	f7ff fbc6 	bl	8001e9c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002710:	1c73      	adds	r3, r6, #1
 8002712:	d10b      	bne.n	800272c <prvAddCurrentTaskToDelayedList+0x30>
 8002714:	b157      	cbz	r7, 800272c <prvAddCurrentTaskToDelayedList+0x30>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8002716:	6820      	ldr	r0, [r4, #0]
 8002718:	211b      	movs	r1, #27
 800271a:	f001 ff2b 	bl	8004574 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800271e:	6821      	ldr	r1, [r4, #0]
 8002720:	4814      	ldr	r0, [pc, #80]	@ (8002774 <prvAddCurrentTaskToDelayedList+0x78>)
 8002722:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002724:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002728:	f7ff bb96 	b.w	8001e58 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	19ad      	adds	r5, r5, r6
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002730:	6820      	ldr	r0, [r4, #0]
 8002732:	f04f 0104 	mov.w	r1, #4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002736:	605d      	str	r5, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002738:	d309      	bcc.n	800274e <prvAddCurrentTaskToDelayedList+0x52>
        traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800273a:	f001 ff1b 	bl	8004574 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800273e:	4b0e      	ldr	r3, [pc, #56]	@ (8002778 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002740:	6818      	ldr	r0, [r3, #0]
 8002742:	6821      	ldr	r1, [r4, #0]
}
 8002744:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002748:	3104      	adds	r1, #4
 800274a:	f7ff bb90 	b.w	8001e6e <vListInsert>
        traceMOVED_TASK_TO_DELAYED_LIST();
 800274e:	f001 ff11 	bl	8004574 <SEGGER_SYSVIEW_OnTaskStopReady>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002752:	4b0a      	ldr	r3, [pc, #40]	@ (800277c <prvAddCurrentTaskToDelayedList+0x80>)
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	6821      	ldr	r1, [r4, #0]
 8002758:	3104      	adds	r1, #4
 800275a:	f7ff fb88 	bl	8001e6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800275e:	4b08      	ldr	r3, [pc, #32]	@ (8002780 <prvAddCurrentTaskToDelayedList+0x84>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	42aa      	cmp	r2, r5
 8002764:	d900      	bls.n	8002768 <prvAddCurrentTaskToDelayedList+0x6c>
					xNextTaskUnblockTime = xTimeToWake;
 8002766:	601d      	str	r5, [r3, #0]
}
 8002768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800276a:	bf00      	nop
 800276c:	200007c8 	.word	0x200007c8
 8002770:	20000ca4 	.word	0x20000ca4
 8002774:	200007d4 	.word	0x200007d4
 8002778:	20000814 	.word	0x20000814
 800277c:	20000818 	.word	0x20000818
 8002780:	200007ac 	.word	0x200007ac

08002784 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002784:	4a06      	ldr	r2, [pc, #24]	@ (80027a0 <prvResetNextTaskUnblockTime+0x1c>)
 8002786:	6813      	ldr	r3, [r2, #0]
 8002788:	6819      	ldr	r1, [r3, #0]
 800278a:	4b06      	ldr	r3, [pc, #24]	@ (80027a4 <prvResetNextTaskUnblockTime+0x20>)
 800278c:	b919      	cbnz	r1, 8002796 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 800278e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002792:	601a      	str	r2, [r3, #0]
}
 8002794:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002796:	6812      	ldr	r2, [r2, #0]
 8002798:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800279a:	68d2      	ldr	r2, [r2, #12]
 800279c:	6852      	ldr	r2, [r2, #4]
 800279e:	e7f8      	b.n	8002792 <prvResetNextTaskUnblockTime+0xe>
 80027a0:	20000818 	.word	0x20000818
 80027a4:	200007ac 	.word	0x200007ac

080027a8 <prvDeleteTCB>:
	{
 80027a8:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80027aa:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
	{
 80027ae:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80027b0:	b93b      	cbnz	r3, 80027c2 <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 80027b2:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80027b4:	f001 f96c 	bl	8003a90 <vPortFree>
				vPortFree( pxTCB );
 80027b8:	4620      	mov	r0, r4
	}
 80027ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 80027be:	f001 b967 	b.w	8003a90 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d0f9      	beq.n	80027ba <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d00a      	beq.n	80027e0 <prvDeleteTCB+0x38>
 80027ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027ce:	b672      	cpsid	i
 80027d0:	f383 8811 	msr	BASEPRI, r3
 80027d4:	f3bf 8f6f 	isb	sy
 80027d8:	f3bf 8f4f 	dsb	sy
 80027dc:	b662      	cpsie	i
 80027de:	e7fe      	b.n	80027de <prvDeleteTCB+0x36>
	}
 80027e0:	bd10      	pop	{r4, pc}
	...

080027e4 <prvIdleTask>:
{
 80027e4:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80027e6:	4c14      	ldr	r4, [pc, #80]	@ (8002838 <prvIdleTask+0x54>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027e8:	4f14      	ldr	r7, [pc, #80]	@ (800283c <prvIdleTask+0x58>)
				--uxCurrentNumberOfTasks;
 80027ea:	4d15      	ldr	r5, [pc, #84]	@ (8002840 <prvIdleTask+0x5c>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	b983      	cbnz	r3, 8002812 <prvIdleTask+0x2e>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80027f0:	4b14      	ldr	r3, [pc, #80]	@ (8002844 <prvIdleTask+0x60>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d909      	bls.n	800280c <prvIdleTask+0x28>
				taskYIELD();
 80027f8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80027fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002800:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 800280c:	f7ff fafc 	bl	8001e08 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8002810:	e7eb      	b.n	80027ea <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 8002812:	f000 ff4f 	bl	80036b4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800281a:	1d30      	adds	r0, r6, #4
 800281c:	f7ff fb3e 	bl	8001e9c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002820:	682b      	ldr	r3, [r5, #0]
 8002822:	3b01      	subs	r3, #1
 8002824:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	3b01      	subs	r3, #1
 800282a:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 800282c:	f000 ff66 	bl	80036fc <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8002830:	4630      	mov	r0, r6
 8002832:	f7ff ffb9 	bl	80027a8 <prvDeleteTCB>
 8002836:	e7d9      	b.n	80027ec <prvIdleTask+0x8>
 8002838:	200007e8 	.word	0x200007e8
 800283c:	200007ec 	.word	0x200007ec
 8002840:	200007cc 	.word	0x200007cc
 8002844:	20000844 	.word	0x20000844

08002848 <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800284c:	0096      	lsls	r6, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800284e:	4607      	mov	r7, r0
 8002850:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002852:	21a5      	movs	r1, #165	@ 0xa5
 8002854:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8002856:	4698      	mov	r8, r3
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002858:	3e04      	subs	r6, #4
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800285a:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800285e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002860:	f002 fa21 	bl	8004ca6 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002864:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002866:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002868:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 800286c:	b3b5      	cbz	r5, 80028dc <prvInitialiseNewTask.constprop.0+0x94>
 800286e:	1e6b      	subs	r3, r5, #1
 8002870:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8002874:	350f      	adds	r5, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002876:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800287a:	f802 1f01 	strb.w	r1, [r2, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 800287e:	b109      	cbz	r1, 8002884 <prvInitialiseNewTask.constprop.0+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002880:	42ab      	cmp	r3, r5
 8002882:	d1f8      	bne.n	8002876 <prvInitialiseNewTask.constprop.0+0x2e>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002884:	2300      	movs	r3, #0
 8002886:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800288a:	9d08      	ldr	r5, [sp, #32]
		pxNewTCB->uxMutexesHeld = 0;
 800288c:	f04f 0a00 	mov.w	sl, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002890:	1d20      	adds	r0, r4, #4
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002892:	2d37      	cmp	r5, #55	@ 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8002894:	f8c4 a050 	str.w	sl, [r4, #80]	@ 0x50
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002898:	bf28      	it	cs
 800289a:	2537      	movcs	r5, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 800289c:	62e5      	str	r5, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800289e:	64e5      	str	r5, [r4, #76]	@ 0x4c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028a0:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80028a4:	f7ff fad5 	bl	8001e52 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80028a8:	f104 0018 	add.w	r0, r4, #24
 80028ac:	f7ff fad1 	bl	8001e52 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80028b0:	f8c4 a058 	str.w	sl, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028b4:	4642      	mov	r2, r8
 80028b6:	4639      	mov	r1, r7
 80028b8:	4630      	mov	r0, r6
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80028ba:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028bc:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80028be:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->pxTaskTag = NULL;
 80028c0:	f8c4 a054 	str.w	sl, [r4, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80028c4:	f884 a05c 	strb.w	sl, [r4, #92]	@ 0x5c
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028c8:	f000 fecc 	bl	8003664 <pxPortInitialiseStack>
 80028cc:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80028ce:	f1b9 0f00 	cmp.w	r9, #0
 80028d2:	d001      	beq.n	80028d8 <prvInitialiseNewTask.constprop.0+0x90>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028d4:	f8c9 4000 	str.w	r4, [r9]
}
 80028d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80028dc:	f884 5034 	strb.w	r5, [r4, #52]	@ 0x34
 80028e0:	e7d3      	b.n	800288a <prvInitialiseNewTask.constprop.0+0x42>

080028e2 <xTaskCreateStatic>:
	{
 80028e2:	b570      	push	{r4, r5, r6, lr}
 80028e4:	b086      	sub	sp, #24
 80028e6:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 80028ea:	b955      	cbnz	r5, 8002902 <xTaskCreateStatic+0x20>
 80028ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028f0:	b672      	cpsid	i
 80028f2:	f383 8811 	msr	BASEPRI, r3
 80028f6:	f3bf 8f6f 	isb	sy
 80028fa:	f3bf 8f4f 	dsb	sy
 80028fe:	b662      	cpsie	i
 8002900:	e7fe      	b.n	8002900 <xTaskCreateStatic+0x1e>
		configASSERT( pxTaskBuffer != NULL );
 8002902:	b954      	cbnz	r4, 800291a <xTaskCreateStatic+0x38>
 8002904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002908:	b672      	cpsid	i
 800290a:	f383 8811 	msr	BASEPRI, r3
 800290e:	f3bf 8f6f 	isb	sy
 8002912:	f3bf 8f4f 	dsb	sy
 8002916:	b662      	cpsie	i
 8002918:	e7fe      	b.n	8002918 <xTaskCreateStatic+0x36>
			volatile size_t xSize = sizeof( StaticTask_t );
 800291a:	2664      	movs	r6, #100	@ 0x64
 800291c:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800291e:	9e05      	ldr	r6, [sp, #20]
 8002920:	2e64      	cmp	r6, #100	@ 0x64
 8002922:	d00a      	beq.n	800293a <xTaskCreateStatic+0x58>
 8002924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002928:	b672      	cpsid	i
 800292a:	f383 8811 	msr	BASEPRI, r3
 800292e:	f3bf 8f6f 	isb	sy
 8002932:	f3bf 8f4f 	dsb	sy
 8002936:	b662      	cpsie	i
 8002938:	e7fe      	b.n	8002938 <xTaskCreateStatic+0x56>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800293a:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800293c:	2502      	movs	r5, #2
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800293e:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002940:	f884 505d 	strb.w	r5, [r4, #93]	@ 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002944:	ad04      	add	r5, sp, #16
 8002946:	9402      	str	r4, [sp, #8]
 8002948:	9501      	str	r5, [sp, #4]
 800294a:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800294c:	9500      	str	r5, [sp, #0]
 800294e:	f7ff ff7b 	bl	8002848 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002952:	4620      	mov	r0, r4
 8002954:	f7ff fe42 	bl	80025dc <prvAddNewTaskToReadyList>
	}
 8002958:	9804      	ldr	r0, [sp, #16]
 800295a:	b006      	add	sp, #24
 800295c:	bd70      	pop	{r4, r5, r6, pc}

0800295e <xTaskCreate>:
	{
 800295e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002962:	4607      	mov	r7, r0
 8002964:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002966:	0090      	lsls	r0, r2, #2
	{
 8002968:	4688      	mov	r8, r1
 800296a:	4616      	mov	r6, r2
 800296c:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800296e:	f000 fffb 	bl	8003968 <pvPortMalloc>
			if( pxStack != NULL )
 8002972:	4605      	mov	r5, r0
 8002974:	b920      	cbnz	r0, 8002980 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002976:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
	}
 800297a:	b005      	add	sp, #20
 800297c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002980:	2064      	movs	r0, #100	@ 0x64
 8002982:	f000 fff1 	bl	8003968 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002986:	4604      	mov	r4, r0
 8002988:	b198      	cbz	r0, 80029b2 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800298a:	2300      	movs	r3, #0
					pxNewTCB->pxStack = pxStack;
 800298c:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800298e:	4632      	mov	r2, r6
 8002990:	4641      	mov	r1, r8
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002992:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002998:	9002      	str	r0, [sp, #8]
 800299a:	4638      	mov	r0, r7
 800299c:	9301      	str	r3, [sp, #4]
 800299e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80029a0:	9300      	str	r3, [sp, #0]
 80029a2:	464b      	mov	r3, r9
 80029a4:	f7ff ff50 	bl	8002848 <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80029a8:	4620      	mov	r0, r4
 80029aa:	f7ff fe17 	bl	80025dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80029ae:	2001      	movs	r0, #1
 80029b0:	e7e3      	b.n	800297a <xTaskCreate+0x1c>
					vPortFree( pxStack );
 80029b2:	4628      	mov	r0, r5
 80029b4:	f001 f86c 	bl	8003a90 <vPortFree>
		if( pxNewTCB != NULL )
 80029b8:	e7dd      	b.n	8002976 <xTaskCreate+0x18>
	...

080029bc <vTaskDelete>:
	{
 80029bc:	b570      	push	{r4, r5, r6, lr}
 80029be:	4604      	mov	r4, r0
 80029c0:	4d29      	ldr	r5, [pc, #164]	@ (8002a68 <vTaskDelete+0xac>)
		taskENTER_CRITICAL();
 80029c2:	f000 fe77 	bl	80036b4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80029c6:	b904      	cbnz	r4, 80029ca <vTaskDelete+0xe>
 80029c8:	682c      	ldr	r4, [r5, #0]
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80029ca:	1d26      	adds	r6, r4, #4
 80029cc:	4630      	mov	r0, r6
 80029ce:	f7ff fa65 	bl	8001e9c <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80029d2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80029d4:	b11b      	cbz	r3, 80029de <vTaskDelete+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029d6:	f104 0018 	add.w	r0, r4, #24
 80029da:	f7ff fa5f 	bl	8001e9c <uxListRemove>
			uxTaskNumber++;
 80029de:	4a23      	ldr	r2, [pc, #140]	@ (8002a6c <vTaskDelete+0xb0>)
 80029e0:	6813      	ldr	r3, [r2, #0]
 80029e2:	3301      	adds	r3, #1
 80029e4:	6013      	str	r3, [r2, #0]
			if( pxTCB == pxCurrentTCB )
 80029e6:	682b      	ldr	r3, [r5, #0]
 80029e8:	42a3      	cmp	r3, r4
 80029ea:	d127      	bne.n	8002a3c <vTaskDelete+0x80>
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80029ec:	4631      	mov	r1, r6
 80029ee:	4820      	ldr	r0, [pc, #128]	@ (8002a70 <vTaskDelete+0xb4>)
 80029f0:	f7ff fa32 	bl	8001e58 <vListInsertEnd>
				++uxDeletedTasksWaitingCleanUp;
 80029f4:	4a1f      	ldr	r2, [pc, #124]	@ (8002a74 <vTaskDelete+0xb8>)
 80029f6:	6813      	ldr	r3, [r2, #0]
 80029f8:	3301      	adds	r3, #1
 80029fa:	6013      	str	r3, [r2, #0]
			traceTASK_DELETE( pxTCB );
 80029fc:	4620      	mov	r0, r4
 80029fe:	f001 f9c1 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 8002a02:	4601      	mov	r1, r0
 8002a04:	2022      	movs	r0, #34	@ 0x22
 8002a06:	f001 fb4d 	bl	80040a4 <SEGGER_SYSVIEW_RecordU32>
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	f001 feae 	bl	800476c <SYSVIEW_DeleteTask>
		taskEXIT_CRITICAL();
 8002a10:	f000 fe74 	bl	80036fc <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8002a14:	4b18      	ldr	r3, [pc, #96]	@ (8002a78 <vTaskDelete+0xbc>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	b323      	cbz	r3, 8002a64 <vTaskDelete+0xa8>
			if( pxTCB == pxCurrentTCB )
 8002a1a:	682b      	ldr	r3, [r5, #0]
 8002a1c:	42a3      	cmp	r3, r4
 8002a1e:	d121      	bne.n	8002a64 <vTaskDelete+0xa8>
				configASSERT( uxSchedulerSuspended == 0 );
 8002a20:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <vTaskDelete+0xc0>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	b1a3      	cbz	r3, 8002a50 <vTaskDelete+0x94>
 8002a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a2a:	b672      	cpsid	i
 8002a2c:	f383 8811 	msr	BASEPRI, r3
 8002a30:	f3bf 8f6f 	isb	sy
 8002a34:	f3bf 8f4f 	dsb	sy
 8002a38:	b662      	cpsie	i
 8002a3a:	e7fe      	b.n	8002a3a <vTaskDelete+0x7e>
				--uxCurrentNumberOfTasks;
 8002a3c:	4a10      	ldr	r2, [pc, #64]	@ (8002a80 <vTaskDelete+0xc4>)
				prvDeleteTCB( pxTCB );
 8002a3e:	4620      	mov	r0, r4
				--uxCurrentNumberOfTasks;
 8002a40:	6813      	ldr	r3, [r2, #0]
 8002a42:	3b01      	subs	r3, #1
 8002a44:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002a46:	f7ff feaf 	bl	80027a8 <prvDeleteTCB>
				prvResetNextTaskUnblockTime();
 8002a4a:	f7ff fe9b 	bl	8002784 <prvResetNextTaskUnblockTime>
 8002a4e:	e7d5      	b.n	80029fc <vTaskDelete+0x40>
				portYIELD_WITHIN_API();
 8002a50:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002a54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a58:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	f3bf 8f6f 	isb	sy
	}
 8002a64:	bd70      	pop	{r4, r5, r6, pc}
 8002a66:	bf00      	nop
 8002a68:	20000ca4 	.word	0x20000ca4
 8002a6c:	200007b0 	.word	0x200007b0
 8002a70:	200007ec 	.word	0x200007ec
 8002a74:	200007e8 	.word	0x200007e8
 8002a78:	200007c0 	.word	0x200007c0
 8002a7c:	200007a4 	.word	0x200007a4
 8002a80:	200007cc 	.word	0x200007cc

08002a84 <vTaskStartScheduler>:
{
 8002a84:	b530      	push	{r4, r5, lr}
 8002a86:	b089      	sub	sp, #36	@ 0x24
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002a88:	2400      	movs	r4, #0
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002a8a:	4d25      	ldr	r5, [pc, #148]	@ (8002b20 <vTaskStartScheduler+0x9c>)
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a8c:	aa07      	add	r2, sp, #28
 8002a8e:	a906      	add	r1, sp, #24
 8002a90:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002a92:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002a96:	f7ff f9b9 	bl	8001e0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002a9a:	9b05      	ldr	r3, [sp, #20]
 8002a9c:	9a07      	ldr	r2, [sp, #28]
 8002a9e:	9302      	str	r3, [sp, #8]
 8002aa0:	9b06      	ldr	r3, [sp, #24]
 8002aa2:	4920      	ldr	r1, [pc, #128]	@ (8002b24 <vTaskStartScheduler+0xa0>)
 8002aa4:	4820      	ldr	r0, [pc, #128]	@ (8002b28 <vTaskStartScheduler+0xa4>)
 8002aa6:	e9cd 4300 	strd	r4, r3, [sp]
 8002aaa:	4623      	mov	r3, r4
 8002aac:	f7ff ff19 	bl	80028e2 <xTaskCreateStatic>
 8002ab0:	6028      	str	r0, [r5, #0]
		if( xIdleTaskHandle != NULL )
 8002ab2:	2800      	cmp	r0, #0
 8002ab4:	d032      	beq.n	8002b1c <vTaskStartScheduler+0x98>
			xReturn = xTimerCreateTimerTask();
 8002ab6:	f000 fbf3 	bl	80032a0 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8002aba:	2801      	cmp	r0, #1
 8002abc:	d121      	bne.n	8002b02 <vTaskStartScheduler+0x7e>
 8002abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac2:	b672      	cpsid	i
 8002ac4:	f383 8811 	msr	BASEPRI, r3
 8002ac8:	f3bf 8f6f 	isb	sy
 8002acc:	f3bf 8f4f 	dsb	sy
 8002ad0:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
 8002ad2:	4b16      	ldr	r3, [pc, #88]	@ (8002b2c <vTaskStartScheduler+0xa8>)
 8002ad4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ad8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002ada:	4b15      	ldr	r3, [pc, #84]	@ (8002b30 <vTaskStartScheduler+0xac>)
		traceTASK_SWITCHED_IN();
 8002adc:	682a      	ldr	r2, [r5, #0]
		xSchedulerRunning = pdTRUE;
 8002ade:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002ae0:	4b14      	ldr	r3, [pc, #80]	@ (8002b34 <vTaskStartScheduler+0xb0>)
 8002ae2:	601c      	str	r4, [r3, #0]
		traceTASK_SWITCHED_IN();
 8002ae4:	4b14      	ldr	r3, [pc, #80]	@ (8002b38 <vTaskStartScheduler+0xb4>)
 8002ae6:	6819      	ldr	r1, [r3, #0]
 8002ae8:	4291      	cmp	r1, r2
 8002aea:	d106      	bne.n	8002afa <vTaskStartScheduler+0x76>
 8002aec:	f001 fcc4 	bl	8004478 <SEGGER_SYSVIEW_OnIdle>
}
 8002af0:	b009      	add	sp, #36	@ 0x24
 8002af2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002af6:	f000 be7d 	b.w	80037f4 <xPortStartScheduler>
		traceTASK_SWITCHED_IN();
 8002afa:	6818      	ldr	r0, [r3, #0]
 8002afc:	f001 fcf2 	bl	80044e4 <SEGGER_SYSVIEW_OnTaskStartExec>
 8002b00:	e7f6      	b.n	8002af0 <vTaskStartScheduler+0x6c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002b02:	3001      	adds	r0, #1
 8002b04:	d10a      	bne.n	8002b1c <vTaskStartScheduler+0x98>
 8002b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b0a:	b672      	cpsid	i
 8002b0c:	f383 8811 	msr	BASEPRI, r3
 8002b10:	f3bf 8f6f 	isb	sy
 8002b14:	f3bf 8f4f 	dsb	sy
 8002b18:	b662      	cpsie	i
 8002b1a:	e7fe      	b.n	8002b1a <vTaskStartScheduler+0x96>
}
 8002b1c:	b009      	add	sp, #36	@ 0x24
 8002b1e:	bd30      	pop	{r4, r5, pc}
 8002b20:	200007a8 	.word	0x200007a8
 8002b24:	08005c42 	.word	0x08005c42
 8002b28:	080027e5 	.word	0x080027e5
 8002b2c:	200007ac 	.word	0x200007ac
 8002b30:	200007c0 	.word	0x200007c0
 8002b34:	200007c8 	.word	0x200007c8
 8002b38:	20000ca4 	.word	0x20000ca4

08002b3c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002b3c:	4a02      	ldr	r2, [pc, #8]	@ (8002b48 <vTaskSuspendAll+0xc>)
 8002b3e:	6813      	ldr	r3, [r2, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	6013      	str	r3, [r2, #0]
}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	200007a4 	.word	0x200007a4

08002b4c <xTaskGetTickCount>:
		xTicks = xTickCount;
 8002b4c:	4b01      	ldr	r3, [pc, #4]	@ (8002b54 <xTaskGetTickCount+0x8>)
 8002b4e:	6818      	ldr	r0, [r3, #0]
}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	200007c8 	.word	0x200007c8

08002b58 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b58:	4b44      	ldr	r3, [pc, #272]	@ (8002c6c <xTaskIncrementTick+0x114>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
{
 8002b5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d17b      	bne.n	8002c5c <xTaskIncrementTick+0x104>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b64:	4b42      	ldr	r3, [pc, #264]	@ (8002c70 <xTaskIncrementTick+0x118>)
 8002b66:	681d      	ldr	r5, [r3, #0]
 8002b68:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8002b6a:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b6c:	b9cd      	cbnz	r5, 8002ba2 <xTaskIncrementTick+0x4a>
			taskSWITCH_DELAYED_LISTS();
 8002b6e:	4b41      	ldr	r3, [pc, #260]	@ (8002c74 <xTaskIncrementTick+0x11c>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	b152      	cbz	r2, 8002b8c <xTaskIncrementTick+0x34>
 8002b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b7a:	b672      	cpsid	i
 8002b7c:	f383 8811 	msr	BASEPRI, r3
 8002b80:	f3bf 8f6f 	isb	sy
 8002b84:	f3bf 8f4f 	dsb	sy
 8002b88:	b662      	cpsie	i
 8002b8a:	e7fe      	b.n	8002b8a <xTaskIncrementTick+0x32>
 8002b8c:	4a3a      	ldr	r2, [pc, #232]	@ (8002c78 <xTaskIncrementTick+0x120>)
 8002b8e:	6819      	ldr	r1, [r3, #0]
 8002b90:	6810      	ldr	r0, [r2, #0]
 8002b92:	6018      	str	r0, [r3, #0]
 8002b94:	6011      	str	r1, [r2, #0]
 8002b96:	4a39      	ldr	r2, [pc, #228]	@ (8002c7c <xTaskIncrementTick+0x124>)
 8002b98:	6813      	ldr	r3, [r2, #0]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	f7ff fdf1 	bl	8002784 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002ba2:	4e37      	ldr	r6, [pc, #220]	@ (8002c80 <xTaskIncrementTick+0x128>)
BaseType_t xSwitchRequired = pdFALSE;
 8002ba4:	2400      	movs	r4, #0
 8002ba6:	4f37      	ldr	r7, [pc, #220]	@ (8002c84 <xTaskIncrementTick+0x12c>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002ba8:	6833      	ldr	r3, [r6, #0]
 8002baa:	f8df 80e4 	ldr.w	r8, [pc, #228]	@ 8002c90 <xTaskIncrementTick+0x138>
 8002bae:	42ab      	cmp	r3, r5
 8002bb0:	d916      	bls.n	8002be0 <xTaskIncrementTick+0x88>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002bb2:	f8d8 3000 	ldr.w	r3, [r8]
 8002bb6:	2214      	movs	r2, #20
 8002bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bba:	4353      	muls	r3, r2
 8002bbc:	58fb      	ldr	r3, [r7, r3]
				xSwitchRequired = pdTRUE;
 8002bbe:	2b02      	cmp	r3, #2
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8002bc0:	4b31      	ldr	r3, [pc, #196]	@ (8002c88 <xTaskIncrementTick+0x130>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
				xSwitchRequired = pdTRUE;
 8002bc4:	bf28      	it	cs
 8002bc6:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8002bc8:	b90b      	cbnz	r3, 8002bce <xTaskIncrementTick+0x76>
				vApplicationTickHook();
 8002bca:	f7ff f91e 	bl	8001e0a <vApplicationTickHook>
		if( xYieldPending != pdFALSE )
 8002bce:	4b2f      	ldr	r3, [pc, #188]	@ (8002c8c <xTaskIncrementTick+0x134>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 8002bd2:	2b00      	cmp	r3, #0
}
 8002bd4:	bf0c      	ite	eq
 8002bd6:	4620      	moveq	r0, r4
 8002bd8:	2001      	movne	r0, #1
 8002bda:	b003      	add	sp, #12
 8002bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002be0:	f8df a090 	ldr.w	sl, [pc, #144]	@ 8002c74 <xTaskIncrementTick+0x11c>
					prvAddTaskToReadyList( pxTCB );
 8002be4:	f8df b0ac 	ldr.w	fp, [pc, #172]	@ 8002c94 <xTaskIncrementTick+0x13c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002be8:	f8da 3000 	ldr.w	r3, [sl]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	b91b      	cbnz	r3, 8002bf8 <xTaskIncrementTick+0xa0>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002bf0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002bf4:	6033      	str	r3, [r6, #0]
					break;
 8002bf6:	e7dc      	b.n	8002bb2 <xTaskIncrementTick+0x5a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bf8:	f8da 3000 	ldr.w	r3, [sl]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f8d3 900c 	ldr.w	r9, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002c02:	f8d9 2004 	ldr.w	r2, [r9, #4]
					if( xConstTickCount < xItemValue )
 8002c06:	4295      	cmp	r5, r2
 8002c08:	d201      	bcs.n	8002c0e <xTaskIncrementTick+0xb6>
						xNextTaskUnblockTime = xItemValue;
 8002c0a:	6032      	str	r2, [r6, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002c0c:	e7d1      	b.n	8002bb2 <xTaskIncrementTick+0x5a>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c0e:	f109 0304 	add.w	r3, r9, #4
 8002c12:	4618      	mov	r0, r3
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	f7ff f941 	bl	8001e9c <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002c1a:	f8d9 2028 	ldr.w	r2, [r9, #40]	@ 0x28
 8002c1e:	b11a      	cbz	r2, 8002c28 <xTaskIncrementTick+0xd0>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002c20:	f109 0018 	add.w	r0, r9, #24
 8002c24:	f7ff f93a 	bl	8001e9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002c28:	4648      	mov	r0, r9
 8002c2a:	f001 fc7f 	bl	800452c <SEGGER_SYSVIEW_OnTaskStartReady>
 8002c2e:	f8d9 002c 	ldr.w	r0, [r9, #44]	@ 0x2c
 8002c32:	f8db 2000 	ldr.w	r2, [fp]
 8002c36:	4290      	cmp	r0, r2
 8002c38:	d901      	bls.n	8002c3e <xTaskIncrementTick+0xe6>
 8002c3a:	f8cb 0000 	str.w	r0, [fp]
 8002c3e:	2314      	movs	r3, #20
 8002c40:	9901      	ldr	r1, [sp, #4]
 8002c42:	fb03 7000 	mla	r0, r3, r0, r7
 8002c46:	f7ff f907 	bl	8001e58 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c4a:	f8d8 1000 	ldr.w	r1, [r8]
 8002c4e:	f8d9 202c 	ldr.w	r2, [r9, #44]	@ 0x2c
 8002c52:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8002c54:	429a      	cmp	r2, r3
 8002c56:	bf28      	it	cs
 8002c58:	2401      	movcs	r4, #1
 8002c5a:	e7c5      	b.n	8002be8 <xTaskIncrementTick+0x90>
		++uxPendedTicks;
 8002c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c88 <xTaskIncrementTick+0x130>)
BaseType_t xSwitchRequired = pdFALSE;
 8002c5e:	2400      	movs	r4, #0
		++uxPendedTicks;
 8002c60:	6813      	ldr	r3, [r2, #0]
 8002c62:	3301      	adds	r3, #1
 8002c64:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
 8002c66:	f7ff f8d0 	bl	8001e0a <vApplicationTickHook>
 8002c6a:	e7b0      	b.n	8002bce <xTaskIncrementTick+0x76>
 8002c6c:	200007a4 	.word	0x200007a4
 8002c70:	200007c8 	.word	0x200007c8
 8002c74:	20000818 	.word	0x20000818
 8002c78:	20000814 	.word	0x20000814
 8002c7c:	200007b4 	.word	0x200007b4
 8002c80:	200007ac 	.word	0x200007ac
 8002c84:	20000844 	.word	0x20000844
 8002c88:	200007bc 	.word	0x200007bc
 8002c8c:	200007b8 	.word	0x200007b8
 8002c90:	20000ca4 	.word	0x20000ca4
 8002c94:	200007c4 	.word	0x200007c4

08002c98 <xTaskResumeAll>:
{
 8002c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8002c9c:	4c33      	ldr	r4, [pc, #204]	@ (8002d6c <xTaskResumeAll+0xd4>)
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	b953      	cbnz	r3, 8002cb8 <xTaskResumeAll+0x20>
 8002ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ca6:	b672      	cpsid	i
 8002ca8:	f383 8811 	msr	BASEPRI, r3
 8002cac:	f3bf 8f6f 	isb	sy
 8002cb0:	f3bf 8f4f 	dsb	sy
 8002cb4:	b662      	cpsie	i
 8002cb6:	e7fe      	b.n	8002cb6 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
 8002cb8:	f000 fcfc 	bl	80036b4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002cbc:	6823      	ldr	r3, [r4, #0]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cc2:	6824      	ldr	r4, [r4, #0]
 8002cc4:	b12c      	cbz	r4, 8002cd2 <xTaskResumeAll+0x3a>
BaseType_t xAlreadyYielded = pdFALSE;
 8002cc6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002cc8:	f000 fd18 	bl	80036fc <vPortExitCritical>
}
 8002ccc:	4620      	mov	r0, r4
 8002cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002cd2:	4b27      	ldr	r3, [pc, #156]	@ (8002d70 <xTaskResumeAll+0xd8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f5      	beq.n	8002cc6 <xTaskResumeAll+0x2e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002cda:	4d26      	ldr	r5, [pc, #152]	@ (8002d74 <xTaskResumeAll+0xdc>)
					prvAddTaskToReadyList( pxTCB );
 8002cdc:	4e26      	ldr	r6, [pc, #152]	@ (8002d78 <xTaskResumeAll+0xe0>)
 8002cde:	f8df 80a8 	ldr.w	r8, [pc, #168]	@ 8002d88 <xTaskResumeAll+0xf0>
 8002ce2:	e020      	b.n	8002d26 <xTaskResumeAll+0x8e>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ce4:	68eb      	ldr	r3, [r5, #12]
 8002ce6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ce8:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002cea:	f104 0018 	add.w	r0, r4, #24
 8002cee:	f7ff f8d5 	bl	8001e9c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002cf2:	4638      	mov	r0, r7
 8002cf4:	f7ff f8d2 	bl	8001e9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002cf8:	4620      	mov	r0, r4
 8002cfa:	f001 fc17 	bl	800452c <SEGGER_SYSVIEW_OnTaskStartReady>
 8002cfe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002d00:	6832      	ldr	r2, [r6, #0]
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d900      	bls.n	8002d08 <xTaskResumeAll+0x70>
 8002d06:	6033      	str	r3, [r6, #0]
 8002d08:	2014      	movs	r0, #20
 8002d0a:	4639      	mov	r1, r7
 8002d0c:	fb00 8003 	mla	r0, r0, r3, r8
 8002d10:	f7ff f8a2 	bl	8001e58 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002d14:	4b19      	ldr	r3, [pc, #100]	@ (8002d7c <xTaskResumeAll+0xe4>)
 8002d16:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d302      	bcc.n	8002d26 <xTaskResumeAll+0x8e>
						xYieldPending = pdTRUE;
 8002d20:	4b17      	ldr	r3, [pc, #92]	@ (8002d80 <xTaskResumeAll+0xe8>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002d26:	682b      	ldr	r3, [r5, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1db      	bne.n	8002ce4 <xTaskResumeAll+0x4c>
				if( pxTCB != NULL )
 8002d2c:	b10c      	cbz	r4, 8002d32 <xTaskResumeAll+0x9a>
					prvResetNextTaskUnblockTime();
 8002d2e:	f7ff fd29 	bl	8002784 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002d32:	4d14      	ldr	r5, [pc, #80]	@ (8002d84 <xTaskResumeAll+0xec>)
 8002d34:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002d36:	b144      	cbz	r4, 8002d4a <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 8002d38:	4e11      	ldr	r6, [pc, #68]	@ (8002d80 <xTaskResumeAll+0xe8>)
 8002d3a:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002d3c:	f7ff ff0c 	bl	8002b58 <xTaskIncrementTick>
 8002d40:	b100      	cbz	r0, 8002d44 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 8002d42:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002d44:	3c01      	subs	r4, #1
 8002d46:	d1f9      	bne.n	8002d3c <xTaskResumeAll+0xa4>
						uxPendedTicks = 0;
 8002d48:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d80 <xTaskResumeAll+0xe8>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0b9      	beq.n	8002cc6 <xTaskResumeAll+0x2e>
					taskYIELD_IF_USING_PREEMPTION();
 8002d52:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002d56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d5a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002d5e:	f3bf 8f4f 	dsb	sy
 8002d62:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002d66:	2401      	movs	r4, #1
 8002d68:	e7ae      	b.n	8002cc8 <xTaskResumeAll+0x30>
 8002d6a:	bf00      	nop
 8002d6c:	200007a4 	.word	0x200007a4
 8002d70:	200007cc 	.word	0x200007cc
 8002d74:	20000800 	.word	0x20000800
 8002d78:	200007c4 	.word	0x200007c4
 8002d7c:	20000ca4 	.word	0x20000ca4
 8002d80:	200007b8 	.word	0x200007b8
 8002d84:	200007bc 	.word	0x200007bc
 8002d88:	20000844 	.word	0x20000844

08002d8c <vTaskDelay>:
	{
 8002d8c:	b538      	push	{r3, r4, r5, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002d8e:	4604      	mov	r4, r0
 8002d90:	b950      	cbnz	r0, 8002da8 <vTaskDelay+0x1c>
			portYIELD_WITHIN_API();
 8002d92:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d9a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002d9e:	f3bf 8f4f 	dsb	sy
 8002da2:	f3bf 8f6f 	isb	sy
	}
 8002da6:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8002da8:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <vTaskDelay+0x58>)
 8002daa:	681d      	ldr	r5, [r3, #0]
 8002dac:	b155      	cbz	r5, 8002dc4 <vTaskDelay+0x38>
 8002dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db2:	b672      	cpsid	i
 8002db4:	f383 8811 	msr	BASEPRI, r3
 8002db8:	f3bf 8f6f 	isb	sy
 8002dbc:	f3bf 8f4f 	dsb	sy
 8002dc0:	b662      	cpsie	i
 8002dc2:	e7fe      	b.n	8002dc2 <vTaskDelay+0x36>
				traceTASK_DELAY();
 8002dc4:	4601      	mov	r1, r0
 8002dc6:	2023      	movs	r0, #35	@ 0x23
			vTaskSuspendAll();
 8002dc8:	f7ff feb8 	bl	8002b3c <vTaskSuspendAll>
				traceTASK_DELAY();
 8002dcc:	f001 f96a 	bl	80040a4 <SEGGER_SYSVIEW_RecordU32>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	4620      	mov	r0, r4
 8002dd4:	f7ff fc92 	bl	80026fc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8002dd8:	f7ff ff5e 	bl	8002c98 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	d0d8      	beq.n	8002d92 <vTaskDelay+0x6>
 8002de0:	e7e1      	b.n	8002da6 <vTaskDelay+0x1a>
 8002de2:	bf00      	nop
 8002de4:	200007a4 	.word	0x200007a4

08002de8 <vTaskSetApplicationTaskTag>:
	{
 8002de8:	b538      	push	{r3, r4, r5, lr}
 8002dea:	460d      	mov	r5, r1
		if( xTask == NULL )
 8002dec:	4604      	mov	r4, r0
 8002dee:	b908      	cbnz	r0, 8002df4 <vTaskSetApplicationTaskTag+0xc>
			xTCB = ( TCB_t * ) pxCurrentTCB;
 8002df0:	4b04      	ldr	r3, [pc, #16]	@ (8002e04 <vTaskSetApplicationTaskTag+0x1c>)
 8002df2:	681c      	ldr	r4, [r3, #0]
		taskENTER_CRITICAL();
 8002df4:	f000 fc5e 	bl	80036b4 <vPortEnterCritical>
			xTCB->pxTaskTag = pxHookFunction;
 8002df8:	6565      	str	r5, [r4, #84]	@ 0x54
	}
 8002dfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		taskEXIT_CRITICAL();
 8002dfe:	f000 bc7d 	b.w	80036fc <vPortExitCritical>
 8002e02:	bf00      	nop
 8002e04:	20000ca4 	.word	0x20000ca4

08002e08 <xTaskGetApplicationTaskTag>:
	{
 8002e08:	b510      	push	{r4, lr}
		pxTCB = prvGetTCBFromHandle( xTask );
 8002e0a:	4604      	mov	r4, r0
 8002e0c:	b908      	cbnz	r0, 8002e12 <xTaskGetApplicationTaskTag+0xa>
 8002e0e:	4b04      	ldr	r3, [pc, #16]	@ (8002e20 <xTaskGetApplicationTaskTag+0x18>)
 8002e10:	681c      	ldr	r4, [r3, #0]
		taskENTER_CRITICAL();
 8002e12:	f000 fc4f 	bl	80036b4 <vPortEnterCritical>
			xReturn = pxTCB->pxTaskTag;
 8002e16:	6d64      	ldr	r4, [r4, #84]	@ 0x54
		taskEXIT_CRITICAL();
 8002e18:	f000 fc70 	bl	80036fc <vPortExitCritical>
	}
 8002e1c:	4620      	mov	r0, r4
 8002e1e:	bd10      	pop	{r4, pc}
 8002e20:	20000ca4 	.word	0x20000ca4

08002e24 <vTaskSwitchContext>:
{
 8002e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002e26:	4b22      	ldr	r3, [pc, #136]	@ (8002eb0 <vTaskSwitchContext+0x8c>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	4b22      	ldr	r3, [pc, #136]	@ (8002eb4 <vTaskSwitchContext+0x90>)
 8002e2c:	b112      	cbz	r2, 8002e34 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8002e2e:	2201      	movs	r2, #1
 8002e30:	601a      	str	r2, [r3, #0]
}
 8002e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxCurrentTCB->iTaskErrno = FreeRTOS_errno;
 8002e34:	4c20      	ldr	r4, [pc, #128]	@ (8002eb8 <vTaskSwitchContext+0x94>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e36:	f04f 0c14 	mov.w	ip, #20
			pxCurrentTCB->iTaskErrno = FreeRTOS_errno;
 8002e3a:	4e20      	ldr	r6, [pc, #128]	@ (8002ebc <vTaskSwitchContext+0x98>)
		xYieldPending = pdFALSE;
 8002e3c:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e3e:	4f20      	ldr	r7, [pc, #128]	@ (8002ec0 <vTaskSwitchContext+0x9c>)
			pxCurrentTCB->iTaskErrno = FreeRTOS_errno;
 8002e40:	6823      	ldr	r3, [r4, #0]
 8002e42:	6832      	ldr	r2, [r6, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e44:	491f      	ldr	r1, [pc, #124]	@ (8002ec4 <vTaskSwitchContext+0xa0>)
			pxCurrentTCB->iTaskErrno = FreeRTOS_errno;
 8002e46:	661a      	str	r2, [r3, #96]	@ 0x60
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e48:	683a      	ldr	r2, [r7, #0]
 8002e4a:	fb0c f302 	mul.w	r3, ip, r2
 8002e4e:	58cd      	ldr	r5, [r1, r3]
 8002e50:	18c8      	adds	r0, r1, r3
 8002e52:	b1d5      	cbz	r5, 8002e8a <vTaskSwitchContext+0x66>
 8002e54:	6845      	ldr	r5, [r0, #4]
 8002e56:	3308      	adds	r3, #8
 8002e58:	686d      	ldr	r5, [r5, #4]
 8002e5a:	440b      	add	r3, r1
 8002e5c:	429d      	cmp	r5, r3
 8002e5e:	6045      	str	r5, [r0, #4]
 8002e60:	bf04      	itt	eq
 8002e62:	686b      	ldreq	r3, [r5, #4]
 8002e64:	6043      	streq	r3, [r0, #4]
 8002e66:	2314      	movs	r3, #20
 8002e68:	fb03 1102 	mla	r1, r3, r2, r1
 8002e6c:	684b      	ldr	r3, [r1, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	6023      	str	r3, [r4, #0]
		traceTASK_SWITCHED_IN();
 8002e72:	4b15      	ldr	r3, [pc, #84]	@ (8002ec8 <vTaskSwitchContext+0xa4>)
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e74:	603a      	str	r2, [r7, #0]
		traceTASK_SWITCHED_IN();
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6822      	ldr	r2, [r4, #0]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d113      	bne.n	8002ea6 <vTaskSwitchContext+0x82>
 8002e7e:	f001 fafb 	bl	8004478 <SEGGER_SYSVIEW_OnIdle>
			FreeRTOS_errno = pxCurrentTCB->iTaskErrno;
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e86:	6033      	str	r3, [r6, #0]
}
 8002e88:	e7d3      	b.n	8002e32 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e8a:	b952      	cbnz	r2, 8002ea2 <vTaskSwitchContext+0x7e>
 8002e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e90:	b672      	cpsid	i
 8002e92:	f383 8811 	msr	BASEPRI, r3
 8002e96:	f3bf 8f6f 	isb	sy
 8002e9a:	f3bf 8f4f 	dsb	sy
 8002e9e:	b662      	cpsie	i
 8002ea0:	e7fe      	b.n	8002ea0 <vTaskSwitchContext+0x7c>
 8002ea2:	3a01      	subs	r2, #1
 8002ea4:	e7d1      	b.n	8002e4a <vTaskSwitchContext+0x26>
		traceTASK_SWITCHED_IN();
 8002ea6:	6820      	ldr	r0, [r4, #0]
 8002ea8:	f001 fb1c 	bl	80044e4 <SEGGER_SYSVIEW_OnTaskStartExec>
 8002eac:	e7e9      	b.n	8002e82 <vTaskSwitchContext+0x5e>
 8002eae:	bf00      	nop
 8002eb0:	200007a4 	.word	0x200007a4
 8002eb4:	200007b8 	.word	0x200007b8
 8002eb8:	20000ca4 	.word	0x20000ca4
 8002ebc:	200007d0 	.word	0x200007d0
 8002ec0:	200007c4 	.word	0x200007c4
 8002ec4:	20000844 	.word	0x20000844
 8002ec8:	200007a8 	.word	0x200007a8

08002ecc <vTaskSuspend>:
	{
 8002ecc:	b570      	push	{r4, r5, r6, lr}
 8002ece:	4604      	mov	r4, r0
 8002ed0:	4d2c      	ldr	r5, [pc, #176]	@ (8002f84 <vTaskSuspend+0xb8>)
		taskENTER_CRITICAL();
 8002ed2:	f000 fbef 	bl	80036b4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8002ed6:	b904      	cbnz	r4, 8002eda <vTaskSuspend+0xe>
 8002ed8:	682c      	ldr	r4, [r5, #0]
			traceTASK_SUSPEND( pxTCB );
 8002eda:	4620      	mov	r0, r4
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002edc:	1d26      	adds	r6, r4, #4
			traceTASK_SUSPEND( pxTCB );
 8002ede:	f000 ff51 	bl	8003d84 <SEGGER_SYSVIEW_ShrinkId>
 8002ee2:	4601      	mov	r1, r0
 8002ee4:	2029      	movs	r0, #41	@ 0x29
 8002ee6:	f001 f8dd 	bl	80040a4 <SEGGER_SYSVIEW_RecordU32>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002eea:	4630      	mov	r0, r6
 8002eec:	f7fe ffd6 	bl	8001e9c <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002ef0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ef2:	b11b      	cbz	r3, 8002efc <vTaskSuspend+0x30>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ef4:	f104 0018 	add.w	r0, r4, #24
 8002ef8:	f7fe ffd0 	bl	8001e9c <uxListRemove>
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxTCB);
 8002efc:	211b      	movs	r1, #27
 8002efe:	4620      	mov	r0, r4
 8002f00:	f001 fb38 	bl	8004574 <SEGGER_SYSVIEW_OnTaskStopReady>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8002f04:	4631      	mov	r1, r6
 8002f06:	4820      	ldr	r0, [pc, #128]	@ (8002f88 <vTaskSuspend+0xbc>)
 8002f08:	f7fe ffa6 	bl	8001e58 <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8002f0c:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d102      	bne.n	8002f1a <vTaskSuspend+0x4e>
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002f14:	2300      	movs	r3, #0
 8002f16:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
		if( xSchedulerRunning != pdFALSE )
 8002f1a:	4e1c      	ldr	r6, [pc, #112]	@ (8002f8c <vTaskSuspend+0xc0>)
		taskEXIT_CRITICAL();
 8002f1c:	f000 fbee 	bl	80036fc <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8002f20:	6833      	ldr	r3, [r6, #0]
 8002f22:	b12b      	cbz	r3, 8002f30 <vTaskSuspend+0x64>
			taskENTER_CRITICAL();
 8002f24:	f000 fbc6 	bl	80036b4 <vPortEnterCritical>
				prvResetNextTaskUnblockTime();
 8002f28:	f7ff fc2c 	bl	8002784 <prvResetNextTaskUnblockTime>
			taskEXIT_CRITICAL();
 8002f2c:	f000 fbe6 	bl	80036fc <vPortExitCritical>
		if( pxTCB == pxCurrentTCB )
 8002f30:	682b      	ldr	r3, [r5, #0]
 8002f32:	42a3      	cmp	r3, r4
 8002f34:	d119      	bne.n	8002f6a <vTaskSuspend+0x9e>
			if( xSchedulerRunning != pdFALSE )
 8002f36:	6833      	ldr	r3, [r6, #0]
 8002f38:	b1c3      	cbz	r3, 8002f6c <vTaskSuspend+0xa0>
				configASSERT( uxSchedulerSuspended == 0 );
 8002f3a:	4b15      	ldr	r3, [pc, #84]	@ (8002f90 <vTaskSuspend+0xc4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	b153      	cbz	r3, 8002f56 <vTaskSuspend+0x8a>
 8002f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f44:	b672      	cpsid	i
 8002f46:	f383 8811 	msr	BASEPRI, r3
 8002f4a:	f3bf 8f6f 	isb	sy
 8002f4e:	f3bf 8f4f 	dsb	sy
 8002f52:	b662      	cpsie	i
 8002f54:	e7fe      	b.n	8002f54 <vTaskSuspend+0x88>
				portYIELD_WITHIN_API();
 8002f56:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8002f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f5e:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8002f62:	f3bf 8f4f 	dsb	sy
 8002f66:	f3bf 8f6f 	isb	sy
	}
 8002f6a:	bd70      	pop	{r4, r5, r6, pc}
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8002f6c:	4a06      	ldr	r2, [pc, #24]	@ (8002f88 <vTaskSuspend+0xbc>)
 8002f6e:	6811      	ldr	r1, [r2, #0]
 8002f70:	4a08      	ldr	r2, [pc, #32]	@ (8002f94 <vTaskSuspend+0xc8>)
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	4291      	cmp	r1, r2
 8002f76:	d101      	bne.n	8002f7c <vTaskSuspend+0xb0>
					pxCurrentTCB = NULL;
 8002f78:	602b      	str	r3, [r5, #0]
 8002f7a:	e7f6      	b.n	8002f6a <vTaskSuspend+0x9e>
	}
 8002f7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 8002f80:	f7ff bf50 	b.w	8002e24 <vTaskSwitchContext>
 8002f84:	20000ca4 	.word	0x20000ca4
 8002f88:	200007d4 	.word	0x200007d4
 8002f8c:	200007c0 	.word	0x200007c0
 8002f90:	200007a4 	.word	0x200007a4
 8002f94:	200007cc 	.word	0x200007cc

08002f98 <vTaskPlaceOnEventList>:
{
 8002f98:	b510      	push	{r4, lr}
 8002f9a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8002f9c:	b950      	cbnz	r0, 8002fb4 <vTaskPlaceOnEventList+0x1c>
 8002f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fa2:	b672      	cpsid	i
 8002fa4:	f383 8811 	msr	BASEPRI, r3
 8002fa8:	f3bf 8f6f 	isb	sy
 8002fac:	f3bf 8f4f 	dsb	sy
 8002fb0:	b662      	cpsie	i
 8002fb2:	e7fe      	b.n	8002fb2 <vTaskPlaceOnEventList+0x1a>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002fb4:	4b05      	ldr	r3, [pc, #20]	@ (8002fcc <vTaskPlaceOnEventList+0x34>)
 8002fb6:	6819      	ldr	r1, [r3, #0]
 8002fb8:	3118      	adds	r1, #24
 8002fba:	f7fe ff58 	bl	8001e6e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	2101      	movs	r1, #1
}
 8002fc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002fc6:	f7ff bb99 	b.w	80026fc <prvAddCurrentTaskToDelayedList>
 8002fca:	bf00      	nop
 8002fcc:	20000ca4 	.word	0x20000ca4

08002fd0 <vTaskPlaceOnEventListRestricted>:
	{
 8002fd0:	b538      	push	{r3, r4, r5, lr}
 8002fd2:	460c      	mov	r4, r1
 8002fd4:	4615      	mov	r5, r2
		configASSERT( pxEventList );
 8002fd6:	b950      	cbnz	r0, 8002fee <vTaskPlaceOnEventListRestricted+0x1e>
 8002fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fdc:	b672      	cpsid	i
 8002fde:	f383 8811 	msr	BASEPRI, r3
 8002fe2:	f3bf 8f6f 	isb	sy
 8002fe6:	f3bf 8f4f 	dsb	sy
 8002fea:	b662      	cpsie	i
 8002fec:	e7fe      	b.n	8002fec <vTaskPlaceOnEventListRestricted+0x1c>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002fee:	4b09      	ldr	r3, [pc, #36]	@ (8003014 <vTaskPlaceOnEventListRestricted+0x44>)
 8002ff0:	6819      	ldr	r1, [r3, #0]
 8002ff2:	3118      	adds	r1, #24
 8002ff4:	f7fe ff30 	bl	8001e58 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8002ff8:	2d00      	cmp	r5, #0
		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8002ffa:	f04f 0024 	mov.w	r0, #36	@ 0x24
			xTicksToWait = portMAX_DELAY;
 8002ffe:	bf18      	it	ne
 8003000:	f04f 34ff 	movne.w	r4, #4294967295	@ 0xffffffff
		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003004:	f001 f83c 	bl	8004080 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003008:	4629      	mov	r1, r5
 800300a:	4620      	mov	r0, r4
	}
 800300c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003010:	f7ff bb74 	b.w	80026fc <prvAddCurrentTaskToDelayedList>
 8003014:	20000ca4 	.word	0x20000ca4

08003018 <xTaskRemoveFromEventList>:
{
 8003018:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800301a:	68c3      	ldr	r3, [r0, #12]
 800301c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800301e:	b954      	cbnz	r4, 8003036 <xTaskRemoveFromEventList+0x1e>
 8003020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003024:	b672      	cpsid	i
 8003026:	f383 8811 	msr	BASEPRI, r3
 800302a:	f3bf 8f6f 	isb	sy
 800302e:	f3bf 8f4f 	dsb	sy
 8003032:	b662      	cpsie	i
 8003034:	e7fe      	b.n	8003034 <xTaskRemoveFromEventList+0x1c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003036:	f104 0518 	add.w	r5, r4, #24
 800303a:	4628      	mov	r0, r5
 800303c:	f7fe ff2e 	bl	8001e9c <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003040:	4b12      	ldr	r3, [pc, #72]	@ (800308c <xTaskRemoveFromEventList+0x74>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	b9eb      	cbnz	r3, 8003082 <xTaskRemoveFromEventList+0x6a>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003046:	1d25      	adds	r5, r4, #4
 8003048:	4628      	mov	r0, r5
 800304a:	f7fe ff27 	bl	8001e9c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800304e:	4620      	mov	r0, r4
 8003050:	f001 fa6c 	bl	800452c <SEGGER_SYSVIEW_OnTaskStartReady>
 8003054:	4a0e      	ldr	r2, [pc, #56]	@ (8003090 <xTaskRemoveFromEventList+0x78>)
 8003056:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003058:	6811      	ldr	r1, [r2, #0]
 800305a:	428b      	cmp	r3, r1
 800305c:	d900      	bls.n	8003060 <xTaskRemoveFromEventList+0x48>
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	2014      	movs	r0, #20
 8003062:	4a0c      	ldr	r2, [pc, #48]	@ (8003094 <xTaskRemoveFromEventList+0x7c>)
 8003064:	4629      	mov	r1, r5
 8003066:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800306a:	f7fe fef5 	bl	8001e58 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800306e:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <xTaskRemoveFromEventList+0x80>)
 8003070:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003076:	429a      	cmp	r2, r3
 8003078:	d906      	bls.n	8003088 <xTaskRemoveFromEventList+0x70>
		xYieldPending = pdTRUE;
 800307a:	2001      	movs	r0, #1
 800307c:	4b07      	ldr	r3, [pc, #28]	@ (800309c <xTaskRemoveFromEventList+0x84>)
 800307e:	6018      	str	r0, [r3, #0]
}
 8003080:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003082:	4629      	mov	r1, r5
 8003084:	4806      	ldr	r0, [pc, #24]	@ (80030a0 <xTaskRemoveFromEventList+0x88>)
 8003086:	e7f0      	b.n	800306a <xTaskRemoveFromEventList+0x52>
		xReturn = pdFALSE;
 8003088:	2000      	movs	r0, #0
	return xReturn;
 800308a:	e7f9      	b.n	8003080 <xTaskRemoveFromEventList+0x68>
 800308c:	200007a4 	.word	0x200007a4
 8003090:	200007c4 	.word	0x200007c4
 8003094:	20000844 	.word	0x20000844
 8003098:	20000ca4 	.word	0x20000ca4
 800309c:	200007b8 	.word	0x200007b8
 80030a0:	20000800 	.word	0x20000800

080030a4 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80030a4:	4b03      	ldr	r3, [pc, #12]	@ (80030b4 <vTaskInternalSetTimeOutState+0x10>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80030aa:	4b03      	ldr	r3, [pc, #12]	@ (80030b8 <vTaskInternalSetTimeOutState+0x14>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6043      	str	r3, [r0, #4]
}
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	200007b4 	.word	0x200007b4
 80030b8:	200007c8 	.word	0x200007c8

080030bc <xTaskCheckForTimeOut>:
{
 80030bc:	b570      	push	{r4, r5, r6, lr}
 80030be:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 80030c0:	4605      	mov	r5, r0
 80030c2:	b950      	cbnz	r0, 80030da <xTaskCheckForTimeOut+0x1e>
 80030c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c8:	b672      	cpsid	i
 80030ca:	f383 8811 	msr	BASEPRI, r3
 80030ce:	f3bf 8f6f 	isb	sy
 80030d2:	f3bf 8f4f 	dsb	sy
 80030d6:	b662      	cpsie	i
 80030d8:	e7fe      	b.n	80030d8 <xTaskCheckForTimeOut+0x1c>
	configASSERT( pxTicksToWait );
 80030da:	b951      	cbnz	r1, 80030f2 <xTaskCheckForTimeOut+0x36>
 80030dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030e0:	b672      	cpsid	i
 80030e2:	f383 8811 	msr	BASEPRI, r3
 80030e6:	f3bf 8f6f 	isb	sy
 80030ea:	f3bf 8f4f 	dsb	sy
 80030ee:	b662      	cpsie	i
 80030f0:	e7fe      	b.n	80030f0 <xTaskCheckForTimeOut+0x34>
	taskENTER_CRITICAL();
 80030f2:	f000 fadf 	bl	80036b4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <xTaskCheckForTimeOut+0x78>)
 80030f8:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	1c5a      	adds	r2, r3, #1
 80030fe:	d010      	beq.n	8003122 <xTaskCheckForTimeOut+0x66>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003100:	480d      	ldr	r0, [pc, #52]	@ (8003138 <xTaskCheckForTimeOut+0x7c>)
 8003102:	682e      	ldr	r6, [r5, #0]
 8003104:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003106:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003108:	4286      	cmp	r6, r0
 800310a:	d001      	beq.n	8003110 <xTaskCheckForTimeOut+0x54>
 800310c:	428a      	cmp	r2, r1
 800310e:	d90f      	bls.n	8003130 <xTaskCheckForTimeOut+0x74>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003110:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003112:	4283      	cmp	r3, r0
 8003114:	d90a      	bls.n	800312c <xTaskCheckForTimeOut+0x70>
			*pxTicksToWait -= xElapsedTime;
 8003116:	1a5b      	subs	r3, r3, r1
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003118:	4628      	mov	r0, r5
			*pxTicksToWait -= xElapsedTime;
 800311a:	4413      	add	r3, r2
 800311c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800311e:	f7ff ffc1 	bl	80030a4 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8003122:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003124:	f000 faea 	bl	80036fc <vPortExitCritical>
}
 8003128:	4620      	mov	r0, r4
 800312a:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 800312c:	2300      	movs	r3, #0
 800312e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8003130:	2401      	movs	r4, #1
 8003132:	e7f7      	b.n	8003124 <xTaskCheckForTimeOut+0x68>
 8003134:	200007c8 	.word	0x200007c8
 8003138:	200007b4 	.word	0x200007b4

0800313c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800313c:	4b01      	ldr	r3, [pc, #4]	@ (8003144 <vTaskMissedYield+0x8>)
 800313e:	2201      	movs	r2, #1
 8003140:	601a      	str	r2, [r3, #0]
}
 8003142:	4770      	bx	lr
 8003144:	200007b8 	.word	0x200007b8

08003148 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8003148:	4b05      	ldr	r3, [pc, #20]	@ (8003160 <xTaskGetSchedulerState+0x18>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	b133      	cbz	r3, 800315c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800314e:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <xTaskGetSchedulerState+0x1c>)
 8003150:	6818      	ldr	r0, [r3, #0]
 8003152:	fab0 f080 	clz	r0, r0
 8003156:	0940      	lsrs	r0, r0, #5
 8003158:	0040      	lsls	r0, r0, #1
 800315a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800315c:	2001      	movs	r0, #1
	}
 800315e:	4770      	bx	lr
 8003160:	200007c0 	.word	0x200007c0
 8003164:	200007a4 	.word	0x200007a4

08003168 <xTaskPriorityDisinherit>:
	{
 8003168:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 800316a:	b908      	cbnz	r0, 8003170 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 800316c:	2000      	movs	r0, #0
	}
 800316e:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8003170:	4b1f      	ldr	r3, [pc, #124]	@ (80031f0 <xTaskPriorityDisinherit+0x88>)
 8003172:	681c      	ldr	r4, [r3, #0]
 8003174:	4284      	cmp	r4, r0
 8003176:	d00a      	beq.n	800318e <xTaskPriorityDisinherit+0x26>
 8003178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800317c:	b672      	cpsid	i
 800317e:	f383 8811 	msr	BASEPRI, r3
 8003182:	f3bf 8f6f 	isb	sy
 8003186:	f3bf 8f4f 	dsb	sy
 800318a:	b662      	cpsie	i
 800318c:	e7fe      	b.n	800318c <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 800318e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003190:	b953      	cbnz	r3, 80031a8 <xTaskPriorityDisinherit+0x40>
 8003192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003196:	b672      	cpsid	i
 8003198:	f383 8811 	msr	BASEPRI, r3
 800319c:	f3bf 8f6f 	isb	sy
 80031a0:	f3bf 8f4f 	dsb	sy
 80031a4:	b662      	cpsie	i
 80031a6:	e7fe      	b.n	80031a6 <xTaskPriorityDisinherit+0x3e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031a8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
			( pxTCB->uxMutexesHeld )--;
 80031aa:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031ac:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 80031ae:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031b0:	4291      	cmp	r1, r2
 80031b2:	d0db      	beq.n	800316c <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1d9      	bne.n	800316c <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031b8:	1d25      	adds	r5, r4, #4
 80031ba:	4628      	mov	r0, r5
 80031bc:	f7fe fe6e 	bl	8001e9c <uxListRemove>
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80031c0:	4621      	mov	r1, r4
 80031c2:	204a      	movs	r0, #74	@ 0x4a
 80031c4:	f000 ff6e 	bl	80040a4 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80031c8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031ca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80031ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031d0:	61a2      	str	r2, [r4, #24]
					prvReaddTaskToReadyList( pxTCB );
 80031d2:	4a08      	ldr	r2, [pc, #32]	@ (80031f4 <xTaskPriorityDisinherit+0x8c>)
 80031d4:	6811      	ldr	r1, [r2, #0]
 80031d6:	428b      	cmp	r3, r1
 80031d8:	d900      	bls.n	80031dc <xTaskPriorityDisinherit+0x74>
 80031da:	6013      	str	r3, [r2, #0]
 80031dc:	4a06      	ldr	r2, [pc, #24]	@ (80031f8 <xTaskPriorityDisinherit+0x90>)
 80031de:	2014      	movs	r0, #20
 80031e0:	4629      	mov	r1, r5
 80031e2:	fb00 2003 	mla	r0, r0, r3, r2
 80031e6:	f7fe fe37 	bl	8001e58 <vListInsertEnd>
					xReturn = pdTRUE;
 80031ea:	2001      	movs	r0, #1
		return xReturn;
 80031ec:	e7bf      	b.n	800316e <xTaskPriorityDisinherit+0x6>
 80031ee:	bf00      	nop
 80031f0:	20000ca4 	.word	0x20000ca4
 80031f4:	200007c4 	.word	0x200007c4
 80031f8:	20000844 	.word	0x20000844

080031fc <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 80031fc:	4291      	cmp	r1, r2
{
 80031fe:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003200:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003202:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8003204:	d80a      	bhi.n	800321c <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003206:	1ad2      	subs	r2, r2, r3
 8003208:	6983      	ldr	r3, [r0, #24]
 800320a:	429a      	cmp	r2, r3
 800320c:	d20d      	bcs.n	800322a <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800320e:	1d01      	adds	r1, r0, #4
 8003210:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <prvInsertTimerInActiveList+0x34>)
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003212:	6818      	ldr	r0, [r3, #0]
 8003214:	f7fe fe2b 	bl	8001e6e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8003218:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 800321a:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800321c:	429a      	cmp	r2, r3
 800321e:	d201      	bcs.n	8003224 <prvInsertTimerInActiveList+0x28>
 8003220:	4299      	cmp	r1, r3
 8003222:	d202      	bcs.n	800322a <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003224:	1d01      	adds	r1, r0, #4
 8003226:	4b03      	ldr	r3, [pc, #12]	@ (8003234 <prvInsertTimerInActiveList+0x38>)
 8003228:	e7f3      	b.n	8003212 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 800322a:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800322c:	e7f5      	b.n	800321a <prvInsertTimerInActiveList+0x1e>
 800322e:	bf00      	nop
 8003230:	20000da4 	.word	0x20000da4
 8003234:	20000da8 	.word	0x20000da8

08003238 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003238:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800323a:	4c11      	ldr	r4, [pc, #68]	@ (8003280 <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 800323c:	f000 fa3a 	bl	80036b4 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 8003240:	6825      	ldr	r5, [r4, #0]
 8003242:	b9bd      	cbnz	r5, 8003274 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 8003244:	4f0f      	ldr	r7, [pc, #60]	@ (8003284 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 8003246:	4e10      	ldr	r6, [pc, #64]	@ (8003288 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 8003248:	4638      	mov	r0, r7
 800324a:	f7fe fdf7 	bl	8001e3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800324e:	4630      	mov	r0, r6
 8003250:	f7fe fdf4 	bl	8001e3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003254:	4b0d      	ldr	r3, [pc, #52]	@ (800328c <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003256:	4a0e      	ldr	r2, [pc, #56]	@ (8003290 <prvCheckForValidListAndQueue+0x58>)
 8003258:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 800325a:	601f      	str	r7, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800325c:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 800325e:	4b0d      	ldr	r3, [pc, #52]	@ (8003294 <prvCheckForValidListAndQueue+0x5c>)
 8003260:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8003262:	4b0d      	ldr	r3, [pc, #52]	@ (8003298 <prvCheckForValidListAndQueue+0x60>)
 8003264:	9500      	str	r5, [sp, #0]
 8003266:	f7fe ff48 	bl	80020fa <xQueueGenericCreateStatic>
 800326a:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800326c:	b110      	cbz	r0, 8003274 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800326e:	490b      	ldr	r1, [pc, #44]	@ (800329c <prvCheckForValidListAndQueue+0x64>)
 8003270:	f7ff f974 	bl	800255c <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8003274:	b003      	add	sp, #12
 8003276:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 800327a:	f000 ba3f 	b.w	80036fc <vPortExitCritical>
 800327e:	bf00      	nop
 8003280:	20000da0 	.word	0x20000da0
 8003284:	20000dc0 	.word	0x20000dc0
 8003288:	20000dac 	.word	0x20000dac
 800328c:	20000da8 	.word	0x20000da8
 8003290:	20000cf8 	.word	0x20000cf8
 8003294:	20000da4 	.word	0x20000da4
 8003298:	20000ca8 	.word	0x20000ca8
 800329c:	08005c47 	.word	0x08005c47

080032a0 <xTimerCreateTimerTask>:
{
 80032a0:	b510      	push	{r4, lr}
 80032a2:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80032a4:	f7ff ffc8 	bl	8003238 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 80032a8:	4b13      	ldr	r3, [pc, #76]	@ (80032f8 <xTimerCreateTimerTask+0x58>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	b1b3      	cbz	r3, 80032dc <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80032ae:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80032b0:	aa07      	add	r2, sp, #28
 80032b2:	a906      	add	r1, sp, #24
 80032b4:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80032b6:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80032ba:	f7fe fdb3 	bl	8001e24 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80032be:	9b05      	ldr	r3, [sp, #20]
 80032c0:	9a07      	ldr	r2, [sp, #28]
 80032c2:	9302      	str	r3, [sp, #8]
 80032c4:	9b06      	ldr	r3, [sp, #24]
 80032c6:	490d      	ldr	r1, [pc, #52]	@ (80032fc <xTimerCreateTimerTask+0x5c>)
 80032c8:	9301      	str	r3, [sp, #4]
 80032ca:	2302      	movs	r3, #2
 80032cc:	480c      	ldr	r0, [pc, #48]	@ (8003300 <xTimerCreateTimerTask+0x60>)
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	4623      	mov	r3, r4
 80032d2:	f7ff fb06 	bl	80028e2 <xTaskCreateStatic>
 80032d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003304 <xTimerCreateTimerTask+0x64>)
 80032d8:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80032da:	b950      	cbnz	r0, 80032f2 <xTimerCreateTimerTask+0x52>
 80032dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032e0:	b672      	cpsid	i
 80032e2:	f383 8811 	msr	BASEPRI, r3
 80032e6:	f3bf 8f6f 	isb	sy
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	b662      	cpsie	i
	configASSERT( xReturn );
 80032f0:	e7fe      	b.n	80032f0 <xTimerCreateTimerTask+0x50>
}
 80032f2:	2001      	movs	r0, #1
 80032f4:	b008      	add	sp, #32
 80032f6:	bd10      	pop	{r4, pc}
 80032f8:	20000da0 	.word	0x20000da0
 80032fc:	08005c4c 	.word	0x08005c4c
 8003300:	08003409 	.word	0x08003409
 8003304:	20000d9c 	.word	0x20000d9c

08003308 <xTimerGenericCommand>:
{
 8003308:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800330a:	4616      	mov	r6, r2
	configASSERT( xTimer );
 800330c:	4604      	mov	r4, r0
{
 800330e:	461a      	mov	r2, r3
	configASSERT( xTimer );
 8003310:	b950      	cbnz	r0, 8003328 <xTimerGenericCommand+0x20>
 8003312:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003316:	b672      	cpsid	i
 8003318:	f383 8811 	msr	BASEPRI, r3
 800331c:	f3bf 8f6f 	isb	sy
 8003320:	f3bf 8f4f 	dsb	sy
 8003324:	b662      	cpsie	i
 8003326:	e7fe      	b.n	8003326 <xTimerGenericCommand+0x1e>
	if( xTimerQueue != NULL )
 8003328:	4d0c      	ldr	r5, [pc, #48]	@ (800335c <xTimerGenericCommand+0x54>)
 800332a:	6828      	ldr	r0, [r5, #0]
 800332c:	b178      	cbz	r0, 800334e <xTimerGenericCommand+0x46>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800332e:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003330:	9402      	str	r4, [sp, #8]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003332:	e9cd 1600 	strd	r1, r6, [sp]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003336:	dc0c      	bgt.n	8003352 <xTimerGenericCommand+0x4a>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003338:	f7ff ff06 	bl	8003148 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800333c:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800333e:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003340:	4669      	mov	r1, sp
 8003342:	6828      	ldr	r0, [r5, #0]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003344:	bf0c      	ite	eq
 8003346:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003348:	461a      	movne	r2, r3
 800334a:	f7fe feea 	bl	8002122 <xQueueGenericSend>
}
 800334e:	b004      	add	sp, #16
 8003350:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003352:	2300      	movs	r3, #0
 8003354:	4669      	mov	r1, sp
 8003356:	f7fe ffc8 	bl	80022ea <xQueueGenericSendFromISR>
 800335a:	e7f8      	b.n	800334e <xTimerGenericCommand+0x46>
 800335c:	20000da0 	.word	0x20000da0

08003360 <prvSampleTimeNow>:
{
 8003360:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	if( xTimeNow < xLastTime )
 8003364:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 8003404 <prvSampleTimeNow+0xa4>
{
 8003368:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 800336a:	f7ff fbef 	bl	8002b4c <xTaskGetTickCount>
 800336e:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 8003370:	f8d8 3000 	ldr.w	r3, [r8]
 8003374:	4283      	cmp	r3, r0
 8003376:	d909      	bls.n	800338c <prvSampleTimeNow+0x2c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003378:	4f20      	ldr	r7, [pc, #128]	@ (80033fc <prvSampleTimeNow+0x9c>)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	b96a      	cbnz	r2, 800339c <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 8003380:	4a1f      	ldr	r2, [pc, #124]	@ (8003400 <prvSampleTimeNow+0xa0>)
 8003382:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003384:	6013      	str	r3, [r2, #0]
 8003386:	2301      	movs	r3, #1
	pxCurrentTimerList = pxOverflowTimerList;
 8003388:	6039      	str	r1, [r7, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 800338a:	e000      	b.n	800338e <prvSampleTimeNow+0x2e>
 800338c:	2300      	movs	r3, #0
}
 800338e:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8003390:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8003392:	f8c8 5000 	str.w	r5, [r8]
}
 8003396:	b002      	add	sp, #8
 8003398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800339c:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800339e:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80033a0:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80033a4:	f104 0a04 	add.w	sl, r4, #4
 80033a8:	4650      	mov	r0, sl
 80033aa:	f7fe fd77 	bl	8001e9c <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80033ae:	6a23      	ldr	r3, [r4, #32]
 80033b0:	4620      	mov	r0, r4
 80033b2:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80033b4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80033b8:	075b      	lsls	r3, r3, #29
 80033ba:	d5de      	bpl.n	800337a <prvSampleTimeNow+0x1a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80033bc:	69a3      	ldr	r3, [r4, #24]
 80033be:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 80033c0:	4599      	cmp	r9, r3
 80033c2:	d206      	bcs.n	80033d2 <prvSampleTimeNow+0x72>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80033c4:	4651      	mov	r1, sl
 80033c6:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80033c8:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80033ca:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80033cc:	f7fe fd4f 	bl	8001e6e <vListInsert>
 80033d0:	e7d3      	b.n	800337a <prvSampleTimeNow+0x1a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80033d2:	2300      	movs	r3, #0
 80033d4:	464a      	mov	r2, r9
 80033d6:	4620      	mov	r0, r4
 80033d8:	4619      	mov	r1, r3
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	f7ff ff94 	bl	8003308 <xTimerGenericCommand>
				configASSERT( xResult );
 80033e0:	2800      	cmp	r0, #0
 80033e2:	d1ca      	bne.n	800337a <prvSampleTimeNow+0x1a>
 80033e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e8:	b672      	cpsid	i
 80033ea:	f383 8811 	msr	BASEPRI, r3
 80033ee:	f3bf 8f6f 	isb	sy
 80033f2:	f3bf 8f4f 	dsb	sy
 80033f6:	b662      	cpsie	i
 80033f8:	e7fe      	b.n	80033f8 <prvSampleTimeNow+0x98>
 80033fa:	bf00      	nop
 80033fc:	20000da8 	.word	0x20000da8
 8003400:	20000da4 	.word	0x20000da4
 8003404:	20000d98 	.word	0x20000d98

08003408 <prvTimerTask>:
{
 8003408:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800340c:	4d71      	ldr	r5, [pc, #452]	@ (80035d4 <prvTimerTask+0x1cc>)
{
 800340e:	b089      	sub	sp, #36	@ 0x24
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003410:	4e71      	ldr	r6, [pc, #452]	@ (80035d8 <prvTimerTask+0x1d0>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003412:	682b      	ldr	r3, [r5, #0]
 8003414:	f8d3 8000 	ldr.w	r8, [r3]
 8003418:	f1b8 0f00 	cmp.w	r8, #0
 800341c:	d037      	beq.n	800348e <prvTimerTask+0x86>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800341e:	68db      	ldr	r3, [r3, #12]
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003420:	2400      	movs	r4, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003422:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 8003426:	f7ff fb89 	bl	8002b3c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800342a:	a804      	add	r0, sp, #16
 800342c:	f7ff ff98 	bl	8003360 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8003430:	9b04      	ldr	r3, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003432:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8003434:	2b00      	cmp	r3, #0
 8003436:	d16b      	bne.n	8003510 <prvTimerTask+0x108>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003438:	2c00      	cmp	r4, #0
 800343a:	d14e      	bne.n	80034da <prvTimerTask+0xd2>
 800343c:	4540      	cmp	r0, r8
 800343e:	d352      	bcc.n	80034e6 <prvTimerTask+0xde>
				( void ) xTaskResumeAll();
 8003440:	f7ff fc2a 	bl	8002c98 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800344a:	1d38      	adds	r0, r7, #4
 800344c:	f7fe fd26 	bl	8001e9c <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003450:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003454:	0758      	lsls	r0, r3, #29
 8003456:	d51c      	bpl.n	8003492 <prvTimerTask+0x8a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003458:	69b9      	ldr	r1, [r7, #24]
 800345a:	4643      	mov	r3, r8
 800345c:	464a      	mov	r2, r9
 800345e:	4638      	mov	r0, r7
 8003460:	4441      	add	r1, r8
 8003462:	f7ff fecb 	bl	80031fc <prvInsertTimerInActiveList>
 8003466:	b1c0      	cbz	r0, 800349a <prvTimerTask+0x92>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003468:	4623      	mov	r3, r4
 800346a:	4642      	mov	r2, r8
 800346c:	4621      	mov	r1, r4
 800346e:	4638      	mov	r0, r7
 8003470:	9400      	str	r4, [sp, #0]
 8003472:	f7ff ff49 	bl	8003308 <xTimerGenericCommand>
			configASSERT( xResult );
 8003476:	b980      	cbnz	r0, 800349a <prvTimerTask+0x92>
 8003478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800347c:	b672      	cpsid	i
 800347e:	f383 8811 	msr	BASEPRI, r3
 8003482:	f3bf 8f6f 	isb	sy
 8003486:	f3bf 8f4f 	dsb	sy
 800348a:	b662      	cpsie	i
 800348c:	e7fe      	b.n	800348c <prvTimerTask+0x84>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800348e:	2401      	movs	r4, #1
 8003490:	e7c9      	b.n	8003426 <prvTimerTask+0x1e>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003492:	f023 0301 	bic.w	r3, r3, #1
 8003496:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800349a:	6a3b      	ldr	r3, [r7, #32]
 800349c:	4638      	mov	r0, r7
 800349e:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80034a0:	2200      	movs	r2, #0
 80034a2:	a904      	add	r1, sp, #16
 80034a4:	6830      	ldr	r0, [r6, #0]
 80034a6:	f7fe ff94 	bl	80023d2 <xQueueReceive>
 80034aa:	2800      	cmp	r0, #0
 80034ac:	d0b1      	beq.n	8003412 <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80034ae:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80034b0:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	db2f      	blt.n	8003516 <prvTimerTask+0x10e>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80034b6:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80034b8:	6963      	ldr	r3, [r4, #20]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d132      	bne.n	8003524 <prvTimerTask+0x11c>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034be:	a803      	add	r0, sp, #12
 80034c0:	f7ff ff4e 	bl	8003360 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80034c4:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034c6:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 80034c8:	2b09      	cmp	r3, #9
 80034ca:	d8e9      	bhi.n	80034a0 <prvTimerTask+0x98>
 80034cc:	e8df f003 	tbb	[pc, r3]
 80034d0:	592e2e2e 	.word	0x592e2e2e
 80034d4:	2e2e7a60 	.word	0x2e2e7a60
 80034d8:	6059      	.short	0x6059
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80034da:	4b40      	ldr	r3, [pc, #256]	@ (80035dc <prvTimerTask+0x1d4>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681c      	ldr	r4, [r3, #0]
 80034e0:	fab4 f484 	clz	r4, r4
 80034e4:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80034e6:	4622      	mov	r2, r4
 80034e8:	eba8 0109 	sub.w	r1, r8, r9
 80034ec:	6830      	ldr	r0, [r6, #0]
 80034ee:	f7ff f851 	bl	8002594 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80034f2:	f7ff fbd1 	bl	8002c98 <xTaskResumeAll>
 80034f6:	2800      	cmp	r0, #0
 80034f8:	d1d2      	bne.n	80034a0 <prvTimerTask+0x98>
					portYIELD_WITHIN_API();
 80034fa:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80034fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003502:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8003506:	f3bf 8f4f 	dsb	sy
 800350a:	f3bf 8f6f 	isb	sy
 800350e:	e7c7      	b.n	80034a0 <prvTimerTask+0x98>
			( void ) xTaskResumeAll();
 8003510:	f7ff fbc2 	bl	8002c98 <xTaskResumeAll>
}
 8003514:	e7c4      	b.n	80034a0 <prvTimerTask+0x98>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003516:	9b05      	ldr	r3, [sp, #20]
 8003518:	9907      	ldr	r1, [sp, #28]
 800351a:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800351c:	9b04      	ldr	r3, [sp, #16]
 800351e:	2b00      	cmp	r3, #0
 8003520:	dbbe      	blt.n	80034a0 <prvTimerTask+0x98>
 8003522:	e7c8      	b.n	80034b6 <prvTimerTask+0xae>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003524:	1d20      	adds	r0, r4, #4
 8003526:	f7fe fcb9 	bl	8001e9c <uxListRemove>
 800352a:	e7c8      	b.n	80034be <prvTimerTask+0xb6>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800352c:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003530:	4620      	mov	r0, r4
 8003532:	69a1      	ldr	r1, [r4, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800353c:	9b05      	ldr	r3, [sp, #20]
 800353e:	4419      	add	r1, r3
 8003540:	f7ff fe5c 	bl	80031fc <prvInsertTimerInActiveList>
 8003544:	2800      	cmp	r0, #0
 8003546:	d0ab      	beq.n	80034a0 <prvTimerTask+0x98>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003548:	6a23      	ldr	r3, [r4, #32]
 800354a:	4620      	mov	r0, r4
 800354c:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800354e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003552:	0759      	lsls	r1, r3, #29
 8003554:	d5a4      	bpl.n	80034a0 <prvTimerTask+0x98>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003556:	69a2      	ldr	r2, [r4, #24]
 8003558:	2300      	movs	r3, #0
 800355a:	9905      	ldr	r1, [sp, #20]
 800355c:	4620      	mov	r0, r4
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	440a      	add	r2, r1
 8003562:	4619      	mov	r1, r3
 8003564:	f7ff fed0 	bl	8003308 <xTimerGenericCommand>
							configASSERT( xResult );
 8003568:	2800      	cmp	r0, #0
 800356a:	d199      	bne.n	80034a0 <prvTimerTask+0x98>
 800356c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003570:	b672      	cpsid	i
 8003572:	f383 8811 	msr	BASEPRI, r3
 8003576:	f3bf 8f6f 	isb	sy
 800357a:	f3bf 8f4f 	dsb	sy
 800357e:	b662      	cpsie	i
 8003580:	e7fe      	b.n	8003580 <prvTimerTask+0x178>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003582:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 800358e:	e787      	b.n	80034a0 <prvTimerTask+0x98>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003590:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003594:	f043 0301 	orr.w	r3, r3, #1
 8003598:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800359c:	9905      	ldr	r1, [sp, #20]
 800359e:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80035a0:	b951      	cbnz	r1, 80035b8 <prvTimerTask+0x1b0>
 80035a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a6:	b672      	cpsid	i
 80035a8:	f383 8811 	msr	BASEPRI, r3
 80035ac:	f3bf 8f6f 	isb	sy
 80035b0:	f3bf 8f4f 	dsb	sy
 80035b4:	b662      	cpsie	i
 80035b6:	e7fe      	b.n	80035b6 <prvTimerTask+0x1ae>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80035b8:	4603      	mov	r3, r0
 80035ba:	4401      	add	r1, r0
 80035bc:	4620      	mov	r0, r4
 80035be:	f7ff fe1d 	bl	80031fc <prvInsertTimerInActiveList>
					break;
 80035c2:	e76d      	b.n	80034a0 <prvTimerTask+0x98>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80035c4:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80035c8:	079a      	lsls	r2, r3, #30
 80035ca:	d4dc      	bmi.n	8003586 <prvTimerTask+0x17e>
							vPortFree( pxTimer );
 80035cc:	4620      	mov	r0, r4
 80035ce:	f000 fa5f 	bl	8003a90 <vPortFree>
 80035d2:	e765      	b.n	80034a0 <prvTimerTask+0x98>
 80035d4:	20000da8 	.word	0x20000da8
 80035d8:	20000da0 	.word	0x20000da0
 80035dc:	20000da4 	.word	0x20000da4

080035e0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80035e0:	4808      	ldr	r0, [pc, #32]	@ (8003604 <prvPortStartFirstTask+0x24>)
 80035e2:	6800      	ldr	r0, [r0, #0]
 80035e4:	6800      	ldr	r0, [r0, #0]
 80035e6:	f380 8808 	msr	MSP, r0
 80035ea:	f04f 0000 	mov.w	r0, #0
 80035ee:	f380 8814 	msr	CONTROL, r0
 80035f2:	b662      	cpsie	i
 80035f4:	b661      	cpsie	f
 80035f6:	f3bf 8f4f 	dsb	sy
 80035fa:	f3bf 8f6f 	isb	sy
 80035fe:	df00      	svc	0
 8003600:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003602:	0000      	.short	0x0000
 8003604:	e000ed08 	.word	0xe000ed08

08003608 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003608:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003618 <vPortEnableVFP+0x10>
 800360c:	6801      	ldr	r1, [r0, #0]
 800360e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003612:	6001      	str	r1, [r0, #0]
 8003614:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003616:	0000      	.short	0x0000
 8003618:	e000ed88 	.word	0xe000ed88

0800361c <prvTaskExitError>:
volatile uint32_t ulDummy = 0;
 800361c:	2300      	movs	r3, #0
{
 800361e:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8003620:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 8003622:	4b0f      	ldr	r3, [pc, #60]	@ (8003660 <prvTaskExitError+0x44>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	3301      	adds	r3, #1
 8003628:	d00a      	beq.n	8003640 <prvTaskExitError+0x24>
 800362a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800362e:	b672      	cpsid	i
 8003630:	f383 8811 	msr	BASEPRI, r3
 8003634:	f3bf 8f6f 	isb	sy
 8003638:	f3bf 8f4f 	dsb	sy
 800363c:	b662      	cpsie	i
 800363e:	e7fe      	b.n	800363e <prvTaskExitError+0x22>
 8003640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003644:	b672      	cpsid	i
 8003646:	f383 8811 	msr	BASEPRI, r3
 800364a:	f3bf 8f6f 	isb	sy
 800364e:	f3bf 8f4f 	dsb	sy
 8003652:	b662      	cpsie	i
	while( ulDummy == 0 )
 8003654:	9b01      	ldr	r3, [sp, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d0fc      	beq.n	8003654 <prvTaskExitError+0x38>
}
 800365a:	b002      	add	sp, #8
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	20000018 	.word	0x20000018

08003664 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003664:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003668:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800366c:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8003670:	3844      	subs	r0, #68	@ 0x44
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003672:	6403      	str	r3, [r0, #64]	@ 0x40
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003674:	4b03      	ldr	r3, [pc, #12]	@ (8003684 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003676:	63c1      	str	r1, [r0, #60]	@ 0x3c
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003678:	6383      	str	r3, [r0, #56]	@ 0x38
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800367a:	f06f 0302 	mvn.w	r3, #2
 800367e:	6203      	str	r3, [r0, #32]
}
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	0800361d 	.word	0x0800361d
	...

08003690 <SVC_Handler>:
	__asm volatile (
 8003690:	4b07      	ldr	r3, [pc, #28]	@ (80036b0 <pxCurrentTCBConst2>)
 8003692:	6819      	ldr	r1, [r3, #0]
 8003694:	6808      	ldr	r0, [r1, #0]
 8003696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800369a:	f380 8809 	msr	PSP, r0
 800369e:	f3bf 8f6f 	isb	sy
 80036a2:	f04f 0000 	mov.w	r0, #0
 80036a6:	f380 8811 	msr	BASEPRI, r0
 80036aa:	4770      	bx	lr
 80036ac:	f3af 8000 	nop.w

080036b0 <pxCurrentTCBConst2>:
 80036b0:	20000ca4 	.word	0x20000ca4

080036b4 <vPortEnterCritical>:
 80036b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b8:	b672      	cpsid	i
 80036ba:	f383 8811 	msr	BASEPRI, r3
 80036be:	f3bf 8f6f 	isb	sy
 80036c2:	f3bf 8f4f 	dsb	sy
 80036c6:	b662      	cpsie	i
	uxCriticalNesting++;
 80036c8:	4a0b      	ldr	r2, [pc, #44]	@ (80036f8 <vPortEnterCritical+0x44>)
 80036ca:	6813      	ldr	r3, [r2, #0]
 80036cc:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 80036ce:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80036d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80036d2:	d110      	bne.n	80036f6 <vPortEnterCritical+0x42>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80036d4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80036d8:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	b153      	cbz	r3, 80036f6 <vPortEnterCritical+0x42>
 80036e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e4:	b672      	cpsid	i
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	b662      	cpsie	i
 80036f4:	e7fe      	b.n	80036f4 <vPortEnterCritical+0x40>
}
 80036f6:	4770      	bx	lr
 80036f8:	20000018 	.word	0x20000018

080036fc <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80036fc:	4a09      	ldr	r2, [pc, #36]	@ (8003724 <vPortExitCritical+0x28>)
 80036fe:	6813      	ldr	r3, [r2, #0]
 8003700:	b953      	cbnz	r3, 8003718 <vPortExitCritical+0x1c>
 8003702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003706:	b672      	cpsid	i
 8003708:	f383 8811 	msr	BASEPRI, r3
 800370c:	f3bf 8f6f 	isb	sy
 8003710:	f3bf 8f4f 	dsb	sy
 8003714:	b662      	cpsie	i
 8003716:	e7fe      	b.n	8003716 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 8003718:	3b01      	subs	r3, #1
 800371a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800371c:	b90b      	cbnz	r3, 8003722 <vPortExitCritical+0x26>
	__asm volatile
 800371e:	f383 8811 	msr	BASEPRI, r3
}
 8003722:	4770      	bx	lr
 8003724:	20000018 	.word	0x20000018
	...

08003730 <PendSV_Handler>:
	__asm volatile
 8003730:	f3ef 8009 	mrs	r0, PSP
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	4b15      	ldr	r3, [pc, #84]	@ (8003790 <pxCurrentTCBConst>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	f01e 0f10 	tst.w	lr, #16
 8003740:	bf08      	it	eq
 8003742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800374a:	6010      	str	r0, [r2, #0]
 800374c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003750:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003754:	b672      	cpsid	i
 8003756:	f380 8811 	msr	BASEPRI, r0
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	f3bf 8f6f 	isb	sy
 8003762:	b662      	cpsie	i
 8003764:	f7ff fb5e 	bl	8002e24 <vTaskSwitchContext>
 8003768:	f04f 0000 	mov.w	r0, #0
 800376c:	f380 8811 	msr	BASEPRI, r0
 8003770:	bc09      	pop	{r0, r3}
 8003772:	6819      	ldr	r1, [r3, #0]
 8003774:	6808      	ldr	r0, [r1, #0]
 8003776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800377a:	f01e 0f10 	tst.w	lr, #16
 800377e:	bf08      	it	eq
 8003780:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003784:	f380 8809 	msr	PSP, r0
 8003788:	f3bf 8f6f 	isb	sy
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop

08003790 <pxCurrentTCBConst>:
 8003790:	20000ca4 	.word	0x20000ca4

08003794 <xPortSysTickHandler>:
{
 8003794:	b508      	push	{r3, lr}
	__asm volatile
 8003796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800379a:	b672      	cpsid	i
 800379c:	f383 8811 	msr	BASEPRI, r3
 80037a0:	f3bf 8f6f 	isb	sy
 80037a4:	f3bf 8f4f 	dsb	sy
 80037a8:	b662      	cpsie	i
		traceISR_ENTER();
 80037aa:	f000 fe2d 	bl	8004408 <SEGGER_SYSVIEW_RecordEnterISR>
		if( xTaskIncrementTick() != pdFALSE )
 80037ae:	f7ff f9d3 	bl	8002b58 <xTaskIncrementTick>
 80037b2:	b148      	cbz	r0, 80037c8 <xPortSysTickHandler+0x34>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80037b4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80037b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037bc:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 80037c0:	2300      	movs	r3, #0
 80037c2:	f383 8811 	msr	BASEPRI, r3
}
 80037c6:	bd08      	pop	{r3, pc}
			traceISR_EXIT();
 80037c8:	f000 fe44 	bl	8004454 <SEGGER_SYSVIEW_RecordExitISR>
 80037cc:	e7f8      	b.n	80037c0 <xPortSysTickHandler+0x2c>
	...

080037d0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037d0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 80037d4:	2300      	movs	r3, #0
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037d6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037da:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037dc:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037de:	4b04      	ldr	r3, [pc, #16]	@ (80037f0 <vPortSetupTimerInterrupt+0x20>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80037e6:	3b01      	subs	r3, #1
 80037e8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037ea:	2307      	movs	r3, #7
 80037ec:	6113      	str	r3, [r2, #16]
}
 80037ee:	4770      	bx	lr
 80037f0:	2000001c 	.word	0x2000001c

080037f4 <xPortStartScheduler>:
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80037f4:	4b2c      	ldr	r3, [pc, #176]	@ (80038a8 <xPortStartScheduler+0xb4>)
{
 80037f6:	b537      	push	{r0, r1, r2, r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80037f8:	781a      	ldrb	r2, [r3, #0]
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80037fe:	22ff      	movs	r2, #255	@ 0xff
 8003800:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003802:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003804:	4a29      	ldr	r2, [pc, #164]	@ (80038ac <xPortStartScheduler+0xb8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003806:	b2db      	uxtb	r3, r3
 8003808:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800380c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003810:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003814:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003816:	2307      	movs	r3, #7
 8003818:	4a25      	ldr	r2, [pc, #148]	@ (80038b0 <xPortStartScheduler+0xbc>)
 800381a:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800381c:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 8003820:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003822:	0609      	lsls	r1, r1, #24
 8003824:	d40c      	bmi.n	8003840 <xPortStartScheduler+0x4c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003826:	2b03      	cmp	r3, #3
 8003828:	d013      	beq.n	8003852 <xPortStartScheduler+0x5e>
	__asm volatile
 800382a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800382e:	b672      	cpsid	i
 8003830:	f383 8811 	msr	BASEPRI, r3
 8003834:	f3bf 8f6f 	isb	sy
 8003838:	f3bf 8f4f 	dsb	sy
 800383c:	b662      	cpsie	i
 800383e:	e7fe      	b.n	800383e <xPortStartScheduler+0x4a>
			ulMaxPRIGROUPValue--;
 8003840:	3b01      	subs	r3, #1
 8003842:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003844:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	b2db      	uxtb	r3, r3
 800384c:	f88d 3003 	strb.w	r3, [sp, #3]
 8003850:	e7e4      	b.n	800381c <xPortStartScheduler+0x28>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003852:	f44f 7340 	mov.w	r3, #768	@ 0x300
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003856:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
	uxCriticalNesting = 0;
 800385a:	2500      	movs	r5, #0
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800385c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800385e:	9b01      	ldr	r3, [sp, #4]
 8003860:	4a11      	ldr	r2, [pc, #68]	@ (80038a8 <xPortStartScheduler+0xb4>)
 8003862:	b2db      	uxtb	r3, r3
 8003864:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003866:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800386a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800386e:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003872:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8003876:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800387a:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800387e:	f7ff ffa7 	bl	80037d0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8003882:	4b0c      	ldr	r3, [pc, #48]	@ (80038b4 <xPortStartScheduler+0xc0>)
 8003884:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 8003886:	f7ff febf 	bl	8003608 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800388a:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800388e:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003892:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 8003896:	f7ff fea3 	bl	80035e0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800389a:	f7ff fac3 	bl	8002e24 <vTaskSwitchContext>
}
 800389e:	4628      	mov	r0, r5
	prvTaskExitError();
 80038a0:	f7ff febc 	bl	800361c <prvTaskExitError>
}
 80038a4:	b003      	add	sp, #12
 80038a6:	bd30      	pop	{r4, r5, pc}
 80038a8:	e000e400 	.word	0xe000e400
 80038ac:	20000dd8 	.word	0x20000dd8
 80038b0:	20000dd4 	.word	0x20000dd4
 80038b4:	20000018 	.word	0x20000018

080038b8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80038b8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80038bc:	2b0f      	cmp	r3, #15
 80038be:	d910      	bls.n	80038e2 <vPortValidateInterruptPriority+0x2a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80038c0:	4a13      	ldr	r2, [pc, #76]	@ (8003910 <vPortValidateInterruptPriority+0x58>)
 80038c2:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80038c4:	4a13      	ldr	r2, [pc, #76]	@ (8003914 <vPortValidateInterruptPriority+0x5c>)
 80038c6:	7812      	ldrb	r2, [r2, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d90a      	bls.n	80038e2 <vPortValidateInterruptPriority+0x2a>
 80038cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d0:	b672      	cpsid	i
 80038d2:	f383 8811 	msr	BASEPRI, r3
 80038d6:	f3bf 8f6f 	isb	sy
 80038da:	f3bf 8f4f 	dsb	sy
 80038de:	b662      	cpsie	i
 80038e0:	e7fe      	b.n	80038e0 <vPortValidateInterruptPriority+0x28>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80038e2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80038e6:	4a0c      	ldr	r2, [pc, #48]	@ (8003918 <vPortValidateInterruptPriority+0x60>)
 80038e8:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d90a      	bls.n	800390c <vPortValidateInterruptPriority+0x54>
 80038f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038fa:	b672      	cpsid	i
 80038fc:	f383 8811 	msr	BASEPRI, r3
 8003900:	f3bf 8f6f 	isb	sy
 8003904:	f3bf 8f4f 	dsb	sy
 8003908:	b662      	cpsie	i
 800390a:	e7fe      	b.n	800390a <vPortValidateInterruptPriority+0x52>
	}
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	e000e3f0 	.word	0xe000e3f0
 8003914:	20000dd8 	.word	0x20000dd8
 8003918:	20000dd4 	.word	0x20000dd4

0800391c <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800391c:	4b10      	ldr	r3, [pc, #64]	@ (8003960 <prvInsertBlockIntoFreeList+0x44>)
{
 800391e:	b510      	push	{r4, lr}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003920:	461a      	mov	r2, r3
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4283      	cmp	r3, r0
 8003926:	d3fb      	bcc.n	8003920 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003928:	6854      	ldr	r4, [r2, #4]
 800392a:	1911      	adds	r1, r2, r4
 800392c:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800392e:	bf01      	itttt	eq
 8003930:	6841      	ldreq	r1, [r0, #4]
 8003932:	4610      	moveq	r0, r2
 8003934:	1909      	addeq	r1, r1, r4
 8003936:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003938:	6844      	ldr	r4, [r0, #4]
 800393a:	1901      	adds	r1, r0, r4
 800393c:	428b      	cmp	r3, r1
 800393e:	d10c      	bne.n	800395a <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003940:	4908      	ldr	r1, [pc, #32]	@ (8003964 <prvInsertBlockIntoFreeList+0x48>)
 8003942:	6809      	ldr	r1, [r1, #0]
 8003944:	428b      	cmp	r3, r1
 8003946:	d003      	beq.n	8003950 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003948:	6859      	ldr	r1, [r3, #4]
 800394a:	4421      	add	r1, r4
 800394c:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800394e:	6819      	ldr	r1, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003950:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003952:	6001      	str	r1, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003954:	bf18      	it	ne
 8003956:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003958:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800395a:	4619      	mov	r1, r3
 800395c:	e7f8      	b.n	8003950 <prvInsertBlockIntoFreeList+0x34>
 800395e:	bf00      	nop
 8003960:	20000dec 	.word	0x20000dec
 8003964:	20000de8 	.word	0x20000de8

08003968 <pvPortMalloc>:
{
 8003968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800396c:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800396e:	f7ff f8e5 	bl	8002b3c <vTaskSuspendAll>
		if( pxEnd == NULL )
 8003972:	4941      	ldr	r1, [pc, #260]	@ (8003a78 <pvPortMalloc+0x110>)
 8003974:	4d41      	ldr	r5, [pc, #260]	@ (8003a7c <pvPortMalloc+0x114>)
 8003976:	680b      	ldr	r3, [r1, #0]
 8003978:	bb0b      	cbnz	r3, 80039be <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 800397a:	4a41      	ldr	r2, [pc, #260]	@ (8003a80 <pvPortMalloc+0x118>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800397c:	0756      	lsls	r6, r2, #29
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800397e:	4e41      	ldr	r6, [pc, #260]	@ (8003a84 <pvPortMalloc+0x11c>)
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003980:	bf1b      	ittet	ne
 8003982:	1dd0      	addne	r0, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003984:	f502 5270 	addne.w	r2, r2, #15360	@ 0x3c00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003988:	f44f 5370 	moveq.w	r3, #15360	@ 0x3c00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800398c:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003990:	bf1c      	itt	ne
 8003992:	1a13      	subne	r3, r2, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003994:	4602      	movne	r2, r0
	xStart.xBlockSize = ( size_t ) 0;
 8003996:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003998:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800399a:	6032      	str	r2, [r6, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800399c:	6070      	str	r0, [r6, #4]
	uxAddress -= xHeapStructSize;
 800399e:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80039a0:	f023 0307 	bic.w	r3, r3, #7
	pxEnd->pxNextFreeBlock = NULL;
 80039a4:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80039a8:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 80039aa:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80039ac:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80039b0:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <pvPortMalloc+0x120>)
 80039b2:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80039b4:	4b35      	ldr	r3, [pc, #212]	@ (8003a8c <pvPortMalloc+0x124>)
 80039b6:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80039b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80039bc:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80039be:	682e      	ldr	r6, [r5, #0]
 80039c0:	4226      	tst	r6, r4
 80039c2:	d154      	bne.n	8003a6e <pvPortMalloc+0x106>
			if( xWantedSize > 0 )
 80039c4:	2c00      	cmp	r4, #0
 80039c6:	d043      	beq.n	8003a50 <pvPortMalloc+0xe8>
				xWantedSize += xHeapStructSize;
 80039c8:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80039cc:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80039ce:	bf1c      	itt	ne
 80039d0:	f023 0307 	bicne.w	r3, r3, #7
 80039d4:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d049      	beq.n	8003a6e <pvPortMalloc+0x106>
 80039da:	4f2c      	ldr	r7, [pc, #176]	@ (8003a8c <pvPortMalloc+0x124>)
 80039dc:	683c      	ldr	r4, [r7, #0]
 80039de:	429c      	cmp	r4, r3
 80039e0:	d345      	bcc.n	8003a6e <pvPortMalloc+0x106>
				pxBlock = xStart.pxNextFreeBlock;
 80039e2:	4a28      	ldr	r2, [pc, #160]	@ (8003a84 <pvPortMalloc+0x11c>)
 80039e4:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039e6:	6868      	ldr	r0, [r5, #4]
 80039e8:	4298      	cmp	r0, r3
 80039ea:	d204      	bcs.n	80039f6 <pvPortMalloc+0x8e>
 80039ec:	f8d5 c000 	ldr.w	ip, [r5]
 80039f0:	f1bc 0f00 	cmp.w	ip, #0
 80039f4:	d117      	bne.n	8003a26 <pvPortMalloc+0xbe>
				if( pxBlock != pxEnd )
 80039f6:	6809      	ldr	r1, [r1, #0]
 80039f8:	42a9      	cmp	r1, r5
 80039fa:	d038      	beq.n	8003a6e <pvPortMalloc+0x106>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80039fc:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80039fe:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003a02:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003a04:	1ac2      	subs	r2, r0, r3
 8003a06:	2a10      	cmp	r2, #16
 8003a08:	d914      	bls.n	8003a34 <pvPortMalloc+0xcc>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003a0a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a0c:	0741      	lsls	r1, r0, #29
 8003a0e:	d00d      	beq.n	8003a2c <pvPortMalloc+0xc4>
 8003a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a14:	b672      	cpsid	i
 8003a16:	f383 8811 	msr	BASEPRI, r3
 8003a1a:	f3bf 8f6f 	isb	sy
 8003a1e:	f3bf 8f4f 	dsb	sy
 8003a22:	b662      	cpsie	i
 8003a24:	e7fe      	b.n	8003a24 <pvPortMalloc+0xbc>
 8003a26:	462a      	mov	r2, r5
 8003a28:	4665      	mov	r5, ip
 8003a2a:	e7dc      	b.n	80039e6 <pvPortMalloc+0x7e>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a2c:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a2e:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a30:	f7ff ff74 	bl	800391c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a34:	686a      	ldr	r2, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a36:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a38:	4913      	ldr	r1, [pc, #76]	@ (8003a88 <pvPortMalloc+0x120>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a3a:	1aa4      	subs	r4, r4, r2
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a3c:	4316      	orrs	r6, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a3e:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a40:	603c      	str	r4, [r7, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a42:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a44:	606e      	str	r6, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a46:	602b      	str	r3, [r5, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a48:	bf38      	it	cc
 8003a4a:	600c      	strcc	r4, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003a4c:	f108 0408 	add.w	r4, r8, #8
	( void ) xTaskResumeAll();
 8003a50:	f7ff f922 	bl	8002c98 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a54:	0763      	lsls	r3, r4, #29
 8003a56:	d00c      	beq.n	8003a72 <pvPortMalloc+0x10a>
 8003a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a5c:	b672      	cpsid	i
 8003a5e:	f383 8811 	msr	BASEPRI, r3
 8003a62:	f3bf 8f6f 	isb	sy
 8003a66:	f3bf 8f4f 	dsb	sy
 8003a6a:	b662      	cpsie	i
 8003a6c:	e7fe      	b.n	8003a6c <pvPortMalloc+0x104>
void *pvReturn = NULL;
 8003a6e:	2400      	movs	r4, #0
 8003a70:	e7ee      	b.n	8003a50 <pvPortMalloc+0xe8>
}
 8003a72:	4620      	mov	r0, r4
 8003a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a78:	20000de8 	.word	0x20000de8
 8003a7c:	20000ddc 	.word	0x20000ddc
 8003a80:	20000df4 	.word	0x20000df4
 8003a84:	20000dec 	.word	0x20000dec
 8003a88:	20000de0 	.word	0x20000de0
 8003a8c:	20000de4 	.word	0x20000de4

08003a90 <vPortFree>:
{
 8003a90:	b510      	push	{r4, lr}
	if( pv != NULL )
 8003a92:	4604      	mov	r4, r0
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d032      	beq.n	8003afe <vPortFree+0x6e>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a98:	4a19      	ldr	r2, [pc, #100]	@ (8003b00 <vPortFree+0x70>)
 8003a9a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8003a9e:	6812      	ldr	r2, [r2, #0]
 8003aa0:	4213      	tst	r3, r2
 8003aa2:	d10a      	bne.n	8003aba <vPortFree+0x2a>
 8003aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa8:	b672      	cpsid	i
 8003aaa:	f383 8811 	msr	BASEPRI, r3
 8003aae:	f3bf 8f6f 	isb	sy
 8003ab2:	f3bf 8f4f 	dsb	sy
 8003ab6:	b662      	cpsie	i
 8003ab8:	e7fe      	b.n	8003ab8 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003aba:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8003abe:	b151      	cbz	r1, 8003ad6 <vPortFree+0x46>
 8003ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac4:	b672      	cpsid	i
 8003ac6:	f383 8811 	msr	BASEPRI, r3
 8003aca:	f3bf 8f6f 	isb	sy
 8003ace:	f3bf 8f4f 	dsb	sy
 8003ad2:	b662      	cpsie	i
 8003ad4:	e7fe      	b.n	8003ad4 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003ad6:	ea23 0302 	bic.w	r3, r3, r2
 8003ada:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8003ade:	f7ff f82d 	bl	8002b3c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003ae2:	4a08      	ldr	r2, [pc, #32]	@ (8003b04 <vPortFree+0x74>)
 8003ae4:	f854 3c04 	ldr.w	r3, [r4, #-4]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003ae8:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003aec:	6811      	ldr	r1, [r2, #0]
 8003aee:	440b      	add	r3, r1
 8003af0:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003af2:	f7ff ff13 	bl	800391c <prvInsertBlockIntoFreeList>
}
 8003af6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8003afa:	f7ff b8cd 	b.w	8002c98 <xTaskResumeAll>
}
 8003afe:	bd10      	pop	{r4, pc}
 8003b00:	20000ddc 	.word	0x20000ddc
 8003b04:	20000de4 	.word	0x20000de4

08003b08 <_GetAvailWriteSpace>:
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003b08:	6903      	ldr	r3, [r0, #16]
  WrOff = pRing->WrOff;
 8003b0a:	68c2      	ldr	r2, [r0, #12]
  if (RdOff <= WrOff) {
 8003b0c:	4293      	cmp	r3, r2
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003b0e:	bf9c      	itt	ls
 8003b10:	6881      	ldrls	r1, [r0, #8]
 8003b12:	185b      	addls	r3, r3, r1
  } else {
    r = RdOff - WrOff - 1u;
 8003b14:	3b01      	subs	r3, #1
 8003b16:	1a98      	subs	r0, r3, r2
  }
  return r;
}
 8003b18:	4770      	bx	lr

08003b1a <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  Rem = pRing->SizeOfBuffer - WrOff;
 8003b1e:	e9d0 8402 	ldrd	r8, r4, [r0, #8]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003b22:	4605      	mov	r5, r0
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8003b24:	6840      	ldr	r0, [r0, #4]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003b26:	eba8 0604 	sub.w	r6, r8, r4
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003b2a:	460f      	mov	r7, r1
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 8003b2c:	4420      	add	r0, r4
    pRing->WrOff = WrOff + NumBytes;
 8003b2e:	4414      	add	r4, r2
  if (Rem > NumBytes) {
 8003b30:	4296      	cmp	r6, r2
 8003b32:	d904      	bls.n	8003b3e <_WriteNoCheck+0x24>
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8003b34:	f001 f923 	bl	8004d7e <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 8003b38:	60ec      	str	r4, [r5, #12]
}
 8003b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NumBytesAtOnce = NumBytes - Rem;
 8003b3e:	eba4 0408 	sub.w	r4, r4, r8
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 8003b42:	4632      	mov	r2, r6
 8003b44:	f001 f91b 	bl	8004d7e <memcpy>
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8003b48:	19b9      	adds	r1, r7, r6
 8003b4a:	4622      	mov	r2, r4
 8003b4c:	6868      	ldr	r0, [r5, #4]
 8003b4e:	e7f1      	b.n	8003b34 <_WriteNoCheck+0x1a>

08003b50 <_WriteBlocking>:
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b54:	4606      	mov	r6, r0
 8003b56:	4689      	mov	r9, r1
 8003b58:	4617      	mov	r7, r2
  WrOff = pRing->WrOff;
 8003b5a:	68c5      	ldr	r5, [r0, #12]
  NumBytesWritten = 0u;
 8003b5c:	f04f 0800 	mov.w	r8, #0
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003b60:	6933      	ldr	r3, [r6, #16]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003b62:	4649      	mov	r1, r9
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003b64:	68b4      	ldr	r4, [r6, #8]
    if (RdOff > WrOff) {
 8003b66:	429d      	cmp	r5, r3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003b68:	6870      	ldr	r0, [r6, #4]
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003b6a:	bf28      	it	cs
 8003b6c:	191b      	addcs	r3, r3, r4
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003b6e:	1b64      	subs	r4, r4, r5
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003b70:	4428      	add	r0, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003b72:	42bc      	cmp	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003b74:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003b78:	bf28      	it	cs
 8003b7a:	463c      	movcs	r4, r7
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003b7c:	1b5b      	subs	r3, r3, r5
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003b7e:	429c      	cmp	r4, r3
 8003b80:	bf28      	it	cs
 8003b82:	461c      	movcs	r4, r3
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003b84:	4622      	mov	r2, r4
    WrOff           += NumBytesToWrite;
 8003b86:	4425      	add	r5, r4
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8003b88:	f001 f8f9 	bl	8004d7e <memcpy>
    if (WrOff == pRing->SizeOfBuffer) {
 8003b8c:	68b3      	ldr	r3, [r6, #8]
    NumBytesWritten += NumBytesToWrite;
 8003b8e:	44a0      	add	r8, r4
    pBuffer         += NumBytesToWrite;
 8003b90:	44a1      	add	r9, r4
      WrOff = 0u;
 8003b92:	42ab      	cmp	r3, r5
 8003b94:	bf08      	it	eq
 8003b96:	2500      	moveq	r5, #0
  } while (NumBytes);
 8003b98:	1b3f      	subs	r7, r7, r4
    pRing->WrOff = WrOff;
 8003b9a:	60f5      	str	r5, [r6, #12]
  } while (NumBytes);
 8003b9c:	d1e0      	bne.n	8003b60 <_WriteBlocking+0x10>
}
 8003b9e:	4640      	mov	r0, r8
 8003ba0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003ba4 <_DoInit>:
static void _DoInit(void) {
 8003ba4:	b510      	push	{r4, lr}
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	4c10      	ldr	r4, [pc, #64]	@ (8003bec <_DoInit+0x48>)
  p->aUp[0].sName         = "Terminal";
 8003baa:	4a11      	ldr	r2, [pc, #68]	@ (8003bf0 <_DoInit+0x4c>)
  strcpy(&p->acID[7], "RTT");
 8003bac:	4911      	ldr	r1, [pc, #68]	@ (8003bf4 <_DoInit+0x50>)
 8003bae:	1de0      	adds	r0, r4, #7
  p->aUp[0].sName         = "Terminal";
 8003bb0:	61a2      	str	r2, [r4, #24]
  p->aDown[0].sName         = "Terminal";
 8003bb2:	6622      	str	r2, [r4, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003bb4:	4a10      	ldr	r2, [pc, #64]	@ (8003bf8 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003bb6:	e9c4 3304 	strd	r3, r3, [r4, #16]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003bba:	4b10      	ldr	r3, [pc, #64]	@ (8003bfc <_DoInit+0x58>)
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003bbc:	6662      	str	r2, [r4, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8003bbe:	2210      	movs	r2, #16
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003bc0:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8003bc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8003bc6:	66a2      	str	r2, [r4, #104]	@ 0x68
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8003bc8:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	62a3      	str	r3, [r4, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8003bce:	6263      	str	r3, [r4, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003bd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
  p->aDown[0].RdOff         = 0u;
 8003bd2:	6723      	str	r3, [r4, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8003bd4:	66e3      	str	r3, [r4, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003bd6:	6763      	str	r3, [r4, #116]	@ 0x74
  strcpy(&p->acID[7], "RTT");
 8003bd8:	f001 f8c9 	bl	8004d6e <strcpy>
  strcpy(&p->acID[0], "SEGGER");
 8003bdc:	4908      	ldr	r1, [pc, #32]	@ (8003c00 <_DoInit+0x5c>)
 8003bde:	4620      	mov	r0, r4
 8003be0:	f001 f8c5 	bl	8004d6e <strcpy>
  p->acID[6] = ' ';
 8003be4:	2320      	movs	r3, #32
 8003be6:	71a3      	strb	r3, [r4, #6]
}
 8003be8:	bd10      	pop	{r4, pc}
 8003bea:	bf00      	nop
 8003bec:	20004e04 	.word	0x20004e04
 8003bf0:	08005c54 	.word	0x08005c54
 8003bf4:	08005c5d 	.word	0x08005c5d
 8003bf8:	200049f4 	.word	0x200049f4
 8003bfc:	20004a04 	.word	0x20004a04
 8003c00:	08005c61 	.word	0x08005c61

08003c04 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003c04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SEGGER_RTT_BUFFER_DOWN* pRing;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  const char*             pSrc;
#endif
  //
  INIT();
 8003c08:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8003c88 <SEGGER_RTT_ReadNoLock+0x84>
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003c0c:	4682      	mov	sl, r0
 8003c0e:	4689      	mov	r9, r1
 8003c10:	4616      	mov	r6, r2
  INIT();
 8003c12:	f898 3000 	ldrb.w	r3, [r8]
 8003c16:	b90b      	cbnz	r3, 8003c1c <SEGGER_RTT_ReadNoLock+0x18>
 8003c18:	f7ff ffc4 	bl	8003ba4 <_DoInit>
  pRing = &_SEGGER_RTT.aDown[BufferIndex];
  pBuffer = (unsigned char*)pData;
  RdOff = pRing->RdOff;
 8003c1c:	2718      	movs	r7, #24
 8003c1e:	fb07 870a 	mla	r7, r7, sl, r8
 8003c22:	6f3d      	ldr	r5, [r7, #112]	@ 0x70
  WrOff = pRing->WrOff;
 8003c24:	f8d7 b06c 	ldr.w	fp, [r7, #108]	@ 0x6c
  NumBytesRead = 0u;
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003c28:	455d      	cmp	r5, fp
 8003c2a:	d92b      	bls.n	8003c84 <SEGGER_RTT_ReadNoLock+0x80>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003c2c:	6ebc      	ldr	r4, [r7, #104]	@ 0x68
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c2e:	4648      	mov	r0, r9
 8003c30:	6e79      	ldr	r1, [r7, #100]	@ 0x64
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003c32:	1b64      	subs	r4, r4, r5
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c34:	4429      	add	r1, r5
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003c36:	42b4      	cmp	r4, r6
 8003c38:	bf28      	it	cs
 8003c3a:	4634      	movcs	r4, r6
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c3c:	4622      	mov	r2, r4
    NumBytesRead += NumBytesRem;
    pBuffer      += NumBytesRem;
    BufferSize   -= NumBytesRem;
    RdOff        += NumBytesRem;
 8003c3e:	4425      	add	r5, r4
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c40:	f001 f89d 	bl	8004d7e <memcpy>
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003c44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
    pBuffer      += NumBytesRem;
 8003c46:	44a1      	add	r9, r4
    BufferSize   -= NumBytesRem;
 8003c48:	1b36      	subs	r6, r6, r4
      RdOff = 0u;
 8003c4a:	42ab      	cmp	r3, r5
 8003c4c:	bf08      	it	eq
 8003c4e:	2500      	moveq	r5, #0
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003c50:	ebab 0b05 	sub.w	fp, fp, r5
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003c54:	455e      	cmp	r6, fp
 8003c56:	bf28      	it	cs
 8003c58:	465e      	movcs	r6, fp
  if (NumBytesRem > 0u) {
 8003c5a:	b156      	cbz	r6, 8003c72 <SEGGER_RTT_ReadNoLock+0x6e>
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c5c:	2318      	movs	r3, #24
    NumBytesRead += NumBytesRem;
 8003c5e:	4434      	add	r4, r6
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c60:	4632      	mov	r2, r6
 8003c62:	4648      	mov	r0, r9
 8003c64:	fb03 830a 	mla	r3, r3, sl, r8
 8003c68:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003c6a:	4429      	add	r1, r5
    pBuffer      += NumBytesRem;
    BufferSize   -= NumBytesRem;
    RdOff        += NumBytesRem;
 8003c6c:	4435      	add	r5, r6
    SEGGER_RTT_MEMCPY(pBuffer, pRing->pBuffer + RdOff, NumBytesRem);
 8003c6e:	f001 f886 	bl	8004d7e <memcpy>
#endif
  }
  if (NumBytesRead) {
 8003c72:	b124      	cbz	r4, 8003c7e <SEGGER_RTT_ReadNoLock+0x7a>
    pRing->RdOff = RdOff;
 8003c74:	2318      	movs	r3, #24
 8003c76:	fb03 880a 	mla	r8, r3, sl, r8
 8003c7a:	f8c8 5070 	str.w	r5, [r8, #112]	@ 0x70
  }
  //
  return NumBytesRead;
}
 8003c7e:	4620      	mov	r0, r4
 8003c80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  NumBytesRead = 0u;
 8003c84:	2400      	movs	r4, #0
 8003c86:	e7e3      	b.n	8003c50 <SEGGER_RTT_ReadNoLock+0x4c>
 8003c88:	20004e04 	.word	0x20004e04

08003c8c <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  pData = (const char *)pBuffer;
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8003c8e:	2718      	movs	r7, #24
 8003c90:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <SEGGER_RTT_WriteNoLock+0x54>)
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003c92:	460e      	mov	r6, r1
 8003c94:	4614      	mov	r4, r2
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8003c96:	fb00 7507 	mla	r5, r0, r7, r7
 8003c9a:	441d      	add	r5, r3
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003c9c:	fb07 3300 	mla	r3, r7, r0, r3
 8003ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d00a      	beq.n	8003cbc <SEGGER_RTT_WriteNoLock+0x30>
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d014      	beq.n	8003cd4 <SEGGER_RTT_WriteNoLock+0x48>
 8003caa:	b923      	cbnz	r3, 8003cb6 <SEGGER_RTT_WriteNoLock+0x2a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003cac:	4628      	mov	r0, r5
 8003cae:	f7ff ff2b 	bl	8003b08 <_GetAvailWriteSpace>
    if (Avail < NumBytes) {
 8003cb2:	4284      	cmp	r4, r0
 8003cb4:	d908      	bls.n	8003cc8 <SEGGER_RTT_WriteNoLock+0x3c>
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    break;
  default:
    Status = 0u;
 8003cb6:	2400      	movs	r4, #0
  }
  //
  // Finish up.
  //
  return Status;
}
 8003cb8:	4620      	mov	r0, r4
 8003cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    Avail = _GetAvailWriteSpace(pRing);
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	f7ff ff23 	bl	8003b08 <_GetAvailWriteSpace>
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003cc2:	4284      	cmp	r4, r0
 8003cc4:	bf28      	it	cs
 8003cc6:	4604      	movcs	r4, r0
    _WriteNoCheck(pRing, pData, Status);
 8003cc8:	4622      	mov	r2, r4
 8003cca:	4631      	mov	r1, r6
 8003ccc:	4628      	mov	r0, r5
 8003cce:	f7ff ff24 	bl	8003b1a <_WriteNoCheck>
    break;
 8003cd2:	e7f1      	b.n	8003cb8 <SEGGER_RTT_WriteNoLock+0x2c>
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003cd4:	4628      	mov	r0, r5
}
 8003cd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003cda:	f7ff bf39 	b.w	8003b50 <_WriteBlocking>
 8003cde:	bf00      	nop
 8003ce0:	20004e04 	.word	0x20004e04

08003ce4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned Status;
  //
  INIT();
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <SEGGER_RTT_Write+0x30>)
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003ce8:	4604      	mov	r4, r0
 8003cea:	460d      	mov	r5, r1
 8003cec:	4616      	mov	r6, r2
  INIT();
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	b90b      	cbnz	r3, 8003cf6 <SEGGER_RTT_Write+0x12>
 8003cf2:	f7ff ff57 	bl	8003ba4 <_DoInit>
  SEGGER_RTT_LOCK();
 8003cf6:	f3ef 8711 	mrs	r7, BASEPRI
 8003cfa:	f04f 0120 	mov.w	r1, #32
 8003cfe:	f381 8811 	msr	BASEPRI, r1
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8003d02:	4632      	mov	r2, r6
 8003d04:	4629      	mov	r1, r5
 8003d06:	4620      	mov	r0, r4
 8003d08:	f7ff ffc0 	bl	8003c8c <SEGGER_RTT_WriteNoLock>
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 8003d0c:	f387 8811 	msr	BASEPRI, r7
  //
  return Status;
}
 8003d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20004e04 	.word	0x20004e04

08003d18 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
int _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8003d18:	b510      	push	{r4, lr}
 8003d1a:	461c      	mov	r4, r3
 8003d1c:	4611      	mov	r1, r2
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8003d1e:	2000      	movs	r0, #0
 8003d20:	461a      	mov	r2, r3
 8003d22:	f7ff ffdf 	bl	8003ce4 <SEGGER_RTT_Write>
  return len;
}
 8003d26:	4620      	mov	r0, r4
 8003d28:	bd10      	pop	{r4, pc}

08003d2a <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003d2a:	b570      	push	{r4, r5, r6, lr}
 8003d2c:	4616      	mov	r6, r2
 8003d2e:	4605      	mov	r5, r0
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
  while(*(pText + Len) != 0) {
 8003d30:	4608      	mov	r0, r1
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8003d32:	460c      	mov	r4, r1
  while(*(pText + Len) != 0) {
 8003d34:	f7fc faca 	bl	80002cc <strlen>
    Len++;
  }
  if (Len > Limit) {
 8003d38:	42b0      	cmp	r0, r6
 8003d3a:	bf28      	it	cs
 8003d3c:	4630      	movcs	r0, r6
    Len = Limit;
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8003d3e:	28fe      	cmp	r0, #254	@ 0xfe
    *pPayload++ = Len; 
 8003d40:	b2c2      	uxtb	r2, r0
  if (Len < 255)  {
 8003d42:	d808      	bhi.n	8003d56 <_EncodeStr+0x2c>
    *pPayload++ = Len; 
 8003d44:	462b      	mov	r3, r5
 8003d46:	f803 2b01 	strb.w	r2, [r3], #1
 8003d4a:	1e5a      	subs	r2, r3, #1
 8003d4c:	1821      	adds	r1, r4, r0
  }
  //
  // copy string
  //
  n = 0;
  while (n < Len) {
 8003d4e:	428c      	cmp	r4, r1
 8003d50:	d108      	bne.n	8003d64 <_EncodeStr+0x3a>
    *pPayload++ = *pText++;
    n++;
  }
  return pPayload;
}
 8003d52:	4418      	add	r0, r3
 8003d54:	bd70      	pop	{r4, r5, r6, pc}
    *pPayload++ = 255;
 8003d56:	23ff      	movs	r3, #255	@ 0xff
    *pPayload++ = (Len & 255);
 8003d58:	706a      	strb	r2, [r5, #1]
    *pPayload++ = ((Len >> 8) & 255);
 8003d5a:	0a02      	lsrs	r2, r0, #8
    *pPayload++ = 255;
 8003d5c:	702b      	strb	r3, [r5, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8003d5e:	1ceb      	adds	r3, r5, #3
 8003d60:	70aa      	strb	r2, [r5, #2]
 8003d62:	e7f2      	b.n	8003d4a <_EncodeStr+0x20>
    *pPayload++ = *pText++;
 8003d64:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003d68:	f802 5f01 	strb.w	r5, [r2, #1]!
    n++;
 8003d6c:	e7ef      	b.n	8003d4e <_EncodeStr+0x24>
	...

08003d70 <SEGGER_SYSVIEW_SendTaskList>:
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8003d70:	4b03      	ldr	r3, [pc, #12]	@ (8003d80 <SEGGER_SYSVIEW_SendTaskList+0x10>)
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	b113      	cbz	r3, 8003d7c <SEGGER_SYSVIEW_SendTaskList+0xc>
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	b103      	cbz	r3, 8003d7c <SEGGER_SYSVIEW_SendTaskList+0xc>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8003d7a:	4718      	bx	r3
  }
}
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	20004f94 	.word	0x20004f94

08003d84 <SEGGER_SYSVIEW_ShrinkId>:
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
  return SHRINK_ID(Id);
 8003d84:	4b02      	ldr	r3, [pc, #8]	@ (8003d90 <SEGGER_SYSVIEW_ShrinkId+0xc>)
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	1ac0      	subs	r0, r0, r3
}
 8003d8a:	0880      	lsrs	r0, r0, #2
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	20004f94 	.word	0x20004f94

08003d94 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8003d94:	4b04      	ldr	r3, [pc, #16]	@ (8003da8 <SEGGER_SYSVIEW_SendModuleDescription+0x14>)
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8003d96:	b510      	push	{r4, lr}
  if (_pFirstModule != 0) {
 8003d98:	681c      	ldr	r4, [r3, #0]
 8003d9a:	b124      	cbz	r4, 8003da6 <SEGGER_SYSVIEW_SendModuleDescription+0x12>
    pModule = _pFirstModule;
    do {
      if (pModule->pfSendModuleDesc) {
 8003d9c:	68e3      	ldr	r3, [r4, #12]
 8003d9e:	b103      	cbz	r3, 8003da2 <SEGGER_SYSVIEW_SendModuleDescription+0xe>
        pModule->pfSendModuleDesc();
 8003da0:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8003da2:	6924      	ldr	r4, [r4, #16]
    } while (pModule);
 8003da4:	e7f9      	b.n	8003d9a <SEGGER_SYSVIEW_SendModuleDescription+0x6>
  }
}
 8003da6:	bd10      	pop	{r4, pc}
 8003da8:	20004f90 	.word	0x20004f90

08003dac <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8003dac:	b510      	push	{r4, lr}
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8003dae:	f3ef 8411 	mrs	r4, BASEPRI
 8003db2:	f04f 0120 	mov.w	r1, #32
 8003db6:	f381 8811 	msr	BASEPRI, r1
  pPayload = pPayloadStart;
  ENCODE_U32(pPayload, _NumModules);
 8003dba:	4b09      	ldr	r3, [pc, #36]	@ (8003de0 <SEGGER_SYSVIEW_SendNumModules+0x34>)
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8003dbc:	221b      	movs	r2, #27
 8003dbe:	4809      	ldr	r0, [pc, #36]	@ (8003de4 <SEGGER_SYSVIEW_SendNumModules+0x38>)
  ENCODE_U32(pPayload, _NumModules);
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8003dc4:	bf89      	itett	hi
 8003dc6:	4908      	ldrhi	r1, [pc, #32]	@ (8003de8 <SEGGER_SYSVIEW_SendNumModules+0x3c>)
 8003dc8:	4906      	ldrls	r1, [pc, #24]	@ (8003de4 <SEGGER_SYSVIEW_SendNumModules+0x38>)
 8003dca:	710b      	strbhi	r3, [r1, #4]
 8003dcc:	2301      	movhi	r3, #1
 8003dce:	bf88      	it	hi
 8003dd0:	3105      	addhi	r1, #5
 8003dd2:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8003dd6:	f000 f8af 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8003dda:	f384 8811 	msr	BASEPRI, r4
}
 8003dde:	bd10      	pop	{r4, pc}
 8003de0:	20004f8f 	.word	0x20004f8f
 8003de4:	20004eb0 	.word	0x20004eb0
 8003de8:	20004eac 	.word	0x20004eac

08003dec <SEGGER_SYSVIEW_Start>:
void SEGGER_SYSVIEW_Start(void) {
 8003dec:	b538      	push	{r3, r4, r5, lr}
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003dee:	4c2c      	ldr	r4, [pc, #176]	@ (8003ea0 <SEGGER_SYSVIEW_Start+0xb4>)
 8003df0:	7823      	ldrb	r3, [r4, #0]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d152      	bne.n	8003e9c <SEGGER_SYSVIEW_Start+0xb0>
    _SYSVIEW_Globals.EnableState = 1;
 8003df6:	2001      	movs	r0, #1
 8003df8:	7020      	strb	r0, [r4, #0]
    SEGGER_SYSVIEW_LOCK();
 8003dfa:	f3ef 8511 	mrs	r5, BASEPRI
 8003dfe:	f04f 0120 	mov.w	r1, #32
 8003e02:	f381 8811 	msr	BASEPRI, r1
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8003e06:	220a      	movs	r2, #10
 8003e08:	4926      	ldr	r1, [pc, #152]	@ (8003ea4 <SEGGER_SYSVIEW_Start+0xb8>)
 8003e0a:	f7fc fa19 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8003e0e:	f385 8811 	msr	BASEPRI, r5
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8003e12:	200a      	movs	r0, #10
 8003e14:	f000 f934 	bl	8004080 <SEGGER_SYSVIEW_RecordVoid>
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8003e18:	f3ef 8511 	mrs	r5, BASEPRI
 8003e1c:	f04f 0120 	mov.w	r1, #32
 8003e20:	f381 8811 	msr	BASEPRI, r1
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003e24:	4820      	ldr	r0, [pc, #128]	@ (8003ea8 <SEGGER_SYSVIEW_Start+0xbc>)
 8003e26:	6861      	ldr	r1, [r4, #4]
 8003e28:	297f      	cmp	r1, #127	@ 0x7f
 8003e2a:	b2ca      	uxtb	r2, r1
 8003e2c:	f100 0301 	add.w	r3, r0, #1
 8003e30:	d820      	bhi.n	8003e74 <SEGGER_SYSVIEW_Start+0x88>
 8003e32:	7002      	strb	r2, [r0, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8003e34:	68a0      	ldr	r0, [r4, #8]
 8003e36:	287f      	cmp	r0, #127	@ 0x7f
 8003e38:	b2c2      	uxtb	r2, r0
 8003e3a:	f103 0101 	add.w	r1, r3, #1
 8003e3e:	d820      	bhi.n	8003e82 <SEGGER_SYSVIEW_Start+0x96>
 8003e40:	701a      	strb	r2, [r3, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8003e42:	6922      	ldr	r2, [r4, #16]
 8003e44:	2a7f      	cmp	r2, #127	@ 0x7f
 8003e46:	b2d3      	uxtb	r3, r2
 8003e48:	d822      	bhi.n	8003e90 <SEGGER_SYSVIEW_Start+0xa4>
 8003e4a:	700b      	strb	r3, [r1, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8003e4c:	2302      	movs	r3, #2
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8003e4e:	2218      	movs	r2, #24
 8003e50:	4815      	ldr	r0, [pc, #84]	@ (8003ea8 <SEGGER_SYSVIEW_Start+0xbc>)
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8003e52:	704b      	strb	r3, [r1, #1]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8003e54:	4419      	add	r1, r3
 8003e56:	f000 f86f 	bl	8003f38 <_SendPacket>
      RECORD_END();
 8003e5a:	f385 8811 	msr	BASEPRI, r5
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8003e5e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003e60:	b103      	cbz	r3, 8003e64 <SEGGER_SYSVIEW_Start+0x78>
      _SYSVIEW_Globals.pfSendSysDesc();
 8003e62:	4798      	blx	r3
    SEGGER_SYSVIEW_RecordSystime();
 8003e64:	f000 f96a 	bl	800413c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8003e68:	f7ff ff82 	bl	8003d70 <SEGGER_SYSVIEW_SendTaskList>
}
 8003e6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    SEGGER_SYSVIEW_SendNumModules();
 8003e70:	f7ff bf9c 	b.w	8003dac <SEGGER_SYSVIEW_SendNumModules>
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003e74:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003e78:	09c9      	lsrs	r1, r1, #7
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f803 2c01 	strb.w	r2, [r3, #-1]
 8003e80:	e7d2      	b.n	8003e28 <SEGGER_SYSVIEW_Start+0x3c>
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8003e82:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8003e86:	09c0      	lsrs	r0, r0, #7
 8003e88:	460b      	mov	r3, r1
 8003e8a:	f801 2c01 	strb.w	r2, [r1, #-1]
 8003e8e:	e7d2      	b.n	8003e36 <SEGGER_SYSVIEW_Start+0x4a>
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8003e90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e94:	09d2      	lsrs	r2, r2, #7
 8003e96:	f801 3b01 	strb.w	r3, [r1], #1
 8003e9a:	e7d3      	b.n	8003e44 <SEGGER_SYSVIEW_Start+0x58>
}
 8003e9c:	bd38      	pop	{r3, r4, r5, pc}
 8003e9e:	bf00      	nop
 8003ea0:	20004f94 	.word	0x20004f94
 8003ea4:	08005c68 	.word	0x08005c68
 8003ea8:	20004eb0 	.word	0x20004eb0

08003eac <_HandleIncomingPacket>:
static void _HandleIncomingPacket(void) {
 8003eac:	b507      	push	{r0, r1, r2, lr}
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f10d 0107 	add.w	r1, sp, #7
 8003eb4:	4610      	mov	r0, r2
 8003eb6:	f7ff fea5 	bl	8003c04 <SEGGER_RTT_ReadNoLock>
  if (Status > 0) {
 8003eba:	2800      	cmp	r0, #0
 8003ebc:	dd19      	ble.n	8003ef2 <_HandleIncomingPacket+0x46>
    switch (Cmd) {
 8003ebe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003ec2:	2b07      	cmp	r3, #7
 8003ec4:	d808      	bhi.n	8003ed8 <_HandleIncomingPacket+0x2c>
 8003ec6:	b1a3      	cbz	r3, 8003ef2 <_HandleIncomingPacket+0x46>
 8003ec8:	3b02      	subs	r3, #2
 8003eca:	2b05      	cmp	r3, #5
 8003ecc:	d80f      	bhi.n	8003eee <_HandleIncomingPacket+0x42>
 8003ece:	e8df f003 	tbb	[pc, r3]
 8003ed2:	1613      	.short	0x1613
 8003ed4:	221f1c19 	.word	0x221f1c19
 8003ed8:	2b80      	cmp	r3, #128	@ 0x80
 8003eda:	d01f      	beq.n	8003f1c <_HandleIncomingPacket+0x70>
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	d508      	bpl.n	8003ef2 <_HandleIncomingPacket+0x46>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f10d 0107 	add.w	r1, sp, #7
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	f7ff fe8c 	bl	8003c04 <SEGGER_RTT_ReadNoLock>
}
 8003eec:	e001      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      SEGGER_SYSVIEW_Start();
 8003eee:	f7ff ff7d 	bl	8003dec <SEGGER_SYSVIEW_Start>
}
 8003ef2:	b003      	add	sp, #12
 8003ef4:	f85d fb04 	ldr.w	pc, [sp], #4
      SEGGER_SYSVIEW_Stop();
 8003ef8:	f000 f9be 	bl	8004278 <SEGGER_SYSVIEW_Stop>
      break;
 8003efc:	e7f9      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      SEGGER_SYSVIEW_RecordSystime();
 8003efe:	f000 f91d 	bl	800413c <SEGGER_SYSVIEW_RecordSystime>
      break;
 8003f02:	e7f6      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      SEGGER_SYSVIEW_SendTaskList();
 8003f04:	f7ff ff34 	bl	8003d70 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003f08:	e7f3      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      SEGGER_SYSVIEW_GetSysDesc();
 8003f0a:	f000 f9cd 	bl	80042a8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8003f0e:	e7f0      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      SEGGER_SYSVIEW_SendNumModules();
 8003f10:	f7ff ff4c 	bl	8003dac <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003f14:	e7ed      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      SEGGER_SYSVIEW_SendModuleDescription();
 8003f16:	f7ff ff3d 	bl	8003d94 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003f1a:	e7ea      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f10d 0107 	add.w	r1, sp, #7
 8003f22:	4610      	mov	r0, r2
 8003f24:	f7ff fe6e 	bl	8003c04 <SEGGER_RTT_ReadNoLock>
      if (Status > 0) {
 8003f28:	2800      	cmp	r0, #0
 8003f2a:	dde2      	ble.n	8003ef2 <_HandleIncomingPacket+0x46>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003f2c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003f30:	f000 fb52 	bl	80045d8 <SEGGER_SYSVIEW_SendModule>
 8003f34:	e7dd      	b.n	8003ef2 <_HandleIncomingPacket+0x46>
	...

08003f38 <_SendPacket>:
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003f38:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003f3c:	4c4d      	ldr	r4, [pc, #308]	@ (8004074 <_SendPacket+0x13c>)
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003f3e:	4606      	mov	r6, r0
 8003f40:	460f      	mov	r7, r1
 8003f42:	4615      	mov	r5, r2
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003f44:	7823      	ldrb	r3, [r4, #0]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d123      	bne.n	8003f92 <_SendPacket+0x5a>
  if (EventId < 32) {
 8003f4a:	2d1f      	cmp	r5, #31
 8003f4c:	d96d      	bls.n	800402a <_SendPacket+0xf2>
    NumBytes = pEndPacket - pStartPacket;
 8003f4e:	1bbb      	subs	r3, r7, r6
    if (NumBytes > 127) {
 8003f50:	2b7f      	cmp	r3, #127	@ 0x7f
      *--pStartPacket = NumBytes | 0x80;
 8003f52:	b2da      	uxtb	r2, r3
      *--pStartPacket = (NumBytes >> 7);
 8003f54:	bf87      	ittee	hi
 8003f56:	09db      	lsrhi	r3, r3, #7
      *--pStartPacket = NumBytes | 0x80;
 8003f58:	f062 027f 	ornhi	r2, r2, #127	@ 0x7f
      *--pStartPacket = NumBytes;
 8003f5c:	f106 33ff 	addls.w	r3, r6, #4294967295	@ 0xffffffff
 8003f60:	f806 2c01 	strbls.w	r2, [r6, #-1]
      *--pStartPacket = (NumBytes >> 7);
 8003f64:	bf82      	ittt	hi
 8003f66:	f806 3c01 	strbhi.w	r3, [r6, #-1]
      *--pStartPacket = NumBytes | 0x80;
 8003f6a:	1eb3      	subhi	r3, r6, #2
 8003f6c:	f806 2c02 	strbhi.w	r2, [r6, #-2]
    if (EventId > 127) {
 8003f70:	2d7f      	cmp	r5, #127	@ 0x7f
    *--pStartPacket = EventId;
 8003f72:	b2ea      	uxtb	r2, r5
      *--pStartPacket = (EventId >> 7);
 8003f74:	bf83      	ittte	hi
 8003f76:	09ed      	lsrhi	r5, r5, #7
      *--pStartPacket = EventId | 0x80;
 8003f78:	1e99      	subhi	r1, r3, #2
 8003f7a:	f062 027f 	ornhi	r2, r2, #127	@ 0x7f
      *--pStartPacket = EventId;
 8003f7e:	f103 31ff 	addls.w	r1, r3, #4294967295	@ 0xffffffff
      *--pStartPacket = (EventId >> 7);
 8003f82:	bf86      	itte	hi
 8003f84:	f803 5c01 	strbhi.w	r5, [r3, #-1]
      *--pStartPacket = EventId | 0x80;
 8003f88:	f803 2c02 	strbhi.w	r2, [r3, #-2]
      *--pStartPacket = EventId;
 8003f8c:	f803 2c01 	strbls.w	r2, [r3, #-1]
 8003f90:	e054      	b.n	800403c <_SendPacket+0x104>
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003f92:	b33b      	cbz	r3, 8003fe4 <_SendPacket+0xac>
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d1d8      	bne.n	8003f4a <_SendPacket+0x12>
  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003f98:	2301      	movs	r3, #1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003f9a:	6962      	ldr	r2, [r4, #20]
 8003f9c:	f10d 0005 	add.w	r0, sp, #5
  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003fa0:	f88d 3004 	strb.w	r3, [sp, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003fa4:	2a7f      	cmp	r2, #127	@ 0x7f
 8003fa6:	b2d3      	uxtb	r3, r2
 8003fa8:	f100 0101 	add.w	r1, r0, #1
 8003fac:	d82b      	bhi.n	8004006 <_SendPacket+0xce>
 8003fae:	7003      	strb	r3, [r0, #0]
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003fb0:	4b31      	ldr	r3, [pc, #196]	@ (8004078 <_SendPacket+0x140>)
 8003fb2:	f8d3 8004 	ldr.w	r8, [r3, #4]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003fb6:	68e3      	ldr	r3, [r4, #12]
 8003fb8:	eba8 0303 	sub.w	r3, r8, r3
  ENCODE_U32(pPayload, Delta);
 8003fbc:	2b7f      	cmp	r3, #127	@ 0x7f
 8003fbe:	b2d8      	uxtb	r0, r3
 8003fc0:	f101 0201 	add.w	r2, r1, #1
 8003fc4:	d826      	bhi.n	8004014 <_SendPacket+0xdc>
 8003fc6:	7008      	strb	r0, [r1, #0]
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8003fc8:	a901      	add	r1, sp, #4
 8003fca:	2001      	movs	r0, #1
 8003fcc:	1a52      	subs	r2, r2, r1
 8003fce:	f7fc f937 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
  if (Status) {
 8003fd2:	b330      	cbz	r0, 8004022 <_SendPacket+0xea>
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003fd4:	7823      	ldrb	r3, [r4, #0]
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003fd6:	f8c4 800c 	str.w	r8, [r4, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	7023      	strb	r3, [r4, #0]
    if (_SYSVIEW_Globals.EnableState != 1) {
 8003fde:	7823      	ldrb	r3, [r4, #0]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d0b2      	beq.n	8003f4a <_SendPacket+0x12>
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003fe4:	4b25      	ldr	r3, [pc, #148]	@ (800407c <_SendPacket+0x144>)
 8003fe6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d006      	beq.n	8004000 <_SendPacket+0xc8>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8003ff2:	78a5      	ldrb	r5, [r4, #2]
 8003ff4:	b925      	cbnz	r5, 8004000 <_SendPacket+0xc8>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	70a3      	strb	r3, [r4, #2]
      _HandleIncomingPacket();
 8003ffa:	f7ff ff57 	bl	8003eac <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8003ffe:	70a5      	strb	r5, [r4, #2]
}
 8004000:	b004      	add	sp, #16
 8004002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004006:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800400a:	09d2      	lsrs	r2, r2, #7
 800400c:	4608      	mov	r0, r1
 800400e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004012:	e7c7      	b.n	8003fa4 <_SendPacket+0x6c>
  ENCODE_U32(pPayload, Delta);
 8004014:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 8004018:	09db      	lsrs	r3, r3, #7
 800401a:	4611      	mov	r1, r2
 800401c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8004020:	e7cc      	b.n	8003fbc <_SendPacket+0x84>
    _SYSVIEW_Globals.DropCount++;
 8004022:	6963      	ldr	r3, [r4, #20]
 8004024:	3301      	adds	r3, #1
 8004026:	6163      	str	r3, [r4, #20]
 8004028:	e7d9      	b.n	8003fde <_SendPacket+0xa6>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800402a:	69e3      	ldr	r3, [r4, #28]
 800402c:	40eb      	lsrs	r3, r5
 800402e:	07db      	lsls	r3, r3, #31
 8004030:	d4d8      	bmi.n	8003fe4 <_SendPacket+0xac>
  if (EventId < 24) {
 8004032:	2d17      	cmp	r5, #23
 8004034:	d88b      	bhi.n	8003f4e <_SendPacket+0x16>
    *--pStartPacket = EventId;
 8004036:	1e71      	subs	r1, r6, #1
 8004038:	f806 5c01 	strb.w	r5, [r6, #-1]
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800403c:	4b0e      	ldr	r3, [pc, #56]	@ (8004078 <_SendPacket+0x140>)
 800403e:	685d      	ldr	r5, [r3, #4]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004040:	68e3      	ldr	r3, [r4, #12]
 8004042:	1aeb      	subs	r3, r5, r3
  ENCODE_U32(pEndPacket, Delta);
 8004044:	2b7f      	cmp	r3, #127	@ 0x7f
 8004046:	b2d8      	uxtb	r0, r3
 8004048:	f107 0201 	add.w	r2, r7, #1
 800404c:	d807      	bhi.n	800405e <_SendPacket+0x126>
 800404e:	7038      	strb	r0, [r7, #0]
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004050:	1a52      	subs	r2, r2, r1
 8004052:	2001      	movs	r0, #1
 8004054:	f7fc f8f4 	bl	8000240 <SEGGER_RTT_ASM_WriteSkipNoLock>
  if (Status) {
 8004058:	b140      	cbz	r0, 800406c <_SendPacket+0x134>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800405a:	60e5      	str	r5, [r4, #12]
 800405c:	e7c2      	b.n	8003fe4 <_SendPacket+0xac>
  ENCODE_U32(pEndPacket, Delta);
 800405e:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 8004062:	09db      	lsrs	r3, r3, #7
 8004064:	4617      	mov	r7, r2
 8004066:	f802 0c01 	strb.w	r0, [r2, #-1]
 800406a:	e7eb      	b.n	8004044 <_SendPacket+0x10c>
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800406c:	7823      	ldrb	r3, [r4, #0]
 800406e:	3301      	adds	r3, #1
 8004070:	7023      	strb	r3, [r4, #0]
 8004072:	e7b7      	b.n	8003fe4 <_SendPacket+0xac>
 8004074:	20004f94 	.word	0x20004f94
 8004078:	e0001000 	.word	0xe0001000
 800407c:	20004e04 	.word	0x20004e04

08004080 <SEGGER_SYSVIEW_RecordVoid>:
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004080:	4602      	mov	r2, r0
 8004082:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004084:	f3ef 8411 	mrs	r4, BASEPRI
 8004088:	f04f 0120 	mov.w	r1, #32
 800408c:	f381 8811 	msr	BASEPRI, r1
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004090:	4903      	ldr	r1, [pc, #12]	@ (80040a0 <SEGGER_SYSVIEW_RecordVoid+0x20>)
 8004092:	4608      	mov	r0, r1
 8004094:	f7ff ff50 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004098:	f384 8811 	msr	BASEPRI, r4
}
 800409c:	bd10      	pop	{r4, pc}
 800409e:	bf00      	nop
 80040a0:	20004eb0 	.word	0x20004eb0

080040a4 <SEGGER_SYSVIEW_RecordU32>:
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80040a4:	b538      	push	{r3, r4, r5, lr}
 80040a6:	4602      	mov	r2, r0
 80040a8:	460b      	mov	r3, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80040aa:	f3ef 8511 	mrs	r5, BASEPRI
 80040ae:	f04f 0120 	mov.w	r1, #32
 80040b2:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, Value);
 80040b6:	480a      	ldr	r0, [pc, #40]	@ (80040e0 <SEGGER_SYSVIEW_RecordU32+0x3c>)
 80040b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80040ba:	b2dc      	uxtb	r4, r3
 80040bc:	f100 0101 	add.w	r1, r0, #1
 80040c0:	d806      	bhi.n	80040d0 <SEGGER_SYSVIEW_RecordU32+0x2c>
 80040c2:	7004      	strb	r4, [r0, #0]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80040c4:	4806      	ldr	r0, [pc, #24]	@ (80040e0 <SEGGER_SYSVIEW_RecordU32+0x3c>)
 80040c6:	f7ff ff37 	bl	8003f38 <_SendPacket>
  RECORD_END();
 80040ca:	f385 8811 	msr	BASEPRI, r5
}
 80040ce:	bd38      	pop	{r3, r4, r5, pc}
  ENCODE_U32(pPayload, Value);
 80040d0:	f064 047f 	orn	r4, r4, #127	@ 0x7f
 80040d4:	09db      	lsrs	r3, r3, #7
 80040d6:	4608      	mov	r0, r1
 80040d8:	f801 4c01 	strb.w	r4, [r1, #-1]
 80040dc:	e7ec      	b.n	80040b8 <SEGGER_SYSVIEW_RecordU32+0x14>
 80040de:	bf00      	nop
 80040e0:	20004eb0 	.word	0x20004eb0

080040e4 <SEGGER_SYSVIEW_RecordU32x2>:
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80040e4:	b570      	push	{r4, r5, r6, lr}
 80040e6:	460b      	mov	r3, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80040e8:	f3ef 8511 	mrs	r5, BASEPRI
 80040ec:	f04f 0120 	mov.w	r1, #32
 80040f0:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, Para0);
 80040f4:	4e10      	ldr	r6, [pc, #64]	@ (8004138 <SEGGER_SYSVIEW_RecordU32x2+0x54>)
 80040f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80040f8:	b2d9      	uxtb	r1, r3
 80040fa:	f106 0401 	add.w	r4, r6, #1
 80040fe:	d80d      	bhi.n	800411c <SEGGER_SYSVIEW_RecordU32x2+0x38>
 8004100:	7031      	strb	r1, [r6, #0]
  ENCODE_U32(pPayload, Para1);
 8004102:	2a7f      	cmp	r2, #127	@ 0x7f
 8004104:	b2d3      	uxtb	r3, r2
 8004106:	f104 0101 	add.w	r1, r4, #1
 800410a:	d80e      	bhi.n	800412a <SEGGER_SYSVIEW_RecordU32x2+0x46>
  _SendPacket(pPayloadStart, pPayload, EventID);
 800410c:	4602      	mov	r2, r0
  ENCODE_U32(pPayload, Para1);
 800410e:	7023      	strb	r3, [r4, #0]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004110:	4809      	ldr	r0, [pc, #36]	@ (8004138 <SEGGER_SYSVIEW_RecordU32x2+0x54>)
 8004112:	f7ff ff11 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004116:	f385 8811 	msr	BASEPRI, r5
}
 800411a:	bd70      	pop	{r4, r5, r6, pc}
  ENCODE_U32(pPayload, Para0);
 800411c:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 8004120:	09db      	lsrs	r3, r3, #7
 8004122:	4626      	mov	r6, r4
 8004124:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004128:	e7e5      	b.n	80040f6 <SEGGER_SYSVIEW_RecordU32x2+0x12>
  ENCODE_U32(pPayload, Para1);
 800412a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800412e:	09d2      	lsrs	r2, r2, #7
 8004130:	460c      	mov	r4, r1
 8004132:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004136:	e7e4      	b.n	8004102 <SEGGER_SYSVIEW_RecordU32x2+0x1e>
 8004138:	20004eb0 	.word	0x20004eb0

0800413c <SEGGER_SYSVIEW_RecordSystime>:
void SEGGER_SYSVIEW_RecordSystime(void) {
 800413c:	b508      	push	{r3, lr}
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800413e:	4b0a      	ldr	r3, [pc, #40]	@ (8004168 <SEGGER_SYSVIEW_RecordSystime+0x2c>)
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	b14b      	cbz	r3, 8004158 <SEGGER_SYSVIEW_RecordSystime+0x1c>
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	b13b      	cbz	r3, 8004158 <SEGGER_SYSVIEW_RecordSystime+0x1c>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004148:	4798      	blx	r3
 800414a:	460a      	mov	r2, r1
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800414c:	4601      	mov	r1, r0
 800414e:	200d      	movs	r0, #13
}
 8004150:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004154:	f7ff bfc6 	b.w	80040e4 <SEGGER_SYSVIEW_RecordU32x2>
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004158:	4b04      	ldr	r3, [pc, #16]	@ (800416c <SEGGER_SYSVIEW_RecordSystime+0x30>)
 800415a:	200c      	movs	r0, #12
 800415c:	6859      	ldr	r1, [r3, #4]
}
 800415e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004162:	f7ff bf9f 	b.w	80040a4 <SEGGER_SYSVIEW_RecordU32>
 8004166:	bf00      	nop
 8004168:	20004f94 	.word	0x20004f94
 800416c:	e0001000 	.word	0xe0001000

08004170 <SEGGER_SYSVIEW_RecordU32x3>:
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8004170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004172:	460c      	mov	r4, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8004174:	f3ef 8611 	mrs	r6, BASEPRI
 8004178:	f04f 0120 	mov.w	r1, #32
 800417c:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, Para0);
 8004180:	4f17      	ldr	r7, [pc, #92]	@ (80041e0 <SEGGER_SYSVIEW_RecordU32x3+0x70>)
 8004182:	2c7f      	cmp	r4, #127	@ 0x7f
 8004184:	b2e5      	uxtb	r5, r4
 8004186:	f107 0101 	add.w	r1, r7, #1
 800418a:	d813      	bhi.n	80041b4 <SEGGER_SYSVIEW_RecordU32x3+0x44>
 800418c:	703d      	strb	r5, [r7, #0]
  ENCODE_U32(pPayload, Para1);
 800418e:	2a7f      	cmp	r2, #127	@ 0x7f
 8004190:	b2d5      	uxtb	r5, r2
 8004192:	f101 0401 	add.w	r4, r1, #1
 8004196:	d814      	bhi.n	80041c2 <SEGGER_SYSVIEW_RecordU32x3+0x52>
 8004198:	700d      	strb	r5, [r1, #0]
  ENCODE_U32(pPayload, Para2);
 800419a:	2b7f      	cmp	r3, #127	@ 0x7f
 800419c:	b2dd      	uxtb	r5, r3
 800419e:	f104 0101 	add.w	r1, r4, #1
 80041a2:	d815      	bhi.n	80041d0 <SEGGER_SYSVIEW_RecordU32x3+0x60>
  _SendPacket(pPayloadStart, pPayload, EventID);
 80041a4:	4602      	mov	r2, r0
  ENCODE_U32(pPayload, Para2);
 80041a6:	7025      	strb	r5, [r4, #0]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80041a8:	480d      	ldr	r0, [pc, #52]	@ (80041e0 <SEGGER_SYSVIEW_RecordU32x3+0x70>)
 80041aa:	f7ff fec5 	bl	8003f38 <_SendPacket>
  RECORD_END();
 80041ae:	f386 8811 	msr	BASEPRI, r6
}
 80041b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ENCODE_U32(pPayload, Para0);
 80041b4:	f065 057f 	orn	r5, r5, #127	@ 0x7f
 80041b8:	09e4      	lsrs	r4, r4, #7
 80041ba:	460f      	mov	r7, r1
 80041bc:	f801 5c01 	strb.w	r5, [r1, #-1]
 80041c0:	e7df      	b.n	8004182 <SEGGER_SYSVIEW_RecordU32x3+0x12>
  ENCODE_U32(pPayload, Para1);
 80041c2:	f065 057f 	orn	r5, r5, #127	@ 0x7f
 80041c6:	09d2      	lsrs	r2, r2, #7
 80041c8:	4621      	mov	r1, r4
 80041ca:	f804 5c01 	strb.w	r5, [r4, #-1]
 80041ce:	e7de      	b.n	800418e <SEGGER_SYSVIEW_RecordU32x3+0x1e>
  ENCODE_U32(pPayload, Para2);
 80041d0:	f065 057f 	orn	r5, r5, #127	@ 0x7f
 80041d4:	09db      	lsrs	r3, r3, #7
 80041d6:	460c      	mov	r4, r1
 80041d8:	f801 5c01 	strb.w	r5, [r1, #-1]
 80041dc:	e7dd      	b.n	800419a <SEGGER_SYSVIEW_RecordU32x3+0x2a>
 80041de:	bf00      	nop
 80041e0:	20004eb0 	.word	0x20004eb0

080041e4 <SEGGER_SYSVIEW_RecordU32x4>:
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80041e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041e6:	9f06      	ldr	r7, [sp, #24]
 80041e8:	460c      	mov	r4, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80041ea:	f3ef 8611 	mrs	r6, BASEPRI
 80041ee:	f04f 0120 	mov.w	r1, #32
 80041f2:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, Para0);
 80041f6:	f8df c07c 	ldr.w	ip, [pc, #124]	@ 8004274 <SEGGER_SYSVIEW_RecordU32x4+0x90>
 80041fa:	2c7f      	cmp	r4, #127	@ 0x7f
 80041fc:	b2e1      	uxtb	r1, r4
 80041fe:	f10c 0501 	add.w	r5, ip, #1
 8004202:	d81a      	bhi.n	800423a <SEGGER_SYSVIEW_RecordU32x4+0x56>
 8004204:	f88c 1000 	strb.w	r1, [ip]
  ENCODE_U32(pPayload, Para1);
 8004208:	2a7f      	cmp	r2, #127	@ 0x7f
 800420a:	b2d4      	uxtb	r4, r2
 800420c:	f105 0101 	add.w	r1, r5, #1
 8004210:	d81a      	bhi.n	8004248 <SEGGER_SYSVIEW_RecordU32x4+0x64>
 8004212:	702c      	strb	r4, [r5, #0]
  ENCODE_U32(pPayload, Para2);
 8004214:	2b7f      	cmp	r3, #127	@ 0x7f
 8004216:	b2da      	uxtb	r2, r3
 8004218:	f101 0401 	add.w	r4, r1, #1
 800421c:	d81b      	bhi.n	8004256 <SEGGER_SYSVIEW_RecordU32x4+0x72>
 800421e:	700a      	strb	r2, [r1, #0]
  ENCODE_U32(pPayload, Para3);
 8004220:	2f7f      	cmp	r7, #127	@ 0x7f
 8004222:	b2fb      	uxtb	r3, r7
 8004224:	f104 0101 	add.w	r1, r4, #1
 8004228:	d81c      	bhi.n	8004264 <SEGGER_SYSVIEW_RecordU32x4+0x80>
  _SendPacket(pPayloadStart, pPayload, EventID);
 800422a:	4602      	mov	r2, r0
  ENCODE_U32(pPayload, Para3);
 800422c:	7023      	strb	r3, [r4, #0]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800422e:	4811      	ldr	r0, [pc, #68]	@ (8004274 <SEGGER_SYSVIEW_RecordU32x4+0x90>)
 8004230:	f7ff fe82 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004234:	f386 8811 	msr	BASEPRI, r6
}
 8004238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ENCODE_U32(pPayload, Para0);
 800423a:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 800423e:	09e4      	lsrs	r4, r4, #7
 8004240:	46ac      	mov	ip, r5
 8004242:	f805 1c01 	strb.w	r1, [r5, #-1]
 8004246:	e7d8      	b.n	80041fa <SEGGER_SYSVIEW_RecordU32x4+0x16>
  ENCODE_U32(pPayload, Para1);
 8004248:	f064 047f 	orn	r4, r4, #127	@ 0x7f
 800424c:	09d2      	lsrs	r2, r2, #7
 800424e:	460d      	mov	r5, r1
 8004250:	f801 4c01 	strb.w	r4, [r1, #-1]
 8004254:	e7d8      	b.n	8004208 <SEGGER_SYSVIEW_RecordU32x4+0x24>
  ENCODE_U32(pPayload, Para2);
 8004256:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800425a:	09db      	lsrs	r3, r3, #7
 800425c:	4621      	mov	r1, r4
 800425e:	f804 2c01 	strb.w	r2, [r4, #-1]
 8004262:	e7d7      	b.n	8004214 <SEGGER_SYSVIEW_RecordU32x4+0x30>
  ENCODE_U32(pPayload, Para3);
 8004264:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004268:	09ff      	lsrs	r7, r7, #7
 800426a:	460c      	mov	r4, r1
 800426c:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004270:	e7d6      	b.n	8004220 <SEGGER_SYSVIEW_RecordU32x4+0x3c>
 8004272:	bf00      	nop
 8004274:	20004eb0 	.word	0x20004eb0

08004278 <SEGGER_SYSVIEW_Stop>:
void SEGGER_SYSVIEW_Stop(void) {
 8004278:	b538      	push	{r3, r4, r5, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800427a:	f3ef 8511 	mrs	r5, BASEPRI
 800427e:	f04f 0120 	mov.w	r1, #32
 8004282:	f381 8811 	msr	BASEPRI, r1
  if (_SYSVIEW_Globals.EnableState) {
 8004286:	4c06      	ldr	r4, [pc, #24]	@ (80042a0 <SEGGER_SYSVIEW_Stop+0x28>)
 8004288:	7823      	ldrb	r3, [r4, #0]
 800428a:	b133      	cbz	r3, 800429a <SEGGER_SYSVIEW_Stop+0x22>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800428c:	4905      	ldr	r1, [pc, #20]	@ (80042a4 <SEGGER_SYSVIEW_Stop+0x2c>)
 800428e:	220b      	movs	r2, #11
 8004290:	4608      	mov	r0, r1
 8004292:	f7ff fe51 	bl	8003f38 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8004296:	2300      	movs	r3, #0
 8004298:	7023      	strb	r3, [r4, #0]
  RECORD_END();
 800429a:	f385 8811 	msr	BASEPRI, r5
}
 800429e:	bd38      	pop	{r3, r4, r5, pc}
 80042a0:	20004f94 	.word	0x20004f94
 80042a4:	20004eb0 	.word	0x20004eb0

080042a8 <SEGGER_SYSVIEW_GetSysDesc>:
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80042a8:	b570      	push	{r4, r5, r6, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80042aa:	f3ef 8511 	mrs	r5, BASEPRI
 80042ae:	f04f 0120 	mov.w	r1, #32
 80042b2:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80042b6:	4c1c      	ldr	r4, [pc, #112]	@ (8004328 <SEGGER_SYSVIEW_GetSysDesc+0x80>)
 80042b8:	481c      	ldr	r0, [pc, #112]	@ (800432c <SEGGER_SYSVIEW_GetSysDesc+0x84>)
 80042ba:	6861      	ldr	r1, [r4, #4]
 80042bc:	297f      	cmp	r1, #127	@ 0x7f
 80042be:	b2ca      	uxtb	r2, r1
 80042c0:	f100 0301 	add.w	r3, r0, #1
 80042c4:	d81a      	bhi.n	80042fc <SEGGER_SYSVIEW_GetSysDesc+0x54>
 80042c6:	7002      	strb	r2, [r0, #0]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80042c8:	68a0      	ldr	r0, [r4, #8]
 80042ca:	287f      	cmp	r0, #127	@ 0x7f
 80042cc:	b2c2      	uxtb	r2, r0
 80042ce:	f103 0101 	add.w	r1, r3, #1
 80042d2:	d81a      	bhi.n	800430a <SEGGER_SYSVIEW_GetSysDesc+0x62>
 80042d4:	701a      	strb	r2, [r3, #0]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80042d6:	6922      	ldr	r2, [r4, #16]
 80042d8:	2a7f      	cmp	r2, #127	@ 0x7f
 80042da:	b2d3      	uxtb	r3, r2
 80042dc:	d81c      	bhi.n	8004318 <SEGGER_SYSVIEW_GetSysDesc+0x70>
 80042de:	700b      	strb	r3, [r1, #0]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80042e0:	2302      	movs	r3, #2
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80042e2:	2218      	movs	r2, #24
 80042e4:	4811      	ldr	r0, [pc, #68]	@ (800432c <SEGGER_SYSVIEW_GetSysDesc+0x84>)
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80042e6:	704b      	strb	r3, [r1, #1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80042e8:	4419      	add	r1, r3
 80042ea:	f7ff fe25 	bl	8003f38 <_SendPacket>
  RECORD_END();
 80042ee:	f385 8811 	msr	BASEPRI, r5
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80042f2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80042f4:	b1b3      	cbz	r3, 8004324 <SEGGER_SYSVIEW_GetSysDesc+0x7c>
}
 80042f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _SYSVIEW_Globals.pfSendSysDesc();
 80042fa:	4718      	bx	r3
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80042fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8004300:	09c9      	lsrs	r1, r1, #7
 8004302:	4618      	mov	r0, r3
 8004304:	f803 2c01 	strb.w	r2, [r3, #-1]
 8004308:	e7d8      	b.n	80042bc <SEGGER_SYSVIEW_GetSysDesc+0x14>
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800430a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800430e:	09c0      	lsrs	r0, r0, #7
 8004310:	460b      	mov	r3, r1
 8004312:	f801 2c01 	strb.w	r2, [r1, #-1]
 8004316:	e7d8      	b.n	80042ca <SEGGER_SYSVIEW_GetSysDesc+0x22>
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004318:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800431c:	09d2      	lsrs	r2, r2, #7
 800431e:	f801 3b01 	strb.w	r3, [r1], #1
 8004322:	e7d9      	b.n	80042d8 <SEGGER_SYSVIEW_GetSysDesc+0x30>
}
 8004324:	bd70      	pop	{r4, r5, r6, pc}
 8004326:	bf00      	nop
 8004328:	20004f94 	.word	0x20004f94
 800432c:	20004eb0 	.word	0x20004eb0

08004330 <SEGGER_SYSVIEW_SendTaskInfo>:
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004330:	b570      	push	{r4, r5, r6, lr}
 8004332:	4604      	mov	r4, r0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004334:	f3ef 8511 	mrs	r5, BASEPRI
 8004338:	f04f 0120 	mov.w	r1, #32
 800433c:	f381 8811 	msr	BASEPRI, r1
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004340:	4e2f      	ldr	r6, [pc, #188]	@ (8004400 <SEGGER_SYSVIEW_SendTaskInfo+0xd0>)
 8004342:	6803      	ldr	r3, [r0, #0]
 8004344:	6932      	ldr	r2, [r6, #16]
 8004346:	482f      	ldr	r0, [pc, #188]	@ (8004404 <SEGGER_SYSVIEW_SendTaskInfo+0xd4>)
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	089b      	lsrs	r3, r3, #2
 800434c:	2b7f      	cmp	r3, #127	@ 0x7f
 800434e:	b2d9      	uxtb	r1, r3
 8004350:	f100 0201 	add.w	r2, r0, #1
 8004354:	d832      	bhi.n	80043bc <SEGGER_SYSVIEW_SendTaskInfo+0x8c>
 8004356:	7001      	strb	r1, [r0, #0]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004358:	68a1      	ldr	r1, [r4, #8]
 800435a:	297f      	cmp	r1, #127	@ 0x7f
 800435c:	b2cb      	uxtb	r3, r1
 800435e:	f102 0001 	add.w	r0, r2, #1
 8004362:	d832      	bhi.n	80043ca <SEGGER_SYSVIEW_SendTaskInfo+0x9a>
 8004364:	7013      	strb	r3, [r2, #0]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004366:	2220      	movs	r2, #32
 8004368:	6861      	ldr	r1, [r4, #4]
 800436a:	f7ff fcde 	bl	8003d2a <_EncodeStr>
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800436e:	2209      	movs	r2, #9
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8004370:	4601      	mov	r1, r0
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8004372:	4824      	ldr	r0, [pc, #144]	@ (8004404 <SEGGER_SYSVIEW_SendTaskInfo+0xd4>)
 8004374:	f7ff fde0 	bl	8003f38 <_SendPacket>
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004378:	6823      	ldr	r3, [r4, #0]
 800437a:	6932      	ldr	r2, [r6, #16]
 800437c:	4821      	ldr	r0, [pc, #132]	@ (8004404 <SEGGER_SYSVIEW_SendTaskInfo+0xd4>)
 800437e:	1a9b      	subs	r3, r3, r2
 8004380:	089b      	lsrs	r3, r3, #2
 8004382:	2b7f      	cmp	r3, #127	@ 0x7f
 8004384:	b2d9      	uxtb	r1, r3
 8004386:	f100 0201 	add.w	r2, r0, #1
 800438a:	d825      	bhi.n	80043d8 <SEGGER_SYSVIEW_SendTaskInfo+0xa8>
 800438c:	7001      	strb	r1, [r0, #0]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800438e:	68e0      	ldr	r0, [r4, #12]
 8004390:	287f      	cmp	r0, #127	@ 0x7f
 8004392:	b2c3      	uxtb	r3, r0
 8004394:	f102 0101 	add.w	r1, r2, #1
 8004398:	d825      	bhi.n	80043e6 <SEGGER_SYSVIEW_SendTaskInfo+0xb6>
 800439a:	7013      	strb	r3, [r2, #0]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800439c:	6922      	ldr	r2, [r4, #16]
 800439e:	2a7f      	cmp	r2, #127	@ 0x7f
 80043a0:	b2d3      	uxtb	r3, r2
 80043a2:	d827      	bhi.n	80043f4 <SEGGER_SYSVIEW_SendTaskInfo+0xc4>
 80043a4:	700b      	strb	r3, [r1, #0]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80043a6:	2300      	movs	r3, #0
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80043a8:	2215      	movs	r2, #21
 80043aa:	3102      	adds	r1, #2
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80043ac:	f801 3c01 	strb.w	r3, [r1, #-1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80043b0:	4814      	ldr	r0, [pc, #80]	@ (8004404 <SEGGER_SYSVIEW_SendTaskInfo+0xd4>)
 80043b2:	f7ff fdc1 	bl	8003f38 <_SendPacket>
  RECORD_END();
 80043b6:	f385 8811 	msr	BASEPRI, r5
}
 80043ba:	bd70      	pop	{r4, r5, r6, pc}
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80043bc:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 80043c0:	09db      	lsrs	r3, r3, #7
 80043c2:	4610      	mov	r0, r2
 80043c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80043c8:	e7c0      	b.n	800434c <SEGGER_SYSVIEW_SendTaskInfo+0x1c>
  ENCODE_U32(pPayload, pInfo->Prio);
 80043ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043ce:	09c9      	lsrs	r1, r1, #7
 80043d0:	4602      	mov	r2, r0
 80043d2:	f800 3c01 	strb.w	r3, [r0, #-1]
 80043d6:	e7c0      	b.n	800435a <SEGGER_SYSVIEW_SendTaskInfo+0x2a>
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80043d8:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 80043dc:	09db      	lsrs	r3, r3, #7
 80043de:	4610      	mov	r0, r2
 80043e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80043e4:	e7cd      	b.n	8004382 <SEGGER_SYSVIEW_SendTaskInfo+0x52>
  ENCODE_U32(pPayload, pInfo->StackBase);
 80043e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043ea:	09c0      	lsrs	r0, r0, #7
 80043ec:	460a      	mov	r2, r1
 80043ee:	f801 3c01 	strb.w	r3, [r1, #-1]
 80043f2:	e7cd      	b.n	8004390 <SEGGER_SYSVIEW_SendTaskInfo+0x60>
  ENCODE_U32(pPayload, pInfo->StackSize);
 80043f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043f8:	09d2      	lsrs	r2, r2, #7
 80043fa:	f801 3b01 	strb.w	r3, [r1], #1
 80043fe:	e7ce      	b.n	800439e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8004400:	20004f94 	.word	0x20004f94
 8004404:	20004eb0 	.word	0x20004eb0

08004408 <SEGGER_SYSVIEW_RecordEnterISR>:
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004408:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800440a:	f3ef 8411 	mrs	r4, BASEPRI
 800440e:	f04f 0120 	mov.w	r1, #32
 8004412:	f381 8811 	msr	BASEPRI, r1
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004416:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800441a:	480c      	ldr	r0, [pc, #48]	@ (800444c <SEGGER_SYSVIEW_RecordEnterISR+0x44>)
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800441c:	f8d3 1d04 	ldr.w	r1, [r3, #3332]	@ 0xd04
  ENCODE_U32(pPayload, v);
 8004420:	b2ca      	uxtb	r2, r1
 8004422:	f411 7fc0 	tst.w	r1, #384	@ 0x180
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004426:	f3c1 0308 	ubfx	r3, r1, #0, #9
  ENCODE_U32(pPayload, v);
 800442a:	bf1d      	ittte	ne
 800442c:	f062 027f 	ornne	r2, r2, #127	@ 0x7f
 8004430:	4907      	ldrne	r1, [pc, #28]	@ (8004450 <SEGGER_SYSVIEW_RecordEnterISR+0x48>)
 8004432:	09db      	lsrne	r3, r3, #7
 8004434:	4905      	ldreq	r1, [pc, #20]	@ (800444c <SEGGER_SYSVIEW_RecordEnterISR+0x44>)
 8004436:	bf1c      	itt	ne
 8004438:	710a      	strbne	r2, [r1, #4]
 800443a:	3105      	addne	r1, #5
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800443c:	2202      	movs	r2, #2
  ENCODE_U32(pPayload, v);
 800443e:	f801 3b01 	strb.w	r3, [r1], #1
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8004442:	f7ff fd79 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004446:	f384 8811 	msr	BASEPRI, r4
}
 800444a:	bd10      	pop	{r4, pc}
 800444c:	20004eb0 	.word	0x20004eb0
 8004450:	20004eac 	.word	0x20004eac

08004454 <SEGGER_SYSVIEW_RecordExitISR>:
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8004454:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004456:	f3ef 8411 	mrs	r4, BASEPRI
 800445a:	f04f 0120 	mov.w	r1, #32
 800445e:	f381 8811 	msr	BASEPRI, r1
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004462:	4904      	ldr	r1, [pc, #16]	@ (8004474 <SEGGER_SYSVIEW_RecordExitISR+0x20>)
 8004464:	2203      	movs	r2, #3
 8004466:	4608      	mov	r0, r1
 8004468:	f7ff fd66 	bl	8003f38 <_SendPacket>
  RECORD_END();
 800446c:	f384 8811 	msr	BASEPRI, r4
}
 8004470:	bd10      	pop	{r4, pc}
 8004472:	bf00      	nop
 8004474:	20004eb0 	.word	0x20004eb0

08004478 <SEGGER_SYSVIEW_OnIdle>:
void SEGGER_SYSVIEW_OnIdle(void) {
 8004478:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800447a:	f3ef 8411 	mrs	r4, BASEPRI
 800447e:	f04f 0120 	mov.w	r1, #32
 8004482:	f381 8811 	msr	BASEPRI, r1
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004486:	4904      	ldr	r1, [pc, #16]	@ (8004498 <SEGGER_SYSVIEW_OnIdle+0x20>)
 8004488:	2211      	movs	r2, #17
 800448a:	4608      	mov	r0, r1
 800448c:	f7ff fd54 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004490:	f384 8811 	msr	BASEPRI, r4
}
 8004494:	bd10      	pop	{r4, pc}
 8004496:	bf00      	nop
 8004498:	20004eb0 	.word	0x20004eb0

0800449c <SEGGER_SYSVIEW_OnTaskCreate>:
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800449c:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800449e:	f3ef 8411 	mrs	r4, BASEPRI
 80044a2:	f04f 0120 	mov.w	r1, #32
 80044a6:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 80044aa:	4b0c      	ldr	r3, [pc, #48]	@ (80044dc <SEGGER_SYSVIEW_OnTaskCreate+0x40>)
  ENCODE_U32(pPayload, TaskId);
 80044ac:	4a0c      	ldr	r2, [pc, #48]	@ (80044e0 <SEGGER_SYSVIEW_OnTaskCreate+0x44>)
  TaskId = SHRINK_ID(TaskId);
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	1ac0      	subs	r0, r0, r3
 80044b2:	0880      	lsrs	r0, r0, #2
  ENCODE_U32(pPayload, TaskId);
 80044b4:	287f      	cmp	r0, #127	@ 0x7f
 80044b6:	b2c3      	uxtb	r3, r0
 80044b8:	f102 0101 	add.w	r1, r2, #1
 80044bc:	d807      	bhi.n	80044ce <SEGGER_SYSVIEW_OnTaskCreate+0x32>
 80044be:	7013      	strb	r3, [r2, #0]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80044c0:	2208      	movs	r2, #8
 80044c2:	4807      	ldr	r0, [pc, #28]	@ (80044e0 <SEGGER_SYSVIEW_OnTaskCreate+0x44>)
 80044c4:	f7ff fd38 	bl	8003f38 <_SendPacket>
  RECORD_END();
 80044c8:	f384 8811 	msr	BASEPRI, r4
}
 80044cc:	bd10      	pop	{r4, pc}
  ENCODE_U32(pPayload, TaskId);
 80044ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80044d2:	09c0      	lsrs	r0, r0, #7
 80044d4:	460a      	mov	r2, r1
 80044d6:	f801 3c01 	strb.w	r3, [r1, #-1]
 80044da:	e7eb      	b.n	80044b4 <SEGGER_SYSVIEW_OnTaskCreate+0x18>
 80044dc:	20004f94 	.word	0x20004f94
 80044e0:	20004eb0 	.word	0x20004eb0

080044e4 <SEGGER_SYSVIEW_OnTaskStartExec>:
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80044e4:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80044e6:	f3ef 8411 	mrs	r4, BASEPRI
 80044ea:	f04f 0120 	mov.w	r1, #32
 80044ee:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 80044f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004524 <SEGGER_SYSVIEW_OnTaskStartExec+0x40>)
  ENCODE_U32(pPayload, TaskId);
 80044f4:	4a0c      	ldr	r2, [pc, #48]	@ (8004528 <SEGGER_SYSVIEW_OnTaskStartExec+0x44>)
  TaskId = SHRINK_ID(TaskId);
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	1ac0      	subs	r0, r0, r3
 80044fa:	0880      	lsrs	r0, r0, #2
  ENCODE_U32(pPayload, TaskId);
 80044fc:	287f      	cmp	r0, #127	@ 0x7f
 80044fe:	b2c3      	uxtb	r3, r0
 8004500:	f102 0101 	add.w	r1, r2, #1
 8004504:	d807      	bhi.n	8004516 <SEGGER_SYSVIEW_OnTaskStartExec+0x32>
 8004506:	7013      	strb	r3, [r2, #0]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004508:	2204      	movs	r2, #4
 800450a:	4807      	ldr	r0, [pc, #28]	@ (8004528 <SEGGER_SYSVIEW_OnTaskStartExec+0x44>)
 800450c:	f7ff fd14 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004510:	f384 8811 	msr	BASEPRI, r4
}
 8004514:	bd10      	pop	{r4, pc}
  ENCODE_U32(pPayload, TaskId);
 8004516:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800451a:	09c0      	lsrs	r0, r0, #7
 800451c:	460a      	mov	r2, r1
 800451e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8004522:	e7eb      	b.n	80044fc <SEGGER_SYSVIEW_OnTaskStartExec+0x18>
 8004524:	20004f94 	.word	0x20004f94
 8004528:	20004eb0 	.word	0x20004eb0

0800452c <SEGGER_SYSVIEW_OnTaskStartReady>:
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800452c:	b510      	push	{r4, lr}
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800452e:	f3ef 8411 	mrs	r4, BASEPRI
 8004532:	f04f 0120 	mov.w	r1, #32
 8004536:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 800453a:	4b0c      	ldr	r3, [pc, #48]	@ (800456c <SEGGER_SYSVIEW_OnTaskStartReady+0x40>)
  ENCODE_U32(pPayload, TaskId);
 800453c:	4a0c      	ldr	r2, [pc, #48]	@ (8004570 <SEGGER_SYSVIEW_OnTaskStartReady+0x44>)
  TaskId = SHRINK_ID(TaskId);
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	1ac0      	subs	r0, r0, r3
 8004542:	0880      	lsrs	r0, r0, #2
  ENCODE_U32(pPayload, TaskId);
 8004544:	287f      	cmp	r0, #127	@ 0x7f
 8004546:	b2c3      	uxtb	r3, r0
 8004548:	f102 0101 	add.w	r1, r2, #1
 800454c:	d807      	bhi.n	800455e <SEGGER_SYSVIEW_OnTaskStartReady+0x32>
 800454e:	7013      	strb	r3, [r2, #0]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8004550:	2206      	movs	r2, #6
 8004552:	4807      	ldr	r0, [pc, #28]	@ (8004570 <SEGGER_SYSVIEW_OnTaskStartReady+0x44>)
 8004554:	f7ff fcf0 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004558:	f384 8811 	msr	BASEPRI, r4
}
 800455c:	bd10      	pop	{r4, pc}
  ENCODE_U32(pPayload, TaskId);
 800455e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004562:	09c0      	lsrs	r0, r0, #7
 8004564:	460a      	mov	r2, r1
 8004566:	f801 3c01 	strb.w	r3, [r1, #-1]
 800456a:	e7eb      	b.n	8004544 <SEGGER_SYSVIEW_OnTaskStartReady+0x18>
 800456c:	20004f94 	.word	0x20004f94
 8004570:	20004eb0 	.word	0x20004eb0

08004574 <SEGGER_SYSVIEW_OnTaskStopReady>:
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8004574:	b538      	push	{r3, r4, r5, lr}
 8004576:	460b      	mov	r3, r1
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004578:	f3ef 8411 	mrs	r4, BASEPRI
 800457c:	f04f 0120 	mov.w	r1, #32
 8004580:	f381 8811 	msr	BASEPRI, r1
  TaskId = SHRINK_ID(TaskId);
 8004584:	4a12      	ldr	r2, [pc, #72]	@ (80045d0 <SEGGER_SYSVIEW_OnTaskStopReady+0x5c>)
  ENCODE_U32(pPayload, TaskId);
 8004586:	4d13      	ldr	r5, [pc, #76]	@ (80045d4 <SEGGER_SYSVIEW_OnTaskStopReady+0x60>)
  TaskId = SHRINK_ID(TaskId);
 8004588:	6912      	ldr	r2, [r2, #16]
 800458a:	1a80      	subs	r0, r0, r2
 800458c:	0880      	lsrs	r0, r0, #2
  ENCODE_U32(pPayload, TaskId);
 800458e:	287f      	cmp	r0, #127	@ 0x7f
 8004590:	b2c1      	uxtb	r1, r0
 8004592:	f105 0201 	add.w	r2, r5, #1
 8004596:	d80d      	bhi.n	80045b4 <SEGGER_SYSVIEW_OnTaskStopReady+0x40>
 8004598:	7029      	strb	r1, [r5, #0]
  ENCODE_U32(pPayload, Cause);
 800459a:	2b7f      	cmp	r3, #127	@ 0x7f
 800459c:	b2d8      	uxtb	r0, r3
 800459e:	f102 0101 	add.w	r1, r2, #1
 80045a2:	d80e      	bhi.n	80045c2 <SEGGER_SYSVIEW_OnTaskStopReady+0x4e>
 80045a4:	7010      	strb	r0, [r2, #0]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80045a6:	2207      	movs	r2, #7
 80045a8:	480a      	ldr	r0, [pc, #40]	@ (80045d4 <SEGGER_SYSVIEW_OnTaskStopReady+0x60>)
 80045aa:	f7ff fcc5 	bl	8003f38 <_SendPacket>
  RECORD_END();
 80045ae:	f384 8811 	msr	BASEPRI, r4
}
 80045b2:	bd38      	pop	{r3, r4, r5, pc}
  ENCODE_U32(pPayload, TaskId);
 80045b4:	f061 017f 	orn	r1, r1, #127	@ 0x7f
 80045b8:	09c0      	lsrs	r0, r0, #7
 80045ba:	4615      	mov	r5, r2
 80045bc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80045c0:	e7e5      	b.n	800458e <SEGGER_SYSVIEW_OnTaskStopReady+0x1a>
  ENCODE_U32(pPayload, Cause);
 80045c2:	f060 007f 	orn	r0, r0, #127	@ 0x7f
 80045c6:	09db      	lsrs	r3, r3, #7
 80045c8:	460a      	mov	r2, r1
 80045ca:	f801 0c01 	strb.w	r0, [r1, #-1]
 80045ce:	e7e4      	b.n	800459a <SEGGER_SYSVIEW_OnTaskStopReady+0x26>
 80045d0:	20004f94 	.word	0x20004f94
 80045d4:	20004eb0 	.word	0x20004eb0

080045d8 <SEGGER_SYSVIEW_SendModule>:
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80045d8:	b538      	push	{r3, r4, r5, lr}
  if (_pFirstModule != 0) {
 80045da:	4b1b      	ldr	r3, [pc, #108]	@ (8004648 <SEGGER_SYSVIEW_SendModule+0x70>)
 80045dc:	681c      	ldr	r4, [r3, #0]
 80045de:	bb4c      	cbnz	r4, 8004634 <SEGGER_SYSVIEW_SendModule+0x5c>
}
 80045e0:	bd38      	pop	{r3, r4, r5, pc}
      pModule = pModule->pNext;
 80045e2:	6924      	ldr	r4, [r4, #16]
      if (pModule == 0) {
 80045e4:	2c00      	cmp	r4, #0
 80045e6:	d0fb      	beq.n	80045e0 <SEGGER_SYSVIEW_SendModule+0x8>
    for (n = 0; n < ModuleId; n++) {
 80045e8:	3301      	adds	r3, #1
 80045ea:	4298      	cmp	r0, r3
 80045ec:	d8f9      	bhi.n	80045e2 <SEGGER_SYSVIEW_SendModule+0xa>
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80045ee:	f3ef 8511 	mrs	r5, BASEPRI
 80045f2:	f04f 0120 	mov.w	r1, #32
 80045f6:	f381 8811 	msr	BASEPRI, r1
      ENCODE_U32(pPayload, ModuleId);
 80045fa:	287f      	cmp	r0, #127	@ 0x7f
 80045fc:	bf85      	ittet	hi
 80045fe:	4b13      	ldrhi	r3, [pc, #76]	@ (800464c <SEGGER_SYSVIEW_SendModule+0x74>)
 8004600:	2201      	movhi	r2, #1
 8004602:	4b13      	ldrls	r3, [pc, #76]	@ (8004650 <SEGGER_SYSVIEW_SendModule+0x78>)
 8004604:	7118      	strbhi	r0, [r3, #4]
 8004606:	bf88      	it	hi
 8004608:	3305      	addhi	r3, #5
 800460a:	f803 2b01 	strb.w	r2, [r3], #1
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800460e:	68a1      	ldr	r1, [r4, #8]
 8004610:	297f      	cmp	r1, #127	@ 0x7f
 8004612:	b2ca      	uxtb	r2, r1
 8004614:	f103 0001 	add.w	r0, r3, #1
 8004618:	d80f      	bhi.n	800463a <SEGGER_SYSVIEW_SendModule+0x62>
 800461a:	701a      	strb	r2, [r3, #0]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800461c:	2280      	movs	r2, #128	@ 0x80
 800461e:	6821      	ldr	r1, [r4, #0]
 8004620:	f7ff fb83 	bl	8003d2a <_EncodeStr>
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8004624:	2216      	movs	r2, #22
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004626:	4601      	mov	r1, r0
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8004628:	4809      	ldr	r0, [pc, #36]	@ (8004650 <SEGGER_SYSVIEW_SendModule+0x78>)
 800462a:	f7ff fc85 	bl	8003f38 <_SendPacket>
      RECORD_END();
 800462e:	f385 8811 	msr	BASEPRI, r5
}
 8004632:	e7d5      	b.n	80045e0 <SEGGER_SYSVIEW_SendModule+0x8>
    for (n = 0; n < ModuleId; n++) {
 8004634:	2300      	movs	r3, #0
 8004636:	4602      	mov	r2, r0
 8004638:	e7d7      	b.n	80045ea <SEGGER_SYSVIEW_SendModule+0x12>
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800463a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800463e:	09c9      	lsrs	r1, r1, #7
 8004640:	4603      	mov	r3, r0
 8004642:	f800 2c01 	strb.w	r2, [r0, #-1]
 8004646:	e7e3      	b.n	8004610 <SEGGER_SYSVIEW_SendModule+0x38>
 8004648:	20004f90 	.word	0x20004f90
 800464c:	20004eac 	.word	0x20004eac
 8004650:	20004eb0 	.word	0x20004eb0

08004654 <_VPrintHost.isra.0>:
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8004654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004656:	460d      	mov	r5, r1
 8004658:	b091      	sub	sp, #68	@ 0x44
  p = s;
 800465a:	4606      	mov	r6, r0
  NumArguments = 0;
 800465c:	2400      	movs	r4, #0
    c = *p++;
 800465e:	f816 3b01 	ldrb.w	r3, [r6], #1
    if (c == 0) {
 8004662:	b183      	cbz	r3, 8004686 <_VPrintHost.isra.0+0x32>
    if (c == '%') {
 8004664:	2b25      	cmp	r3, #37	@ 0x25
 8004666:	d131      	bne.n	80046cc <_VPrintHost.isra.0+0x78>
      aParas[NumArguments++] = va_arg(*pParamList, int);
 8004668:	6811      	ldr	r1, [r2, #0]
 800466a:	af10      	add	r7, sp, #64	@ 0x40
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800466c:	2c0f      	cmp	r4, #15
      aParas[NumArguments++] = va_arg(*pParamList, int);
 800466e:	f101 0304 	add.w	r3, r1, #4
 8004672:	eb07 0784 	add.w	r7, r7, r4, lsl #2
 8004676:	6809      	ldr	r1, [r1, #0]
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	f104 0301 	add.w	r3, r4, #1
 800467e:	f847 1c40 	str.w	r1, [r7, #-64]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 8004682:	d124      	bne.n	80046ce <_VPrintHost.isra.0+0x7a>
      aParas[NumArguments++] = va_arg(*pParamList, int);
 8004684:	461c      	mov	r4, r3
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 8004686:	f3ef 8611 	mrs	r6, BASEPRI
 800468a:	f04f 0120 	mov.w	r1, #32
 800468e:	f381 8811 	msr	BASEPRI, r1
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004692:	2280      	movs	r2, #128	@ 0x80
 8004694:	4601      	mov	r1, r0
 8004696:	481e      	ldr	r0, [pc, #120]	@ (8004710 <_VPrintHost.isra.0+0xbc>)
 8004698:	f7ff fb47 	bl	8003d2a <_EncodeStr>
    ENCODE_U32(pPayload, Options);
 800469c:	2d7f      	cmp	r5, #127	@ 0x7f
 800469e:	b2ea      	uxtb	r2, r5
 80046a0:	f100 0301 	add.w	r3, r0, #1
 80046a4:	d815      	bhi.n	80046d2 <_VPrintHost.isra.0+0x7e>
 80046a6:	7002      	strb	r2, [r0, #0]
    ENCODE_U32(pPayload, NumArguments);
 80046a8:	4620      	mov	r0, r4
 80046aa:	287f      	cmp	r0, #127	@ 0x7f
 80046ac:	b2c2      	uxtb	r2, r0
 80046ae:	f103 0101 	add.w	r1, r3, #1
 80046b2:	d815      	bhi.n	80046e0 <_VPrintHost.isra.0+0x8c>
 80046b4:	466d      	mov	r5, sp
 80046b6:	701a      	strb	r2, [r3, #0]
    while (NumArguments--) {
 80046b8:	3c01      	subs	r4, #1
 80046ba:	d218      	bcs.n	80046ee <_VPrintHost.isra.0+0x9a>
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80046bc:	221a      	movs	r2, #26
 80046be:	4814      	ldr	r0, [pc, #80]	@ (8004710 <_VPrintHost.isra.0+0xbc>)
 80046c0:	f7ff fc3a 	bl	8003f38 <_SendPacket>
    RECORD_END();
 80046c4:	f386 8811 	msr	BASEPRI, r6
}
 80046c8:	b011      	add	sp, #68	@ 0x44
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046cc:	4623      	mov	r3, r4
 80046ce:	461c      	mov	r4, r3
 80046d0:	e7c5      	b.n	800465e <_VPrintHost.isra.0+0xa>
    ENCODE_U32(pPayload, Options);
 80046d2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80046d6:	09ed      	lsrs	r5, r5, #7
 80046d8:	4618      	mov	r0, r3
 80046da:	f803 2c01 	strb.w	r2, [r3, #-1]
 80046de:	e7dd      	b.n	800469c <_VPrintHost.isra.0+0x48>
    ENCODE_U32(pPayload, NumArguments);
 80046e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80046e4:	09c0      	lsrs	r0, r0, #7
 80046e6:	460b      	mov	r3, r1
 80046e8:	f801 2c01 	strb.w	r2, [r1, #-1]
 80046ec:	e7dd      	b.n	80046aa <_VPrintHost.isra.0+0x56>
      ENCODE_U32(pPayload, (*pParas));
 80046ee:	f855 2b04 	ldr.w	r2, [r5], #4
 80046f2:	2a7f      	cmp	r2, #127	@ 0x7f
 80046f4:	b2d3      	uxtb	r3, r2
 80046f6:	f101 0001 	add.w	r0, r1, #1
 80046fa:	d802      	bhi.n	8004702 <_VPrintHost.isra.0+0xae>
 80046fc:	700b      	strb	r3, [r1, #0]
 80046fe:	4601      	mov	r1, r0
 8004700:	e7da      	b.n	80046b8 <_VPrintHost.isra.0+0x64>
 8004702:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004706:	09d2      	lsrs	r2, r2, #7
 8004708:	4601      	mov	r1, r0
 800470a:	f800 3c01 	strb.w	r3, [r0, #-1]
 800470e:	e7f0      	b.n	80046f2 <_VPrintHost.isra.0+0x9e>
 8004710:	20004eb0 	.word	0x20004eb0

08004714 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 8004714:	b40f      	push	{r0, r1, r2, r3}
 8004716:	b507      	push	{r0, r1, r2, lr}
 8004718:	ab04      	add	r3, sp, #16
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800471a:	aa01      	add	r2, sp, #4
 800471c:	2100      	movs	r1, #0
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800471e:	f853 0b04 	ldr.w	r0, [r3], #4
  va_start(ParamList, s);
 8004722:	9301      	str	r3, [sp, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8004724:	f7ff ff96 	bl	8004654 <_VPrintHost.isra.0>
  va_end(ParamList);
#endif
}
 8004728:	b003      	add	sp, #12
 800472a:	f85d eb04 	ldr.w	lr, [sp], #4
 800472e:	b004      	add	sp, #16
 8004730:	4770      	bx	lr
	...

08004734 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8004734:	b538      	push	{r3, r4, r5, lr}
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004736:	f3ef 8511 	mrs	r5, BASEPRI
 800473a:	f04f 0120 	mov.w	r1, #32
 800473e:	f381 8811 	msr	BASEPRI, r1
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004742:	4c09      	ldr	r4, [pc, #36]	@ (8004768 <SEGGER_SYSVIEW_Warn+0x34>)
 8004744:	4601      	mov	r1, r0
 8004746:	2280      	movs	r2, #128	@ 0x80
 8004748:	4620      	mov	r0, r4
 800474a:	f7ff faee 	bl	8003d2a <_EncodeStr>
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800474e:	2301      	movs	r3, #1
  ENCODE_U32(pPayload, 0);
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004750:	1c81      	adds	r1, r0, #2
 8004752:	221a      	movs	r2, #26
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8004754:	7003      	strb	r3, [r0, #0]
  ENCODE_U32(pPayload, 0);
 8004756:	2300      	movs	r3, #0
 8004758:	7043      	strb	r3, [r0, #1]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800475a:	4620      	mov	r0, r4
 800475c:	f7ff fbec 	bl	8003f38 <_SendPacket>
  RECORD_END();
 8004760:	f385 8811 	msr	BASEPRI, r5
}
 8004764:	bd38      	pop	{r3, r4, r5, pc}
 8004766:	bf00      	nop
 8004768:	20004eb0 	.word	0x20004eb0

0800476c <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 800476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned n;
  
  if (_NumTasks == 0) {
 800476e:	4d18      	ldr	r5, [pc, #96]	@ (80047d0 <SYSVIEW_DeleteTask+0x64>)
 8004770:	682a      	ldr	r2, [r5, #0]
 8004772:	b1a2      	cbz	r2, 800479e <SYSVIEW_DeleteTask+0x32>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 8004774:	2400      	movs	r4, #0
    if (_aTasks[n].xHandle == xHandle) {
 8004776:	2114      	movs	r1, #20
 8004778:	4b16      	ldr	r3, [pc, #88]	@ (80047d4 <SYSVIEW_DeleteTask+0x68>)
 800477a:	fb01 f604 	mul.w	r6, r1, r4
 800477e:	599e      	ldr	r6, [r3, r6]
 8004780:	4286      	cmp	r6, r0
 8004782:	d002      	beq.n	800478a <SYSVIEW_DeleteTask+0x1e>
  for (n = 0; n < _NumTasks; n++) {
 8004784:	3401      	adds	r4, #1
 8004786:	42a2      	cmp	r2, r4
 8004788:	d1f7      	bne.n	800477a <SYSVIEW_DeleteTask+0xe>
      break;
    }
  }
  if (n == (_NumTasks - 1)) {  
 800478a:	1e56      	subs	r6, r2, #1
 800478c:	42a6      	cmp	r6, r4
 800478e:	d107      	bne.n	80047a0 <SYSVIEW_DeleteTask+0x34>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8004790:	2214      	movs	r2, #20
 8004792:	2100      	movs	r1, #0
 8004794:	fb02 3004 	mla	r0, r2, r4, r3
 8004798:	f000 fa85 	bl	8004ca6 <memset>
    _NumTasks--;
 800479c:	602c      	str	r4, [r5, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
    _NumTasks--;
  }
}
 800479e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  } else if (n < _NumTasks) {
 80047a0:	42a2      	cmp	r2, r4
 80047a2:	d9fc      	bls.n	800479e <SYSVIEW_DeleteTask+0x32>
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 80047a4:	2214      	movs	r2, #20
 80047a6:	fb02 f106 	mul.w	r1, r2, r6
 80047aa:	4354      	muls	r4, r2
 80047ac:	1858      	adds	r0, r3, r1
 80047ae:	585f      	ldr	r7, [r3, r1]
 80047b0:	1919      	adds	r1, r3, r4
 80047b2:	511f      	str	r7, [r3, r4]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 80047b4:	6843      	ldr	r3, [r0, #4]
 80047b6:	604b      	str	r3, [r1, #4]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 80047b8:	6883      	ldr	r3, [r0, #8]
 80047ba:	608b      	str	r3, [r1, #8]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 80047bc:	68c3      	ldr	r3, [r0, #12]
 80047be:	60cb      	str	r3, [r1, #12]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 80047c0:	6903      	ldr	r3, [r0, #16]
 80047c2:	610b      	str	r3, [r1, #16]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 80047c4:	2100      	movs	r1, #0
 80047c6:	f000 fa6e 	bl	8004ca6 <memset>
    _NumTasks--;
 80047ca:	602e      	str	r6, [r5, #0]
 80047cc:	e7e7      	b.n	800479e <SYSVIEW_DeleteTask+0x32>
 80047ce:	bf00      	nop
 80047d0:	20004fbc 	.word	0x20004fbc
 80047d4:	20004fc0 	.word	0x20004fc0

080047d8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80047d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
  TaskInfo.TaskID     = TaskID;
  TaskInfo.sName      = sName;
 80047da:	e9cd 0101 	strd	r0, r1, [sp, #4]
  TaskInfo.Prio       = Prio;
  TaskInfo.StackBase  = StackBase;
 80047de:	e9cd 2303 	strd	r2, r3, [sp, #12]
  TaskInfo.StackSize  = StackSize;
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80047e2:	a801      	add	r0, sp, #4
  TaskInfo.StackSize  = StackSize;
 80047e4:	9b08      	ldr	r3, [sp, #32]
 80047e6:	9305      	str	r3, [sp, #20]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80047e8:	f7ff fda2 	bl	8004330 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80047ec:	b007      	add	sp, #28
 80047ee:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080047f4 <SYSVIEW_AddTask>:
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80047f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047f8:	460c      	mov	r4, r1
 80047fa:	4605      	mov	r5, r0
 80047fc:	4616      	mov	r6, r2
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80047fe:	4916      	ldr	r1, [pc, #88]	@ (8004858 <SYSVIEW_AddTask+0x64>)
 8004800:	2205      	movs	r2, #5
 8004802:	4620      	mov	r0, r4
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004804:	461f      	mov	r7, r3
 8004806:	f8dd 8018 	ldr.w	r8, [sp, #24]
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800480a:	f000 fa3c 	bl	8004c86 <memcmp>
 800480e:	b300      	cbz	r0, 8004852 <SYSVIEW_AddTask+0x5e>
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004810:	4812      	ldr	r0, [pc, #72]	@ (800485c <SYSVIEW_AddTask+0x68>)
 8004812:	6801      	ldr	r1, [r0, #0]
 8004814:	2907      	cmp	r1, #7
 8004816:	d904      	bls.n	8004822 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004818:	4811      	ldr	r0, [pc, #68]	@ (8004860 <SYSVIEW_AddTask+0x6c>)
}
 800481a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800481e:	f7ff bf89 	b.w	8004734 <SEGGER_SYSVIEW_Warn>
  _aTasks[_NumTasks].xHandle = xHandle;
 8004822:	2214      	movs	r2, #20
 8004824:	f8df c03c 	ldr.w	ip, [pc, #60]	@ 8004864 <SYSVIEW_AddTask+0x70>
 8004828:	434a      	muls	r2, r1
  _NumTasks++;
 800482a:	3101      	adds	r1, #1
  _aTasks[_NumTasks].xHandle = xHandle;
 800482c:	eb0c 0302 	add.w	r3, ip, r2
 8004830:	f84c 5002 	str.w	r5, [ip, r2]
  _NumTasks++;
 8004834:	6001      	str	r1, [r0, #0]
  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004836:	4632      	mov	r2, r6
 8004838:	4621      	mov	r1, r4
 800483a:	4628      	mov	r0, r5
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800483c:	e9c3 4601 	strd	r4, r6, [r3, #4]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004840:	e9c3 7803 	strd	r7, r8, [r3, #12]
  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004844:	463b      	mov	r3, r7
 8004846:	f8cd 8018 	str.w	r8, [sp, #24]
}
 800484a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800484e:	f7ff bfc3 	b.w	80047d8 <SYSVIEW_SendTaskInfo>
}
 8004852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004856:	bf00      	nop
 8004858:	08005c42 	.word	0x08005c42
 800485c:	20004fbc 	.word	0x20004fbc
 8004860:	08005c72 	.word	0x08005c72
 8004864:	20004fc0 	.word	0x20004fc0

08004868 <GreenTask>:

void* GreenTask(void *argument)
{
	while(1)
	{
		GreenLed.On();
 8004868:	4c06      	ldr	r4, [pc, #24]	@ (8004884 <GreenTask+0x1c>)
{
 800486a:	b508      	push	{r3, lr}
		GreenLed.On();
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	4798      	blx	r3
		sleep(1);
 8004870:	2001      	movs	r0, #1
 8004872:	f7fd fabb 	bl	8001dec <sleep>
		GreenLed.Off();
 8004876:	6863      	ldr	r3, [r4, #4]
 8004878:	4798      	blx	r3
		sleep(1);
 800487a:	2001      	movs	r0, #1
 800487c:	f7fd fab6 	bl	8001dec <sleep>
	while(1)
 8004880:	e7f4      	b.n	800486c <GreenTask+0x4>
 8004882:	bf00      	nop
 8004884:	20000008 	.word	0x20000008

08004888 <main>:
{
 8004888:	b508      	push	{r3, lr}
	HWInit();
 800488a:	f7fb ff71 	bl	8000770 <HWInit>
	retVal = pthread_create( &greenThreadId, NULL, GreenTask, NULL);
 800488e:	2300      	movs	r3, #0
 8004890:	4a0c      	ldr	r2, [pc, #48]	@ (80048c4 <main+0x3c>)
 8004892:	4619      	mov	r1, r3
 8004894:	480c      	ldr	r0, [pc, #48]	@ (80048c8 <main+0x40>)
 8004896:	f7fd fa31 	bl	8001cfc <pthread_create>
	assert(retVal == 0);
 800489a:	4603      	mov	r3, r0
 800489c:	b128      	cbz	r0, 80048aa <main+0x22>
 800489e:	4b0b      	ldr	r3, [pc, #44]	@ (80048cc <main+0x44>)
 80048a0:	213d      	movs	r1, #61	@ 0x3d
 80048a2:	4a0b      	ldr	r2, [pc, #44]	@ (80048d0 <main+0x48>)
	assert(retVal == 0);
 80048a4:	480b      	ldr	r0, [pc, #44]	@ (80048d4 <main+0x4c>)
 80048a6:	f000 f8b9 	bl	8004a1c <__assert_func>
	retVal = pthread_create( &redThreadId, NULL, RedTask, NULL);
 80048aa:	4601      	mov	r1, r0
 80048ac:	4a0a      	ldr	r2, [pc, #40]	@ (80048d8 <main+0x50>)
 80048ae:	480b      	ldr	r0, [pc, #44]	@ (80048dc <main+0x54>)
 80048b0:	f7fd fa24 	bl	8001cfc <pthread_create>
	assert(retVal == 0);
 80048b4:	b118      	cbz	r0, 80048be <main+0x36>
 80048b6:	4b05      	ldr	r3, [pc, #20]	@ (80048cc <main+0x44>)
 80048b8:	2141      	movs	r1, #65	@ 0x41
 80048ba:	4a05      	ldr	r2, [pc, #20]	@ (80048d0 <main+0x48>)
 80048bc:	e7f2      	b.n	80048a4 <main+0x1c>
	vTaskStartScheduler();
 80048be:	f7fe f8e1 	bl	8002a84 <vTaskStartScheduler>
	while(1)
 80048c2:	e7fe      	b.n	80048c2 <main+0x3a>
 80048c4:	08004869 	.word	0x08004869
 80048c8:	20005064 	.word	0x20005064
 80048cc:	08005cc2 	.word	0x08005cc2
 80048d0:	08005cef 	.word	0x08005cef
 80048d4:	08005cce 	.word	0x08005cce
 80048d8:	080048f9 	.word	0x080048f9
 80048dc:	20005060 	.word	0x20005060

080048e0 <lookBusy>:
		sleep(2);
	}
}

void lookBusy( void )
{
 80048e0:	b082      	sub	sp, #8
	__attribute__ ((unused)) volatile uint32_t dontCare;
	for(int i = 0; i < 50E3; i++)
 80048e2:	2300      	movs	r3, #0
 80048e4:	f24c 3250 	movw	r2, #50000	@ 0xc350
	{
		dontCare = i % 4;
 80048e8:	f003 0103 	and.w	r1, r3, #3
	for(int i = 0; i < 50E3; i++)
 80048ec:	3301      	adds	r3, #1
 80048ee:	4293      	cmp	r3, r2
		dontCare = i % 4;
 80048f0:	9101      	str	r1, [sp, #4]
	for(int i = 0; i < 50E3; i++)
 80048f2:	d1f9      	bne.n	80048e8 <lookBusy+0x8>
	}
}
 80048f4:	b002      	add	sp, #8
 80048f6:	4770      	bx	lr

080048f8 <RedTask>:
		RedLed.On();
 80048f8:	4c07      	ldr	r4, [pc, #28]	@ (8004918 <RedTask+0x20>)
{
 80048fa:	b508      	push	{r3, lr}
		lookBusy();
 80048fc:	f7ff fff0 	bl	80048e0 <lookBusy>
		RedLed.On();
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	4798      	blx	r3
		sleep(1);
 8004904:	2001      	movs	r0, #1
 8004906:	f7fd fa71 	bl	8001dec <sleep>
		RedLed.Off();
 800490a:	6863      	ldr	r3, [r4, #4]
 800490c:	4798      	blx	r3
		sleep(2);
 800490e:	2002      	movs	r0, #2
 8004910:	f7fd fa6c 	bl	8001dec <sleep>
	while(1)
 8004914:	e7f2      	b.n	80048fc <RedTask+0x4>
 8004916:	bf00      	nop
 8004918:	20000000 	.word	0x20000000

0800491c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800491c:	4b0d      	ldr	r3, [pc, #52]	@ (8004954 <HAL_MspInit+0x38>)
{
 800491e:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004920:	210f      	movs	r1, #15
 8004922:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8004926:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004928:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800492c:	641a      	str	r2, [r3, #64]	@ 0x40
 800492e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004930:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8004934:	9200      	str	r2, [sp, #0]
 8004936:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800493a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800493e:	645a      	str	r2, [r3, #68]	@ 0x44
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004940:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004944:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004948:	9301      	str	r3, [sp, #4]
 800494a:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800494c:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800494e:	f7fc b80f 	b.w	8000970 <HAL_NVIC_SetPriority>
 8004952:	bf00      	nop
 8004954:	40023800 	.word	0x40023800

08004958 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004958:	4770      	bx	lr

0800495a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800495a:	e7fe      	b.n	800495a <HardFault_Handler>

0800495c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800495c:	e7fe      	b.n	800495c <MemManage_Handler>

0800495e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800495e:	e7fe      	b.n	800495e <BusFault_Handler>

08004960 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004960:	e7fe      	b.n	8004960 <UsageFault_Handler>

08004962 <DebugMon_Handler>:
}

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8004962:	4770      	bx	lr

08004964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004964:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004966:	f7fb ffd3 	bl	8000910 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800496a:	f7fe fbed 	bl	8003148 <xTaskGetSchedulerState>
 800496e:	2801      	cmp	r0, #1
 8004970:	d003      	beq.n	800497a <SysTick_Handler+0x16>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004972:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  xPortSysTickHandler();
 8004976:	f7fe bf0d 	b.w	8003794 <xPortSysTickHandler>
}
 800497a:	bd08      	pop	{r3, pc}

0800497c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800497c:	490f      	ldr	r1, [pc, #60]	@ (80049bc <SystemInit+0x40>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800497e:	2000      	movs	r0, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004980:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8004984:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  RCC->CR |= (uint32_t)0x00000001;
 800498c:	4b0c      	ldr	r3, [pc, #48]	@ (80049c0 <SystemInit+0x44>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	f042 0201 	orr.w	r2, r2, #1
 8004994:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004996:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	f022 7284 	bic.w	r2, r2, #17301504	@ 0x1080000
 800499e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80049a2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80049a4:	4a07      	ldr	r2, [pc, #28]	@ (80049c4 <SystemInit+0x48>)
 80049a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80049ae:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80049b0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80049b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80049b6:	608b      	str	r3, [r1, #8]
#endif
}
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	e000ed00 	.word	0xe000ed00
 80049c0:	40023800 	.word	0x40023800
 80049c4:	24003010 	.word	0x24003010

080049c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80049c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004a00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80049cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80049ce:	e003      	b.n	80049d8 <LoopCopyDataInit>

080049d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80049d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80049d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80049d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80049d6:	3104      	adds	r1, #4

080049d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80049d8:	480b      	ldr	r0, [pc, #44]	@ (8004a08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80049da:	4b0c      	ldr	r3, [pc, #48]	@ (8004a0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80049dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80049de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80049e0:	d3f6      	bcc.n	80049d0 <CopyDataInit>
  ldr  r2, =_sbss
 80049e2:	4a0b      	ldr	r2, [pc, #44]	@ (8004a10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80049e4:	e002      	b.n	80049ec <LoopFillZerobss>

080049e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80049e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80049e8:	f842 3b04 	str.w	r3, [r2], #4

080049ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80049ec:	4b09      	ldr	r3, [pc, #36]	@ (8004a14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80049ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80049f0:	d3f9      	bcc.n	80049e6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80049f2:	f7ff ffc3 	bl	800497c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049f6:	f000 f993 	bl	8004d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049fa:	f7ff ff45 	bl	8004888 <main>
  bx  lr    
 80049fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004a00:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8004a04:	08005d84 	.word	0x08005d84
  ldr  r0, =_sdata
 8004a08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004a0c:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 8004a10:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8004a14:	200051b8 	.word	0x200051b8

08004a18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a18:	e7fe      	b.n	8004a18 <ADC_IRQHandler>
	...

08004a1c <__assert_func>:
 8004a1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004a1e:	4614      	mov	r4, r2
 8004a20:	461a      	mov	r2, r3
 8004a22:	4b09      	ldr	r3, [pc, #36]	@ (8004a48 <__assert_func+0x2c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4605      	mov	r5, r0
 8004a28:	68d8      	ldr	r0, [r3, #12]
 8004a2a:	b954      	cbnz	r4, 8004a42 <__assert_func+0x26>
 8004a2c:	4b07      	ldr	r3, [pc, #28]	@ (8004a4c <__assert_func+0x30>)
 8004a2e:	461c      	mov	r4, r3
 8004a30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004a34:	9100      	str	r1, [sp, #0]
 8004a36:	462b      	mov	r3, r5
 8004a38:	4905      	ldr	r1, [pc, #20]	@ (8004a50 <__assert_func+0x34>)
 8004a3a:	f000 f8b1 	bl	8004ba0 <fiprintf>
 8004a3e:	f000 f9ac 	bl	8004d9a <abort>
 8004a42:	4b04      	ldr	r3, [pc, #16]	@ (8004a54 <__assert_func+0x38>)
 8004a44:	e7f4      	b.n	8004a30 <__assert_func+0x14>
 8004a46:	bf00      	nop
 8004a48:	2000002c 	.word	0x2000002c
 8004a4c:	08005a51 	.word	0x08005a51
 8004a50:	08005d11 	.word	0x08005d11
 8004a54:	08005d04 	.word	0x08005d04

08004a58 <std>:
 8004a58:	2300      	movs	r3, #0
 8004a5a:	b510      	push	{r4, lr}
 8004a5c:	4604      	mov	r4, r0
 8004a5e:	e9c0 3300 	strd	r3, r3, [r0]
 8004a62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a66:	6083      	str	r3, [r0, #8]
 8004a68:	8181      	strh	r1, [r0, #12]
 8004a6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a6c:	81c2      	strh	r2, [r0, #14]
 8004a6e:	6183      	str	r3, [r0, #24]
 8004a70:	4619      	mov	r1, r3
 8004a72:	2208      	movs	r2, #8
 8004a74:	305c      	adds	r0, #92	@ 0x5c
 8004a76:	f000 f916 	bl	8004ca6 <memset>
 8004a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab0 <std+0x58>)
 8004a7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab4 <std+0x5c>)
 8004a80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a82:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab8 <std+0x60>)
 8004a84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a86:	4b0d      	ldr	r3, [pc, #52]	@ (8004abc <std+0x64>)
 8004a88:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac0 <std+0x68>)
 8004a8c:	6224      	str	r4, [r4, #32]
 8004a8e:	429c      	cmp	r4, r3
 8004a90:	d006      	beq.n	8004aa0 <std+0x48>
 8004a92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a96:	4294      	cmp	r4, r2
 8004a98:	d002      	beq.n	8004aa0 <std+0x48>
 8004a9a:	33d0      	adds	r3, #208	@ 0xd0
 8004a9c:	429c      	cmp	r4, r3
 8004a9e:	d105      	bne.n	8004aac <std+0x54>
 8004aa0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aa8:	f000 b95e 	b.w	8004d68 <__retarget_lock_init_recursive>
 8004aac:	bd10      	pop	{r4, pc}
 8004aae:	bf00      	nop
 8004ab0:	08004c01 	.word	0x08004c01
 8004ab4:	08004c23 	.word	0x08004c23
 8004ab8:	08004c5b 	.word	0x08004c5b
 8004abc:	08004c7f 	.word	0x08004c7f
 8004ac0:	20005068 	.word	0x20005068

08004ac4 <stdio_exit_handler>:
 8004ac4:	4a02      	ldr	r2, [pc, #8]	@ (8004ad0 <stdio_exit_handler+0xc>)
 8004ac6:	4903      	ldr	r1, [pc, #12]	@ (8004ad4 <stdio_exit_handler+0x10>)
 8004ac8:	4803      	ldr	r0, [pc, #12]	@ (8004ad8 <stdio_exit_handler+0x14>)
 8004aca:	f000 b87b 	b.w	8004bc4 <_fwalk_sglue>
 8004ace:	bf00      	nop
 8004ad0:	20000020 	.word	0x20000020
 8004ad4:	08005641 	.word	0x08005641
 8004ad8:	20000030 	.word	0x20000030

08004adc <cleanup_stdio>:
 8004adc:	6841      	ldr	r1, [r0, #4]
 8004ade:	4b0c      	ldr	r3, [pc, #48]	@ (8004b10 <cleanup_stdio+0x34>)
 8004ae0:	4299      	cmp	r1, r3
 8004ae2:	b510      	push	{r4, lr}
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	d001      	beq.n	8004aec <cleanup_stdio+0x10>
 8004ae8:	f000 fdaa 	bl	8005640 <_fflush_r>
 8004aec:	68a1      	ldr	r1, [r4, #8]
 8004aee:	4b09      	ldr	r3, [pc, #36]	@ (8004b14 <cleanup_stdio+0x38>)
 8004af0:	4299      	cmp	r1, r3
 8004af2:	d002      	beq.n	8004afa <cleanup_stdio+0x1e>
 8004af4:	4620      	mov	r0, r4
 8004af6:	f000 fda3 	bl	8005640 <_fflush_r>
 8004afa:	68e1      	ldr	r1, [r4, #12]
 8004afc:	4b06      	ldr	r3, [pc, #24]	@ (8004b18 <cleanup_stdio+0x3c>)
 8004afe:	4299      	cmp	r1, r3
 8004b00:	d004      	beq.n	8004b0c <cleanup_stdio+0x30>
 8004b02:	4620      	mov	r0, r4
 8004b04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b08:	f000 bd9a 	b.w	8005640 <_fflush_r>
 8004b0c:	bd10      	pop	{r4, pc}
 8004b0e:	bf00      	nop
 8004b10:	20005068 	.word	0x20005068
 8004b14:	200050d0 	.word	0x200050d0
 8004b18:	20005138 	.word	0x20005138

08004b1c <global_stdio_init.part.0>:
 8004b1c:	b510      	push	{r4, lr}
 8004b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b4c <global_stdio_init.part.0+0x30>)
 8004b20:	4c0b      	ldr	r4, [pc, #44]	@ (8004b50 <global_stdio_init.part.0+0x34>)
 8004b22:	4a0c      	ldr	r2, [pc, #48]	@ (8004b54 <global_stdio_init.part.0+0x38>)
 8004b24:	601a      	str	r2, [r3, #0]
 8004b26:	4620      	mov	r0, r4
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2104      	movs	r1, #4
 8004b2c:	f7ff ff94 	bl	8004a58 <std>
 8004b30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b34:	2201      	movs	r2, #1
 8004b36:	2109      	movs	r1, #9
 8004b38:	f7ff ff8e 	bl	8004a58 <std>
 8004b3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b40:	2202      	movs	r2, #2
 8004b42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b46:	2112      	movs	r1, #18
 8004b48:	f7ff bf86 	b.w	8004a58 <std>
 8004b4c:	200051a0 	.word	0x200051a0
 8004b50:	20005068 	.word	0x20005068
 8004b54:	08004ac5 	.word	0x08004ac5

08004b58 <__sfp_lock_acquire>:
 8004b58:	4801      	ldr	r0, [pc, #4]	@ (8004b60 <__sfp_lock_acquire+0x8>)
 8004b5a:	f000 b906 	b.w	8004d6a <__retarget_lock_acquire_recursive>
 8004b5e:	bf00      	nop
 8004b60:	200051a9 	.word	0x200051a9

08004b64 <__sfp_lock_release>:
 8004b64:	4801      	ldr	r0, [pc, #4]	@ (8004b6c <__sfp_lock_release+0x8>)
 8004b66:	f000 b901 	b.w	8004d6c <__retarget_lock_release_recursive>
 8004b6a:	bf00      	nop
 8004b6c:	200051a9 	.word	0x200051a9

08004b70 <__sinit>:
 8004b70:	b510      	push	{r4, lr}
 8004b72:	4604      	mov	r4, r0
 8004b74:	f7ff fff0 	bl	8004b58 <__sfp_lock_acquire>
 8004b78:	6a23      	ldr	r3, [r4, #32]
 8004b7a:	b11b      	cbz	r3, 8004b84 <__sinit+0x14>
 8004b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b80:	f7ff bff0 	b.w	8004b64 <__sfp_lock_release>
 8004b84:	4b04      	ldr	r3, [pc, #16]	@ (8004b98 <__sinit+0x28>)
 8004b86:	6223      	str	r3, [r4, #32]
 8004b88:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <__sinit+0x2c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f5      	bne.n	8004b7c <__sinit+0xc>
 8004b90:	f7ff ffc4 	bl	8004b1c <global_stdio_init.part.0>
 8004b94:	e7f2      	b.n	8004b7c <__sinit+0xc>
 8004b96:	bf00      	nop
 8004b98:	08004add 	.word	0x08004add
 8004b9c:	200051a0 	.word	0x200051a0

08004ba0 <fiprintf>:
 8004ba0:	b40e      	push	{r1, r2, r3}
 8004ba2:	b503      	push	{r0, r1, lr}
 8004ba4:	4601      	mov	r1, r0
 8004ba6:	ab03      	add	r3, sp, #12
 8004ba8:	4805      	ldr	r0, [pc, #20]	@ (8004bc0 <fiprintf+0x20>)
 8004baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bae:	6800      	ldr	r0, [r0, #0]
 8004bb0:	9301      	str	r3, [sp, #4]
 8004bb2:	f000 fa1b 	bl	8004fec <_vfiprintf_r>
 8004bb6:	b002      	add	sp, #8
 8004bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bbc:	b003      	add	sp, #12
 8004bbe:	4770      	bx	lr
 8004bc0:	2000002c 	.word	0x2000002c

08004bc4 <_fwalk_sglue>:
 8004bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bc8:	4607      	mov	r7, r0
 8004bca:	4688      	mov	r8, r1
 8004bcc:	4614      	mov	r4, r2
 8004bce:	2600      	movs	r6, #0
 8004bd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bd4:	f1b9 0901 	subs.w	r9, r9, #1
 8004bd8:	d505      	bpl.n	8004be6 <_fwalk_sglue+0x22>
 8004bda:	6824      	ldr	r4, [r4, #0]
 8004bdc:	2c00      	cmp	r4, #0
 8004bde:	d1f7      	bne.n	8004bd0 <_fwalk_sglue+0xc>
 8004be0:	4630      	mov	r0, r6
 8004be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004be6:	89ab      	ldrh	r3, [r5, #12]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d907      	bls.n	8004bfc <_fwalk_sglue+0x38>
 8004bec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	d003      	beq.n	8004bfc <_fwalk_sglue+0x38>
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	47c0      	blx	r8
 8004bfa:	4306      	orrs	r6, r0
 8004bfc:	3568      	adds	r5, #104	@ 0x68
 8004bfe:	e7e9      	b.n	8004bd4 <_fwalk_sglue+0x10>

08004c00 <__sread>:
 8004c00:	b510      	push	{r4, lr}
 8004c02:	460c      	mov	r4, r1
 8004c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c08:	f000 f878 	bl	8004cfc <_read_r>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	bfab      	itete	ge
 8004c10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c12:	89a3      	ldrhlt	r3, [r4, #12]
 8004c14:	181b      	addge	r3, r3, r0
 8004c16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c1a:	bfac      	ite	ge
 8004c1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c1e:	81a3      	strhlt	r3, [r4, #12]
 8004c20:	bd10      	pop	{r4, pc}

08004c22 <__swrite>:
 8004c22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c26:	461f      	mov	r7, r3
 8004c28:	898b      	ldrh	r3, [r1, #12]
 8004c2a:	05db      	lsls	r3, r3, #23
 8004c2c:	4605      	mov	r5, r0
 8004c2e:	460c      	mov	r4, r1
 8004c30:	4616      	mov	r6, r2
 8004c32:	d505      	bpl.n	8004c40 <__swrite+0x1e>
 8004c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c38:	2302      	movs	r3, #2
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f000 f84c 	bl	8004cd8 <_lseek_r>
 8004c40:	89a3      	ldrh	r3, [r4, #12]
 8004c42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c4a:	81a3      	strh	r3, [r4, #12]
 8004c4c:	4632      	mov	r2, r6
 8004c4e:	463b      	mov	r3, r7
 8004c50:	4628      	mov	r0, r5
 8004c52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c56:	f7ff b85f 	b.w	8003d18 <_write_r>

08004c5a <__sseek>:
 8004c5a:	b510      	push	{r4, lr}
 8004c5c:	460c      	mov	r4, r1
 8004c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c62:	f000 f839 	bl	8004cd8 <_lseek_r>
 8004c66:	1c43      	adds	r3, r0, #1
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	bf15      	itete	ne
 8004c6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c76:	81a3      	strheq	r3, [r4, #12]
 8004c78:	bf18      	it	ne
 8004c7a:	81a3      	strhne	r3, [r4, #12]
 8004c7c:	bd10      	pop	{r4, pc}

08004c7e <__sclose>:
 8004c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c82:	f000 b819 	b.w	8004cb8 <_close_r>

08004c86 <memcmp>:
 8004c86:	b510      	push	{r4, lr}
 8004c88:	3901      	subs	r1, #1
 8004c8a:	4402      	add	r2, r0
 8004c8c:	4290      	cmp	r0, r2
 8004c8e:	d101      	bne.n	8004c94 <memcmp+0xe>
 8004c90:	2000      	movs	r0, #0
 8004c92:	e005      	b.n	8004ca0 <memcmp+0x1a>
 8004c94:	7803      	ldrb	r3, [r0, #0]
 8004c96:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004c9a:	42a3      	cmp	r3, r4
 8004c9c:	d001      	beq.n	8004ca2 <memcmp+0x1c>
 8004c9e:	1b18      	subs	r0, r3, r4
 8004ca0:	bd10      	pop	{r4, pc}
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	e7f2      	b.n	8004c8c <memcmp+0x6>

08004ca6 <memset>:
 8004ca6:	4402      	add	r2, r0
 8004ca8:	4603      	mov	r3, r0
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d100      	bne.n	8004cb0 <memset+0xa>
 8004cae:	4770      	bx	lr
 8004cb0:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb4:	e7f9      	b.n	8004caa <memset+0x4>
	...

08004cb8 <_close_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4d06      	ldr	r5, [pc, #24]	@ (8004cd4 <_close_r+0x1c>)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	4604      	mov	r4, r0
 8004cc0:	4608      	mov	r0, r1
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	f000 fe50 	bl	8005968 <_close>
 8004cc8:	1c43      	adds	r3, r0, #1
 8004cca:	d102      	bne.n	8004cd2 <_close_r+0x1a>
 8004ccc:	682b      	ldr	r3, [r5, #0]
 8004cce:	b103      	cbz	r3, 8004cd2 <_close_r+0x1a>
 8004cd0:	6023      	str	r3, [r4, #0]
 8004cd2:	bd38      	pop	{r3, r4, r5, pc}
 8004cd4:	200051a4 	.word	0x200051a4

08004cd8 <_lseek_r>:
 8004cd8:	b538      	push	{r3, r4, r5, lr}
 8004cda:	4d07      	ldr	r5, [pc, #28]	@ (8004cf8 <_lseek_r+0x20>)
 8004cdc:	4604      	mov	r4, r0
 8004cde:	4608      	mov	r0, r1
 8004ce0:	4611      	mov	r1, r2
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	602a      	str	r2, [r5, #0]
 8004ce6:	461a      	mov	r2, r3
 8004ce8:	f000 fe66 	bl	80059b8 <_lseek>
 8004cec:	1c43      	adds	r3, r0, #1
 8004cee:	d102      	bne.n	8004cf6 <_lseek_r+0x1e>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	b103      	cbz	r3, 8004cf6 <_lseek_r+0x1e>
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	bd38      	pop	{r3, r4, r5, pc}
 8004cf8:	200051a4 	.word	0x200051a4

08004cfc <_read_r>:
 8004cfc:	b538      	push	{r3, r4, r5, lr}
 8004cfe:	4d07      	ldr	r5, [pc, #28]	@ (8004d1c <_read_r+0x20>)
 8004d00:	4604      	mov	r4, r0
 8004d02:	4608      	mov	r0, r1
 8004d04:	4611      	mov	r1, r2
 8004d06:	2200      	movs	r2, #0
 8004d08:	602a      	str	r2, [r5, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f000 fe5c 	bl	80059c8 <_read>
 8004d10:	1c43      	adds	r3, r0, #1
 8004d12:	d102      	bne.n	8004d1a <_read_r+0x1e>
 8004d14:	682b      	ldr	r3, [r5, #0]
 8004d16:	b103      	cbz	r3, 8004d1a <_read_r+0x1e>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd38      	pop	{r3, r4, r5, pc}
 8004d1c:	200051a4 	.word	0x200051a4

08004d20 <__libc_init_array>:
 8004d20:	b570      	push	{r4, r5, r6, lr}
 8004d22:	4d0d      	ldr	r5, [pc, #52]	@ (8004d58 <__libc_init_array+0x38>)
 8004d24:	4c0d      	ldr	r4, [pc, #52]	@ (8004d5c <__libc_init_array+0x3c>)
 8004d26:	1b64      	subs	r4, r4, r5
 8004d28:	10a4      	asrs	r4, r4, #2
 8004d2a:	2600      	movs	r6, #0
 8004d2c:	42a6      	cmp	r6, r4
 8004d2e:	d109      	bne.n	8004d44 <__libc_init_array+0x24>
 8004d30:	4d0b      	ldr	r5, [pc, #44]	@ (8004d60 <__libc_init_array+0x40>)
 8004d32:	4c0c      	ldr	r4, [pc, #48]	@ (8004d64 <__libc_init_array+0x44>)
 8004d34:	f000 fe60 	bl	80059f8 <_init>
 8004d38:	1b64      	subs	r4, r4, r5
 8004d3a:	10a4      	asrs	r4, r4, #2
 8004d3c:	2600      	movs	r6, #0
 8004d3e:	42a6      	cmp	r6, r4
 8004d40:	d105      	bne.n	8004d4e <__libc_init_array+0x2e>
 8004d42:	bd70      	pop	{r4, r5, r6, pc}
 8004d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d48:	4798      	blx	r3
 8004d4a:	3601      	adds	r6, #1
 8004d4c:	e7ee      	b.n	8004d2c <__libc_init_array+0xc>
 8004d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d52:	4798      	blx	r3
 8004d54:	3601      	adds	r6, #1
 8004d56:	e7f2      	b.n	8004d3e <__libc_init_array+0x1e>
 8004d58:	08005d7c 	.word	0x08005d7c
 8004d5c:	08005d7c 	.word	0x08005d7c
 8004d60:	08005d7c 	.word	0x08005d7c
 8004d64:	08005d80 	.word	0x08005d80

08004d68 <__retarget_lock_init_recursive>:
 8004d68:	4770      	bx	lr

08004d6a <__retarget_lock_acquire_recursive>:
 8004d6a:	4770      	bx	lr

08004d6c <__retarget_lock_release_recursive>:
 8004d6c:	4770      	bx	lr

08004d6e <strcpy>:
 8004d6e:	4603      	mov	r3, r0
 8004d70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d74:	f803 2b01 	strb.w	r2, [r3], #1
 8004d78:	2a00      	cmp	r2, #0
 8004d7a:	d1f9      	bne.n	8004d70 <strcpy+0x2>
 8004d7c:	4770      	bx	lr

08004d7e <memcpy>:
 8004d7e:	440a      	add	r2, r1
 8004d80:	4291      	cmp	r1, r2
 8004d82:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004d86:	d100      	bne.n	8004d8a <memcpy+0xc>
 8004d88:	4770      	bx	lr
 8004d8a:	b510      	push	{r4, lr}
 8004d8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d94:	4291      	cmp	r1, r2
 8004d96:	d1f9      	bne.n	8004d8c <memcpy+0xe>
 8004d98:	bd10      	pop	{r4, pc}

08004d9a <abort>:
 8004d9a:	b508      	push	{r3, lr}
 8004d9c:	2006      	movs	r0, #6
 8004d9e:	f000 fd33 	bl	8005808 <raise>
 8004da2:	2001      	movs	r0, #1
 8004da4:	f000 fe26 	bl	80059f4 <_exit>

08004da8 <_free_r>:
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	4605      	mov	r5, r0
 8004dac:	2900      	cmp	r1, #0
 8004dae:	d041      	beq.n	8004e34 <_free_r+0x8c>
 8004db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db4:	1f0c      	subs	r4, r1, #4
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bfb8      	it	lt
 8004dba:	18e4      	addlt	r4, r4, r3
 8004dbc:	f000 f8e0 	bl	8004f80 <__malloc_lock>
 8004dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8004e38 <_free_r+0x90>)
 8004dc2:	6813      	ldr	r3, [r2, #0]
 8004dc4:	b933      	cbnz	r3, 8004dd4 <_free_r+0x2c>
 8004dc6:	6063      	str	r3, [r4, #4]
 8004dc8:	6014      	str	r4, [r2, #0]
 8004dca:	4628      	mov	r0, r5
 8004dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dd0:	f000 b8dc 	b.w	8004f8c <__malloc_unlock>
 8004dd4:	42a3      	cmp	r3, r4
 8004dd6:	d908      	bls.n	8004dea <_free_r+0x42>
 8004dd8:	6820      	ldr	r0, [r4, #0]
 8004dda:	1821      	adds	r1, r4, r0
 8004ddc:	428b      	cmp	r3, r1
 8004dde:	bf01      	itttt	eq
 8004de0:	6819      	ldreq	r1, [r3, #0]
 8004de2:	685b      	ldreq	r3, [r3, #4]
 8004de4:	1809      	addeq	r1, r1, r0
 8004de6:	6021      	streq	r1, [r4, #0]
 8004de8:	e7ed      	b.n	8004dc6 <_free_r+0x1e>
 8004dea:	461a      	mov	r2, r3
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b10b      	cbz	r3, 8004df4 <_free_r+0x4c>
 8004df0:	42a3      	cmp	r3, r4
 8004df2:	d9fa      	bls.n	8004dea <_free_r+0x42>
 8004df4:	6811      	ldr	r1, [r2, #0]
 8004df6:	1850      	adds	r0, r2, r1
 8004df8:	42a0      	cmp	r0, r4
 8004dfa:	d10b      	bne.n	8004e14 <_free_r+0x6c>
 8004dfc:	6820      	ldr	r0, [r4, #0]
 8004dfe:	4401      	add	r1, r0
 8004e00:	1850      	adds	r0, r2, r1
 8004e02:	4283      	cmp	r3, r0
 8004e04:	6011      	str	r1, [r2, #0]
 8004e06:	d1e0      	bne.n	8004dca <_free_r+0x22>
 8004e08:	6818      	ldr	r0, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	6053      	str	r3, [r2, #4]
 8004e0e:	4408      	add	r0, r1
 8004e10:	6010      	str	r0, [r2, #0]
 8004e12:	e7da      	b.n	8004dca <_free_r+0x22>
 8004e14:	d902      	bls.n	8004e1c <_free_r+0x74>
 8004e16:	230c      	movs	r3, #12
 8004e18:	602b      	str	r3, [r5, #0]
 8004e1a:	e7d6      	b.n	8004dca <_free_r+0x22>
 8004e1c:	6820      	ldr	r0, [r4, #0]
 8004e1e:	1821      	adds	r1, r4, r0
 8004e20:	428b      	cmp	r3, r1
 8004e22:	bf04      	itt	eq
 8004e24:	6819      	ldreq	r1, [r3, #0]
 8004e26:	685b      	ldreq	r3, [r3, #4]
 8004e28:	6063      	str	r3, [r4, #4]
 8004e2a:	bf04      	itt	eq
 8004e2c:	1809      	addeq	r1, r1, r0
 8004e2e:	6021      	streq	r1, [r4, #0]
 8004e30:	6054      	str	r4, [r2, #4]
 8004e32:	e7ca      	b.n	8004dca <_free_r+0x22>
 8004e34:	bd38      	pop	{r3, r4, r5, pc}
 8004e36:	bf00      	nop
 8004e38:	200051b0 	.word	0x200051b0

08004e3c <sbrk_aligned>:
 8004e3c:	b570      	push	{r4, r5, r6, lr}
 8004e3e:	4e0f      	ldr	r6, [pc, #60]	@ (8004e7c <sbrk_aligned+0x40>)
 8004e40:	460c      	mov	r4, r1
 8004e42:	6831      	ldr	r1, [r6, #0]
 8004e44:	4605      	mov	r5, r0
 8004e46:	b911      	cbnz	r1, 8004e4e <sbrk_aligned+0x12>
 8004e48:	f000 fcfa 	bl	8005840 <_sbrk_r>
 8004e4c:	6030      	str	r0, [r6, #0]
 8004e4e:	4621      	mov	r1, r4
 8004e50:	4628      	mov	r0, r5
 8004e52:	f000 fcf5 	bl	8005840 <_sbrk_r>
 8004e56:	1c43      	adds	r3, r0, #1
 8004e58:	d103      	bne.n	8004e62 <sbrk_aligned+0x26>
 8004e5a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004e5e:	4620      	mov	r0, r4
 8004e60:	bd70      	pop	{r4, r5, r6, pc}
 8004e62:	1cc4      	adds	r4, r0, #3
 8004e64:	f024 0403 	bic.w	r4, r4, #3
 8004e68:	42a0      	cmp	r0, r4
 8004e6a:	d0f8      	beq.n	8004e5e <sbrk_aligned+0x22>
 8004e6c:	1a21      	subs	r1, r4, r0
 8004e6e:	4628      	mov	r0, r5
 8004e70:	f000 fce6 	bl	8005840 <_sbrk_r>
 8004e74:	3001      	adds	r0, #1
 8004e76:	d1f2      	bne.n	8004e5e <sbrk_aligned+0x22>
 8004e78:	e7ef      	b.n	8004e5a <sbrk_aligned+0x1e>
 8004e7a:	bf00      	nop
 8004e7c:	200051ac 	.word	0x200051ac

08004e80 <_malloc_r>:
 8004e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e84:	1ccd      	adds	r5, r1, #3
 8004e86:	f025 0503 	bic.w	r5, r5, #3
 8004e8a:	3508      	adds	r5, #8
 8004e8c:	2d0c      	cmp	r5, #12
 8004e8e:	bf38      	it	cc
 8004e90:	250c      	movcc	r5, #12
 8004e92:	2d00      	cmp	r5, #0
 8004e94:	4606      	mov	r6, r0
 8004e96:	db01      	blt.n	8004e9c <_malloc_r+0x1c>
 8004e98:	42a9      	cmp	r1, r5
 8004e9a:	d904      	bls.n	8004ea6 <_malloc_r+0x26>
 8004e9c:	230c      	movs	r3, #12
 8004e9e:	6033      	str	r3, [r6, #0]
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f7c <_malloc_r+0xfc>
 8004eaa:	f000 f869 	bl	8004f80 <__malloc_lock>
 8004eae:	f8d8 3000 	ldr.w	r3, [r8]
 8004eb2:	461c      	mov	r4, r3
 8004eb4:	bb44      	cbnz	r4, 8004f08 <_malloc_r+0x88>
 8004eb6:	4629      	mov	r1, r5
 8004eb8:	4630      	mov	r0, r6
 8004eba:	f7ff ffbf 	bl	8004e3c <sbrk_aligned>
 8004ebe:	1c43      	adds	r3, r0, #1
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	d158      	bne.n	8004f76 <_malloc_r+0xf6>
 8004ec4:	f8d8 4000 	ldr.w	r4, [r8]
 8004ec8:	4627      	mov	r7, r4
 8004eca:	2f00      	cmp	r7, #0
 8004ecc:	d143      	bne.n	8004f56 <_malloc_r+0xd6>
 8004ece:	2c00      	cmp	r4, #0
 8004ed0:	d04b      	beq.n	8004f6a <_malloc_r+0xea>
 8004ed2:	6823      	ldr	r3, [r4, #0]
 8004ed4:	4639      	mov	r1, r7
 8004ed6:	4630      	mov	r0, r6
 8004ed8:	eb04 0903 	add.w	r9, r4, r3
 8004edc:	f000 fcb0 	bl	8005840 <_sbrk_r>
 8004ee0:	4581      	cmp	r9, r0
 8004ee2:	d142      	bne.n	8004f6a <_malloc_r+0xea>
 8004ee4:	6821      	ldr	r1, [r4, #0]
 8004ee6:	1a6d      	subs	r5, r5, r1
 8004ee8:	4629      	mov	r1, r5
 8004eea:	4630      	mov	r0, r6
 8004eec:	f7ff ffa6 	bl	8004e3c <sbrk_aligned>
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	d03a      	beq.n	8004f6a <_malloc_r+0xea>
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	442b      	add	r3, r5
 8004ef8:	6023      	str	r3, [r4, #0]
 8004efa:	f8d8 3000 	ldr.w	r3, [r8]
 8004efe:	685a      	ldr	r2, [r3, #4]
 8004f00:	bb62      	cbnz	r2, 8004f5c <_malloc_r+0xdc>
 8004f02:	f8c8 7000 	str.w	r7, [r8]
 8004f06:	e00f      	b.n	8004f28 <_malloc_r+0xa8>
 8004f08:	6822      	ldr	r2, [r4, #0]
 8004f0a:	1b52      	subs	r2, r2, r5
 8004f0c:	d420      	bmi.n	8004f50 <_malloc_r+0xd0>
 8004f0e:	2a0b      	cmp	r2, #11
 8004f10:	d917      	bls.n	8004f42 <_malloc_r+0xc2>
 8004f12:	1961      	adds	r1, r4, r5
 8004f14:	42a3      	cmp	r3, r4
 8004f16:	6025      	str	r5, [r4, #0]
 8004f18:	bf18      	it	ne
 8004f1a:	6059      	strne	r1, [r3, #4]
 8004f1c:	6863      	ldr	r3, [r4, #4]
 8004f1e:	bf08      	it	eq
 8004f20:	f8c8 1000 	streq.w	r1, [r8]
 8004f24:	5162      	str	r2, [r4, r5]
 8004f26:	604b      	str	r3, [r1, #4]
 8004f28:	4630      	mov	r0, r6
 8004f2a:	f000 f82f 	bl	8004f8c <__malloc_unlock>
 8004f2e:	f104 000b 	add.w	r0, r4, #11
 8004f32:	1d23      	adds	r3, r4, #4
 8004f34:	f020 0007 	bic.w	r0, r0, #7
 8004f38:	1ac2      	subs	r2, r0, r3
 8004f3a:	bf1c      	itt	ne
 8004f3c:	1a1b      	subne	r3, r3, r0
 8004f3e:	50a3      	strne	r3, [r4, r2]
 8004f40:	e7af      	b.n	8004ea2 <_malloc_r+0x22>
 8004f42:	6862      	ldr	r2, [r4, #4]
 8004f44:	42a3      	cmp	r3, r4
 8004f46:	bf0c      	ite	eq
 8004f48:	f8c8 2000 	streq.w	r2, [r8]
 8004f4c:	605a      	strne	r2, [r3, #4]
 8004f4e:	e7eb      	b.n	8004f28 <_malloc_r+0xa8>
 8004f50:	4623      	mov	r3, r4
 8004f52:	6864      	ldr	r4, [r4, #4]
 8004f54:	e7ae      	b.n	8004eb4 <_malloc_r+0x34>
 8004f56:	463c      	mov	r4, r7
 8004f58:	687f      	ldr	r7, [r7, #4]
 8004f5a:	e7b6      	b.n	8004eca <_malloc_r+0x4a>
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	42a3      	cmp	r3, r4
 8004f62:	d1fb      	bne.n	8004f5c <_malloc_r+0xdc>
 8004f64:	2300      	movs	r3, #0
 8004f66:	6053      	str	r3, [r2, #4]
 8004f68:	e7de      	b.n	8004f28 <_malloc_r+0xa8>
 8004f6a:	230c      	movs	r3, #12
 8004f6c:	6033      	str	r3, [r6, #0]
 8004f6e:	4630      	mov	r0, r6
 8004f70:	f000 f80c 	bl	8004f8c <__malloc_unlock>
 8004f74:	e794      	b.n	8004ea0 <_malloc_r+0x20>
 8004f76:	6005      	str	r5, [r0, #0]
 8004f78:	e7d6      	b.n	8004f28 <_malloc_r+0xa8>
 8004f7a:	bf00      	nop
 8004f7c:	200051b0 	.word	0x200051b0

08004f80 <__malloc_lock>:
 8004f80:	4801      	ldr	r0, [pc, #4]	@ (8004f88 <__malloc_lock+0x8>)
 8004f82:	f7ff bef2 	b.w	8004d6a <__retarget_lock_acquire_recursive>
 8004f86:	bf00      	nop
 8004f88:	200051a8 	.word	0x200051a8

08004f8c <__malloc_unlock>:
 8004f8c:	4801      	ldr	r0, [pc, #4]	@ (8004f94 <__malloc_unlock+0x8>)
 8004f8e:	f7ff beed 	b.w	8004d6c <__retarget_lock_release_recursive>
 8004f92:	bf00      	nop
 8004f94:	200051a8 	.word	0x200051a8

08004f98 <__sfputc_r>:
 8004f98:	6893      	ldr	r3, [r2, #8]
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	b410      	push	{r4}
 8004fa0:	6093      	str	r3, [r2, #8]
 8004fa2:	da08      	bge.n	8004fb6 <__sfputc_r+0x1e>
 8004fa4:	6994      	ldr	r4, [r2, #24]
 8004fa6:	42a3      	cmp	r3, r4
 8004fa8:	db01      	blt.n	8004fae <__sfputc_r+0x16>
 8004faa:	290a      	cmp	r1, #10
 8004fac:	d103      	bne.n	8004fb6 <__sfputc_r+0x1e>
 8004fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fb2:	f000 bb6d 	b.w	8005690 <__swbuf_r>
 8004fb6:	6813      	ldr	r3, [r2, #0]
 8004fb8:	1c58      	adds	r0, r3, #1
 8004fba:	6010      	str	r0, [r2, #0]
 8004fbc:	7019      	strb	r1, [r3, #0]
 8004fbe:	4608      	mov	r0, r1
 8004fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <__sfputs_r>:
 8004fc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fc8:	4606      	mov	r6, r0
 8004fca:	460f      	mov	r7, r1
 8004fcc:	4614      	mov	r4, r2
 8004fce:	18d5      	adds	r5, r2, r3
 8004fd0:	42ac      	cmp	r4, r5
 8004fd2:	d101      	bne.n	8004fd8 <__sfputs_r+0x12>
 8004fd4:	2000      	movs	r0, #0
 8004fd6:	e007      	b.n	8004fe8 <__sfputs_r+0x22>
 8004fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fdc:	463a      	mov	r2, r7
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f7ff ffda 	bl	8004f98 <__sfputc_r>
 8004fe4:	1c43      	adds	r3, r0, #1
 8004fe6:	d1f3      	bne.n	8004fd0 <__sfputs_r+0xa>
 8004fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fec <_vfiprintf_r>:
 8004fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff0:	460d      	mov	r5, r1
 8004ff2:	b09d      	sub	sp, #116	@ 0x74
 8004ff4:	4614      	mov	r4, r2
 8004ff6:	4698      	mov	r8, r3
 8004ff8:	4606      	mov	r6, r0
 8004ffa:	b118      	cbz	r0, 8005004 <_vfiprintf_r+0x18>
 8004ffc:	6a03      	ldr	r3, [r0, #32]
 8004ffe:	b90b      	cbnz	r3, 8005004 <_vfiprintf_r+0x18>
 8005000:	f7ff fdb6 	bl	8004b70 <__sinit>
 8005004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005006:	07d9      	lsls	r1, r3, #31
 8005008:	d405      	bmi.n	8005016 <_vfiprintf_r+0x2a>
 800500a:	89ab      	ldrh	r3, [r5, #12]
 800500c:	059a      	lsls	r2, r3, #22
 800500e:	d402      	bmi.n	8005016 <_vfiprintf_r+0x2a>
 8005010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005012:	f7ff feaa 	bl	8004d6a <__retarget_lock_acquire_recursive>
 8005016:	89ab      	ldrh	r3, [r5, #12]
 8005018:	071b      	lsls	r3, r3, #28
 800501a:	d501      	bpl.n	8005020 <_vfiprintf_r+0x34>
 800501c:	692b      	ldr	r3, [r5, #16]
 800501e:	b99b      	cbnz	r3, 8005048 <_vfiprintf_r+0x5c>
 8005020:	4629      	mov	r1, r5
 8005022:	4630      	mov	r0, r6
 8005024:	f000 fb72 	bl	800570c <__swsetup_r>
 8005028:	b170      	cbz	r0, 8005048 <_vfiprintf_r+0x5c>
 800502a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800502c:	07dc      	lsls	r4, r3, #31
 800502e:	d504      	bpl.n	800503a <_vfiprintf_r+0x4e>
 8005030:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005034:	b01d      	add	sp, #116	@ 0x74
 8005036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503a:	89ab      	ldrh	r3, [r5, #12]
 800503c:	0598      	lsls	r0, r3, #22
 800503e:	d4f7      	bmi.n	8005030 <_vfiprintf_r+0x44>
 8005040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005042:	f7ff fe93 	bl	8004d6c <__retarget_lock_release_recursive>
 8005046:	e7f3      	b.n	8005030 <_vfiprintf_r+0x44>
 8005048:	2300      	movs	r3, #0
 800504a:	9309      	str	r3, [sp, #36]	@ 0x24
 800504c:	2320      	movs	r3, #32
 800504e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005052:	f8cd 800c 	str.w	r8, [sp, #12]
 8005056:	2330      	movs	r3, #48	@ 0x30
 8005058:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005208 <_vfiprintf_r+0x21c>
 800505c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005060:	f04f 0901 	mov.w	r9, #1
 8005064:	4623      	mov	r3, r4
 8005066:	469a      	mov	sl, r3
 8005068:	f813 2b01 	ldrb.w	r2, [r3], #1
 800506c:	b10a      	cbz	r2, 8005072 <_vfiprintf_r+0x86>
 800506e:	2a25      	cmp	r2, #37	@ 0x25
 8005070:	d1f9      	bne.n	8005066 <_vfiprintf_r+0x7a>
 8005072:	ebba 0b04 	subs.w	fp, sl, r4
 8005076:	d00b      	beq.n	8005090 <_vfiprintf_r+0xa4>
 8005078:	465b      	mov	r3, fp
 800507a:	4622      	mov	r2, r4
 800507c:	4629      	mov	r1, r5
 800507e:	4630      	mov	r0, r6
 8005080:	f7ff ffa1 	bl	8004fc6 <__sfputs_r>
 8005084:	3001      	adds	r0, #1
 8005086:	f000 80a7 	beq.w	80051d8 <_vfiprintf_r+0x1ec>
 800508a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800508c:	445a      	add	r2, fp
 800508e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005090:	f89a 3000 	ldrb.w	r3, [sl]
 8005094:	2b00      	cmp	r3, #0
 8005096:	f000 809f 	beq.w	80051d8 <_vfiprintf_r+0x1ec>
 800509a:	2300      	movs	r3, #0
 800509c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80050a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050a4:	f10a 0a01 	add.w	sl, sl, #1
 80050a8:	9304      	str	r3, [sp, #16]
 80050aa:	9307      	str	r3, [sp, #28]
 80050ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80050b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80050b2:	4654      	mov	r4, sl
 80050b4:	2205      	movs	r2, #5
 80050b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ba:	4853      	ldr	r0, [pc, #332]	@ (8005208 <_vfiprintf_r+0x21c>)
 80050bc:	f7fb f910 	bl	80002e0 <memchr>
 80050c0:	9a04      	ldr	r2, [sp, #16]
 80050c2:	b9d8      	cbnz	r0, 80050fc <_vfiprintf_r+0x110>
 80050c4:	06d1      	lsls	r1, r2, #27
 80050c6:	bf44      	itt	mi
 80050c8:	2320      	movmi	r3, #32
 80050ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050ce:	0713      	lsls	r3, r2, #28
 80050d0:	bf44      	itt	mi
 80050d2:	232b      	movmi	r3, #43	@ 0x2b
 80050d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050d8:	f89a 3000 	ldrb.w	r3, [sl]
 80050dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80050de:	d015      	beq.n	800510c <_vfiprintf_r+0x120>
 80050e0:	9a07      	ldr	r2, [sp, #28]
 80050e2:	4654      	mov	r4, sl
 80050e4:	2000      	movs	r0, #0
 80050e6:	f04f 0c0a 	mov.w	ip, #10
 80050ea:	4621      	mov	r1, r4
 80050ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050f0:	3b30      	subs	r3, #48	@ 0x30
 80050f2:	2b09      	cmp	r3, #9
 80050f4:	d94b      	bls.n	800518e <_vfiprintf_r+0x1a2>
 80050f6:	b1b0      	cbz	r0, 8005126 <_vfiprintf_r+0x13a>
 80050f8:	9207      	str	r2, [sp, #28]
 80050fa:	e014      	b.n	8005126 <_vfiprintf_r+0x13a>
 80050fc:	eba0 0308 	sub.w	r3, r0, r8
 8005100:	fa09 f303 	lsl.w	r3, r9, r3
 8005104:	4313      	orrs	r3, r2
 8005106:	9304      	str	r3, [sp, #16]
 8005108:	46a2      	mov	sl, r4
 800510a:	e7d2      	b.n	80050b2 <_vfiprintf_r+0xc6>
 800510c:	9b03      	ldr	r3, [sp, #12]
 800510e:	1d19      	adds	r1, r3, #4
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	9103      	str	r1, [sp, #12]
 8005114:	2b00      	cmp	r3, #0
 8005116:	bfbb      	ittet	lt
 8005118:	425b      	neglt	r3, r3
 800511a:	f042 0202 	orrlt.w	r2, r2, #2
 800511e:	9307      	strge	r3, [sp, #28]
 8005120:	9307      	strlt	r3, [sp, #28]
 8005122:	bfb8      	it	lt
 8005124:	9204      	strlt	r2, [sp, #16]
 8005126:	7823      	ldrb	r3, [r4, #0]
 8005128:	2b2e      	cmp	r3, #46	@ 0x2e
 800512a:	d10a      	bne.n	8005142 <_vfiprintf_r+0x156>
 800512c:	7863      	ldrb	r3, [r4, #1]
 800512e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005130:	d132      	bne.n	8005198 <_vfiprintf_r+0x1ac>
 8005132:	9b03      	ldr	r3, [sp, #12]
 8005134:	1d1a      	adds	r2, r3, #4
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	9203      	str	r2, [sp, #12]
 800513a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800513e:	3402      	adds	r4, #2
 8005140:	9305      	str	r3, [sp, #20]
 8005142:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005218 <_vfiprintf_r+0x22c>
 8005146:	7821      	ldrb	r1, [r4, #0]
 8005148:	2203      	movs	r2, #3
 800514a:	4650      	mov	r0, sl
 800514c:	f7fb f8c8 	bl	80002e0 <memchr>
 8005150:	b138      	cbz	r0, 8005162 <_vfiprintf_r+0x176>
 8005152:	9b04      	ldr	r3, [sp, #16]
 8005154:	eba0 000a 	sub.w	r0, r0, sl
 8005158:	2240      	movs	r2, #64	@ 0x40
 800515a:	4082      	lsls	r2, r0
 800515c:	4313      	orrs	r3, r2
 800515e:	3401      	adds	r4, #1
 8005160:	9304      	str	r3, [sp, #16]
 8005162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005166:	4829      	ldr	r0, [pc, #164]	@ (800520c <_vfiprintf_r+0x220>)
 8005168:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800516c:	2206      	movs	r2, #6
 800516e:	f7fb f8b7 	bl	80002e0 <memchr>
 8005172:	2800      	cmp	r0, #0
 8005174:	d03f      	beq.n	80051f6 <_vfiprintf_r+0x20a>
 8005176:	4b26      	ldr	r3, [pc, #152]	@ (8005210 <_vfiprintf_r+0x224>)
 8005178:	bb1b      	cbnz	r3, 80051c2 <_vfiprintf_r+0x1d6>
 800517a:	9b03      	ldr	r3, [sp, #12]
 800517c:	3307      	adds	r3, #7
 800517e:	f023 0307 	bic.w	r3, r3, #7
 8005182:	3308      	adds	r3, #8
 8005184:	9303      	str	r3, [sp, #12]
 8005186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005188:	443b      	add	r3, r7
 800518a:	9309      	str	r3, [sp, #36]	@ 0x24
 800518c:	e76a      	b.n	8005064 <_vfiprintf_r+0x78>
 800518e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005192:	460c      	mov	r4, r1
 8005194:	2001      	movs	r0, #1
 8005196:	e7a8      	b.n	80050ea <_vfiprintf_r+0xfe>
 8005198:	2300      	movs	r3, #0
 800519a:	3401      	adds	r4, #1
 800519c:	9305      	str	r3, [sp, #20]
 800519e:	4619      	mov	r1, r3
 80051a0:	f04f 0c0a 	mov.w	ip, #10
 80051a4:	4620      	mov	r0, r4
 80051a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051aa:	3a30      	subs	r2, #48	@ 0x30
 80051ac:	2a09      	cmp	r2, #9
 80051ae:	d903      	bls.n	80051b8 <_vfiprintf_r+0x1cc>
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0c6      	beq.n	8005142 <_vfiprintf_r+0x156>
 80051b4:	9105      	str	r1, [sp, #20]
 80051b6:	e7c4      	b.n	8005142 <_vfiprintf_r+0x156>
 80051b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80051bc:	4604      	mov	r4, r0
 80051be:	2301      	movs	r3, #1
 80051c0:	e7f0      	b.n	80051a4 <_vfiprintf_r+0x1b8>
 80051c2:	ab03      	add	r3, sp, #12
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	462a      	mov	r2, r5
 80051c8:	4b12      	ldr	r3, [pc, #72]	@ (8005214 <_vfiprintf_r+0x228>)
 80051ca:	a904      	add	r1, sp, #16
 80051cc:	4630      	mov	r0, r6
 80051ce:	f3af 8000 	nop.w
 80051d2:	4607      	mov	r7, r0
 80051d4:	1c78      	adds	r0, r7, #1
 80051d6:	d1d6      	bne.n	8005186 <_vfiprintf_r+0x19a>
 80051d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051da:	07d9      	lsls	r1, r3, #31
 80051dc:	d405      	bmi.n	80051ea <_vfiprintf_r+0x1fe>
 80051de:	89ab      	ldrh	r3, [r5, #12]
 80051e0:	059a      	lsls	r2, r3, #22
 80051e2:	d402      	bmi.n	80051ea <_vfiprintf_r+0x1fe>
 80051e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051e6:	f7ff fdc1 	bl	8004d6c <__retarget_lock_release_recursive>
 80051ea:	89ab      	ldrh	r3, [r5, #12]
 80051ec:	065b      	lsls	r3, r3, #25
 80051ee:	f53f af1f 	bmi.w	8005030 <_vfiprintf_r+0x44>
 80051f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051f4:	e71e      	b.n	8005034 <_vfiprintf_r+0x48>
 80051f6:	ab03      	add	r3, sp, #12
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	462a      	mov	r2, r5
 80051fc:	4b05      	ldr	r3, [pc, #20]	@ (8005214 <_vfiprintf_r+0x228>)
 80051fe:	a904      	add	r1, sp, #16
 8005200:	4630      	mov	r0, r6
 8005202:	f000 f879 	bl	80052f8 <_printf_i>
 8005206:	e7e4      	b.n	80051d2 <_vfiprintf_r+0x1e6>
 8005208:	08005d40 	.word	0x08005d40
 800520c:	08005d4a 	.word	0x08005d4a
 8005210:	00000000 	.word	0x00000000
 8005214:	08004fc7 	.word	0x08004fc7
 8005218:	08005d46 	.word	0x08005d46

0800521c <_printf_common>:
 800521c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005220:	4616      	mov	r6, r2
 8005222:	4698      	mov	r8, r3
 8005224:	688a      	ldr	r2, [r1, #8]
 8005226:	690b      	ldr	r3, [r1, #16]
 8005228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800522c:	4293      	cmp	r3, r2
 800522e:	bfb8      	it	lt
 8005230:	4613      	movlt	r3, r2
 8005232:	6033      	str	r3, [r6, #0]
 8005234:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005238:	4607      	mov	r7, r0
 800523a:	460c      	mov	r4, r1
 800523c:	b10a      	cbz	r2, 8005242 <_printf_common+0x26>
 800523e:	3301      	adds	r3, #1
 8005240:	6033      	str	r3, [r6, #0]
 8005242:	6823      	ldr	r3, [r4, #0]
 8005244:	0699      	lsls	r1, r3, #26
 8005246:	bf42      	ittt	mi
 8005248:	6833      	ldrmi	r3, [r6, #0]
 800524a:	3302      	addmi	r3, #2
 800524c:	6033      	strmi	r3, [r6, #0]
 800524e:	6825      	ldr	r5, [r4, #0]
 8005250:	f015 0506 	ands.w	r5, r5, #6
 8005254:	d106      	bne.n	8005264 <_printf_common+0x48>
 8005256:	f104 0a19 	add.w	sl, r4, #25
 800525a:	68e3      	ldr	r3, [r4, #12]
 800525c:	6832      	ldr	r2, [r6, #0]
 800525e:	1a9b      	subs	r3, r3, r2
 8005260:	42ab      	cmp	r3, r5
 8005262:	dc26      	bgt.n	80052b2 <_printf_common+0x96>
 8005264:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005268:	6822      	ldr	r2, [r4, #0]
 800526a:	3b00      	subs	r3, #0
 800526c:	bf18      	it	ne
 800526e:	2301      	movne	r3, #1
 8005270:	0692      	lsls	r2, r2, #26
 8005272:	d42b      	bmi.n	80052cc <_printf_common+0xb0>
 8005274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005278:	4641      	mov	r1, r8
 800527a:	4638      	mov	r0, r7
 800527c:	47c8      	blx	r9
 800527e:	3001      	adds	r0, #1
 8005280:	d01e      	beq.n	80052c0 <_printf_common+0xa4>
 8005282:	6823      	ldr	r3, [r4, #0]
 8005284:	6922      	ldr	r2, [r4, #16]
 8005286:	f003 0306 	and.w	r3, r3, #6
 800528a:	2b04      	cmp	r3, #4
 800528c:	bf02      	ittt	eq
 800528e:	68e5      	ldreq	r5, [r4, #12]
 8005290:	6833      	ldreq	r3, [r6, #0]
 8005292:	1aed      	subeq	r5, r5, r3
 8005294:	68a3      	ldr	r3, [r4, #8]
 8005296:	bf0c      	ite	eq
 8005298:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800529c:	2500      	movne	r5, #0
 800529e:	4293      	cmp	r3, r2
 80052a0:	bfc4      	itt	gt
 80052a2:	1a9b      	subgt	r3, r3, r2
 80052a4:	18ed      	addgt	r5, r5, r3
 80052a6:	2600      	movs	r6, #0
 80052a8:	341a      	adds	r4, #26
 80052aa:	42b5      	cmp	r5, r6
 80052ac:	d11a      	bne.n	80052e4 <_printf_common+0xc8>
 80052ae:	2000      	movs	r0, #0
 80052b0:	e008      	b.n	80052c4 <_printf_common+0xa8>
 80052b2:	2301      	movs	r3, #1
 80052b4:	4652      	mov	r2, sl
 80052b6:	4641      	mov	r1, r8
 80052b8:	4638      	mov	r0, r7
 80052ba:	47c8      	blx	r9
 80052bc:	3001      	adds	r0, #1
 80052be:	d103      	bne.n	80052c8 <_printf_common+0xac>
 80052c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c8:	3501      	adds	r5, #1
 80052ca:	e7c6      	b.n	800525a <_printf_common+0x3e>
 80052cc:	18e1      	adds	r1, r4, r3
 80052ce:	1c5a      	adds	r2, r3, #1
 80052d0:	2030      	movs	r0, #48	@ 0x30
 80052d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052d6:	4422      	add	r2, r4
 80052d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052e0:	3302      	adds	r3, #2
 80052e2:	e7c7      	b.n	8005274 <_printf_common+0x58>
 80052e4:	2301      	movs	r3, #1
 80052e6:	4622      	mov	r2, r4
 80052e8:	4641      	mov	r1, r8
 80052ea:	4638      	mov	r0, r7
 80052ec:	47c8      	blx	r9
 80052ee:	3001      	adds	r0, #1
 80052f0:	d0e6      	beq.n	80052c0 <_printf_common+0xa4>
 80052f2:	3601      	adds	r6, #1
 80052f4:	e7d9      	b.n	80052aa <_printf_common+0x8e>
	...

080052f8 <_printf_i>:
 80052f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052fc:	7e0f      	ldrb	r7, [r1, #24]
 80052fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005300:	2f78      	cmp	r7, #120	@ 0x78
 8005302:	4691      	mov	r9, r2
 8005304:	4680      	mov	r8, r0
 8005306:	460c      	mov	r4, r1
 8005308:	469a      	mov	sl, r3
 800530a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800530e:	d807      	bhi.n	8005320 <_printf_i+0x28>
 8005310:	2f62      	cmp	r7, #98	@ 0x62
 8005312:	d80a      	bhi.n	800532a <_printf_i+0x32>
 8005314:	2f00      	cmp	r7, #0
 8005316:	f000 80d2 	beq.w	80054be <_printf_i+0x1c6>
 800531a:	2f58      	cmp	r7, #88	@ 0x58
 800531c:	f000 80b9 	beq.w	8005492 <_printf_i+0x19a>
 8005320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005328:	e03a      	b.n	80053a0 <_printf_i+0xa8>
 800532a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800532e:	2b15      	cmp	r3, #21
 8005330:	d8f6      	bhi.n	8005320 <_printf_i+0x28>
 8005332:	a101      	add	r1, pc, #4	@ (adr r1, 8005338 <_printf_i+0x40>)
 8005334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005338:	08005391 	.word	0x08005391
 800533c:	080053a5 	.word	0x080053a5
 8005340:	08005321 	.word	0x08005321
 8005344:	08005321 	.word	0x08005321
 8005348:	08005321 	.word	0x08005321
 800534c:	08005321 	.word	0x08005321
 8005350:	080053a5 	.word	0x080053a5
 8005354:	08005321 	.word	0x08005321
 8005358:	08005321 	.word	0x08005321
 800535c:	08005321 	.word	0x08005321
 8005360:	08005321 	.word	0x08005321
 8005364:	080054a5 	.word	0x080054a5
 8005368:	080053cf 	.word	0x080053cf
 800536c:	0800545f 	.word	0x0800545f
 8005370:	08005321 	.word	0x08005321
 8005374:	08005321 	.word	0x08005321
 8005378:	080054c7 	.word	0x080054c7
 800537c:	08005321 	.word	0x08005321
 8005380:	080053cf 	.word	0x080053cf
 8005384:	08005321 	.word	0x08005321
 8005388:	08005321 	.word	0x08005321
 800538c:	08005467 	.word	0x08005467
 8005390:	6833      	ldr	r3, [r6, #0]
 8005392:	1d1a      	adds	r2, r3, #4
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6032      	str	r2, [r6, #0]
 8005398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800539c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053a0:	2301      	movs	r3, #1
 80053a2:	e09d      	b.n	80054e0 <_printf_i+0x1e8>
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	6820      	ldr	r0, [r4, #0]
 80053a8:	1d19      	adds	r1, r3, #4
 80053aa:	6031      	str	r1, [r6, #0]
 80053ac:	0606      	lsls	r6, r0, #24
 80053ae:	d501      	bpl.n	80053b4 <_printf_i+0xbc>
 80053b0:	681d      	ldr	r5, [r3, #0]
 80053b2:	e003      	b.n	80053bc <_printf_i+0xc4>
 80053b4:	0645      	lsls	r5, r0, #25
 80053b6:	d5fb      	bpl.n	80053b0 <_printf_i+0xb8>
 80053b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053bc:	2d00      	cmp	r5, #0
 80053be:	da03      	bge.n	80053c8 <_printf_i+0xd0>
 80053c0:	232d      	movs	r3, #45	@ 0x2d
 80053c2:	426d      	negs	r5, r5
 80053c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053c8:	4859      	ldr	r0, [pc, #356]	@ (8005530 <_printf_i+0x238>)
 80053ca:	230a      	movs	r3, #10
 80053cc:	e011      	b.n	80053f2 <_printf_i+0xfa>
 80053ce:	6821      	ldr	r1, [r4, #0]
 80053d0:	6833      	ldr	r3, [r6, #0]
 80053d2:	0608      	lsls	r0, r1, #24
 80053d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80053d8:	d402      	bmi.n	80053e0 <_printf_i+0xe8>
 80053da:	0649      	lsls	r1, r1, #25
 80053dc:	bf48      	it	mi
 80053de:	b2ad      	uxthmi	r5, r5
 80053e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80053e2:	4853      	ldr	r0, [pc, #332]	@ (8005530 <_printf_i+0x238>)
 80053e4:	6033      	str	r3, [r6, #0]
 80053e6:	bf14      	ite	ne
 80053e8:	230a      	movne	r3, #10
 80053ea:	2308      	moveq	r3, #8
 80053ec:	2100      	movs	r1, #0
 80053ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053f2:	6866      	ldr	r6, [r4, #4]
 80053f4:	60a6      	str	r6, [r4, #8]
 80053f6:	2e00      	cmp	r6, #0
 80053f8:	bfa2      	ittt	ge
 80053fa:	6821      	ldrge	r1, [r4, #0]
 80053fc:	f021 0104 	bicge.w	r1, r1, #4
 8005400:	6021      	strge	r1, [r4, #0]
 8005402:	b90d      	cbnz	r5, 8005408 <_printf_i+0x110>
 8005404:	2e00      	cmp	r6, #0
 8005406:	d04b      	beq.n	80054a0 <_printf_i+0x1a8>
 8005408:	4616      	mov	r6, r2
 800540a:	fbb5 f1f3 	udiv	r1, r5, r3
 800540e:	fb03 5711 	mls	r7, r3, r1, r5
 8005412:	5dc7      	ldrb	r7, [r0, r7]
 8005414:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005418:	462f      	mov	r7, r5
 800541a:	42bb      	cmp	r3, r7
 800541c:	460d      	mov	r5, r1
 800541e:	d9f4      	bls.n	800540a <_printf_i+0x112>
 8005420:	2b08      	cmp	r3, #8
 8005422:	d10b      	bne.n	800543c <_printf_i+0x144>
 8005424:	6823      	ldr	r3, [r4, #0]
 8005426:	07df      	lsls	r7, r3, #31
 8005428:	d508      	bpl.n	800543c <_printf_i+0x144>
 800542a:	6923      	ldr	r3, [r4, #16]
 800542c:	6861      	ldr	r1, [r4, #4]
 800542e:	4299      	cmp	r1, r3
 8005430:	bfde      	ittt	le
 8005432:	2330      	movle	r3, #48	@ 0x30
 8005434:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005438:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800543c:	1b92      	subs	r2, r2, r6
 800543e:	6122      	str	r2, [r4, #16]
 8005440:	f8cd a000 	str.w	sl, [sp]
 8005444:	464b      	mov	r3, r9
 8005446:	aa03      	add	r2, sp, #12
 8005448:	4621      	mov	r1, r4
 800544a:	4640      	mov	r0, r8
 800544c:	f7ff fee6 	bl	800521c <_printf_common>
 8005450:	3001      	adds	r0, #1
 8005452:	d14a      	bne.n	80054ea <_printf_i+0x1f2>
 8005454:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005458:	b004      	add	sp, #16
 800545a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	f043 0320 	orr.w	r3, r3, #32
 8005464:	6023      	str	r3, [r4, #0]
 8005466:	4833      	ldr	r0, [pc, #204]	@ (8005534 <_printf_i+0x23c>)
 8005468:	2778      	movs	r7, #120	@ 0x78
 800546a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800546e:	6823      	ldr	r3, [r4, #0]
 8005470:	6831      	ldr	r1, [r6, #0]
 8005472:	061f      	lsls	r7, r3, #24
 8005474:	f851 5b04 	ldr.w	r5, [r1], #4
 8005478:	d402      	bmi.n	8005480 <_printf_i+0x188>
 800547a:	065f      	lsls	r7, r3, #25
 800547c:	bf48      	it	mi
 800547e:	b2ad      	uxthmi	r5, r5
 8005480:	6031      	str	r1, [r6, #0]
 8005482:	07d9      	lsls	r1, r3, #31
 8005484:	bf44      	itt	mi
 8005486:	f043 0320 	orrmi.w	r3, r3, #32
 800548a:	6023      	strmi	r3, [r4, #0]
 800548c:	b11d      	cbz	r5, 8005496 <_printf_i+0x19e>
 800548e:	2310      	movs	r3, #16
 8005490:	e7ac      	b.n	80053ec <_printf_i+0xf4>
 8005492:	4827      	ldr	r0, [pc, #156]	@ (8005530 <_printf_i+0x238>)
 8005494:	e7e9      	b.n	800546a <_printf_i+0x172>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	f023 0320 	bic.w	r3, r3, #32
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	e7f6      	b.n	800548e <_printf_i+0x196>
 80054a0:	4616      	mov	r6, r2
 80054a2:	e7bd      	b.n	8005420 <_printf_i+0x128>
 80054a4:	6833      	ldr	r3, [r6, #0]
 80054a6:	6825      	ldr	r5, [r4, #0]
 80054a8:	6961      	ldr	r1, [r4, #20]
 80054aa:	1d18      	adds	r0, r3, #4
 80054ac:	6030      	str	r0, [r6, #0]
 80054ae:	062e      	lsls	r6, r5, #24
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	d501      	bpl.n	80054b8 <_printf_i+0x1c0>
 80054b4:	6019      	str	r1, [r3, #0]
 80054b6:	e002      	b.n	80054be <_printf_i+0x1c6>
 80054b8:	0668      	lsls	r0, r5, #25
 80054ba:	d5fb      	bpl.n	80054b4 <_printf_i+0x1bc>
 80054bc:	8019      	strh	r1, [r3, #0]
 80054be:	2300      	movs	r3, #0
 80054c0:	6123      	str	r3, [r4, #16]
 80054c2:	4616      	mov	r6, r2
 80054c4:	e7bc      	b.n	8005440 <_printf_i+0x148>
 80054c6:	6833      	ldr	r3, [r6, #0]
 80054c8:	1d1a      	adds	r2, r3, #4
 80054ca:	6032      	str	r2, [r6, #0]
 80054cc:	681e      	ldr	r6, [r3, #0]
 80054ce:	6862      	ldr	r2, [r4, #4]
 80054d0:	2100      	movs	r1, #0
 80054d2:	4630      	mov	r0, r6
 80054d4:	f7fa ff04 	bl	80002e0 <memchr>
 80054d8:	b108      	cbz	r0, 80054de <_printf_i+0x1e6>
 80054da:	1b80      	subs	r0, r0, r6
 80054dc:	6060      	str	r0, [r4, #4]
 80054de:	6863      	ldr	r3, [r4, #4]
 80054e0:	6123      	str	r3, [r4, #16]
 80054e2:	2300      	movs	r3, #0
 80054e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054e8:	e7aa      	b.n	8005440 <_printf_i+0x148>
 80054ea:	6923      	ldr	r3, [r4, #16]
 80054ec:	4632      	mov	r2, r6
 80054ee:	4649      	mov	r1, r9
 80054f0:	4640      	mov	r0, r8
 80054f2:	47d0      	blx	sl
 80054f4:	3001      	adds	r0, #1
 80054f6:	d0ad      	beq.n	8005454 <_printf_i+0x15c>
 80054f8:	6823      	ldr	r3, [r4, #0]
 80054fa:	079b      	lsls	r3, r3, #30
 80054fc:	d413      	bmi.n	8005526 <_printf_i+0x22e>
 80054fe:	68e0      	ldr	r0, [r4, #12]
 8005500:	9b03      	ldr	r3, [sp, #12]
 8005502:	4298      	cmp	r0, r3
 8005504:	bfb8      	it	lt
 8005506:	4618      	movlt	r0, r3
 8005508:	e7a6      	b.n	8005458 <_printf_i+0x160>
 800550a:	2301      	movs	r3, #1
 800550c:	4632      	mov	r2, r6
 800550e:	4649      	mov	r1, r9
 8005510:	4640      	mov	r0, r8
 8005512:	47d0      	blx	sl
 8005514:	3001      	adds	r0, #1
 8005516:	d09d      	beq.n	8005454 <_printf_i+0x15c>
 8005518:	3501      	adds	r5, #1
 800551a:	68e3      	ldr	r3, [r4, #12]
 800551c:	9903      	ldr	r1, [sp, #12]
 800551e:	1a5b      	subs	r3, r3, r1
 8005520:	42ab      	cmp	r3, r5
 8005522:	dcf2      	bgt.n	800550a <_printf_i+0x212>
 8005524:	e7eb      	b.n	80054fe <_printf_i+0x206>
 8005526:	2500      	movs	r5, #0
 8005528:	f104 0619 	add.w	r6, r4, #25
 800552c:	e7f5      	b.n	800551a <_printf_i+0x222>
 800552e:	bf00      	nop
 8005530:	08005d51 	.word	0x08005d51
 8005534:	08005d62 	.word	0x08005d62

08005538 <__sflush_r>:
 8005538:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800553c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005540:	0716      	lsls	r6, r2, #28
 8005542:	4605      	mov	r5, r0
 8005544:	460c      	mov	r4, r1
 8005546:	d454      	bmi.n	80055f2 <__sflush_r+0xba>
 8005548:	684b      	ldr	r3, [r1, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	dc02      	bgt.n	8005554 <__sflush_r+0x1c>
 800554e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	dd48      	ble.n	80055e6 <__sflush_r+0xae>
 8005554:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005556:	2e00      	cmp	r6, #0
 8005558:	d045      	beq.n	80055e6 <__sflush_r+0xae>
 800555a:	2300      	movs	r3, #0
 800555c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005560:	682f      	ldr	r7, [r5, #0]
 8005562:	6a21      	ldr	r1, [r4, #32]
 8005564:	602b      	str	r3, [r5, #0]
 8005566:	d030      	beq.n	80055ca <__sflush_r+0x92>
 8005568:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	0759      	lsls	r1, r3, #29
 800556e:	d505      	bpl.n	800557c <__sflush_r+0x44>
 8005570:	6863      	ldr	r3, [r4, #4]
 8005572:	1ad2      	subs	r2, r2, r3
 8005574:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005576:	b10b      	cbz	r3, 800557c <__sflush_r+0x44>
 8005578:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800557a:	1ad2      	subs	r2, r2, r3
 800557c:	2300      	movs	r3, #0
 800557e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005580:	6a21      	ldr	r1, [r4, #32]
 8005582:	4628      	mov	r0, r5
 8005584:	47b0      	blx	r6
 8005586:	1c43      	adds	r3, r0, #1
 8005588:	89a3      	ldrh	r3, [r4, #12]
 800558a:	d106      	bne.n	800559a <__sflush_r+0x62>
 800558c:	6829      	ldr	r1, [r5, #0]
 800558e:	291d      	cmp	r1, #29
 8005590:	d82b      	bhi.n	80055ea <__sflush_r+0xb2>
 8005592:	4a2a      	ldr	r2, [pc, #168]	@ (800563c <__sflush_r+0x104>)
 8005594:	410a      	asrs	r2, r1
 8005596:	07d6      	lsls	r6, r2, #31
 8005598:	d427      	bmi.n	80055ea <__sflush_r+0xb2>
 800559a:	2200      	movs	r2, #0
 800559c:	6062      	str	r2, [r4, #4]
 800559e:	04d9      	lsls	r1, r3, #19
 80055a0:	6922      	ldr	r2, [r4, #16]
 80055a2:	6022      	str	r2, [r4, #0]
 80055a4:	d504      	bpl.n	80055b0 <__sflush_r+0x78>
 80055a6:	1c42      	adds	r2, r0, #1
 80055a8:	d101      	bne.n	80055ae <__sflush_r+0x76>
 80055aa:	682b      	ldr	r3, [r5, #0]
 80055ac:	b903      	cbnz	r3, 80055b0 <__sflush_r+0x78>
 80055ae:	6560      	str	r0, [r4, #84]	@ 0x54
 80055b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055b2:	602f      	str	r7, [r5, #0]
 80055b4:	b1b9      	cbz	r1, 80055e6 <__sflush_r+0xae>
 80055b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055ba:	4299      	cmp	r1, r3
 80055bc:	d002      	beq.n	80055c4 <__sflush_r+0x8c>
 80055be:	4628      	mov	r0, r5
 80055c0:	f7ff fbf2 	bl	8004da8 <_free_r>
 80055c4:	2300      	movs	r3, #0
 80055c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80055c8:	e00d      	b.n	80055e6 <__sflush_r+0xae>
 80055ca:	2301      	movs	r3, #1
 80055cc:	4628      	mov	r0, r5
 80055ce:	47b0      	blx	r6
 80055d0:	4602      	mov	r2, r0
 80055d2:	1c50      	adds	r0, r2, #1
 80055d4:	d1c9      	bne.n	800556a <__sflush_r+0x32>
 80055d6:	682b      	ldr	r3, [r5, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0c6      	beq.n	800556a <__sflush_r+0x32>
 80055dc:	2b1d      	cmp	r3, #29
 80055de:	d001      	beq.n	80055e4 <__sflush_r+0xac>
 80055e0:	2b16      	cmp	r3, #22
 80055e2:	d11e      	bne.n	8005622 <__sflush_r+0xea>
 80055e4:	602f      	str	r7, [r5, #0]
 80055e6:	2000      	movs	r0, #0
 80055e8:	e022      	b.n	8005630 <__sflush_r+0xf8>
 80055ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055ee:	b21b      	sxth	r3, r3
 80055f0:	e01b      	b.n	800562a <__sflush_r+0xf2>
 80055f2:	690f      	ldr	r7, [r1, #16]
 80055f4:	2f00      	cmp	r7, #0
 80055f6:	d0f6      	beq.n	80055e6 <__sflush_r+0xae>
 80055f8:	0793      	lsls	r3, r2, #30
 80055fa:	680e      	ldr	r6, [r1, #0]
 80055fc:	bf08      	it	eq
 80055fe:	694b      	ldreq	r3, [r1, #20]
 8005600:	600f      	str	r7, [r1, #0]
 8005602:	bf18      	it	ne
 8005604:	2300      	movne	r3, #0
 8005606:	eba6 0807 	sub.w	r8, r6, r7
 800560a:	608b      	str	r3, [r1, #8]
 800560c:	f1b8 0f00 	cmp.w	r8, #0
 8005610:	dde9      	ble.n	80055e6 <__sflush_r+0xae>
 8005612:	6a21      	ldr	r1, [r4, #32]
 8005614:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005616:	4643      	mov	r3, r8
 8005618:	463a      	mov	r2, r7
 800561a:	4628      	mov	r0, r5
 800561c:	47b0      	blx	r6
 800561e:	2800      	cmp	r0, #0
 8005620:	dc08      	bgt.n	8005634 <__sflush_r+0xfc>
 8005622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800562a:	81a3      	strh	r3, [r4, #12]
 800562c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005634:	4407      	add	r7, r0
 8005636:	eba8 0800 	sub.w	r8, r8, r0
 800563a:	e7e7      	b.n	800560c <__sflush_r+0xd4>
 800563c:	dfbffffe 	.word	0xdfbffffe

08005640 <_fflush_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	690b      	ldr	r3, [r1, #16]
 8005644:	4605      	mov	r5, r0
 8005646:	460c      	mov	r4, r1
 8005648:	b913      	cbnz	r3, 8005650 <_fflush_r+0x10>
 800564a:	2500      	movs	r5, #0
 800564c:	4628      	mov	r0, r5
 800564e:	bd38      	pop	{r3, r4, r5, pc}
 8005650:	b118      	cbz	r0, 800565a <_fflush_r+0x1a>
 8005652:	6a03      	ldr	r3, [r0, #32]
 8005654:	b90b      	cbnz	r3, 800565a <_fflush_r+0x1a>
 8005656:	f7ff fa8b 	bl	8004b70 <__sinit>
 800565a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0f3      	beq.n	800564a <_fflush_r+0xa>
 8005662:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005664:	07d0      	lsls	r0, r2, #31
 8005666:	d404      	bmi.n	8005672 <_fflush_r+0x32>
 8005668:	0599      	lsls	r1, r3, #22
 800566a:	d402      	bmi.n	8005672 <_fflush_r+0x32>
 800566c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800566e:	f7ff fb7c 	bl	8004d6a <__retarget_lock_acquire_recursive>
 8005672:	4628      	mov	r0, r5
 8005674:	4621      	mov	r1, r4
 8005676:	f7ff ff5f 	bl	8005538 <__sflush_r>
 800567a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800567c:	07da      	lsls	r2, r3, #31
 800567e:	4605      	mov	r5, r0
 8005680:	d4e4      	bmi.n	800564c <_fflush_r+0xc>
 8005682:	89a3      	ldrh	r3, [r4, #12]
 8005684:	059b      	lsls	r3, r3, #22
 8005686:	d4e1      	bmi.n	800564c <_fflush_r+0xc>
 8005688:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800568a:	f7ff fb6f 	bl	8004d6c <__retarget_lock_release_recursive>
 800568e:	e7dd      	b.n	800564c <_fflush_r+0xc>

08005690 <__swbuf_r>:
 8005690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005692:	460e      	mov	r6, r1
 8005694:	4614      	mov	r4, r2
 8005696:	4605      	mov	r5, r0
 8005698:	b118      	cbz	r0, 80056a2 <__swbuf_r+0x12>
 800569a:	6a03      	ldr	r3, [r0, #32]
 800569c:	b90b      	cbnz	r3, 80056a2 <__swbuf_r+0x12>
 800569e:	f7ff fa67 	bl	8004b70 <__sinit>
 80056a2:	69a3      	ldr	r3, [r4, #24]
 80056a4:	60a3      	str	r3, [r4, #8]
 80056a6:	89a3      	ldrh	r3, [r4, #12]
 80056a8:	071a      	lsls	r2, r3, #28
 80056aa:	d501      	bpl.n	80056b0 <__swbuf_r+0x20>
 80056ac:	6923      	ldr	r3, [r4, #16]
 80056ae:	b943      	cbnz	r3, 80056c2 <__swbuf_r+0x32>
 80056b0:	4621      	mov	r1, r4
 80056b2:	4628      	mov	r0, r5
 80056b4:	f000 f82a 	bl	800570c <__swsetup_r>
 80056b8:	b118      	cbz	r0, 80056c2 <__swbuf_r+0x32>
 80056ba:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80056be:	4638      	mov	r0, r7
 80056c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056c2:	6823      	ldr	r3, [r4, #0]
 80056c4:	6922      	ldr	r2, [r4, #16]
 80056c6:	1a98      	subs	r0, r3, r2
 80056c8:	6963      	ldr	r3, [r4, #20]
 80056ca:	b2f6      	uxtb	r6, r6
 80056cc:	4283      	cmp	r3, r0
 80056ce:	4637      	mov	r7, r6
 80056d0:	dc05      	bgt.n	80056de <__swbuf_r+0x4e>
 80056d2:	4621      	mov	r1, r4
 80056d4:	4628      	mov	r0, r5
 80056d6:	f7ff ffb3 	bl	8005640 <_fflush_r>
 80056da:	2800      	cmp	r0, #0
 80056dc:	d1ed      	bne.n	80056ba <__swbuf_r+0x2a>
 80056de:	68a3      	ldr	r3, [r4, #8]
 80056e0:	3b01      	subs	r3, #1
 80056e2:	60a3      	str	r3, [r4, #8]
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	6022      	str	r2, [r4, #0]
 80056ea:	701e      	strb	r6, [r3, #0]
 80056ec:	6962      	ldr	r2, [r4, #20]
 80056ee:	1c43      	adds	r3, r0, #1
 80056f0:	429a      	cmp	r2, r3
 80056f2:	d004      	beq.n	80056fe <__swbuf_r+0x6e>
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	07db      	lsls	r3, r3, #31
 80056f8:	d5e1      	bpl.n	80056be <__swbuf_r+0x2e>
 80056fa:	2e0a      	cmp	r6, #10
 80056fc:	d1df      	bne.n	80056be <__swbuf_r+0x2e>
 80056fe:	4621      	mov	r1, r4
 8005700:	4628      	mov	r0, r5
 8005702:	f7ff ff9d 	bl	8005640 <_fflush_r>
 8005706:	2800      	cmp	r0, #0
 8005708:	d0d9      	beq.n	80056be <__swbuf_r+0x2e>
 800570a:	e7d6      	b.n	80056ba <__swbuf_r+0x2a>

0800570c <__swsetup_r>:
 800570c:	b538      	push	{r3, r4, r5, lr}
 800570e:	4b29      	ldr	r3, [pc, #164]	@ (80057b4 <__swsetup_r+0xa8>)
 8005710:	4605      	mov	r5, r0
 8005712:	6818      	ldr	r0, [r3, #0]
 8005714:	460c      	mov	r4, r1
 8005716:	b118      	cbz	r0, 8005720 <__swsetup_r+0x14>
 8005718:	6a03      	ldr	r3, [r0, #32]
 800571a:	b90b      	cbnz	r3, 8005720 <__swsetup_r+0x14>
 800571c:	f7ff fa28 	bl	8004b70 <__sinit>
 8005720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005724:	0719      	lsls	r1, r3, #28
 8005726:	d422      	bmi.n	800576e <__swsetup_r+0x62>
 8005728:	06da      	lsls	r2, r3, #27
 800572a:	d407      	bmi.n	800573c <__swsetup_r+0x30>
 800572c:	2209      	movs	r2, #9
 800572e:	602a      	str	r2, [r5, #0]
 8005730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005734:	81a3      	strh	r3, [r4, #12]
 8005736:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800573a:	e033      	b.n	80057a4 <__swsetup_r+0x98>
 800573c:	0758      	lsls	r0, r3, #29
 800573e:	d512      	bpl.n	8005766 <__swsetup_r+0x5a>
 8005740:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005742:	b141      	cbz	r1, 8005756 <__swsetup_r+0x4a>
 8005744:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005748:	4299      	cmp	r1, r3
 800574a:	d002      	beq.n	8005752 <__swsetup_r+0x46>
 800574c:	4628      	mov	r0, r5
 800574e:	f7ff fb2b 	bl	8004da8 <_free_r>
 8005752:	2300      	movs	r3, #0
 8005754:	6363      	str	r3, [r4, #52]	@ 0x34
 8005756:	89a3      	ldrh	r3, [r4, #12]
 8005758:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800575c:	81a3      	strh	r3, [r4, #12]
 800575e:	2300      	movs	r3, #0
 8005760:	6063      	str	r3, [r4, #4]
 8005762:	6923      	ldr	r3, [r4, #16]
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	89a3      	ldrh	r3, [r4, #12]
 8005768:	f043 0308 	orr.w	r3, r3, #8
 800576c:	81a3      	strh	r3, [r4, #12]
 800576e:	6923      	ldr	r3, [r4, #16]
 8005770:	b94b      	cbnz	r3, 8005786 <__swsetup_r+0x7a>
 8005772:	89a3      	ldrh	r3, [r4, #12]
 8005774:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800577c:	d003      	beq.n	8005786 <__swsetup_r+0x7a>
 800577e:	4621      	mov	r1, r4
 8005780:	4628      	mov	r0, r5
 8005782:	f000 f893 	bl	80058ac <__smakebuf_r>
 8005786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800578a:	f013 0201 	ands.w	r2, r3, #1
 800578e:	d00a      	beq.n	80057a6 <__swsetup_r+0x9a>
 8005790:	2200      	movs	r2, #0
 8005792:	60a2      	str	r2, [r4, #8]
 8005794:	6962      	ldr	r2, [r4, #20]
 8005796:	4252      	negs	r2, r2
 8005798:	61a2      	str	r2, [r4, #24]
 800579a:	6922      	ldr	r2, [r4, #16]
 800579c:	b942      	cbnz	r2, 80057b0 <__swsetup_r+0xa4>
 800579e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057a2:	d1c5      	bne.n	8005730 <__swsetup_r+0x24>
 80057a4:	bd38      	pop	{r3, r4, r5, pc}
 80057a6:	0799      	lsls	r1, r3, #30
 80057a8:	bf58      	it	pl
 80057aa:	6962      	ldrpl	r2, [r4, #20]
 80057ac:	60a2      	str	r2, [r4, #8]
 80057ae:	e7f4      	b.n	800579a <__swsetup_r+0x8e>
 80057b0:	2000      	movs	r0, #0
 80057b2:	e7f7      	b.n	80057a4 <__swsetup_r+0x98>
 80057b4:	2000002c 	.word	0x2000002c

080057b8 <_raise_r>:
 80057b8:	291f      	cmp	r1, #31
 80057ba:	b538      	push	{r3, r4, r5, lr}
 80057bc:	4605      	mov	r5, r0
 80057be:	460c      	mov	r4, r1
 80057c0:	d904      	bls.n	80057cc <_raise_r+0x14>
 80057c2:	2316      	movs	r3, #22
 80057c4:	6003      	str	r3, [r0, #0]
 80057c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80057ca:	bd38      	pop	{r3, r4, r5, pc}
 80057cc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80057ce:	b112      	cbz	r2, 80057d6 <_raise_r+0x1e>
 80057d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80057d4:	b94b      	cbnz	r3, 80057ea <_raise_r+0x32>
 80057d6:	4628      	mov	r0, r5
 80057d8:	f000 f830 	bl	800583c <_getpid_r>
 80057dc:	4622      	mov	r2, r4
 80057de:	4601      	mov	r1, r0
 80057e0:	4628      	mov	r0, r5
 80057e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057e6:	f000 b817 	b.w	8005818 <_kill_r>
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d00a      	beq.n	8005804 <_raise_r+0x4c>
 80057ee:	1c59      	adds	r1, r3, #1
 80057f0:	d103      	bne.n	80057fa <_raise_r+0x42>
 80057f2:	2316      	movs	r3, #22
 80057f4:	6003      	str	r3, [r0, #0]
 80057f6:	2001      	movs	r0, #1
 80057f8:	e7e7      	b.n	80057ca <_raise_r+0x12>
 80057fa:	2100      	movs	r1, #0
 80057fc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005800:	4620      	mov	r0, r4
 8005802:	4798      	blx	r3
 8005804:	2000      	movs	r0, #0
 8005806:	e7e0      	b.n	80057ca <_raise_r+0x12>

08005808 <raise>:
 8005808:	4b02      	ldr	r3, [pc, #8]	@ (8005814 <raise+0xc>)
 800580a:	4601      	mov	r1, r0
 800580c:	6818      	ldr	r0, [r3, #0]
 800580e:	f7ff bfd3 	b.w	80057b8 <_raise_r>
 8005812:	bf00      	nop
 8005814:	2000002c 	.word	0x2000002c

08005818 <_kill_r>:
 8005818:	b538      	push	{r3, r4, r5, lr}
 800581a:	4d07      	ldr	r5, [pc, #28]	@ (8005838 <_kill_r+0x20>)
 800581c:	2300      	movs	r3, #0
 800581e:	4604      	mov	r4, r0
 8005820:	4608      	mov	r0, r1
 8005822:	4611      	mov	r1, r2
 8005824:	602b      	str	r3, [r5, #0]
 8005826:	f000 f8bf 	bl	80059a8 <_kill>
 800582a:	1c43      	adds	r3, r0, #1
 800582c:	d102      	bne.n	8005834 <_kill_r+0x1c>
 800582e:	682b      	ldr	r3, [r5, #0]
 8005830:	b103      	cbz	r3, 8005834 <_kill_r+0x1c>
 8005832:	6023      	str	r3, [r4, #0]
 8005834:	bd38      	pop	{r3, r4, r5, pc}
 8005836:	bf00      	nop
 8005838:	200051a4 	.word	0x200051a4

0800583c <_getpid_r>:
 800583c:	f000 b8a4 	b.w	8005988 <_getpid>

08005840 <_sbrk_r>:
 8005840:	b538      	push	{r3, r4, r5, lr}
 8005842:	4d06      	ldr	r5, [pc, #24]	@ (800585c <_sbrk_r+0x1c>)
 8005844:	2300      	movs	r3, #0
 8005846:	4604      	mov	r4, r0
 8005848:	4608      	mov	r0, r1
 800584a:	602b      	str	r3, [r5, #0]
 800584c:	f000 f8c4 	bl	80059d8 <_sbrk>
 8005850:	1c43      	adds	r3, r0, #1
 8005852:	d102      	bne.n	800585a <_sbrk_r+0x1a>
 8005854:	682b      	ldr	r3, [r5, #0]
 8005856:	b103      	cbz	r3, 800585a <_sbrk_r+0x1a>
 8005858:	6023      	str	r3, [r4, #0]
 800585a:	bd38      	pop	{r3, r4, r5, pc}
 800585c:	200051a4 	.word	0x200051a4

08005860 <__swhatbuf_r>:
 8005860:	b570      	push	{r4, r5, r6, lr}
 8005862:	460c      	mov	r4, r1
 8005864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005868:	2900      	cmp	r1, #0
 800586a:	b096      	sub	sp, #88	@ 0x58
 800586c:	4615      	mov	r5, r2
 800586e:	461e      	mov	r6, r3
 8005870:	da0d      	bge.n	800588e <__swhatbuf_r+0x2e>
 8005872:	89a3      	ldrh	r3, [r4, #12]
 8005874:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	bf14      	ite	ne
 800587e:	2340      	movne	r3, #64	@ 0x40
 8005880:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005884:	2000      	movs	r0, #0
 8005886:	6031      	str	r1, [r6, #0]
 8005888:	602b      	str	r3, [r5, #0]
 800588a:	b016      	add	sp, #88	@ 0x58
 800588c:	bd70      	pop	{r4, r5, r6, pc}
 800588e:	466a      	mov	r2, sp
 8005890:	f000 f848 	bl	8005924 <_fstat_r>
 8005894:	2800      	cmp	r0, #0
 8005896:	dbec      	blt.n	8005872 <__swhatbuf_r+0x12>
 8005898:	9901      	ldr	r1, [sp, #4]
 800589a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800589e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80058a2:	4259      	negs	r1, r3
 80058a4:	4159      	adcs	r1, r3
 80058a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80058aa:	e7eb      	b.n	8005884 <__swhatbuf_r+0x24>

080058ac <__smakebuf_r>:
 80058ac:	898b      	ldrh	r3, [r1, #12]
 80058ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058b0:	079d      	lsls	r5, r3, #30
 80058b2:	4606      	mov	r6, r0
 80058b4:	460c      	mov	r4, r1
 80058b6:	d507      	bpl.n	80058c8 <__smakebuf_r+0x1c>
 80058b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80058bc:	6023      	str	r3, [r4, #0]
 80058be:	6123      	str	r3, [r4, #16]
 80058c0:	2301      	movs	r3, #1
 80058c2:	6163      	str	r3, [r4, #20]
 80058c4:	b003      	add	sp, #12
 80058c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058c8:	ab01      	add	r3, sp, #4
 80058ca:	466a      	mov	r2, sp
 80058cc:	f7ff ffc8 	bl	8005860 <__swhatbuf_r>
 80058d0:	9f00      	ldr	r7, [sp, #0]
 80058d2:	4605      	mov	r5, r0
 80058d4:	4639      	mov	r1, r7
 80058d6:	4630      	mov	r0, r6
 80058d8:	f7ff fad2 	bl	8004e80 <_malloc_r>
 80058dc:	b948      	cbnz	r0, 80058f2 <__smakebuf_r+0x46>
 80058de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058e2:	059a      	lsls	r2, r3, #22
 80058e4:	d4ee      	bmi.n	80058c4 <__smakebuf_r+0x18>
 80058e6:	f023 0303 	bic.w	r3, r3, #3
 80058ea:	f043 0302 	orr.w	r3, r3, #2
 80058ee:	81a3      	strh	r3, [r4, #12]
 80058f0:	e7e2      	b.n	80058b8 <__smakebuf_r+0xc>
 80058f2:	89a3      	ldrh	r3, [r4, #12]
 80058f4:	6020      	str	r0, [r4, #0]
 80058f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058fa:	81a3      	strh	r3, [r4, #12]
 80058fc:	9b01      	ldr	r3, [sp, #4]
 80058fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005902:	b15b      	cbz	r3, 800591c <__smakebuf_r+0x70>
 8005904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005908:	4630      	mov	r0, r6
 800590a:	f000 f81d 	bl	8005948 <_isatty_r>
 800590e:	b128      	cbz	r0, 800591c <__smakebuf_r+0x70>
 8005910:	89a3      	ldrh	r3, [r4, #12]
 8005912:	f023 0303 	bic.w	r3, r3, #3
 8005916:	f043 0301 	orr.w	r3, r3, #1
 800591a:	81a3      	strh	r3, [r4, #12]
 800591c:	89a3      	ldrh	r3, [r4, #12]
 800591e:	431d      	orrs	r5, r3
 8005920:	81a5      	strh	r5, [r4, #12]
 8005922:	e7cf      	b.n	80058c4 <__smakebuf_r+0x18>

08005924 <_fstat_r>:
 8005924:	b538      	push	{r3, r4, r5, lr}
 8005926:	4d07      	ldr	r5, [pc, #28]	@ (8005944 <_fstat_r+0x20>)
 8005928:	2300      	movs	r3, #0
 800592a:	4604      	mov	r4, r0
 800592c:	4608      	mov	r0, r1
 800592e:	4611      	mov	r1, r2
 8005930:	602b      	str	r3, [r5, #0]
 8005932:	f000 f821 	bl	8005978 <_fstat>
 8005936:	1c43      	adds	r3, r0, #1
 8005938:	d102      	bne.n	8005940 <_fstat_r+0x1c>
 800593a:	682b      	ldr	r3, [r5, #0]
 800593c:	b103      	cbz	r3, 8005940 <_fstat_r+0x1c>
 800593e:	6023      	str	r3, [r4, #0]
 8005940:	bd38      	pop	{r3, r4, r5, pc}
 8005942:	bf00      	nop
 8005944:	200051a4 	.word	0x200051a4

08005948 <_isatty_r>:
 8005948:	b538      	push	{r3, r4, r5, lr}
 800594a:	4d06      	ldr	r5, [pc, #24]	@ (8005964 <_isatty_r+0x1c>)
 800594c:	2300      	movs	r3, #0
 800594e:	4604      	mov	r4, r0
 8005950:	4608      	mov	r0, r1
 8005952:	602b      	str	r3, [r5, #0]
 8005954:	f000 f820 	bl	8005998 <_isatty>
 8005958:	1c43      	adds	r3, r0, #1
 800595a:	d102      	bne.n	8005962 <_isatty_r+0x1a>
 800595c:	682b      	ldr	r3, [r5, #0]
 800595e:	b103      	cbz	r3, 8005962 <_isatty_r+0x1a>
 8005960:	6023      	str	r3, [r4, #0]
 8005962:	bd38      	pop	{r3, r4, r5, pc}
 8005964:	200051a4 	.word	0x200051a4

08005968 <_close>:
 8005968:	4b02      	ldr	r3, [pc, #8]	@ (8005974 <_close+0xc>)
 800596a:	2258      	movs	r2, #88	@ 0x58
 800596c:	601a      	str	r2, [r3, #0]
 800596e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005972:	4770      	bx	lr
 8005974:	200051a4 	.word	0x200051a4

08005978 <_fstat>:
 8005978:	4b02      	ldr	r3, [pc, #8]	@ (8005984 <_fstat+0xc>)
 800597a:	2258      	movs	r2, #88	@ 0x58
 800597c:	601a      	str	r2, [r3, #0]
 800597e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005982:	4770      	bx	lr
 8005984:	200051a4 	.word	0x200051a4

08005988 <_getpid>:
 8005988:	4b02      	ldr	r3, [pc, #8]	@ (8005994 <_getpid+0xc>)
 800598a:	2258      	movs	r2, #88	@ 0x58
 800598c:	601a      	str	r2, [r3, #0]
 800598e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005992:	4770      	bx	lr
 8005994:	200051a4 	.word	0x200051a4

08005998 <_isatty>:
 8005998:	4b02      	ldr	r3, [pc, #8]	@ (80059a4 <_isatty+0xc>)
 800599a:	2258      	movs	r2, #88	@ 0x58
 800599c:	601a      	str	r2, [r3, #0]
 800599e:	2000      	movs	r0, #0
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	200051a4 	.word	0x200051a4

080059a8 <_kill>:
 80059a8:	4b02      	ldr	r3, [pc, #8]	@ (80059b4 <_kill+0xc>)
 80059aa:	2258      	movs	r2, #88	@ 0x58
 80059ac:	601a      	str	r2, [r3, #0]
 80059ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059b2:	4770      	bx	lr
 80059b4:	200051a4 	.word	0x200051a4

080059b8 <_lseek>:
 80059b8:	4b02      	ldr	r3, [pc, #8]	@ (80059c4 <_lseek+0xc>)
 80059ba:	2258      	movs	r2, #88	@ 0x58
 80059bc:	601a      	str	r2, [r3, #0]
 80059be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059c2:	4770      	bx	lr
 80059c4:	200051a4 	.word	0x200051a4

080059c8 <_read>:
 80059c8:	4b02      	ldr	r3, [pc, #8]	@ (80059d4 <_read+0xc>)
 80059ca:	2258      	movs	r2, #88	@ 0x58
 80059cc:	601a      	str	r2, [r3, #0]
 80059ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059d2:	4770      	bx	lr
 80059d4:	200051a4 	.word	0x200051a4

080059d8 <_sbrk>:
 80059d8:	4a04      	ldr	r2, [pc, #16]	@ (80059ec <_sbrk+0x14>)
 80059da:	6811      	ldr	r1, [r2, #0]
 80059dc:	4603      	mov	r3, r0
 80059de:	b909      	cbnz	r1, 80059e4 <_sbrk+0xc>
 80059e0:	4903      	ldr	r1, [pc, #12]	@ (80059f0 <_sbrk+0x18>)
 80059e2:	6011      	str	r1, [r2, #0]
 80059e4:	6810      	ldr	r0, [r2, #0]
 80059e6:	4403      	add	r3, r0
 80059e8:	6013      	str	r3, [r2, #0]
 80059ea:	4770      	bx	lr
 80059ec:	200051b4 	.word	0x200051b4
 80059f0:	200051b8 	.word	0x200051b8

080059f4 <_exit>:
 80059f4:	e7fe      	b.n	80059f4 <_exit>
	...

080059f8 <_init>:
 80059f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fa:	bf00      	nop
 80059fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059fe:	bc08      	pop	{r3}
 8005a00:	469e      	mov	lr, r3
 8005a02:	4770      	bx	lr

08005a04 <_fini>:
 8005a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a06:	bf00      	nop
 8005a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a0a:	bc08      	pop	{r3}
 8005a0c:	469e      	mov	lr, r3
 8005a0e:	4770      	bx	lr
