set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "FPGAFANATIC_rom.sv"]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "FPGAFANATIC_palette.sv"]
set_global_assignment -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "FPGAFANATIC_example.sv"]
