// Seed: 3271835177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input wor id_13,
    input wand id_14,
    output supply1 id_15,
    input uwire id_16,
    output wor id_17,
    input tri0 id_18,
    input tri id_19,
    input supply1 id_20
);
  logic [1 : ""] id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
