From be45b9853bd0e0c3d0741d34e7ba0dd346f440a5 Mon Sep 17 00:00:00 2001
From: Zbyszek Tuchewicz <zbyszekt@aldec.com>
Date: Wed, 20 Jan 2021 16:23:56 +0100
Subject: [PATCH] support for TySOM-3/TySOM-3A

---
 arch/arm/dts/Makefile             |   4 +-
 arch/arm/dts/zynqmp-tysom-3.dts   | 241 ++++++++++++++++++++++++++++++++++++
 arch/arm/dts/zynqmp-tysom-3a.dts  | 251 ++++++++++++++++++++++++++++++++++++++
 configs/zynqmp_tysom_3_defconfig  | 151 +++++++++++++++++++++++
 configs/zynqmp_tysom_3a_defconfig | 151 +++++++++++++++++++++++
 5 files changed, 797 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/dts/zynqmp-tysom-3.dts
 create mode 100644 arch/arm/dts/zynqmp-tysom-3a.dts
 create mode 100644 configs/zynqmp_tysom_3_defconfig
 create mode 100644 configs/zynqmp_tysom_3a_defconfig

diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 304fbd2..6a3e5fc 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -308,7 +308,9 @@ dtb-$(CONFIG_ARCH_ZYNQMP) += \
 	zynqmp-zc1751-xm016-dc2.dtb		\
 	zynqmp-zc1751-xm017-dc3.dtb		\
 	zynqmp-zc1751-xm018-dc4.dtb		\
-	zynqmp-zc1751-xm019-dc5.dtb
+	zynqmp-zc1751-xm019-dc5.dtb		\
+	zynqmp-tysom-3.dtb				\
+	zynqmp-tysom-3a.dtb
 dtb-$(CONFIG_ARCH_VERSAL) += \
 	versal-mini.dtb \
 	versal-mini-emmc0.dtb \
diff --git a/arch/arm/dts/zynqmp-tysom-3.dts b/arch/arm/dts/zynqmp-tysom-3.dts
new file mode 100644
index 0000000..d8f074f
--- /dev/null
+++ b/arch/arm/dts/zynqmp-tysom-3.dts
@@ -0,0 +1,241 @@
+/*
+* Aldec TySOM-3-ZU7 board DTS
+*
+* Copyright (C) 2016 Aldec, Inc.
+*
+* SPDX-License-Identifier:	GPL-2.0+
+*/
+
+/dts-v1/;
+
+#include "zynqmp.dtsi"
+#include "zynqmp-clk-ccf.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
+#include <dt-bindings/phy/phy.h>
+
+/ {
+    model = "TySOM-3";
+    compatible = "aldec,zynqmp-tysom-3", "xlnx,zynqmp";
+
+    aliases {
+        ethernet0 = &gem2;
+        ethernet1 = &gem3;
+        serial0 = &uart1;
+        mmc0 = &sdhci1;
+        i2c0 = &i2c0;
+        spi0 = &qspi;
+    };
+
+    chosen {
+        bootargs = "earlycon clk_ignore_unused";
+        stdout-path = "serial0:115200n8";
+    };
+
+    memory@0 {
+        device_type = "memory";
+        reg = <0x0 0x0 0x0 0x7ff00000>, <0x00000008 0x00000000 0x00000001 0x80000000>;
+    };
+
+};
+
+
+&sdhci0 {
+    status = "disabled";
+    clock-frequency = <100000000>;
+    xlnx,mio_bank = <0x1>;
+    no-1-8-v;
+
+};
+
+&sdhci1 {
+    status = "okay";
+    clock-frequency = <100000000>;
+    xlnx,mio_bank = <0x1>;
+    no-1-8-v;
+};
+
+&gem2 {
+    status = "okay";
+    phy-handle = <&phy0>;
+    phy-mode = "rgmii-id";
+    phy-reset-gpio = <&gpio 10 1>;
+    phy-reset-duration = <2>;
+    phy-reset-active-low = <1>;
+
+    phy0: phy@9 {
+        reg = <0x9>;
+        ti,rx-internal-delay = <0x8>;
+        ti,tx-internal-delay = <0xa>;
+        ti,fifo-depth = <0x1>;
+    };
+};
+
+&gem3 {
+    status = "okay";
+    phy-handle = <&phy1>;
+    phy-mode = "rgmii-id";
+    phy-reset-gpio = <&gpio 11 1>;
+    phy-reset-duration = <2>;
+    phy-reset-active-low = <1>;
+
+    phy1: phy@9 {
+        reg = <0x9>;
+        ti,rx-internal-delay = <0x8>;
+        ti,tx-internal-delay = <0xa>;
+        ti,fifo-depth = <0x1>;
+    };
+};
+
+&gpio {
+    emio-gpio-width = <32>;
+    gpio-mask-high = <0x0>;
+    gpio-mask-low = <0x5600>;
+    status = "okay";
+};
+
+&uart1 {
+    device_type = "serial";
+    port-number = <0>;
+    status = "okay";
+    u-boot,dm-pre-reloc ;
+};
+
+&serdes {
+    status = "okay";
+};
+
+&gpu {
+    status = "okay";
+};
+
+&ams_ps {
+    status = "okay";
+};
+&ams_pl {
+    status = "okay";
+};
+
+&pss_ref_clk {
+    clock-frequency = <50000000>;
+};
+
+&pinctrl0 {
+    status = "okay";
+};
+&rtc {
+    status = "okay";
+};
+
+&nand0 {
+    u-boot,dm-pre-reloc;
+    status = "okay";
+};
+
+&qspi {
+    u-boot,dm-pre-reloc;
+    status = "okay";
+};
+
+
+&lpd_dma_chan1 {
+    status = "okay";
+};
+&lpd_dma_chan2 {
+    status = "okay";
+};
+&lpd_dma_chan3 {
+    status = "okay";
+};
+&lpd_dma_chan4 {
+    status = "okay";
+};
+&lpd_dma_chan5 {
+    status = "okay";
+};
+&lpd_dma_chan6 {
+    status = "okay";
+};
+&lpd_dma_chan7 {
+    status = "okay";
+};
+&lpd_dma_chan8 {
+    status = "okay";
+};
+&xilinx_ams {
+    status = "okay";
+};
+&fpd_dma_chan1 {
+    status = "okay";
+};
+&fpd_dma_chan2 {
+    status = "okay";
+};
+&fpd_dma_chan3 {
+    status = "okay";
+};
+&fpd_dma_chan4 {
+    status = "okay";
+};
+&fpd_dma_chan5 {
+    status = "okay";
+};
+&fpd_dma_chan6 {
+    status = "okay";
+};
+&fpd_dma_chan7 {
+    status = "okay";
+};
+&fpd_dma_chan8 {
+    status = "okay";
+};
+
+&i2c0 {
+    clock-frequency = <400000>;
+    status = "okay";
+
+    eeprom@50 {
+                compatible = "at,24c64";
+                reg = <0x50>;
+        };
+
+    si70xx: si70xx@40 {
+                compatible = "si70xx";
+                reg = <0x40>;
+        };
+
+    mma8x5x: mma8x5x@1d {
+                compatible = "mma8x5x";
+                reg = <0x1d>;
+        };
+
+    si570: clock-generator@55 {
+                #clock-cells = <0>;
+                compatible = "silabs,si570";
+                reg = <0x55>;
+                temperature-stability = <50>;
+                factory-fout = <156250000>;
+                clock-frequency = <148500000>;
+            };
+
+    ina219@80 {
+        compatible = "ti,ina219";
+        reg = <0x80>;
+        shunt-resistor = <2>;
+        };
+};
+
+&sata {
+    ceva,p0-burst-params = "/bits/ 8 <0x13 0x08 0x4A 0x06>";
+    ceva,p0-cominit-params = "/bits/ 8 <0x18 0x40 0x18 0x28>";
+    ceva,p0-comwake-params = "/bits/ 8 <0x06 0x14 0x08 0x0E>";
+    ceva,p0-retry-params = "/bits/ 16 <0x96A4 0x3FFC>";
+
+    ceva,p1-burst-params = "/bits/ 8 <0x13 0x08 0x4A 0x06>";
+    ceva,p1-cominit-params = "/bits/ 8 <0x18 0x40 0x18 0x28>";
+    ceva,p1-comwake-params = "/bits/ 8 <0x06 0x14 0x08 0x0E>";
+    ceva,p1-retry-params = "/bits/ 16 <0x96A4 0x3FFC>";
+    status = "okay";
+    phy-names = "sata-phy";
+    phys = <&lane1 1 1 1 150000000>;
+};
diff --git a/arch/arm/dts/zynqmp-tysom-3a.dts b/arch/arm/dts/zynqmp-tysom-3a.dts
new file mode 100644
index 0000000..e8bf800
--- /dev/null
+++ b/arch/arm/dts/zynqmp-tysom-3a.dts
@@ -0,0 +1,251 @@
+/*
+* Aldec TySOM-3A-ZU19EG board DTS
+*
+* Copyright (C) 2016 Aldec, Inc.
+*
+* SPDX-License-Identifier: GPL-2.0+
+*/
+
+/dts-v1/;
+
+#include "zynqmp.dtsi"
+#include "zynqmp-clk-ccf.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
+#include <dt-bindings/phy/phy.h>
+
+/ {
+    model = "TySOM-3A";
+    compatible = "aldec,zynqmp-tysom-3a", "xlnx,zynqmp";
+
+    aliases {
+        ethernet0 = &gem1;
+        ethernet1 = &gem2;
+        serial0 = &uart1;
+        serial1 = &uart0;
+        mmc0 = &sdhci1;
+        i2c0 = &i2c0;
+        spi0 = &qspi;
+    };
+
+    chosen {
+        bootargs = "earlycon clk_ignore_unused";
+        stdout-path = "serial0:115200n8";
+    };
+
+    memory {
+        device_type = "memory";
+        reg = <0x0 0x0 0x0 0x7ff00000>, <0x00000008 0x00000000 0x00000001 0x80000000>;
+    };
+
+};
+
+&sdhci0 {
+    clock-frequency = <48484364>;
+    status = "disabled";
+    xlnx,mio_bank = <0x1>;
+    no-1-8-v;
+};
+&sdhci1 {
+    clock-frequency = <96968727>;
+    status = "okay";
+    xlnx,mio_bank = <0x1>;
+    no-1-8-v;
+    disable-wp;
+    bus-width = <4>;
+};
+
+
+&gem1 {
+    phy-mode = "rgmii-id";
+    status = "okay";
+    phy-handle = <&phy1>;
+    gmii2rgmii-phy-handle = <&gmii_to_rgmii_0>;
+
+    ps7_ethernet_1_mdio: mdio {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        phy1: phy@8 {
+            device_type = "ethernet-phy";
+            reg = <0x8>;
+            ti,rx-internal-delay = <0x8>;
+            ti,tx-internal-delay = <0xa>;
+            ti,fifo-depth = <0x1>;
+        };
+        gmii_to_rgmii_0: phy@7 {
+            compatible = "xlnx,gmii-to-rgmii-1.0";
+            reg = <7>;
+            phy-handle = <&phy1>;
+        };
+    };
+};
+
+&gem2 {
+    status = "okay";
+    phy-handle = <&phy0>;
+    phy-mode = "rgmii-id";
+
+    phy0: phy@9 {
+        device_type = "ethernet-phy";
+        reg = <0x9>;
+        ti,rx-internal-delay = <0x8>;
+        ti,tx-internal-delay = <0xa>;
+        ti,fifo-depth = <0x1>;
+    };
+};
+
+&gpio {
+    emio-gpio-width = <32>;
+    gpio-mask-high = <0x0>;
+    gpio-mask-low = <0x5600>;
+    status = "okay";
+};
+
+&uart0 {
+    device_type = "serial";
+    port-number = <1>;
+    status = "okay";
+    u-boot,dm-pre-reloc ;
+};
+&uart1 {
+    device_type = "serial";
+    port-number = <0>;
+    status = "okay";
+    u-boot,dm-pre-reloc ;
+};
+
+&serdes {
+    status = "okay";
+};
+
+&gpu {
+    status = "okay";
+};
+
+&ams_ps {
+    status = "okay";
+};
+&ams_pl {
+    status = "okay";
+};
+
+&pinctrl0 {
+    status = "okay";
+};
+&rtc {
+    status = "okay";
+};
+
+
+&nand0 {
+    u-boot,dm-pre-reloc;
+    status = "okay";
+};
+
+&qspi {
+    u-boot,dm-pre-reloc;
+    status = "okay";
+};
+
+&lpd_dma_chan1 {
+    status = "okay";
+};
+&lpd_dma_chan2 {
+    status = "okay";
+};
+&lpd_dma_chan3 {
+    status = "okay";
+};
+&lpd_dma_chan4 {
+    status = "okay";
+};
+&lpd_dma_chan5 {
+    status = "okay";
+};
+&lpd_dma_chan6 {
+    status = "okay";
+};
+&lpd_dma_chan7 {
+    status = "okay";
+};
+&lpd_dma_chan8 {
+    status = "okay";
+};
+&xilinx_ams {
+    status = "okay";
+};
+&fpd_dma_chan1 {
+    status = "okay";
+};
+&fpd_dma_chan2 {
+    status = "okay";
+};
+&fpd_dma_chan3 {
+    status = "okay";
+};
+&fpd_dma_chan4 {
+    status = "okay";
+};
+&fpd_dma_chan5 {
+    status = "okay";
+};
+&fpd_dma_chan6 {
+    status = "okay";
+};
+&fpd_dma_chan7 {
+    status = "okay";
+};
+&fpd_dma_chan8 {
+    status = "okay";
+};
+
+&i2c0 {
+    clock-frequency = <400000>;
+    status = "okay";
+
+    eeprom@50 {
+        compatible = "at,24c64";
+        reg = <0x50>;
+    };
+
+    si70xx: si70xx@40 {
+        compatible = "si70xx";
+        reg = <0x40>;
+    };
+
+    mma8x5x: mma8x5x@1d {
+        compatible = "mma8x5x";
+        reg = <0x1d>;
+    };
+
+    si570: clock-generator@55 {
+        #clock-cells = <0>;
+        compatible = "silabs,si570";
+        reg = <0x55>;
+        temperature-stability = <50>;
+        factory-fout = <156250000>;
+        clock-frequency = <148500000>;
+    };
+
+    ina219@45 {
+        compatible = "ti,ina219";
+        reg = <0x45>;
+        shunt-resistor = <2>;
+    };
+};
+
+&sata {
+    status = "okay";
+    phy-names = "sata-phy";
+    phys = <&lane1 1 1 1 150000000>;
+    ceva,p0-cominit-params = /bits/ 8 <0x1B 0x4D 0x18 0x28>;
+    ceva,p0-comwake-params = /bits/ 8 <0x06 0x19 0x08 0x0E>;
+    ceva,p0-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>;
+    ceva,p0-retry-params = /bits/ 16 <0x96A4 0x3FFC>;
+
+    ceva,p1-cominit-params = /bits/ 8 <0x1B 0x4D 0x18 0x28>;
+    ceva,p1-comwake-params = /bits/ 8 <0x06 0x19 0x08 0x0E>;
+    ceva,p1-burst-params = /bits/ 8 <0x13 0x08 0x4A 0x06>;
+    ceva,p1-retry-params = /bits/ 16 <0x96A4 0x3FFC>;
+    /delete-property/iommus;
+};
diff --git a/configs/zynqmp_tysom_3_defconfig b/configs/zynqmp_tysom_3_defconfig
new file mode 100644
index 0000000..5c1921b
--- /dev/null
+++ b/configs/zynqmp_tysom_3_defconfig
@@ -0,0 +1,151 @@
+CONFIG_ARM=y
+CONFIG_POSITION_INDEPENDENT=y
+CONFIG_ARCH_ZYNQMP=y
+CONFIG_SYS_TEXT_BASE=0x8000000
+CONFIG_SYS_MALLOC_F_LEN=0x8000
+CONFIG_SPL=y
+CONFIG_DEBUG_UART_BASE=0xff010000
+CONFIG_DEBUG_UART_CLOCK=100000000
+CONFIG_SPL_SPI_FLASH_SUPPORT=y
+CONFIG_SPL_SPI_SUPPORT=y
+CONFIG_ZYNQMP_USB=y
+CONFIG_DEBUG_UART=y
+CONFIG_AHCI=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_SPL_LOAD_FIT=y
+
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="earlycon clk_ignore_unused"
+
+CONFIG_USE_PREBOOT=y
+# CONFIG_DISPLAY_CPUINFO is not set
+CONFIG_BOARD_EARLY_INIT_R=y
+CONFIG_SPL_OS_BOOT=y
+CONFIG_SPL_RAM_SUPPORT=y
+CONFIG_SPL_RAM_DEVICE=y
+CONFIG_SPL_SPI_LOAD=y
+CONFIG_SPL_ATF=y
+CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
+CONFIG_CMD_BOOTMENU=y
+CONFIG_CMD_THOR_DOWNLOAD=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_SYS_ALT_MEMTEST=y
+CONFIG_CMD_BIND=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_FPGA_LOADBP=y
+CONFIG_CMD_FPGA_LOADP=y
+CONFIG_CMD_FPGA_LOAD_SECURE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NAND_LOCK_UNLOCK=y
+CONFIG_CMD_POWEROFF=y
+CONFIG_CMD_SDRAM=y
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_TFTPPUT=y
+CONFIG_CMD_TIME=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_FRU=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_MTDPARTS=y
+CONFIG_CMD_UBI=y
+CONFIG_SPL_OF_CONTROL=y
+#CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zcu100-revC"
+CONFIG_DEFAULT_DEVICE_TREE="zynqmp-tysom-3"
+CONFIG_OF_LIST="avnet-ultra96-rev1 zynqmp-a2197-revA zynqmp-e-a2197-00-revA zynqmp-g-a2197-00-revA zynqmp-m-a2197-01-revA zynqmp-m-a2197-02-revA zynqmp-m-a2197-03-revA zynqmp-p-a2197-00-revA zynqmp-zc1232-revA zynqmp-zc1254-revA zynqmp-zc1751-xm015-dc1 zynqmp-zc1751-xm016-dc2 zynqmp-zc1751-xm017-dc3 zynqmp-zc1751-xm018-dc4 zynqmp-zc1751-xm019-dc5 zynqmp-zcu100-revC zynqmp-zcu102-rev1.0 zynqmp-zcu102-revA zynqmp-zcu102-revB zynqmp-zcu104-revA zynqmp-zcu104-revC zynqmp-zcu106-revA zynqmp-zcu111-revA zynqmp-zcu1275-revA zynqmp-zcu1275-revB zynqmp-zcu1285-revA zynqmp-zcu208-revA zynqmp-zcu216-revA zynqmp-tysom-3"
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_SCSI_AHCI=y
+CONFIG_SATA_CEVA=y
+CONFIG_CLK_ZYNQMP=y
+CONFIG_DFU_RAM=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=0
+CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
+CONFIG_FPGA_XILINX=y
+CONFIG_FPGA_ZYNQMPPL=y
+CONFIG_DM_GPIO=y
+CONFIG_GPIO_HOG=y
+CONFIG_XILINX_GPIO=y
+CONFIG_DM_PCA953X=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_CADENCE=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_LED=y
+CONFIG_LED_GPIO=y
+CONFIG_MISC=y
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x20
+CONFIG_SYS_I2C_EEPROM_ADDR=0x0
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0x0
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_MMC_IO_VOLTAGE=y
+CONFIG_MMC_UHS_SUPPORT=y
+CONFIG_MMC_HS200_SUPPORT=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_ZYNQ=y
+CONFIG_MTD=y
+CONFIG_MTD_RAW_NAND=y
+CONFIG_NAND_ARASAN=y
+CONFIG_SYS_NAND_MAX_CHIPS=2
+CONFIG_SF_DUAL_FLASH=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_SPI_FLASH_MTD=y
+CONFIG_PHY_MARVELL=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_PHY_NATSEMI=y
+CONFIG_PHY_REALTEK=y
+CONFIG_PHY_TI=y
+CONFIG_PHY_VITESSE=y
+CONFIG_PHY_XILINX_GMII2RGMII=y
+CONFIG_PHY_FIXED=y
+CONFIG_MII=y
+CONFIG_ZYNQ_GEM=y
+CONFIG_SCSI=y
+CONFIG_DM_SCSI=y
+CONFIG_DEBUG_UART_ZYNQ=y
+CONFIG_DEBUG_UART_SHIFT=0
+CONFIG_DEBUG_UART_ANNOUNCE=y
+CONFIG_ARM_DCC=y
+CONFIG_ZYNQ_SERIAL=y
+CONFIG_SPI=y
+CONFIG_ZYNQ_SPI=y
+CONFIG_ZYNQMP_GQSPI=y
+CONFIG_USB=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_DWC3=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC3_GENERIC=y
+CONFIG_USB_ULPI_VIEWPORT=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
+CONFIG_USB_GADGET_VENDOR_NUM=0x03FD
+CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
+CONFIG_USB_FUNCTION_THOR=y
+CONFIG_USB_ETHER=y
+CONFIG_USB_ETH_CDC=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_PANIC_HANG=y
+CONFIG_SPL_GZIP=y
+CONFIG_OF_LIBFDT_OVERLAY=y
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
diff --git a/configs/zynqmp_tysom_3a_defconfig b/configs/zynqmp_tysom_3a_defconfig
new file mode 100644
index 0000000..7a892f8
--- /dev/null
+++ b/configs/zynqmp_tysom_3a_defconfig
@@ -0,0 +1,151 @@
+CONFIG_ARM=y
+CONFIG_POSITION_INDEPENDENT=y
+CONFIG_ARCH_ZYNQMP=y
+CONFIG_SYS_TEXT_BASE=0x8000000
+CONFIG_SYS_MALLOC_F_LEN=0x8000
+CONFIG_SPL=y
+CONFIG_DEBUG_UART_BASE=0xff010000
+CONFIG_DEBUG_UART_CLOCK=100000000
+CONFIG_SPL_SPI_FLASH_SUPPORT=y
+CONFIG_SPL_SPI_SUPPORT=y
+CONFIG_ZYNQMP_USB=y
+CONFIG_DEBUG_UART=y
+CONFIG_AHCI=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_FIT_VERBOSE=y
+CONFIG_SPL_LOAD_FIT=y
+
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="earlycon clk_ignore_unused"
+
+CONFIG_USE_PREBOOT=y
+# CONFIG_DISPLAY_CPUINFO is not set
+CONFIG_BOARD_EARLY_INIT_R=y
+CONFIG_SPL_OS_BOOT=y
+CONFIG_SPL_RAM_SUPPORT=y
+CONFIG_SPL_RAM_DEVICE=y
+CONFIG_SPL_SPI_LOAD=y
+CONFIG_SPL_ATF=y
+CONFIG_SPL_ATF_NO_PLATFORM_PARAM=y
+CONFIG_CMD_BOOTMENU=y
+CONFIG_CMD_THOR_DOWNLOAD=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_SYS_ALT_MEMTEST=y
+CONFIG_CMD_BIND=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_FPGA_LOADBP=y
+CONFIG_CMD_FPGA_LOADP=y
+CONFIG_CMD_FPGA_LOAD_SECURE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_MTD=y
+CONFIG_CMD_NAND_LOCK_UNLOCK=y
+CONFIG_CMD_POWEROFF=y
+CONFIG_CMD_SDRAM=y
+CONFIG_CMD_SPI=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_TFTPPUT=y
+CONFIG_CMD_TIME=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_FRU=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_MTDPARTS=y
+CONFIG_CMD_UBI=y
+CONFIG_SPL_OF_CONTROL=y
+#CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zcu100-revC"
+CONFIG_DEFAULT_DEVICE_TREE="zynqmp-tysom-3a"
+CONFIG_OF_LIST="avnet-ultra96-rev1 zynqmp-a2197-revA zynqmp-e-a2197-00-revA zynqmp-g-a2197-00-revA zynqmp-m-a2197-01-revA zynqmp-m-a2197-02-revA zynqmp-m-a2197-03-revA zynqmp-p-a2197-00-revA zynqmp-zc1232-revA zynqmp-zc1254-revA zynqmp-zc1751-xm015-dc1 zynqmp-zc1751-xm016-dc2 zynqmp-zc1751-xm017-dc3 zynqmp-zc1751-xm018-dc4 zynqmp-zc1751-xm019-dc5 zynqmp-zcu100-revC zynqmp-zcu102-rev1.0 zynqmp-zcu102-revA zynqmp-zcu102-revB zynqmp-zcu104-revA zynqmp-zcu104-revC zynqmp-zcu106-revA zynqmp-zcu111-revA zynqmp-zcu1275-revA zynqmp-zcu1275-revB zynqmp-zcu1285-revA zynqmp-zcu208-revA zynqmp-zcu216-revA zynqmp-tysom-3a"
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_SCSI_AHCI=y
+CONFIG_SATA_CEVA=y
+CONFIG_CLK_ZYNQMP=y
+CONFIG_DFU_RAM=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=0
+CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
+CONFIG_FPGA_XILINX=y
+CONFIG_FPGA_ZYNQMPPL=y
+CONFIG_DM_GPIO=y
+CONFIG_GPIO_HOG=y
+CONFIG_XILINX_GPIO=y
+CONFIG_DM_PCA953X=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_CADENCE=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_LED=y
+CONFIG_LED_GPIO=y
+CONFIG_MISC=y
+CONFIG_I2C_EEPROM=y
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x20
+CONFIG_SYS_I2C_EEPROM_ADDR=0x0
+CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW=0x0
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_MMC_IO_VOLTAGE=y
+CONFIG_MMC_UHS_SUPPORT=y
+CONFIG_MMC_HS200_SUPPORT=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_ZYNQ=y
+CONFIG_MTD=y
+CONFIG_MTD_RAW_NAND=y
+CONFIG_NAND_ARASAN=y
+CONFIG_SYS_NAND_MAX_CHIPS=2
+CONFIG_SF_DUAL_FLASH=y
+CONFIG_SPI_FLASH_ISSI=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_SPI_FLASH_MTD=y
+CONFIG_PHY_MARVELL=y
+CONFIG_PHY_MICREL=y
+CONFIG_PHY_MICREL_KSZ90X1=y
+CONFIG_PHY_NATSEMI=y
+CONFIG_PHY_REALTEK=y
+CONFIG_PHY_TI=y
+CONFIG_PHY_VITESSE=y
+CONFIG_PHY_XILINX_GMII2RGMII=y
+CONFIG_PHY_FIXED=y
+CONFIG_MII=y
+CONFIG_ZYNQ_GEM=y
+CONFIG_SCSI=y
+CONFIG_DM_SCSI=y
+CONFIG_DEBUG_UART_ZYNQ=y
+CONFIG_DEBUG_UART_SHIFT=0
+CONFIG_DEBUG_UART_ANNOUNCE=y
+CONFIG_ARM_DCC=y
+CONFIG_ZYNQ_SERIAL=y
+CONFIG_SPI=y
+CONFIG_ZYNQ_SPI=y
+CONFIG_ZYNQMP_GQSPI=y
+CONFIG_USB=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_DWC3=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC3_GENERIC=y
+CONFIG_USB_ULPI_VIEWPORT=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="Xilinx"
+CONFIG_USB_GADGET_VENDOR_NUM=0x03FD
+CONFIG_USB_GADGET_PRODUCT_NUM=0x0300
+CONFIG_USB_FUNCTION_THOR=y
+CONFIG_USB_ETHER=y
+CONFIG_USB_ETH_CDC=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX=y
+CONFIG_PANIC_HANG=y
+CONFIG_SPL_GZIP=y
+CONFIG_OF_LIBFDT_OVERLAY=y
+CONFIG_EFI_LOADER_BOUNCE_BUFFER=y
-- 
1.8.3.1

