
rtc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e64  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08003034  08003034  00013034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080030d0  080030d0  000130d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080030d8  080030d8  000130d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080030dc  080030dc  000130dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000005c  20000000  080030e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001f8  2000005c  0800313c  0002005c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000254  0800313c  00020254  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000d12a  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00001f13  00000000  00000000  0002d1f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 000050f2  00000000  00000000  0002f10c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000938  00000000  00000000  00034200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000738  00000000  00000000  00034b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e52  00000000  00000000  00035270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000111bb  00000000  00000000  000570c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7ed9  00000000  00000000  0006827d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00001e90  00000000  00000000  00130158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000005c  00000000  00000000  00131fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800301c 	.word	0x0800301c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	0800301c 	.word	0x0800301c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005ac:	b510      	push	{r4, lr}
 80005ae:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005b0:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <HAL_InitTick+0x40>)
 80005b2:	781a      	ldrb	r2, [r3, #0]
 80005b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80005bc:	4a0c      	ldr	r2, [pc, #48]	; (80005f0 <HAL_InitTick+0x44>)
 80005be:	6810      	ldr	r0, [r2, #0]
 80005c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80005c4:	f000 f8ac 	bl	8000720 <HAL_SYSTICK_Config>
 80005c8:	b968      	cbnz	r0, 80005e6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ca:	2c0f      	cmp	r4, #15
 80005cc:	d901      	bls.n	80005d2 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80005ce:	2001      	movs	r0, #1
 80005d0:	e00a      	b.n	80005e8 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005d2:	2200      	movs	r2, #0
 80005d4:	4621      	mov	r1, r4
 80005d6:	f04f 30ff 	mov.w	r0, #4294967295
 80005da:	f000 f85d 	bl	8000698 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005de:	4b03      	ldr	r3, [pc, #12]	; (80005ec <HAL_InitTick+0x40>)
 80005e0:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 80005e2:	2000      	movs	r0, #0
 80005e4:	e000      	b.n	80005e8 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80005e6:	2001      	movs	r0, #1
}
 80005e8:	bd10      	pop	{r4, pc}
 80005ea:	bf00      	nop
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000008 	.word	0x20000008

080005f4 <HAL_Init>:
{
 80005f4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005f6:	4b0b      	ldr	r3, [pc, #44]	; (8000624 <HAL_Init+0x30>)
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005fe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000606:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000608:	681a      	ldr	r2, [r3, #0]
 800060a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800060e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000610:	2003      	movs	r0, #3
 8000612:	f000 f82f 	bl	8000674 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000616:	2000      	movs	r0, #0
 8000618:	f7ff ffc8 	bl	80005ac <HAL_InitTick>
  HAL_MspInit();
 800061c:	f001 ff66 	bl	80024ec <HAL_MspInit>
}
 8000620:	2000      	movs	r0, #0
 8000622:	bd08      	pop	{r3, pc}
 8000624:	40023c00 	.word	0x40023c00

08000628 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000628:	4a03      	ldr	r2, [pc, #12]	; (8000638 <HAL_IncTick+0x10>)
 800062a:	6811      	ldr	r1, [r2, #0]
 800062c:	4b03      	ldr	r3, [pc, #12]	; (800063c <HAL_IncTick+0x14>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	440b      	add	r3, r1
 8000632:	6013      	str	r3, [r2, #0]
}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000078 	.word	0x20000078
 800063c:	20000000 	.word	0x20000000

08000640 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000640:	4b01      	ldr	r3, [pc, #4]	; (8000648 <HAL_GetTick+0x8>)
 8000642:	6818      	ldr	r0, [r3, #0]
}
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20000078 	.word	0x20000078

0800064c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800064c:	b538      	push	{r3, r4, r5, lr}
 800064e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000650:	f7ff fff6 	bl	8000640 <HAL_GetTick>
 8000654:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000656:	f1b4 3fff 	cmp.w	r4, #4294967295
 800065a:	d002      	beq.n	8000662 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800065c:	4b04      	ldr	r3, [pc, #16]	; (8000670 <HAL_Delay+0x24>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000662:	f7ff ffed 	bl	8000640 <HAL_GetTick>
 8000666:	1b40      	subs	r0, r0, r5
 8000668:	42a0      	cmp	r0, r4
 800066a:	d3fa      	bcc.n	8000662 <HAL_Delay+0x16>
  {
  }
}
 800066c:	bd38      	pop	{r3, r4, r5, pc}
 800066e:	bf00      	nop
 8000670:	20000000 	.word	0x20000000

08000674 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000674:	4a07      	ldr	r2, [pc, #28]	; (8000694 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000676:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000678:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800067c:	041b      	lsls	r3, r3, #16
 800067e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000680:	0200      	lsls	r0, r0, #8
 8000682:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000686:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000688:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800068c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000690:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000692:	4770      	bx	lr
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000698:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800069a:	4b19      	ldr	r3, [pc, #100]	; (8000700 <HAL_NVIC_SetPriority+0x68>)
 800069c:	68db      	ldr	r3, [r3, #12]
 800069e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006a2:	f1c3 0c07 	rsb	ip, r3, #7
 80006a6:	f1bc 0f04 	cmp.w	ip, #4
 80006aa:	bf28      	it	cs
 80006ac:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b0:	f103 0e04 	add.w	lr, r3, #4
 80006b4:	f1be 0f06 	cmp.w	lr, #6
 80006b8:	d918      	bls.n	80006ec <HAL_NVIC_SetPriority+0x54>
 80006ba:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006bc:	f04f 3eff 	mov.w	lr, #4294967295
 80006c0:	fa0e fc0c 	lsl.w	ip, lr, ip
 80006c4:	ea21 010c 	bic.w	r1, r1, ip
 80006c8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ca:	fa0e fe03 	lsl.w	lr, lr, r3
 80006ce:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d2:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) < 0)
 80006d4:	2800      	cmp	r0, #0
 80006d6:	db0b      	blt.n	80006f0 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d8:	0112      	lsls	r2, r2, #4
 80006da:	b2d2      	uxtb	r2, r2
 80006dc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80006e0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80006e4:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80006e8:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ec:	2300      	movs	r3, #0
 80006ee:	e7e5      	b.n	80006bc <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f0:	f000 000f 	and.w	r0, r0, #15
 80006f4:	0112      	lsls	r2, r2, #4
 80006f6:	b2d2      	uxtb	r2, r2
 80006f8:	4b02      	ldr	r3, [pc, #8]	; (8000704 <HAL_NVIC_SetPriority+0x6c>)
 80006fa:	541a      	strb	r2, [r3, r0]
 80006fc:	e7f4      	b.n	80006e8 <HAL_NVIC_SetPriority+0x50>
 80006fe:	bf00      	nop
 8000700:	e000ed00 	.word	0xe000ed00
 8000704:	e000ed14 	.word	0xe000ed14

08000708 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000708:	f000 021f 	and.w	r2, r0, #31
 800070c:	0940      	lsrs	r0, r0, #5
 800070e:	2301      	movs	r3, #1
 8000710:	4093      	lsls	r3, r2
 8000712:	4a02      	ldr	r2, [pc, #8]	; (800071c <HAL_NVIC_EnableIRQ+0x14>)
 8000714:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	e000e100 	.word	0xe000e100

08000720 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000720:	3801      	subs	r0, #1
 8000722:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000726:	d20b      	bcs.n	8000740 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000728:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800072c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800072e:	4a05      	ldr	r2, [pc, #20]	; (8000744 <HAL_SYSTICK_Config+0x24>)
 8000730:	21f0      	movs	r1, #240	; 0xf0
 8000732:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000736:	2000      	movs	r0, #0
 8000738:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800073a:	2207      	movs	r2, #7
 800073c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800073e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000740:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000748:	2804      	cmp	r0, #4
 800074a:	d006      	beq.n	800075a <HAL_SYSTICK_CLKSourceConfig+0x12>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800074c:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8000750:	6913      	ldr	r3, [r2, #16]
 8000752:	f023 0304 	bic.w	r3, r3, #4
 8000756:	6113      	str	r3, [r2, #16]
  }
}
 8000758:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800075a:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 800075e:	6913      	ldr	r3, [r2, #16]
 8000760:	f043 0304 	orr.w	r3, r3, #4
 8000764:	6113      	str	r3, [r2, #16]
 8000766:	4770      	bx	lr

08000768 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000768:	4770      	bx	lr

0800076a <HAL_SYSTICK_IRQHandler>:
{
 800076a:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800076c:	f7ff fffc 	bl	8000768 <HAL_SYSTICK_Callback>
}
 8000770:	bd08      	pop	{r3, pc}
	...

08000774 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000774:	2300      	movs	r3, #0
 8000776:	2b0f      	cmp	r3, #15
 8000778:	f200 80d4 	bhi.w	8000924 <HAL_GPIO_Init+0x1b0>
{
 800077c:	b570      	push	{r4, r5, r6, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	e03a      	b.n	80007f8 <HAL_GPIO_Init+0x84>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000782:	2206      	movs	r2, #6
 8000784:	e000      	b.n	8000788 <HAL_GPIO_Init+0x14>
 8000786:	2200      	movs	r2, #0
 8000788:	40aa      	lsls	r2, r5
 800078a:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800078c:	3402      	adds	r4, #2
 800078e:	4d66      	ldr	r5, [pc, #408]	; (8000928 <HAL_GPIO_Init+0x1b4>)
 8000790:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000794:	4a65      	ldr	r2, [pc, #404]	; (800092c <HAL_GPIO_Init+0x1b8>)
 8000796:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000798:	ea6f 020c 	mvn.w	r2, ip
 800079c:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007a0:	684e      	ldr	r6, [r1, #4]
 80007a2:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 80007a6:	d001      	beq.n	80007ac <HAL_GPIO_Init+0x38>
        {
          temp |= iocurrent;
 80007a8:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->IMR = temp;
 80007ac:	4c5f      	ldr	r4, [pc, #380]	; (800092c <HAL_GPIO_Init+0x1b8>)
 80007ae:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 80007b0:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80007b2:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007b6:	684e      	ldr	r6, [r1, #4]
 80007b8:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 80007bc:	d001      	beq.n	80007c2 <HAL_GPIO_Init+0x4e>
        {
          temp |= iocurrent;
 80007be:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80007c2:	4c5a      	ldr	r4, [pc, #360]	; (800092c <HAL_GPIO_Init+0x1b8>)
 80007c4:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007c6:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80007c8:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007cc:	684e      	ldr	r6, [r1, #4]
 80007ce:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
 80007d2:	d001      	beq.n	80007d8 <HAL_GPIO_Init+0x64>
        {
          temp |= iocurrent;
 80007d4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 80007d8:	4c54      	ldr	r4, [pc, #336]	; (800092c <HAL_GPIO_Init+0x1b8>)
 80007da:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80007dc:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80007de:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007e0:	684d      	ldr	r5, [r1, #4]
 80007e2:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
 80007e6:	d001      	beq.n	80007ec <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 80007e8:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->FTSR = temp;
 80007ec:	4c4f      	ldr	r4, [pc, #316]	; (800092c <HAL_GPIO_Init+0x1b8>)
 80007ee:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007f0:	3301      	adds	r3, #1
 80007f2:	2b0f      	cmp	r3, #15
 80007f4:	f200 8094 	bhi.w	8000920 <HAL_GPIO_Init+0x1ac>
    ioposition = 0x01U << position;
 80007f8:	2201      	movs	r2, #1
 80007fa:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007fc:	680c      	ldr	r4, [r1, #0]
 80007fe:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000802:	ea32 0404 	bics.w	r4, r2, r4
 8000806:	d1f3      	bne.n	80007f0 <HAL_GPIO_Init+0x7c>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000808:	684c      	ldr	r4, [r1, #4]
 800080a:	2c02      	cmp	r4, #2
 800080c:	d001      	beq.n	8000812 <HAL_GPIO_Init+0x9e>
 800080e:	2c12      	cmp	r4, #18
 8000810:	d112      	bne.n	8000838 <HAL_GPIO_Init+0xc4>
        temp = GPIOx->AFR[position >> 3U];
 8000812:	08dd      	lsrs	r5, r3, #3
 8000814:	3508      	adds	r5, #8
 8000816:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800081a:	f003 0607 	and.w	r6, r3, #7
 800081e:	00b6      	lsls	r6, r6, #2
 8000820:	f04f 0e0f 	mov.w	lr, #15
 8000824:	fa0e fe06 	lsl.w	lr, lr, r6
 8000828:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800082c:	690c      	ldr	r4, [r1, #16]
 800082e:	40b4      	lsls	r4, r6
 8000830:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000834:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      temp = GPIOx->MODER;
 8000838:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800083a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800083e:	2403      	movs	r4, #3
 8000840:	fa04 f40e 	lsl.w	r4, r4, lr
 8000844:	43e5      	mvns	r5, r4
 8000846:	ea26 0604 	bic.w	r6, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800084a:	684c      	ldr	r4, [r1, #4]
 800084c:	f004 0403 	and.w	r4, r4, #3
 8000850:	fa04 f40e 	lsl.w	r4, r4, lr
 8000854:	4334      	orrs	r4, r6
      GPIOx->MODER = temp;
 8000856:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000858:	684c      	ldr	r4, [r1, #4]
 800085a:	1e66      	subs	r6, r4, #1
 800085c:	2e01      	cmp	r6, #1
 800085e:	d903      	bls.n	8000868 <HAL_GPIO_Init+0xf4>
 8000860:	2c11      	cmp	r4, #17
 8000862:	d001      	beq.n	8000868 <HAL_GPIO_Init+0xf4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000864:	2c12      	cmp	r4, #18
 8000866:	d10f      	bne.n	8000888 <HAL_GPIO_Init+0x114>
        temp = GPIOx->OSPEEDR; 
 8000868:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800086a:	402e      	ands	r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800086c:	68cc      	ldr	r4, [r1, #12]
 800086e:	fa04 f40e 	lsl.w	r4, r4, lr
 8000872:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000874:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000876:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000878:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800087c:	684a      	ldr	r2, [r1, #4]
 800087e:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000882:	409a      	lsls	r2, r3
 8000884:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000886:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8000888:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800088a:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800088c:	688a      	ldr	r2, [r1, #8]
 800088e:	fa02 f20e 	lsl.w	r2, r2, lr
 8000892:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8000894:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000896:	684a      	ldr	r2, [r1, #4]
 8000898:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800089c:	d0a8      	beq.n	80007f0 <HAL_GPIO_Init+0x7c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089e:	2200      	movs	r2, #0
 80008a0:	9201      	str	r2, [sp, #4]
 80008a2:	4a23      	ldr	r2, [pc, #140]	; (8000930 <HAL_GPIO_Init+0x1bc>)
 80008a4:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80008a6:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 80008aa:	6454      	str	r4, [r2, #68]	; 0x44
 80008ac:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80008ae:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80008b2:	9201      	str	r2, [sp, #4]
 80008b4:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80008b6:	089c      	lsrs	r4, r3, #2
 80008b8:	1ca5      	adds	r5, r4, #2
 80008ba:	4a1b      	ldr	r2, [pc, #108]	; (8000928 <HAL_GPIO_Init+0x1b4>)
 80008bc:	f852 6025 	ldr.w	r6, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80008c0:	f003 0503 	and.w	r5, r3, #3
 80008c4:	00ad      	lsls	r5, r5, #2
 80008c6:	220f      	movs	r2, #15
 80008c8:	40aa      	lsls	r2, r5
 80008ca:	ea26 0602 	bic.w	r6, r6, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008ce:	4a19      	ldr	r2, [pc, #100]	; (8000934 <HAL_GPIO_Init+0x1c0>)
 80008d0:	4290      	cmp	r0, r2
 80008d2:	f43f af58 	beq.w	8000786 <HAL_GPIO_Init+0x12>
 80008d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80008da:	4290      	cmp	r0, r2
 80008dc:	d016      	beq.n	800090c <HAL_GPIO_Init+0x198>
 80008de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80008e2:	4290      	cmp	r0, r2
 80008e4:	d014      	beq.n	8000910 <HAL_GPIO_Init+0x19c>
 80008e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80008ea:	4290      	cmp	r0, r2
 80008ec:	d012      	beq.n	8000914 <HAL_GPIO_Init+0x1a0>
 80008ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80008f2:	4290      	cmp	r0, r2
 80008f4:	d010      	beq.n	8000918 <HAL_GPIO_Init+0x1a4>
 80008f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80008fa:	4290      	cmp	r0, r2
 80008fc:	d00e      	beq.n	800091c <HAL_GPIO_Init+0x1a8>
 80008fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000902:	4290      	cmp	r0, r2
 8000904:	f43f af3d 	beq.w	8000782 <HAL_GPIO_Init+0xe>
 8000908:	2207      	movs	r2, #7
 800090a:	e73d      	b.n	8000788 <HAL_GPIO_Init+0x14>
 800090c:	2201      	movs	r2, #1
 800090e:	e73b      	b.n	8000788 <HAL_GPIO_Init+0x14>
 8000910:	2202      	movs	r2, #2
 8000912:	e739      	b.n	8000788 <HAL_GPIO_Init+0x14>
 8000914:	2203      	movs	r2, #3
 8000916:	e737      	b.n	8000788 <HAL_GPIO_Init+0x14>
 8000918:	2204      	movs	r2, #4
 800091a:	e735      	b.n	8000788 <HAL_GPIO_Init+0x14>
 800091c:	2205      	movs	r2, #5
 800091e:	e733      	b.n	8000788 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8000920:	b002      	add	sp, #8
 8000922:	bd70      	pop	{r4, r5, r6, pc}
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	40013800 	.word	0x40013800
 800092c:	40013c00 	.word	0x40013c00
 8000930:	40023800 	.word	0x40023800
 8000934:	40020000 	.word	0x40020000

08000938 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000938:	b10a      	cbz	r2, 800093e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800093a:	6181      	str	r1, [r0, #24]
 800093c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800093e:	0409      	lsls	r1, r1, #16
 8000940:	6181      	str	r1, [r0, #24]
  }
}
 8000942:	4770      	bx	lr

08000944 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000944:	6803      	ldr	r3, [r0, #0]
 8000946:	695a      	ldr	r2, [r3, #20]
 8000948:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800094c:	d101      	bne.n	8000952 <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 800094e:	2000      	movs	r0, #0
}
 8000950:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000952:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8000956:	615a      	str	r2, [r3, #20]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000958:	2304      	movs	r3, #4
 800095a:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 800095c:	2300      	movs	r3, #0
 800095e:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8000960:	2220      	movs	r2, #32
 8000962:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8000966:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 800096a:	2001      	movs	r0, #1
 800096c:	4770      	bx	lr

0800096e <I2C_WaitOnFlagUntilTimeout>:
{
 800096e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000972:	4607      	mov	r7, r0
 8000974:	460d      	mov	r5, r1
 8000976:	4690      	mov	r8, r2
 8000978:	461e      	mov	r6, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800097a:	e020      	b.n	80009be <I2C_WaitOnFlagUntilTimeout+0x50>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800097c:	b12e      	cbz	r6, 800098a <I2C_WaitOnFlagUntilTimeout+0x1c>
 800097e:	f7ff fe5f 	bl	8000640 <HAL_GetTick>
 8000982:	9b06      	ldr	r3, [sp, #24]
 8000984:	1ac0      	subs	r0, r0, r3
 8000986:	42b0      	cmp	r0, r6
 8000988:	d919      	bls.n	80009be <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 800098a:	2300      	movs	r3, #0
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800098e:	2220      	movs	r2, #32
 8000990:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000994:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        __HAL_UNLOCK(hi2c);
 8000998:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        return HAL_TIMEOUT;
 800099c:	2003      	movs	r0, #3
 800099e:	e01e      	b.n	80009de <I2C_WaitOnFlagUntilTimeout+0x70>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	699c      	ldr	r4, [r3, #24]
 80009a4:	ea25 0c04 	bic.w	ip, r5, r4
 80009a8:	fa1f fc8c 	uxth.w	ip, ip
 80009ac:	fabc fc8c 	clz	ip, ip
 80009b0:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80009b4:	45e0      	cmp	r8, ip
 80009b6:	d111      	bne.n	80009dc <I2C_WaitOnFlagUntilTimeout+0x6e>
    if(Timeout != HAL_MAX_DELAY)
 80009b8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80009bc:	d1de      	bne.n	800097c <I2C_WaitOnFlagUntilTimeout+0xe>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80009be:	f3c5 4307 	ubfx	r3, r5, #16, #8
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d1ec      	bne.n	80009a0 <I2C_WaitOnFlagUntilTimeout+0x32>
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	ea25 0c03 	bic.w	ip, r5, r3
 80009ce:	fa1f fc8c 	uxth.w	ip, ip
 80009d2:	fabc fc8c 	clz	ip, ip
 80009d6:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 80009da:	e7eb      	b.n	80009b4 <I2C_WaitOnFlagUntilTimeout+0x46>
  return HAL_OK;
 80009dc:	2000      	movs	r0, #0
}
 80009de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080009e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80009e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009e6:	4605      	mov	r5, r0
 80009e8:	460e      	mov	r6, r1
 80009ea:	4617      	mov	r7, r2
 80009ec:	4698      	mov	r8, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80009ee:	e033      	b.n	8000a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009f6:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80009f8:	682b      	ldr	r3, [r5, #0]
 80009fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80009fe:	615a      	str	r2, [r3, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000a00:	2304      	movs	r3, #4
 8000a02:	642b      	str	r3, [r5, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8000a08:	2220      	movs	r2, #32
 8000a0a:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8000a0e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8000a12:	2001      	movs	r0, #1
 8000a14:	e02e      	b.n	8000a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000a16:	b12f      	cbz	r7, 8000a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x42>
 8000a18:	f7ff fe12 	bl	8000640 <HAL_GetTick>
 8000a1c:	eba0 0008 	sub.w	r0, r0, r8
 8000a20:	42b8      	cmp	r0, r7
 8000a22:	d919      	bls.n	8000a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
        hi2c->PreviousState = I2C_STATE_NONE;
 8000a24:	2300      	movs	r3, #0
 8000a26:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8000a28:	2220      	movs	r2, #32
 8000a2a:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000a2e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000a32:	2003      	movs	r0, #3
 8000a34:	e01e      	b.n	8000a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000a36:	682b      	ldr	r3, [r5, #0]
 8000a38:	699c      	ldr	r4, [r3, #24]
 8000a3a:	ea26 0404 	bic.w	r4, r6, r4
 8000a3e:	b2a4      	uxth	r4, r4
 8000a40:	3c00      	subs	r4, #0
 8000a42:	bf18      	it	ne
 8000a44:	2401      	movne	r4, #1
 8000a46:	b1a4      	cbz	r4, 8000a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000a48:	682b      	ldr	r3, [r5, #0]
 8000a4a:	695a      	ldr	r2, [r3, #20]
 8000a4c:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8000a50:	d1ce      	bne.n	80009f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if(Timeout != HAL_MAX_DELAY)
 8000a52:	f1b7 3fff 	cmp.w	r7, #4294967295
 8000a56:	d1de      	bne.n	8000a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x34>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000a58:	f3c6 4307 	ubfx	r3, r6, #16, #8
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d1ea      	bne.n	8000a36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>
 8000a60:	682b      	ldr	r3, [r5, #0]
 8000a62:	695c      	ldr	r4, [r3, #20]
 8000a64:	ea26 0404 	bic.w	r4, r6, r4
 8000a68:	b2a4      	uxth	r4, r4
 8000a6a:	3c00      	subs	r4, #0
 8000a6c:	bf18      	it	ne
 8000a6e:	2401      	movne	r4, #1
 8000a70:	e7e9      	b.n	8000a46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
  return HAL_OK;
 8000a72:	2000      	movs	r0, #0
}
 8000a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000a78 <I2C_MasterRequestWrite>:
{
 8000a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	4604      	mov	r4, r0
 8000a7e:	460d      	mov	r5, r1
 8000a80:	4616      	mov	r6, r2
 8000a82:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000a84:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000a86:	2b04      	cmp	r3, #4
 8000a88:	d00d      	beq.n	8000aa6 <I2C_MasterRequestWrite+0x2e>
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d00b      	beq.n	8000aa6 <I2C_MasterRequestWrite+0x2e>
 8000a8e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000a92:	d008      	beq.n	8000aa6 <I2C_MasterRequestWrite+0x2e>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000a94:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000a96:	2b12      	cmp	r3, #18
 8000a98:	d10a      	bne.n	8000ab0 <I2C_MasterRequestWrite+0x38>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000a9a:	6802      	ldr	r2, [r0, #0]
 8000a9c:	6813      	ldr	r3, [r2, #0]
 8000a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa2:	6013      	str	r3, [r2, #0]
 8000aa4:	e004      	b.n	8000ab0 <I2C_MasterRequestWrite+0x38>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000aa6:	6822      	ldr	r2, [r4, #0]
 8000aa8:	6813      	ldr	r3, [r2, #0]
 8000aaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aae:	6013      	str	r3, [r2, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000ab0:	9700      	str	r7, [sp, #0]
 8000ab2:	4633      	mov	r3, r6
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000aba:	4620      	mov	r0, r4
 8000abc:	f7ff ff57 	bl	800096e <I2C_WaitOnFlagUntilTimeout>
 8000ac0:	bb70      	cbnz	r0, 8000b20 <I2C_MasterRequestWrite+0xa8>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ac2:	6923      	ldr	r3, [r4, #16]
 8000ac4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000ac8:	d10f      	bne.n	8000aea <I2C_MasterRequestWrite+0x72>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000aca:	6823      	ldr	r3, [r4, #0]
 8000acc:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8000ad0:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	4632      	mov	r2, r6
 8000ad6:	4914      	ldr	r1, [pc, #80]	; (8000b28 <I2C_MasterRequestWrite+0xb0>)
 8000ad8:	4620      	mov	r0, r4
 8000ada:	f7ff ff82 	bl	80009e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000ade:	b300      	cbz	r0, 8000b22 <I2C_MasterRequestWrite+0xaa>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000ae0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ae2:	2b04      	cmp	r3, #4
 8000ae4:	d01a      	beq.n	8000b1c <I2C_MasterRequestWrite+0xa4>
      return HAL_TIMEOUT;
 8000ae6:	2003      	movs	r0, #3
 8000ae8:	e01b      	b.n	8000b22 <I2C_MasterRequestWrite+0xaa>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000aea:	11eb      	asrs	r3, r5, #7
 8000aec:	6822      	ldr	r2, [r4, #0]
 8000aee:	f003 0306 	and.w	r3, r3, #6
 8000af2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000af6:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000af8:	463b      	mov	r3, r7
 8000afa:	4632      	mov	r2, r6
 8000afc:	490b      	ldr	r1, [pc, #44]	; (8000b2c <I2C_MasterRequestWrite+0xb4>)
 8000afe:	4620      	mov	r0, r4
 8000b00:	f7ff ff6f 	bl	80009e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000b04:	b130      	cbz	r0, 8000b14 <I2C_MasterRequestWrite+0x9c>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000b06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b08:	2b04      	cmp	r3, #4
 8000b0a:	d001      	beq.n	8000b10 <I2C_MasterRequestWrite+0x98>
        return HAL_TIMEOUT;
 8000b0c:	2003      	movs	r0, #3
 8000b0e:	e008      	b.n	8000b22 <I2C_MasterRequestWrite+0xaa>
        return HAL_ERROR;
 8000b10:	2001      	movs	r0, #1
 8000b12:	e006      	b.n	8000b22 <I2C_MasterRequestWrite+0xaa>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000b14:	6823      	ldr	r3, [r4, #0]
 8000b16:	b2ed      	uxtb	r5, r5
 8000b18:	611d      	str	r5, [r3, #16]
 8000b1a:	e7da      	b.n	8000ad2 <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 8000b1c:	2001      	movs	r0, #1
 8000b1e:	e000      	b.n	8000b22 <I2C_MasterRequestWrite+0xaa>
    return HAL_TIMEOUT;
 8000b20:	2003      	movs	r0, #3
}
 8000b22:	b003      	add	sp, #12
 8000b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b26:	bf00      	nop
 8000b28:	00010002 	.word	0x00010002
 8000b2c:	00010008 	.word	0x00010008

08000b30 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	4604      	mov	r4, r0
 8000b34:	460d      	mov	r5, r1
 8000b36:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000b38:	6823      	ldr	r3, [r4, #0]
 8000b3a:	695b      	ldr	r3, [r3, #20]
 8000b3c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000b40:	d119      	bne.n	8000b76 <I2C_WaitOnTXEFlagUntilTimeout+0x46>
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000b42:	4620      	mov	r0, r4
 8000b44:	f7ff fefe 	bl	8000944 <I2C_IsAcknowledgeFailed>
 8000b48:	b9b8      	cbnz	r0, 8000b7a <I2C_WaitOnTXEFlagUntilTimeout+0x4a>
    if(Timeout != HAL_MAX_DELAY)
 8000b4a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8000b4e:	d0f3      	beq.n	8000b38 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000b50:	b125      	cbz	r5, 8000b5c <I2C_WaitOnTXEFlagUntilTimeout+0x2c>
 8000b52:	f7ff fd75 	bl	8000640 <HAL_GetTick>
 8000b56:	1b80      	subs	r0, r0, r6
 8000b58:	42a8      	cmp	r0, r5
 8000b5a:	d9ed      	bls.n	8000b38 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000b5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b5e:	f043 0320 	orr.w	r3, r3, #32
 8000b62:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8000b68:	2220      	movs	r2, #32
 8000b6a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000b6e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000b72:	2003      	movs	r0, #3
 8000b74:	e000      	b.n	8000b78 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
  return HAL_OK;      
 8000b76:	2000      	movs	r0, #0
}
 8000b78:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	e7fc      	b.n	8000b78 <I2C_WaitOnTXEFlagUntilTimeout+0x48>

08000b7e <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8000b7e:	b570      	push	{r4, r5, r6, lr}
 8000b80:	4604      	mov	r4, r0
 8000b82:	460d      	mov	r5, r1
 8000b84:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000b86:	6823      	ldr	r3, [r4, #0]
 8000b88:	695b      	ldr	r3, [r3, #20]
 8000b8a:	f013 0f04 	tst.w	r3, #4
 8000b8e:	d119      	bne.n	8000bc4 <I2C_WaitOnBTFFlagUntilTimeout+0x46>
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000b90:	4620      	mov	r0, r4
 8000b92:	f7ff fed7 	bl	8000944 <I2C_IsAcknowledgeFailed>
 8000b96:	b9b8      	cbnz	r0, 8000bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x4a>
    if(Timeout != HAL_MAX_DELAY)
 8000b98:	f1b5 3fff 	cmp.w	r5, #4294967295
 8000b9c:	d0f3      	beq.n	8000b86 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000b9e:	b125      	cbz	r5, 8000baa <I2C_WaitOnBTFFlagUntilTimeout+0x2c>
 8000ba0:	f7ff fd4e 	bl	8000640 <HAL_GetTick>
 8000ba4:	1b80      	subs	r0, r0, r6
 8000ba6:	42a8      	cmp	r0, r5
 8000ba8:	d9ed      	bls.n	8000b86 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000baa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000bac:	f043 0320 	orr.w	r3, r3, #32
 8000bb0:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8000bb6:	2220      	movs	r2, #32
 8000bb8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000bbc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000bc0:	2003      	movs	r0, #3
 8000bc2:	e000      	b.n	8000bc6 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
  return HAL_OK;
 8000bc4:	2000      	movs	r0, #0
}
 8000bc6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000bc8:	2001      	movs	r0, #1
 8000bca:	e7fc      	b.n	8000bc6 <I2C_WaitOnBTFFlagUntilTimeout+0x48>

08000bcc <HAL_I2C_Init>:
  if(hi2c == NULL)
 8000bcc:	2800      	cmp	r0, #0
 8000bce:	f000 8082 	beq.w	8000cd6 <HAL_I2C_Init+0x10a>
{
 8000bd2:	b510      	push	{r4, lr}
 8000bd4:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000bd6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d041      	beq.n	8000c62 <HAL_I2C_Init+0x96>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000bde:	2324      	movs	r3, #36	; 0x24
 8000be0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000be4:	6822      	ldr	r2, [r4, #0]
 8000be6:	6813      	ldr	r3, [r2, #0]
 8000be8:	f023 0301 	bic.w	r3, r3, #1
 8000bec:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000bee:	f000 fa33 	bl	8001058 <HAL_RCC_GetPCLK1Freq>
  freqrange = I2C_FREQRANGE(pclk1);
 8000bf2:	4b3a      	ldr	r3, [pc, #232]	; (8000cdc <HAL_I2C_Init+0x110>)
 8000bf4:	fba3 2300 	umull	r2, r3, r3, r0
 8000bf8:	0c9b      	lsrs	r3, r3, #18
  hi2c->Instance->CR2 = freqrange;
 8000bfa:	6822      	ldr	r2, [r4, #0]
 8000bfc:	6053      	str	r3, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000bfe:	6861      	ldr	r1, [r4, #4]
 8000c00:	4a37      	ldr	r2, [pc, #220]	; (8000ce0 <HAL_I2C_Init+0x114>)
 8000c02:	4291      	cmp	r1, r2
 8000c04:	d832      	bhi.n	8000c6c <HAL_I2C_Init+0xa0>
 8000c06:	3301      	adds	r3, #1
 8000c08:	6822      	ldr	r2, [r4, #0]
 8000c0a:	6213      	str	r3, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c0c:	6863      	ldr	r3, [r4, #4]
 8000c0e:	4a34      	ldr	r2, [pc, #208]	; (8000ce0 <HAL_I2C_Init+0x114>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d835      	bhi.n	8000c80 <HAL_I2C_Init+0xb4>
 8000c14:	005b      	lsls	r3, r3, #1
 8000c16:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c1a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000c1e:	4218      	tst	r0, r3
 8000c20:	d100      	bne.n	8000c24 <HAL_I2C_Init+0x58>
 8000c22:	2004      	movs	r0, #4
 8000c24:	6823      	ldr	r3, [r4, #0]
 8000c26:	61d8      	str	r0, [r3, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c28:	69e3      	ldr	r3, [r4, #28]
 8000c2a:	6a21      	ldr	r1, [r4, #32]
 8000c2c:	6822      	ldr	r2, [r4, #0]
 8000c2e:	430b      	orrs	r3, r1
 8000c30:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000c32:	6923      	ldr	r3, [r4, #16]
 8000c34:	68e1      	ldr	r1, [r4, #12]
 8000c36:	6822      	ldr	r2, [r4, #0]
 8000c38:	430b      	orrs	r3, r1
 8000c3a:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000c3c:	6963      	ldr	r3, [r4, #20]
 8000c3e:	69a1      	ldr	r1, [r4, #24]
 8000c40:	6822      	ldr	r2, [r4, #0]
 8000c42:	430b      	orrs	r3, r1
 8000c44:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000c46:	6822      	ldr	r2, [r4, #0]
 8000c48:	6813      	ldr	r3, [r2, #0]
 8000c4a:	f043 0301 	orr.w	r3, r3, #1
 8000c4e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c50:	2000      	movs	r0, #0
 8000c52:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000c54:	2320      	movs	r3, #32
 8000c56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000c5a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000c5c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8000c60:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8000c62:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000c66:	f001 fc8b 	bl	8002580 <HAL_I2C_MspInit>
 8000c6a:	e7b8      	b.n	8000bde <HAL_I2C_Init+0x12>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c6c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000c70:	fb02 f303 	mul.w	r3, r2, r3
 8000c74:	4a1b      	ldr	r2, [pc, #108]	; (8000ce4 <HAL_I2C_Init+0x118>)
 8000c76:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7a:	099b      	lsrs	r3, r3, #6
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	e7c3      	b.n	8000c08 <HAL_I2C_Init+0x3c>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c80:	68a1      	ldr	r1, [r4, #8]
 8000c82:	b989      	cbnz	r1, 8000ca8 <HAL_I2C_Init+0xdc>
 8000c84:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000c88:	fbb0 f2f2 	udiv	r2, r0, r2
 8000c8c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000c90:	fab2 f282 	clz	r2, r2
 8000c94:	0952      	lsrs	r2, r2, #5
 8000c96:	b9e2      	cbnz	r2, 8000cd2 <HAL_I2C_Init+0x106>
 8000c98:	b991      	cbnz	r1, 8000cc0 <HAL_I2C_Init+0xf4>
 8000c9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ca2:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8000ca6:	e7bd      	b.n	8000c24 <HAL_I2C_Init+0x58>
 8000ca8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000cac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000cb0:	fbb0 f2f2 	udiv	r2, r0, r2
 8000cb4:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	0952      	lsrs	r2, r2, #5
 8000cbe:	e7ea      	b.n	8000c96 <HAL_I2C_Init+0xca>
 8000cc0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000cc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000cc8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ccc:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8000cd0:	e7a8      	b.n	8000c24 <HAL_I2C_Init+0x58>
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	e7a6      	b.n	8000c24 <HAL_I2C_Init+0x58>
    return HAL_ERROR;
 8000cd6:	2001      	movs	r0, #1
}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	431bde83 	.word	0x431bde83
 8000ce0:	000186a0 	.word	0x000186a0
 8000ce4:	10624dd3 	.word	0x10624dd3

08000ce8 <HAL_I2C_Master_Transmit>:
{
 8000ce8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000cec:	b085      	sub	sp, #20
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	4691      	mov	r9, r2
 8000cf4:	4698      	mov	r8, r3
 8000cf6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 8000cf8:	f7ff fca2 	bl	8000640 <HAL_GetTick>
 8000cfc:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000cfe:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8000d02:	b2c0      	uxtb	r0, r0
 8000d04:	2820      	cmp	r0, #32
 8000d06:	d004      	beq.n	8000d12 <HAL_I2C_Master_Transmit+0x2a>
    return HAL_BUSY;
 8000d08:	2702      	movs	r7, #2
}
 8000d0a:	4638      	mov	r0, r7
 8000d0c:	b005      	add	sp, #20
 8000d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000d12:	9500      	str	r5, [sp, #0]
 8000d14:	2319      	movs	r3, #25
 8000d16:	2201      	movs	r2, #1
 8000d18:	4955      	ldr	r1, [pc, #340]	; (8000e70 <HAL_I2C_Master_Transmit+0x188>)
 8000d1a:	4620      	mov	r0, r4
 8000d1c:	f7ff fe27 	bl	800096e <I2C_WaitOnFlagUntilTimeout>
 8000d20:	2800      	cmp	r0, #0
 8000d22:	f040 80a0 	bne.w	8000e66 <HAL_I2C_Master_Transmit+0x17e>
    __HAL_LOCK(hi2c);
 8000d26:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	f000 809d 	beq.w	8000e6a <HAL_I2C_Master_Transmit+0x182>
 8000d30:	2301      	movs	r3, #1
 8000d32:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000d36:	6823      	ldr	r3, [r4, #0]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	f012 0f01 	tst.w	r2, #1
 8000d3e:	d103      	bne.n	8000d48 <HAL_I2C_Master_Transmit+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8000d40:	681a      	ldr	r2, [r3, #0]
 8000d42:	f042 0201 	orr.w	r2, r2, #1
 8000d46:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000d48:	6822      	ldr	r2, [r4, #0]
 8000d4a:	6813      	ldr	r3, [r2, #0]
 8000d4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d50:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000d52:	2321      	movs	r3, #33	; 0x21
 8000d54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000d58:	2310      	movs	r3, #16
 8000d5a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8000d62:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8000d66:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000d6a:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8000d6e:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000d70:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d72:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8000d74:	462b      	mov	r3, r5
 8000d76:	4632      	mov	r2, r6
 8000d78:	4639      	mov	r1, r7
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f7ff fe7c 	bl	8000a78 <I2C_MasterRequestWrite>
 8000d80:	4607      	mov	r7, r0
 8000d82:	b160      	cbz	r0, 8000d9e <HAL_I2C_Master_Transmit+0xb6>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d86:	2b04      	cmp	r3, #4
 8000d88:	d004      	beq.n	8000d94 <HAL_I2C_Master_Transmit+0xac>
        __HAL_UNLOCK(hi2c);
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8000d90:	2703      	movs	r7, #3
 8000d92:	e7ba      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
        __HAL_UNLOCK(hi2c);
 8000d94:	2300      	movs	r3, #0
 8000d96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8000d9a:	2701      	movs	r7, #1
 8000d9c:	e7b5      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000d9e:	2300      	movs	r3, #0
 8000da0:	9303      	str	r3, [sp, #12]
 8000da2:	6823      	ldr	r3, [r4, #0]
 8000da4:	695a      	ldr	r2, [r3, #20]
 8000da6:	9203      	str	r2, [sp, #12]
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	9303      	str	r3, [sp, #12]
 8000dac:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8000dae:	e012      	b.n	8000dd6 <HAL_I2C_Master_Transmit+0xee>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000db0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000db2:	2b04      	cmp	r3, #4
 8000db4:	d001      	beq.n	8000dba <HAL_I2C_Master_Transmit+0xd2>
          return HAL_TIMEOUT;
 8000db6:	2703      	movs	r7, #3
 8000db8:	e7a7      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000dba:	6822      	ldr	r2, [r4, #0]
 8000dbc:	6813      	ldr	r3, [r2, #0]
 8000dbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dc2:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	e7a0      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000dc8:	462a      	mov	r2, r5
 8000dca:	4631      	mov	r1, r6
 8000dcc:	4620      	mov	r0, r4
 8000dce:	f7ff fed6 	bl	8000b7e <I2C_WaitOnBTFFlagUntilTimeout>
 8000dd2:	2800      	cmp	r0, #0
 8000dd4:	d12d      	bne.n	8000e32 <HAL_I2C_Master_Transmit+0x14a>
    while(hi2c->XferSize > 0U)
 8000dd6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d036      	beq.n	8000e4a <HAL_I2C_Master_Transmit+0x162>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ddc:	462a      	mov	r2, r5
 8000dde:	4631      	mov	r1, r6
 8000de0:	4620      	mov	r0, r4
 8000de2:	f7ff fea5 	bl	8000b30 <I2C_WaitOnTXEFlagUntilTimeout>
 8000de6:	2800      	cmp	r0, #0
 8000de8:	d1e2      	bne.n	8000db0 <HAL_I2C_Master_Transmit+0xc8>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000dea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000dec:	1c5a      	adds	r2, r3, #1
 8000dee:	6262      	str	r2, [r4, #36]	; 0x24
 8000df0:	6822      	ldr	r2, [r4, #0]
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8000df6:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8000df8:	b289      	uxth	r1, r1
 8000dfa:	3901      	subs	r1, #1
 8000dfc:	b289      	uxth	r1, r1
 8000dfe:	8561      	strh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000e00:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000e02:	3b01      	subs	r3, #1
 8000e04:	b29b      	uxth	r3, r3
 8000e06:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000e08:	6822      	ldr	r2, [r4, #0]
 8000e0a:	6951      	ldr	r1, [r2, #20]
 8000e0c:	f011 0f04 	tst.w	r1, #4
 8000e10:	d0da      	beq.n	8000dc8 <HAL_I2C_Master_Transmit+0xe0>
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0d8      	beq.n	8000dc8 <HAL_I2C_Master_Transmit+0xe0>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e18:	1c59      	adds	r1, r3, #1
 8000e1a:	6261      	str	r1, [r4, #36]	; 0x24
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8000e20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	3b01      	subs	r3, #1
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000e2a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	8523      	strh	r3, [r4, #40]	; 0x28
 8000e30:	e7ca      	b.n	8000dc8 <HAL_I2C_Master_Transmit+0xe0>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000e32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d001      	beq.n	8000e3c <HAL_I2C_Master_Transmit+0x154>
          return HAL_TIMEOUT;
 8000e38:	2703      	movs	r7, #3
 8000e3a:	e766      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000e3c:	6822      	ldr	r2, [r4, #0]
 8000e3e:	6813      	ldr	r3, [r2, #0]
 8000e40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e44:	6013      	str	r3, [r2, #0]
          return HAL_ERROR;
 8000e46:	2701      	movs	r7, #1
 8000e48:	e75f      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000e4a:	6822      	ldr	r2, [r4, #0]
 8000e4c:	6813      	ldr	r3, [r2, #0]
 8000e4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e52:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000e54:	2320      	movs	r3, #32
 8000e56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8000e60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8000e64:	e751      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
      return HAL_BUSY;
 8000e66:	2702      	movs	r7, #2
 8000e68:	e74f      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
    __HAL_LOCK(hi2c);
 8000e6a:	2702      	movs	r7, #2
 8000e6c:	e74d      	b.n	8000d0a <HAL_I2C_Master_Transmit+0x22>
 8000e6e:	bf00      	nop
 8000e70:	00100002 	.word	0x00100002

08000e74 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000e74:	b510      	push	{r4, lr}
 8000e76:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e78:	2300      	movs	r3, #0
 8000e7a:	9301      	str	r3, [sp, #4]
 8000e7c:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <HAL_PWREx_EnableOverDrive+0x70>)
 8000e7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e80:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e84:	641a      	str	r2, [r3, #64]	; 0x40
 8000e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8c:	9301      	str	r3, [sp, #4]
 8000e8e:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000e90:	4b15      	ldr	r3, [pc, #84]	; (8000ee8 <HAL_PWREx_EnableOverDrive+0x74>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e96:	f7ff fbd3 	bl	8000640 <HAL_GetTick>
 8000e9a:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000e9c:	4b13      	ldr	r3, [pc, #76]	; (8000eec <HAL_PWREx_EnableOverDrive+0x78>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000ea4:	d108      	bne.n	8000eb8 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000ea6:	f7ff fbcb 	bl	8000640 <HAL_GetTick>
 8000eaa:	1b00      	subs	r0, r0, r4
 8000eac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000eb0:	d9f4      	bls.n	8000e9c <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8000eb2:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8000eb4:	b002      	add	sp, #8
 8000eb6:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000eb8:	4b0b      	ldr	r3, [pc, #44]	; (8000ee8 <HAL_PWREx_EnableOverDrive+0x74>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	645a      	str	r2, [r3, #68]	; 0x44
  tickstart = HAL_GetTick();
 8000ebe:	f7ff fbbf 	bl	8000640 <HAL_GetTick>
 8000ec2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000ec4:	4b09      	ldr	r3, [pc, #36]	; (8000eec <HAL_PWREx_EnableOverDrive+0x78>)
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ecc:	d107      	bne.n	8000ede <HAL_PWREx_EnableOverDrive+0x6a>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000ece:	f7ff fbb7 	bl	8000640 <HAL_GetTick>
 8000ed2:	1b00      	subs	r0, r0, r4
 8000ed4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000ed8:	d9f4      	bls.n	8000ec4 <HAL_PWREx_EnableOverDrive+0x50>
      return HAL_TIMEOUT;
 8000eda:	2003      	movs	r0, #3
 8000edc:	e7ea      	b.n	8000eb4 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8000ede:	2000      	movs	r0, #0
 8000ee0:	e7e8      	b.n	8000eb4 <HAL_PWREx_EnableOverDrive+0x40>
 8000ee2:	bf00      	nop
 8000ee4:	40023800 	.word	0x40023800
 8000ee8:	420e0000 	.word	0x420e0000
 8000eec:	40007000 	.word	0x40007000

08000ef0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	f000 809a 	beq.w	800102a <HAL_RCC_ClockConfig+0x13a>
{
 8000ef6:	b570      	push	{r4, r5, r6, lr}
 8000ef8:	460d      	mov	r5, r1
 8000efa:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000efc:	4b4f      	ldr	r3, [pc, #316]	; (800103c <HAL_RCC_ClockConfig+0x14c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f003 030f 	and.w	r3, r3, #15
 8000f04:	428b      	cmp	r3, r1
 8000f06:	d208      	bcs.n	8000f1a <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f08:	b2cb      	uxtb	r3, r1
 8000f0a:	4a4c      	ldr	r2, [pc, #304]	; (800103c <HAL_RCC_ClockConfig+0x14c>)
 8000f0c:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f0e:	6813      	ldr	r3, [r2, #0]
 8000f10:	f003 030f 	and.w	r3, r3, #15
 8000f14:	428b      	cmp	r3, r1
 8000f16:	f040 808a 	bne.w	800102e <HAL_RCC_ClockConfig+0x13e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f1a:	6823      	ldr	r3, [r4, #0]
 8000f1c:	f013 0f02 	tst.w	r3, #2
 8000f20:	d017      	beq.n	8000f52 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f22:	f013 0f04 	tst.w	r3, #4
 8000f26:	d004      	beq.n	8000f32 <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f28:	4a45      	ldr	r2, [pc, #276]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000f2a:	6893      	ldr	r3, [r2, #8]
 8000f2c:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000f30:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f32:	6823      	ldr	r3, [r4, #0]
 8000f34:	f013 0f08 	tst.w	r3, #8
 8000f38:	d004      	beq.n	8000f44 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f3a:	4a41      	ldr	r2, [pc, #260]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000f3c:	6893      	ldr	r3, [r2, #8]
 8000f3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000f42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f44:	4a3e      	ldr	r2, [pc, #248]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000f46:	6893      	ldr	r3, [r2, #8]
 8000f48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f4c:	68a1      	ldr	r1, [r4, #8]
 8000f4e:	430b      	orrs	r3, r1
 8000f50:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f52:	6823      	ldr	r3, [r4, #0]
 8000f54:	f013 0f01 	tst.w	r3, #1
 8000f58:	d032      	beq.n	8000fc0 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f5a:	6863      	ldr	r3, [r4, #4]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d021      	beq.n	8000fa4 <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000f60:	1e9a      	subs	r2, r3, #2
 8000f62:	2a01      	cmp	r2, #1
 8000f64:	d925      	bls.n	8000fb2 <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f66:	4a36      	ldr	r2, [pc, #216]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000f68:	6812      	ldr	r2, [r2, #0]
 8000f6a:	f012 0f02 	tst.w	r2, #2
 8000f6e:	d060      	beq.n	8001032 <HAL_RCC_ClockConfig+0x142>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f70:	4933      	ldr	r1, [pc, #204]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000f72:	688a      	ldr	r2, [r1, #8]
 8000f74:	f022 0203 	bic.w	r2, r2, #3
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f7c:	f7ff fb60 	bl	8000640 <HAL_GetTick>
 8000f80:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f82:	4b2f      	ldr	r3, [pc, #188]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f003 030c 	and.w	r3, r3, #12
 8000f8a:	6862      	ldr	r2, [r4, #4]
 8000f8c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f90:	d016      	beq.n	8000fc0 <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f92:	f7ff fb55 	bl	8000640 <HAL_GetTick>
 8000f96:	1b80      	subs	r0, r0, r6
 8000f98:	f241 3388 	movw	r3, #5000	; 0x1388
 8000f9c:	4298      	cmp	r0, r3
 8000f9e:	d9f0      	bls.n	8000f82 <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 8000fa0:	2003      	movs	r0, #3
 8000fa2:	e041      	b.n	8001028 <HAL_RCC_ClockConfig+0x138>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fa4:	4a26      	ldr	r2, [pc, #152]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000fa6:	6812      	ldr	r2, [r2, #0]
 8000fa8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000fac:	d1e0      	bne.n	8000f70 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8000fae:	2001      	movs	r0, #1
 8000fb0:	e03a      	b.n	8001028 <HAL_RCC_ClockConfig+0x138>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fb2:	4a23      	ldr	r2, [pc, #140]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000fb4:	6812      	ldr	r2, [r2, #0]
 8000fb6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000fba:	d1d9      	bne.n	8000f70 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	e033      	b.n	8001028 <HAL_RCC_ClockConfig+0x138>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000fc0:	4b1e      	ldr	r3, [pc, #120]	; (800103c <HAL_RCC_ClockConfig+0x14c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f003 030f 	and.w	r3, r3, #15
 8000fc8:	42ab      	cmp	r3, r5
 8000fca:	d907      	bls.n	8000fdc <HAL_RCC_ClockConfig+0xec>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fcc:	b2ea      	uxtb	r2, r5
 8000fce:	4b1b      	ldr	r3, [pc, #108]	; (800103c <HAL_RCC_ClockConfig+0x14c>)
 8000fd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 030f 	and.w	r3, r3, #15
 8000fd8:	42ab      	cmp	r3, r5
 8000fda:	d12c      	bne.n	8001036 <HAL_RCC_ClockConfig+0x146>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fdc:	6823      	ldr	r3, [r4, #0]
 8000fde:	f013 0f04 	tst.w	r3, #4
 8000fe2:	d006      	beq.n	8000ff2 <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000fe4:	4a16      	ldr	r2, [pc, #88]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000fe6:	6893      	ldr	r3, [r2, #8]
 8000fe8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000fec:	68e1      	ldr	r1, [r4, #12]
 8000fee:	430b      	orrs	r3, r1
 8000ff0:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ff2:	6823      	ldr	r3, [r4, #0]
 8000ff4:	f013 0f08 	tst.w	r3, #8
 8000ff8:	d007      	beq.n	800100a <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000ffa:	4a11      	ldr	r2, [pc, #68]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8000ffc:	6893      	ldr	r3, [r2, #8]
 8000ffe:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001002:	6921      	ldr	r1, [r4, #16]
 8001004:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001008:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800100a:	f000 fa6f 	bl	80014ec <HAL_RCC_GetSysClockFreq>
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <HAL_RCC_ClockConfig+0x150>)
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001016:	4a0b      	ldr	r2, [pc, #44]	; (8001044 <HAL_RCC_ClockConfig+0x154>)
 8001018:	5cd3      	ldrb	r3, [r2, r3]
 800101a:	40d8      	lsrs	r0, r3
 800101c:	4b0a      	ldr	r3, [pc, #40]	; (8001048 <HAL_RCC_ClockConfig+0x158>)
 800101e:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001020:	2000      	movs	r0, #0
 8001022:	f7ff fac3 	bl	80005ac <HAL_InitTick>

  return HAL_OK;
 8001026:	2000      	movs	r0, #0
}
 8001028:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800102a:	2001      	movs	r0, #1
}
 800102c:	4770      	bx	lr
      return HAL_ERROR;
 800102e:	2001      	movs	r0, #1
 8001030:	e7fa      	b.n	8001028 <HAL_RCC_ClockConfig+0x138>
        return HAL_ERROR;
 8001032:	2001      	movs	r0, #1
 8001034:	e7f8      	b.n	8001028 <HAL_RCC_ClockConfig+0x138>
      return HAL_ERROR;
 8001036:	2001      	movs	r0, #1
 8001038:	e7f6      	b.n	8001028 <HAL_RCC_ClockConfig+0x138>
 800103a:	bf00      	nop
 800103c:	40023c00 	.word	0x40023c00
 8001040:	40023800 	.word	0x40023800
 8001044:	08003034 	.word	0x08003034
 8001048:	20000008 	.word	0x20000008

0800104c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800104c:	4b01      	ldr	r3, [pc, #4]	; (8001054 <HAL_RCC_GetHCLKFreq+0x8>)
 800104e:	6818      	ldr	r0, [r3, #0]
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	20000008 	.word	0x20000008

08001058 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001058:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800105a:	f7ff fff7 	bl	800104c <HAL_RCC_GetHCLKFreq>
 800105e:	4b04      	ldr	r3, [pc, #16]	; (8001070 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001066:	4a03      	ldr	r2, [pc, #12]	; (8001074 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001068:	5cd3      	ldrb	r3, [r2, r3]
}
 800106a:	40d8      	lsrs	r0, r3
 800106c:	bd08      	pop	{r3, pc}
 800106e:	bf00      	nop
 8001070:	40023800 	.word	0x40023800
 8001074:	08003044 	.word	0x08003044

08001078 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800107a:	b083      	sub	sp, #12
 800107c:	4604      	mov	r4, r0

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800107e:	6806      	ldr	r6, [r0, #0]
 8001080:	f016 0601 	ands.w	r6, r6, #1
 8001084:	d00d      	beq.n	80010a2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001086:	4a96      	ldr	r2, [pc, #600]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001088:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 800108c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001090:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001092:	430b      	orrs	r3, r1
 8001094:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001098:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 809b 	beq.w	80011d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
  uint32_t plli2sused = 0U;
 80010a0:	2600      	movs	r6, #0
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80010a2:	6823      	ldr	r3, [r4, #0]
 80010a4:	f013 0f02 	tst.w	r3, #2
 80010a8:	d00b      	beq.n	80010c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80010aa:	4a8d      	ldr	r2, [pc, #564]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80010ac:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80010b0:	f023 53c0 	bic.w	r3, r3, #402653184	; 0x18000000
 80010b4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80010b6:	430b      	orrs	r3, r1
 80010b8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80010bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80010be:	b903      	cbnz	r3, 80010c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1U;
 80010c0:	2601      	movs	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80010c2:	6825      	ldr	r5, [r4, #0]
 80010c4:	f015 0504 	ands.w	r5, r5, #4
 80010c8:	d00f      	beq.n	80010ea <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80010ca:	4a85      	ldr	r2, [pc, #532]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80010cc:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80010d0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80010d4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80010d6:	430b      	orrs	r3, r1
 80010d8:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80010dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80010de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80010e2:	d07a      	beq.n	80011da <HAL_RCCEx_PeriphCLKConfig+0x162>
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d07a      	beq.n	80011de <HAL_RCCEx_PeriphCLKConfig+0x166>
  uint32_t pllsaiused = 0U;
 80010e8:	2500      	movs	r5, #0
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80010ea:	6823      	ldr	r3, [r4, #0]
 80010ec:	f013 0f08 	tst.w	r3, #8
 80010f0:	d00e      	beq.n	8001110 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80010f2:	4a7b      	ldr	r2, [pc, #492]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80010f4:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80010f8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80010fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80010fe:	430b      	orrs	r3, r1
 8001100:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001104:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001106:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800110a:	d06a      	beq.n	80011e2 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800110c:	b903      	cbnz	r3, 8001110 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      pllsaiused = 1U;
 800110e:	2501      	movs	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001110:	6823      	ldr	r3, [r4, #0]
 8001112:	f013 0f20 	tst.w	r3, #32
 8001116:	d166      	bne.n	80011e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001118:	6823      	ldr	r3, [r4, #0]
 800111a:	f013 0f10 	tst.w	r3, #16
 800111e:	d004      	beq.n	800112a <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001120:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
 8001124:	4b6f      	ldr	r3, [pc, #444]	; (80012e4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8001126:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800112a:	6823      	ldr	r3, [r4, #0]
 800112c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001130:	d008      	beq.n	8001144 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001132:	4a6b      	ldr	r2, [pc, #428]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001134:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001138:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800113c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800113e:	430b      	orrs	r3, r1
 8001140:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001144:	6823      	ldr	r3, [r4, #0]
 8001146:	f013 0f40 	tst.w	r3, #64	; 0x40
 800114a:	d008      	beq.n	800115e <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800114c:	4a64      	ldr	r2, [pc, #400]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800114e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001152:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001156:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001158:	430b      	orrs	r3, r1
 800115a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800115e:	6823      	ldr	r3, [r4, #0]
 8001160:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001164:	d00d      	beq.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001166:	4a5e      	ldr	r2, [pc, #376]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001168:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800116c:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001170:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001172:	430b      	orrs	r3, r1
 8001174:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001178:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800117a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800117e:	f000 809b 	beq.w	80012b8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001182:	6823      	ldr	r3, [r4, #0]
 8001184:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001188:	d008      	beq.n	800119c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800118a:	4a55      	ldr	r2, [pc, #340]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800118c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8001190:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001194:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001196:	430b      	orrs	r3, r1
 8001198:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800119c:	6823      	ldr	r3, [r4, #0]
 800119e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80011a2:	d00c      	beq.n	80011be <HAL_RCCEx_PeriphCLKConfig+0x146>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80011a4:	4a4e      	ldr	r2, [pc, #312]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80011a6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80011aa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80011ae:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80011b0:	430b      	orrs	r3, r1
 80011b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80011b6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80011b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80011bc:	d07e      	beq.n	80012bc <HAL_RCCEx_PeriphCLKConfig+0x244>
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80011be:	2e00      	cmp	r6, #0
 80011c0:	d17c      	bne.n	80012bc <HAL_RCCEx_PeriphCLKConfig+0x244>
 80011c2:	6823      	ldr	r3, [r4, #0]
 80011c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011c8:	d078      	beq.n	80012bc <HAL_RCCEx_PeriphCLKConfig+0x244>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80011ca:	2d01      	cmp	r5, #1
 80011cc:	f000 8125 	beq.w	800141a <HAL_RCCEx_PeriphCLKConfig+0x3a2>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80011d0:	2000      	movs	r0, #0
}
 80011d2:	b003      	add	sp, #12
 80011d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      plli2sused = 1U;
 80011d6:	2601      	movs	r6, #1
 80011d8:	e763      	b.n	80010a2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      plli2sused = 1U;
 80011da:	2601      	movs	r6, #1
 80011dc:	e782      	b.n	80010e4 <HAL_RCCEx_PeriphCLKConfig+0x6c>
      pllsaiused = 1U;
 80011de:	2501      	movs	r5, #1
 80011e0:	e783      	b.n	80010ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      plli2sused = 1U;
 80011e2:	2601      	movs	r6, #1
 80011e4:	e792      	b.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x94>
    __HAL_RCC_PWR_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	9301      	str	r3, [sp, #4]
 80011ea:	4b3d      	ldr	r3, [pc, #244]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80011ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011f2:	641a      	str	r2, [r3, #64]	; 0x40
 80011f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80011fe:	4a3a      	ldr	r2, [pc, #232]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8001200:	6813      	ldr	r3, [r2, #0]
 8001202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001206:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001208:	f7ff fa1a 	bl	8000640 <HAL_GetTick>
 800120c:	4607      	mov	r7, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800120e:	4b36      	ldr	r3, [pc, #216]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001216:	d106      	bne.n	8001226 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001218:	f7ff fa12 	bl	8000640 <HAL_GetTick>
 800121c:	1bc0      	subs	r0, r0, r7
 800121e:	2802      	cmp	r0, #2
 8001220:	d9f5      	bls.n	800120e <HAL_RCCEx_PeriphCLKConfig+0x196>
        return HAL_TIMEOUT;
 8001222:	2003      	movs	r0, #3
 8001224:	e7d5      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001226:	4b2e      	ldr	r3, [pc, #184]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800122a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800122e:	d014      	beq.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8001230:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001232:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001236:	429a      	cmp	r2, r3
 8001238:	d00f      	beq.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800123a:	4b29      	ldr	r3, [pc, #164]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800123c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800123e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8001242:	492a      	ldr	r1, [pc, #168]	; (80012ec <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8001244:	2001      	movs	r0, #1
 8001246:	f8c1 0e40 	str.w	r0, [r1, #3648]	; 0xe40
      __HAL_RCC_BACKUPRESET_RELEASE();
 800124a:	2000      	movs	r0, #0
 800124c:	f8c1 0e40 	str.w	r0, [r1, #3648]	; 0xe40
      RCC->BDCR = tmpreg1;
 8001250:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001254:	f013 0f01 	tst.w	r3, #1
 8001258:	d112      	bne.n	8001280 <HAL_RCCEx_PeriphCLKConfig+0x208>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800125a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800125c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001260:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001264:	d01d      	beq.n	80012a2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8001266:	4a1e      	ldr	r2, [pc, #120]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001268:	6893      	ldr	r3, [r2, #8]
 800126a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800126e:	6093      	str	r3, [r2, #8]
 8001270:	491b      	ldr	r1, [pc, #108]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001272:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8001274:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001276:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800127a:	4313      	orrs	r3, r2
 800127c:	670b      	str	r3, [r1, #112]	; 0x70
 800127e:	e74b      	b.n	8001118 <HAL_RCCEx_PeriphCLKConfig+0xa0>
        tickstart = HAL_GetTick();
 8001280:	f7ff f9de 	bl	8000640 <HAL_GetTick>
 8001284:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001286:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800128a:	f013 0f02 	tst.w	r3, #2
 800128e:	d1e4      	bne.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001290:	f7ff f9d6 	bl	8000640 <HAL_GetTick>
 8001294:	1bc0      	subs	r0, r0, r7
 8001296:	f241 3388 	movw	r3, #5000	; 0x1388
 800129a:	4298      	cmp	r0, r3
 800129c:	d9f3      	bls.n	8001286 <HAL_RCCEx_PeriphCLKConfig+0x20e>
            return HAL_TIMEOUT;
 800129e:	2003      	movs	r0, #3
 80012a0:	e797      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80012a2:	490f      	ldr	r1, [pc, #60]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80012a4:	688a      	ldr	r2, [r1, #8]
 80012a6:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80012aa:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80012ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80012b2:	4313      	orrs	r3, r2
 80012b4:	608b      	str	r3, [r1, #8]
 80012b6:	e7db      	b.n	8001270 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      pllsaiused = 1U;
 80012b8:	2501      	movs	r5, #1
 80012ba:	e762      	b.n	8001182 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_PLLI2S_DISABLE();
 80012bc:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80012be:	2200      	movs	r2, #0
 80012c0:	669a      	str	r2, [r3, #104]	; 0x68
    tickstart = HAL_GetTick();
 80012c2:	f7ff f9bd 	bl	8000640 <HAL_GetTick>
 80012c6:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012c8:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80012d0:	d00e      	beq.n	80012f0 <HAL_RCCEx_PeriphCLKConfig+0x278>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80012d2:	f7ff f9b5 	bl	8000640 <HAL_GetTick>
 80012d6:	1b80      	subs	r0, r0, r6
 80012d8:	2802      	cmp	r0, #2
 80012da:	d9f5      	bls.n	80012c8 <HAL_RCCEx_PeriphCLKConfig+0x250>
        return HAL_TIMEOUT;
 80012dc:	2003      	movs	r0, #3
 80012de:	e778      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80012e0:	40023800 	.word	0x40023800
 80012e4:	42471000 	.word	0x42471000
 80012e8:	40007000 	.word	0x40007000
 80012ec:	42470000 	.word	0x42470000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80012f0:	6823      	ldr	r3, [r4, #0]
 80012f2:	f013 0f01 	tst.w	r3, #1
 80012f6:	d001      	beq.n	80012fc <HAL_RCCEx_PeriphCLKConfig+0x284>
 80012f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80012fa:	b122      	cbz	r2, 8001306 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 80012fc:	f013 0f02 	tst.w	r3, #2
 8001300:	d015      	beq.n	800132e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001302:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001304:	b99b      	cbnz	r3, 800132e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001306:	4a77      	ldr	r2, [pc, #476]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8001308:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800130c:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001310:	6863      	ldr	r3, [r4, #4]
 8001312:	68a6      	ldr	r6, [r4, #8]
 8001314:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 8001318:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 800131c:	4303      	orrs	r3, r0
 800131e:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8001322:	430b      	orrs	r3, r1
 8001324:	6961      	ldr	r1, [r4, #20]
 8001326:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800132a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800132e:	6823      	ldr	r3, [r4, #0]
 8001330:	f013 0f04 	tst.w	r3, #4
 8001334:	d003      	beq.n	800133e <HAL_RCCEx_PeriphCLKConfig+0x2c6>
 8001336:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001338:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 800133c:	d006      	beq.n	800134c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800133e:	f013 0f08 	tst.w	r3, #8
 8001342:	d020      	beq.n	8001386 <HAL_RCCEx_PeriphCLKConfig+0x30e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001344:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001346:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800134a:	d11c      	bne.n	8001386 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800134c:	4a65      	ldr	r2, [pc, #404]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800134e:	f8d2 0084 	ldr.w	r0, [r2, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001352:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8001356:	6863      	ldr	r3, [r4, #4]
 8001358:	68a6      	ldr	r6, [r4, #8]
 800135a:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
 800135e:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001362:	4303      	orrs	r3, r0
 8001364:	6920      	ldr	r0, [r4, #16]
 8001366:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800136a:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 800136e:	430b      	orrs	r3, r1
 8001370:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001374:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001378:	f023 031f 	bic.w	r3, r3, #31
 800137c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800137e:	3901      	subs	r1, #1
 8001380:	430b      	orrs	r3, r1
 8001382:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001386:	6823      	ldr	r3, [r4, #0]
 8001388:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800138c:	d003      	beq.n	8001396 <HAL_RCCEx_PeriphCLKConfig+0x31e>
 800138e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001390:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001394:	d028      	beq.n	80013e8 <HAL_RCCEx_PeriphCLKConfig+0x370>
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001396:	6823      	ldr	r3, [r4, #0]
 8001398:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800139c:	d011      	beq.n	80013c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800139e:	6863      	ldr	r3, [r4, #4]
 80013a0:	68a2      	ldr	r2, [r4, #8]
 80013a2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80013a6:	68e2      	ldr	r2, [r4, #12]
 80013a8:	0852      	lsrs	r2, r2, #1
 80013aa:	3a01      	subs	r2, #1
 80013ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013b0:	6922      	ldr	r2, [r4, #16]
 80013b2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80013b6:	6962      	ldr	r2, [r4, #20]
 80013b8:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80013bc:	4a49      	ldr	r2, [pc, #292]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80013be:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 80013c2:	4b49      	ldr	r3, [pc, #292]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	669a      	str	r2, [r3, #104]	; 0x68
    tickstart = HAL_GetTick();
 80013c8:	f7ff f93a 	bl	8000640 <HAL_GetTick>
 80013cc:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80013ce:	4b45      	ldr	r3, [pc, #276]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80013d6:	f47f aef8 	bne.w	80011ca <HAL_RCCEx_PeriphCLKConfig+0x152>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80013da:	f7ff f931 	bl	8000640 <HAL_GetTick>
 80013de:	1b80      	subs	r0, r0, r6
 80013e0:	2802      	cmp	r0, #2
 80013e2:	d9f4      	bls.n	80013ce <HAL_RCCEx_PeriphCLKConfig+0x356>
        return HAL_TIMEOUT;
 80013e4:	2003      	movs	r0, #3
 80013e6:	e6f4      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80013e8:	483e      	ldr	r0, [pc, #248]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80013ea:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 80013ee:	f3c2 4201 	ubfx	r2, r2, #16, #2
 80013f2:	3201      	adds	r2, #1
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80013f4:	f8d0 6084 	ldr.w	r6, [r0, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80013f8:	6863      	ldr	r3, [r4, #4]
 80013fa:	68a1      	ldr	r1, [r4, #8]
 80013fc:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8001400:	68e1      	ldr	r1, [r4, #12]
 8001402:	0849      	lsrs	r1, r1, #1
 8001404:	3901      	subs	r1, #1
 8001406:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800140a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800140e:	f006 42e0 	and.w	r2, r6, #1879048192	; 0x70000000
 8001412:	4313      	orrs	r3, r2
 8001414:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
 8001418:	e7bd      	b.n	8001396 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    __HAL_RCC_PLLSAI_DISABLE();
 800141a:	4b33      	ldr	r3, [pc, #204]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800141c:	2200      	movs	r2, #0
 800141e:	671a      	str	r2, [r3, #112]	; 0x70
    tickstart = HAL_GetTick();
 8001420:	f7ff f90e 	bl	8000640 <HAL_GetTick>
 8001424:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001426:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 800142e:	d006      	beq.n	800143e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001430:	f7ff f906 	bl	8000640 <HAL_GetTick>
 8001434:	1b40      	subs	r0, r0, r5
 8001436:	2802      	cmp	r0, #2
 8001438:	d9f5      	bls.n	8001426 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
        return HAL_TIMEOUT;
 800143a:	2003      	movs	r0, #3
 800143c:	e6c9      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800143e:	6823      	ldr	r3, [r4, #0]
 8001440:	f013 0f04 	tst.w	r3, #4
 8001444:	d001      	beq.n	800144a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 8001446:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001448:	b122      	cbz	r2, 8001454 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 800144a:	f013 0f08 	tst.w	r3, #8
 800144e:	d01a      	beq.n	8001486 <HAL_RCCEx_PeriphCLKConfig+0x40e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001450:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001452:	b9c3      	cbnz	r3, 8001486 <HAL_RCCEx_PeriphCLKConfig+0x40e>
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001454:	4a23      	ldr	r2, [pc, #140]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8001456:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800145a:	69a3      	ldr	r3, [r4, #24]
 800145c:	69e0      	ldr	r0, [r4, #28]
 800145e:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001462:	f401 3140 	and.w	r1, r1, #196608	; 0x30000
 8001466:	430b      	orrs	r3, r1
 8001468:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800146a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800146e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001472:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001476:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800147a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800147c:	3901      	subs	r1, #1
 800147e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001482:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001486:	6823      	ldr	r3, [r4, #0]
 8001488:	f413 7f80 	tst.w	r3, #256	; 0x100
 800148c:	d003      	beq.n	8001496 <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800148e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001490:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001494:	d011      	beq.n	80014ba <HAL_RCCEx_PeriphCLKConfig+0x442>
    __HAL_RCC_PLLSAI_ENABLE();
 8001496:	4b14      	ldr	r3, [pc, #80]	; (80014e8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8001498:	2201      	movs	r2, #1
 800149a:	671a      	str	r2, [r3, #112]	; 0x70
    tickstart = HAL_GetTick();
 800149c:	f7ff f8d0 	bl	8000640 <HAL_GetTick>
 80014a0:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80014aa:	d118      	bne.n	80014de <HAL_RCCEx_PeriphCLKConfig+0x466>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80014ac:	f7ff f8c8 	bl	8000640 <HAL_GetTick>
 80014b0:	1b00      	subs	r0, r0, r4
 80014b2:	2802      	cmp	r0, #2
 80014b4:	d9f5      	bls.n	80014a2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        return HAL_TIMEOUT;
 80014b6:	2003      	movs	r0, #3
 80014b8:	e68b      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80014ba:	480a      	ldr	r0, [pc, #40]	; (80014e4 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80014bc:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80014c0:	69a3      	ldr	r3, [r4, #24]
 80014c2:	69e2      	ldr	r2, [r4, #28]
 80014c4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80014c8:	6a22      	ldr	r2, [r4, #32]
 80014ca:	0852      	lsrs	r2, r2, #1
 80014cc:	3a01      	subs	r2, #1
 80014ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80014d2:	f001 6270 	and.w	r2, r1, #251658240	; 0xf000000
 80014d6:	4313      	orrs	r3, r2
 80014d8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
 80014dc:	e7db      	b.n	8001496 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  return HAL_OK;
 80014de:	2000      	movs	r0, #0
 80014e0:	e677      	b.n	80011d2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800
 80014e8:	42470000 	.word	0x42470000

080014ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014ec:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014ee:	4b60      	ldr	r3, [pc, #384]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f003 030c 	and.w	r3, r3, #12
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d007      	beq.n	800150a <HAL_RCC_GetSysClockFreq+0x1e>
 80014fa:	2b0c      	cmp	r3, #12
 80014fc:	d05f      	beq.n	80015be <HAL_RCC_GetSysClockFreq+0xd2>
 80014fe:	2b04      	cmp	r3, #4
 8001500:	d001      	beq.n	8001506 <HAL_RCC_GetSysClockFreq+0x1a>
 8001502:	485c      	ldr	r0, [pc, #368]	; (8001674 <HAL_RCC_GetSysClockFreq+0x188>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001504:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001506:	485c      	ldr	r0, [pc, #368]	; (8001678 <HAL_RCC_GetSysClockFreq+0x18c>)
 8001508:	e7fc      	b.n	8001504 <HAL_RCC_GetSysClockFreq+0x18>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800150a:	4b59      	ldr	r3, [pc, #356]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001518:	d02c      	beq.n	8001574 <HAL_RCC_GetSysClockFreq+0x88>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800151a:	4b55      	ldr	r3, [pc, #340]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 800151c:	6858      	ldr	r0, [r3, #4]
 800151e:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001522:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001526:	ebbc 0c00 	subs.w	ip, ip, r0
 800152a:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800152e:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001532:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001536:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800153a:	ebb1 010c 	subs.w	r1, r1, ip
 800153e:	eb63 030e 	sbc.w	r3, r3, lr
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001548:	00c9      	lsls	r1, r1, #3
 800154a:	eb11 0c00 	adds.w	ip, r1, r0
 800154e:	f143 0300 	adc.w	r3, r3, #0
 8001552:	0259      	lsls	r1, r3, #9
 8001554:	2300      	movs	r3, #0
 8001556:	ea4f 204c 	mov.w	r0, ip, lsl #9
 800155a:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 800155e:	f7fe fea7 	bl	80002b0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001562:	4b43      	ldr	r3, [pc, #268]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800156a:	3301      	adds	r3, #1
 800156c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800156e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001572:	e7c7      	b.n	8001504 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001574:	4b3e      	ldr	r3, [pc, #248]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 8001576:	6858      	ldr	r0, [r3, #4]
 8001578:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800157c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001580:	ebbc 0c00 	subs.w	ip, ip, r0
 8001584:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001588:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800158c:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001590:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001594:	ebb1 010c 	subs.w	r1, r1, ip
 8001598:	eb63 030e 	sbc.w	r3, r3, lr
 800159c:	00db      	lsls	r3, r3, #3
 800159e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015a2:	00c9      	lsls	r1, r1, #3
 80015a4:	eb11 0c00 	adds.w	ip, r1, r0
 80015a8:	f143 0300 	adc.w	r3, r3, #0
 80015ac:	0299      	lsls	r1, r3, #10
 80015ae:	2300      	movs	r3, #0
 80015b0:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80015b4:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80015b8:	f7fe fe7a 	bl	80002b0 <__aeabi_uldivmod>
 80015bc:	e7d1      	b.n	8001562 <HAL_RCC_GetSysClockFreq+0x76>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015be:	4b2c      	ldr	r3, [pc, #176]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 80015c0:	685a      	ldr	r2, [r3, #4]
 80015c2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80015cc:	d02a      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x138>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015ce:	4b28      	ldr	r3, [pc, #160]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 80015d0:	6858      	ldr	r0, [r3, #4]
 80015d2:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80015d6:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80015da:	ebbc 0c00 	subs.w	ip, ip, r0
 80015de:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80015e2:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80015e6:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80015ea:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80015ee:	ebb1 010c 	subs.w	r1, r1, ip
 80015f2:	eb63 030e 	sbc.w	r3, r3, lr
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015fc:	00c9      	lsls	r1, r1, #3
 80015fe:	eb11 0c00 	adds.w	ip, r1, r0
 8001602:	f143 0300 	adc.w	r3, r3, #0
 8001606:	0259      	lsls	r1, r3, #9
 8001608:	2300      	movs	r3, #0
 800160a:	ea4f 204c 	mov.w	r0, ip, lsl #9
 800160e:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8001612:	f7fe fe4d 	bl	80002b0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001616:	4b16      	ldr	r3, [pc, #88]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco/pllr;
 800161e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001622:	e76f      	b.n	8001504 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001624:	4b12      	ldr	r3, [pc, #72]	; (8001670 <HAL_RCC_GetSysClockFreq+0x184>)
 8001626:	6858      	ldr	r0, [r3, #4]
 8001628:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800162c:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001630:	ebbc 0c00 	subs.w	ip, ip, r0
 8001634:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001638:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800163c:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001640:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001644:	ebb1 010c 	subs.w	r1, r1, ip
 8001648:	eb63 030e 	sbc.w	r3, r3, lr
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001652:	00c9      	lsls	r1, r1, #3
 8001654:	eb11 0c00 	adds.w	ip, r1, r0
 8001658:	f143 0300 	adc.w	r3, r3, #0
 800165c:	0299      	lsls	r1, r3, #10
 800165e:	2300      	movs	r3, #0
 8001660:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001664:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001668:	f7fe fe22 	bl	80002b0 <__aeabi_uldivmod>
 800166c:	e7d3      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0x12a>
 800166e:	bf00      	nop
 8001670:	40023800 	.word	0x40023800
 8001674:	00f42400 	.word	0x00f42400
 8001678:	007a1200 	.word	0x007a1200

0800167c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800167c:	b570      	push	{r4, r5, r6, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001682:	6803      	ldr	r3, [r0, #0]
 8001684:	f013 0f01 	tst.w	r3, #1
 8001688:	d041      	beq.n	800170e <HAL_RCC_OscConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800168a:	4b9a      	ldr	r3, [pc, #616]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f003 030c 	and.w	r3, r3, #12
 8001692:	2b04      	cmp	r3, #4
 8001694:	d032      	beq.n	80016fc <HAL_RCC_OscConfig+0x80>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001696:	4b97      	ldr	r3, [pc, #604]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800169e:	2b08      	cmp	r3, #8
 80016a0:	d027      	beq.n	80016f2 <HAL_RCC_OscConfig+0x76>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016a2:	4b94      	ldr	r3, [pc, #592]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016aa:	2b0c      	cmp	r3, #12
 80016ac:	d059      	beq.n	8001762 <HAL_RCC_OscConfig+0xe6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ae:	6863      	ldr	r3, [r4, #4]
 80016b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016b4:	d05b      	beq.n	800176e <HAL_RCC_OscConfig+0xf2>
 80016b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016ba:	d05e      	beq.n	800177a <HAL_RCC_OscConfig+0xfe>
 80016bc:	4b8d      	ldr	r3, [pc, #564]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80016cc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016ce:	6863      	ldr	r3, [r4, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d05c      	beq.n	800178e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d4:	f7fe ffb4 	bl	8000640 <HAL_GetTick>
 80016d8:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016da:	4b86      	ldr	r3, [pc, #536]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80016e2:	d114      	bne.n	800170e <HAL_RCC_OscConfig+0x92>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e4:	f7fe ffac 	bl	8000640 <HAL_GetTick>
 80016e8:	1b40      	subs	r0, r0, r5
 80016ea:	2864      	cmp	r0, #100	; 0x64
 80016ec:	d9f5      	bls.n	80016da <HAL_RCC_OscConfig+0x5e>
          {
            return HAL_TIMEOUT;
 80016ee:	2003      	movs	r0, #3
 80016f0:	e19f      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016f2:	4b80      	ldr	r3, [pc, #512]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80016fa:	d0d2      	beq.n	80016a2 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016fc:	4b7d      	ldr	r3, [pc, #500]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001704:	d003      	beq.n	800170e <HAL_RCC_OscConfig+0x92>
 8001706:	6863      	ldr	r3, [r4, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	f000 818d 	beq.w	8001a28 <HAL_RCC_OscConfig+0x3ac>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	f013 0f02 	tst.w	r3, #2
 8001714:	d060      	beq.n	80017d8 <HAL_RCC_OscConfig+0x15c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001716:	4b77      	ldr	r3, [pc, #476]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	f013 0f0c 	tst.w	r3, #12
 800171e:	d04a      	beq.n	80017b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001720:	4b74      	ldr	r3, [pc, #464]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001728:	2b08      	cmp	r3, #8
 800172a:	d03f      	beq.n	80017ac <HAL_RCC_OscConfig+0x130>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800172c:	4b71      	ldr	r3, [pc, #452]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001734:	2b0c      	cmp	r3, #12
 8001736:	d069      	beq.n	800180c <HAL_RCC_OscConfig+0x190>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001738:	68e3      	ldr	r3, [r4, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d075      	beq.n	800182a <HAL_RCC_OscConfig+0x1ae>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800173e:	4b6e      	ldr	r3, [pc, #440]	; (80018f8 <HAL_RCC_OscConfig+0x27c>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001744:	f7fe ff7c 	bl	8000640 <HAL_GetTick>
 8001748:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174a:	4b6a      	ldr	r3, [pc, #424]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f013 0f02 	tst.w	r3, #2
 8001752:	d161      	bne.n	8001818 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001754:	f7fe ff74 	bl	8000640 <HAL_GetTick>
 8001758:	1b40      	subs	r0, r0, r5
 800175a:	2802      	cmp	r0, #2
 800175c:	d9f5      	bls.n	800174a <HAL_RCC_OscConfig+0xce>
          {
            return HAL_TIMEOUT;
 800175e:	2003      	movs	r0, #3
 8001760:	e167      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001762:	4b64      	ldr	r3, [pc, #400]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800176a:	d0a0      	beq.n	80016ae <HAL_RCC_OscConfig+0x32>
 800176c:	e7c6      	b.n	80016fc <HAL_RCC_OscConfig+0x80>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176e:	4a61      	ldr	r2, [pc, #388]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001770:	6813      	ldr	r3, [r2, #0]
 8001772:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001776:	6013      	str	r3, [r2, #0]
 8001778:	e7a9      	b.n	80016ce <HAL_RCC_OscConfig+0x52>
 800177a:	4b5e      	ldr	r3, [pc, #376]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	e79f      	b.n	80016ce <HAL_RCC_OscConfig+0x52>
        tickstart = HAL_GetTick();
 800178e:	f7fe ff57 	bl	8000640 <HAL_GetTick>
 8001792:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001794:	4b57      	ldr	r3, [pc, #348]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800179c:	d0b7      	beq.n	800170e <HAL_RCC_OscConfig+0x92>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800179e:	f7fe ff4f 	bl	8000640 <HAL_GetTick>
 80017a2:	1b40      	subs	r0, r0, r5
 80017a4:	2864      	cmp	r0, #100	; 0x64
 80017a6:	d9f5      	bls.n	8001794 <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 80017a8:	2003      	movs	r0, #3
 80017aa:	e142      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017ac:	4b51      	ldr	r3, [pc, #324]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80017b4:	d1ba      	bne.n	800172c <HAL_RCC_OscConfig+0xb0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017b6:	4b4f      	ldr	r3, [pc, #316]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f013 0f02 	tst.w	r3, #2
 80017be:	d003      	beq.n	80017c8 <HAL_RCC_OscConfig+0x14c>
 80017c0:	68e3      	ldr	r3, [r4, #12]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	f040 8132 	bne.w	8001a2c <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c8:	4a4a      	ldr	r2, [pc, #296]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80017ca:	6813      	ldr	r3, [r2, #0]
 80017cc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80017d0:	6921      	ldr	r1, [r4, #16]
 80017d2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80017d6:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d8:	6823      	ldr	r3, [r4, #0]
 80017da:	f013 0f08 	tst.w	r3, #8
 80017de:	d049      	beq.n	8001874 <HAL_RCC_OscConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017e0:	6963      	ldr	r3, [r4, #20]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d033      	beq.n	800184e <HAL_RCC_OscConfig+0x1d2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e6:	4b44      	ldr	r3, [pc, #272]	; (80018f8 <HAL_RCC_OscConfig+0x27c>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017ee:	f7fe ff27 	bl	8000640 <HAL_GetTick>
 80017f2:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017f4:	4b3f      	ldr	r3, [pc, #252]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80017f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017f8:	f013 0f02 	tst.w	r3, #2
 80017fc:	d13a      	bne.n	8001874 <HAL_RCC_OscConfig+0x1f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017fe:	f7fe ff1f 	bl	8000640 <HAL_GetTick>
 8001802:	1b40      	subs	r0, r0, r5
 8001804:	2802      	cmp	r0, #2
 8001806:	d9f5      	bls.n	80017f4 <HAL_RCC_OscConfig+0x178>
        {
          return HAL_TIMEOUT;
 8001808:	2003      	movs	r0, #3
 800180a:	e112      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800180c:	4b39      	ldr	r3, [pc, #228]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001814:	d190      	bne.n	8001738 <HAL_RCC_OscConfig+0xbc>
 8001816:	e7ce      	b.n	80017b6 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001818:	4a36      	ldr	r2, [pc, #216]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800181a:	6813      	ldr	r3, [r2, #0]
 800181c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001820:	6921      	ldr	r1, [r4, #16]
 8001822:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001826:	6013      	str	r3, [r2, #0]
 8001828:	e7d6      	b.n	80017d8 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 800182a:	4b33      	ldr	r3, [pc, #204]	; (80018f8 <HAL_RCC_OscConfig+0x27c>)
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001830:	f7fe ff06 	bl	8000640 <HAL_GetTick>
 8001834:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001836:	4b2f      	ldr	r3, [pc, #188]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f013 0f02 	tst.w	r3, #2
 800183e:	d0cb      	beq.n	80017d8 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001840:	f7fe fefe 	bl	8000640 <HAL_GetTick>
 8001844:	1b40      	subs	r0, r0, r5
 8001846:	2802      	cmp	r0, #2
 8001848:	d9f5      	bls.n	8001836 <HAL_RCC_OscConfig+0x1ba>
            return HAL_TIMEOUT;
 800184a:	2003      	movs	r0, #3
 800184c:	e0f1      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800184e:	4b2a      	ldr	r3, [pc, #168]	; (80018f8 <HAL_RCC_OscConfig+0x27c>)
 8001850:	2200      	movs	r2, #0
 8001852:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001856:	f7fe fef3 	bl	8000640 <HAL_GetTick>
 800185a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800185c:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800185e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001860:	f013 0f02 	tst.w	r3, #2
 8001864:	d006      	beq.n	8001874 <HAL_RCC_OscConfig+0x1f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001866:	f7fe feeb 	bl	8000640 <HAL_GetTick>
 800186a:	1b40      	subs	r0, r0, r5
 800186c:	2802      	cmp	r0, #2
 800186e:	d9f5      	bls.n	800185c <HAL_RCC_OscConfig+0x1e0>
        {
          return HAL_TIMEOUT;
 8001870:	2003      	movs	r0, #3
 8001872:	e0de      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	f013 0f04 	tst.w	r3, #4
 800187a:	d077      	beq.n	800196c <HAL_RCC_OscConfig+0x2f0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800187c:	4b1d      	ldr	r3, [pc, #116]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001880:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001884:	d133      	bne.n	80018ee <HAL_RCC_OscConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	9301      	str	r3, [sp, #4]
 800188a:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 800188c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800188e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001892:	641a      	str	r2, [r3, #64]	; 0x40
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	9301      	str	r3, [sp, #4]
 800189c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800189e:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a0:	4b16      	ldr	r3, [pc, #88]	; (80018fc <HAL_RCC_OscConfig+0x280>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80018a8:	d02a      	beq.n	8001900 <HAL_RCC_OscConfig+0x284>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018aa:	68a3      	ldr	r3, [r4, #8]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d03b      	beq.n	8001928 <HAL_RCC_OscConfig+0x2ac>
 80018b0:	2b05      	cmp	r3, #5
 80018b2:	d03f      	beq.n	8001934 <HAL_RCC_OscConfig+0x2b8>
 80018b4:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80018b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018b8:	f022 0201 	bic.w	r2, r2, #1
 80018bc:	671a      	str	r2, [r3, #112]	; 0x70
 80018be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80018c0:	f022 0204 	bic.w	r2, r2, #4
 80018c4:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018c6:	68a3      	ldr	r3, [r4, #8]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d03d      	beq.n	8001948 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018cc:	f7fe feb8 	bl	8000640 <HAL_GetTick>
 80018d0:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d2:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <HAL_RCC_OscConfig+0x278>)
 80018d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d6:	f013 0f02 	tst.w	r3, #2
 80018da:	d146      	bne.n	800196a <HAL_RCC_OscConfig+0x2ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018dc:	f7fe feb0 	bl	8000640 <HAL_GetTick>
 80018e0:	1b80      	subs	r0, r0, r6
 80018e2:	f241 3388 	movw	r3, #5000	; 0x1388
 80018e6:	4298      	cmp	r0, r3
 80018e8:	d9f3      	bls.n	80018d2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_TIMEOUT;
 80018ea:	2003      	movs	r0, #3
 80018ec:	e0a1      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
    FlagStatus       pwrclkchanged = RESET;
 80018ee:	2500      	movs	r5, #0
 80018f0:	e7d6      	b.n	80018a0 <HAL_RCC_OscConfig+0x224>
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	42470000 	.word	0x42470000
 80018fc:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001900:	4a4e      	ldr	r2, [pc, #312]	; (8001a3c <HAL_RCC_OscConfig+0x3c0>)
 8001902:	6813      	ldr	r3, [r2, #0]
 8001904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001908:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800190a:	f7fe fe99 	bl	8000640 <HAL_GetTick>
 800190e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001910:	4b4a      	ldr	r3, [pc, #296]	; (8001a3c <HAL_RCC_OscConfig+0x3c0>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001918:	d1c7      	bne.n	80018aa <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800191a:	f7fe fe91 	bl	8000640 <HAL_GetTick>
 800191e:	1b80      	subs	r0, r0, r6
 8001920:	2802      	cmp	r0, #2
 8001922:	d9f5      	bls.n	8001910 <HAL_RCC_OscConfig+0x294>
          return HAL_TIMEOUT;
 8001924:	2003      	movs	r0, #3
 8001926:	e084      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001928:	4a45      	ldr	r2, [pc, #276]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 800192a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	6713      	str	r3, [r2, #112]	; 0x70
 8001932:	e7c8      	b.n	80018c6 <HAL_RCC_OscConfig+0x24a>
 8001934:	4b42      	ldr	r3, [pc, #264]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 8001936:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001938:	f042 0204 	orr.w	r2, r2, #4
 800193c:	671a      	str	r2, [r3, #112]	; 0x70
 800193e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001940:	f042 0201 	orr.w	r2, r2, #1
 8001944:	671a      	str	r2, [r3, #112]	; 0x70
 8001946:	e7be      	b.n	80018c6 <HAL_RCC_OscConfig+0x24a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001948:	f7fe fe7a 	bl	8000640 <HAL_GetTick>
 800194c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800194e:	4b3c      	ldr	r3, [pc, #240]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 8001950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001952:	f013 0f02 	tst.w	r3, #2
 8001956:	d008      	beq.n	800196a <HAL_RCC_OscConfig+0x2ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001958:	f7fe fe72 	bl	8000640 <HAL_GetTick>
 800195c:	1b80      	subs	r0, r0, r6
 800195e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001962:	4298      	cmp	r0, r3
 8001964:	d9f3      	bls.n	800194e <HAL_RCC_OscConfig+0x2d2>
        {
          return HAL_TIMEOUT;
 8001966:	2003      	movs	r0, #3
 8001968:	e063      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800196a:	b9e5      	cbnz	r5, 80019a6 <HAL_RCC_OscConfig+0x32a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800196c:	69a3      	ldr	r3, [r4, #24]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d05e      	beq.n	8001a30 <HAL_RCC_OscConfig+0x3b4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001972:	4a33      	ldr	r2, [pc, #204]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 8001974:	6892      	ldr	r2, [r2, #8]
 8001976:	f002 020c 	and.w	r2, r2, #12
 800197a:	2a08      	cmp	r2, #8
 800197c:	d05b      	beq.n	8001a36 <HAL_RCC_OscConfig+0x3ba>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800197e:	2b02      	cmp	r3, #2
 8001980:	d017      	beq.n	80019b2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001982:	4b30      	ldr	r3, [pc, #192]	; (8001a44 <HAL_RCC_OscConfig+0x3c8>)
 8001984:	2200      	movs	r2, #0
 8001986:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001988:	f7fe fe5a 	bl	8000640 <HAL_GetTick>
 800198c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198e:	4b2c      	ldr	r3, [pc, #176]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001996:	d045      	beq.n	8001a24 <HAL_RCC_OscConfig+0x3a8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001998:	f7fe fe52 	bl	8000640 <HAL_GetTick>
 800199c:	1b00      	subs	r0, r0, r4
 800199e:	2802      	cmp	r0, #2
 80019a0:	d9f5      	bls.n	800198e <HAL_RCC_OscConfig+0x312>
          {
            return HAL_TIMEOUT;
 80019a2:	2003      	movs	r0, #3
 80019a4:	e045      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a6:	4a26      	ldr	r2, [pc, #152]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 80019a8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80019aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ae:	6413      	str	r3, [r2, #64]	; 0x40
 80019b0:	e7dc      	b.n	800196c <HAL_RCC_OscConfig+0x2f0>
        __HAL_RCC_PLL_DISABLE();
 80019b2:	4b24      	ldr	r3, [pc, #144]	; (8001a44 <HAL_RCC_OscConfig+0x3c8>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80019b8:	f7fe fe42 	bl	8000640 <HAL_GetTick>
 80019bc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019be:	4b20      	ldr	r3, [pc, #128]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019c6:	d006      	beq.n	80019d6 <HAL_RCC_OscConfig+0x35a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c8:	f7fe fe3a 	bl	8000640 <HAL_GetTick>
 80019cc:	1b40      	subs	r0, r0, r5
 80019ce:	2802      	cmp	r0, #2
 80019d0:	d9f5      	bls.n	80019be <HAL_RCC_OscConfig+0x342>
            return HAL_TIMEOUT;
 80019d2:	2003      	movs	r0, #3
 80019d4:	e02d      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019d6:	69e3      	ldr	r3, [r4, #28]
 80019d8:	6a22      	ldr	r2, [r4, #32]
 80019da:	4313      	orrs	r3, r2
 80019dc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80019de:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80019e2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80019e4:	0852      	lsrs	r2, r2, #1
 80019e6:	3a01      	subs	r2, #1
 80019e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80019ec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80019ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80019f2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80019f4:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80019f8:	4a11      	ldr	r2, [pc, #68]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 80019fa:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <HAL_RCC_OscConfig+0x3c8>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001a02:	f7fe fe1d 	bl	8000640 <HAL_GetTick>
 8001a06:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a08:	4b0d      	ldr	r3, [pc, #52]	; (8001a40 <HAL_RCC_OscConfig+0x3c4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001a10:	d106      	bne.n	8001a20 <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a12:	f7fe fe15 	bl	8000640 <HAL_GetTick>
 8001a16:	1b00      	subs	r0, r0, r4
 8001a18:	2802      	cmp	r0, #2
 8001a1a:	d9f5      	bls.n	8001a08 <HAL_RCC_OscConfig+0x38c>
            return HAL_TIMEOUT;
 8001a1c:	2003      	movs	r0, #3
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001a20:	2000      	movs	r0, #0
 8001a22:	e006      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
 8001a24:	2000      	movs	r0, #0
 8001a26:	e004      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
        return HAL_ERROR;
 8001a28:	2001      	movs	r0, #1
 8001a2a:	e002      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
        return HAL_ERROR;
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	e000      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
  return HAL_OK;
 8001a30:	2000      	movs	r0, #0
}
 8001a32:	b002      	add	sp, #8
 8001a34:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001a36:	2001      	movs	r0, #1
 8001a38:	e7fb      	b.n	8001a32 <HAL_RCC_OscConfig+0x3b6>
 8001a3a:	bf00      	nop
 8001a3c:	40007000 	.word	0x40007000
 8001a40:	40023800 	.word	0x40023800
 8001a44:	42470000 	.word	0x42470000

08001a48 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{  
 8001a48:	b510      	push	{r4, lr}
 8001a4a:	4604      	mov	r4, r0
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRA))
 8001a4c:	6803      	ldr	r3, [r0, #0]
 8001a4e:	68da      	ldr	r2, [r3, #12]
 8001a50:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001a54:	d003      	beq.n	8001a5e <HAL_RTC_AlarmIRQHandler+0x16>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRA) != (uint32_t)RESET)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001a5c:	d10f      	bne.n	8001a7e <HAL_RTC_AlarmIRQHandler+0x36>
      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
    }
  }
  
  if(__HAL_RTC_ALARM_GET_IT(hrtc, RTC_IT_ALRB))
 8001a5e:	6823      	ldr	r3, [r4, #0]
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001a66:	d003      	beq.n	8001a70 <HAL_RTC_AlarmIRQHandler+0x28>
  {
    /* Get the status of the Interrupt */
    if((uint32_t)(hrtc->Instance->CR & RTC_IT_ALRB) != (uint32_t)RESET)
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8001a6e:	d10f      	bne.n	8001a90 <HAL_RTC_AlarmIRQHandler+0x48>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
    }
  }
  
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <HAL_RTC_AlarmIRQHandler+0x5c>)
 8001a72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a76:	615a      	str	r2, [r3, #20]
  
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY; 
 8001a78:	2301      	movs	r3, #1
 8001a7a:	7763      	strb	r3, [r4, #29]
}
 8001a7c:	bd10      	pop	{r4, pc}
      HAL_RTC_AlarmAEventCallback(hrtc);
 8001a7e:	f000 fbb3 	bl	80021e8 <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8001a82:	6822      	ldr	r2, [r4, #0]
 8001a84:	68d3      	ldr	r3, [r2, #12]
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8001a8c:	60d3      	str	r3, [r2, #12]
 8001a8e:	e7e6      	b.n	8001a5e <HAL_RTC_AlarmIRQHandler+0x16>
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8001a90:	4620      	mov	r0, r4
 8001a92:	f000 fac2 	bl	800201a <HAL_RTCEx_AlarmBEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 8001a96:	6822      	ldr	r2, [r4, #0]
 8001a98:	68d3      	ldr	r3, [r2, #12]
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	f463 7320 	orn	r3, r3, #640	; 0x280
 8001aa0:	60d3      	str	r3, [r2, #12]
 8001aa2:	e7e5      	b.n	8001a70 <HAL_RTC_AlarmIRQHandler+0x28>
 8001aa4:	40013c00 	.word	0x40013c00

08001aa8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8001aa8:	b538      	push	{r3, r4, r5, lr}
 8001aaa:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001aac:	6802      	ldr	r2, [r0, #0]
 8001aae:	68d3      	ldr	r3, [r2, #12]
 8001ab0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ab4:	60d3      	str	r3, [r2, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ab6:	f7fe fdc3 	bl	8000640 <HAL_GetTick>
 8001aba:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8001abc:	6823      	ldr	r3, [r4, #0]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	f013 0f20 	tst.w	r3, #32
 8001ac4:	d107      	bne.n	8001ad6 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001ac6:	f7fe fdbb 	bl	8000640 <HAL_GetTick>
 8001aca:	1b40      	subs	r0, r0, r5
 8001acc:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001ad0:	d9f4      	bls.n	8001abc <HAL_RTC_WaitForSynchro+0x14>
    {       
      return HAL_TIMEOUT;
 8001ad2:	2003      	movs	r0, #3
 8001ad4:	e000      	b.n	8001ad8 <HAL_RTC_WaitForSynchro+0x30>
    } 
  }

  return HAL_OK;
 8001ad6:	2000      	movs	r0, #0
}
 8001ad8:	bd38      	pop	{r3, r4, r5, pc}

08001ada <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001ada:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U; 
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001adc:	6803      	ldr	r3, [r0, #0]
 8001ade:	68da      	ldr	r2, [r3, #12]
 8001ae0:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001ae4:	d001      	beq.n	8001aea <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8001ae6:	2000      	movs	r0, #0
}
 8001ae8:	bd38      	pop	{r3, r4, r5, pc}
 8001aea:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8001aec:	f04f 32ff 	mov.w	r2, #4294967295
 8001af0:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001af2:	f7fe fda5 	bl	8000640 <HAL_GetTick>
 8001af6:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001af8:	6823      	ldr	r3, [r4, #0]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001b00:	d107      	bne.n	8001b12 <RTC_EnterInitMode+0x38>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001b02:	f7fe fd9d 	bl	8000640 <HAL_GetTick>
 8001b06:	1b43      	subs	r3, r0, r5
 8001b08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b0c:	d9f4      	bls.n	8001af8 <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 8001b0e:	2003      	movs	r0, #3
 8001b10:	e7ea      	b.n	8001ae8 <RTC_EnterInitMode+0xe>
  return HAL_OK;  
 8001b12:	2000      	movs	r0, #0
 8001b14:	e7e8      	b.n	8001ae8 <RTC_EnterInitMode+0xe>

08001b16 <HAL_RTC_Init>:
{
 8001b16:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8001b18:	2800      	cmp	r0, #0
 8001b1a:	d05c      	beq.n	8001bd6 <HAL_RTC_Init+0xc0>
 8001b1c:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001b1e:	7f43      	ldrb	r3, [r0, #29]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d041      	beq.n	8001ba8 <HAL_RTC_Init+0x92>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001b24:	2302      	movs	r3, #2
 8001b26:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001b28:	6823      	ldr	r3, [r4, #0]
 8001b2a:	22ca      	movs	r2, #202	; 0xca
 8001b2c:	625a      	str	r2, [r3, #36]	; 0x24
 8001b2e:	6823      	ldr	r3, [r4, #0]
 8001b30:	2253      	movs	r2, #83	; 0x53
 8001b32:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001b34:	4620      	mov	r0, r4
 8001b36:	f7ff ffd0 	bl	8001ada <RTC_EnterInitMode>
 8001b3a:	4605      	mov	r5, r0
 8001b3c:	2800      	cmp	r0, #0
 8001b3e:	d137      	bne.n	8001bb0 <HAL_RTC_Init+0x9a>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001b40:	6822      	ldr	r2, [r4, #0]
 8001b42:	6893      	ldr	r3, [r2, #8]
 8001b44:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8001b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b4c:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001b4e:	6821      	ldr	r1, [r4, #0]
 8001b50:	688a      	ldr	r2, [r1, #8]
 8001b52:	6863      	ldr	r3, [r4, #4]
 8001b54:	6920      	ldr	r0, [r4, #16]
 8001b56:	4303      	orrs	r3, r0
 8001b58:	6960      	ldr	r0, [r4, #20]
 8001b5a:	4303      	orrs	r3, r0
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001b60:	6823      	ldr	r3, [r4, #0]
 8001b62:	68e2      	ldr	r2, [r4, #12]
 8001b64:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001b66:	6822      	ldr	r2, [r4, #0]
 8001b68:	6913      	ldr	r3, [r2, #16]
 8001b6a:	68a1      	ldr	r1, [r4, #8]
 8001b6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001b70:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8001b72:	6822      	ldr	r2, [r4, #0]
 8001b74:	68d3      	ldr	r3, [r2, #12]
 8001b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b7a:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001b7c:	6823      	ldr	r3, [r4, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f013 0f20 	tst.w	r3, #32
 8001b84:	d01b      	beq.n	8001bbe <HAL_RTC_Init+0xa8>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001b86:	6822      	ldr	r2, [r4, #0]
 8001b88:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b8e:	6413      	str	r3, [r2, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8001b90:	6822      	ldr	r2, [r4, #0]
 8001b92:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001b94:	69a1      	ldr	r1, [r4, #24]
 8001b96:	430b      	orrs	r3, r1
 8001b98:	6413      	str	r3, [r2, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001b9a:	6823      	ldr	r3, [r4, #0]
 8001b9c:	22ff      	movs	r2, #255	; 0xff
 8001b9e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	7763      	strb	r3, [r4, #29]
}
 8001ba4:	4628      	mov	r0, r5
 8001ba6:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8001ba8:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001baa:	f000 fd15 	bl	80025d8 <HAL_RTC_MspInit>
 8001bae:	e7b9      	b.n	8001b24 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001bb0:	6823      	ldr	r3, [r4, #0]
 8001bb2:	22ff      	movs	r2, #255	; 0xff
 8001bb4:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001bb6:	2304      	movs	r3, #4
 8001bb8:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8001bba:	2501      	movs	r5, #1
 8001bbc:	e7f2      	b.n	8001ba4 <HAL_RTC_Init+0x8e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	f7ff ff72 	bl	8001aa8 <HAL_RTC_WaitForSynchro>
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	d0de      	beq.n	8001b86 <HAL_RTC_Init+0x70>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	22ff      	movs	r2, #255	; 0xff
 8001bcc:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8001bd2:	2501      	movs	r5, #1
 8001bd4:	e7e6      	b.n	8001ba4 <HAL_RTC_Init+0x8e>
     return HAL_ERROR;
 8001bd6:	2501      	movs	r5, #1
 8001bd8:	e7e4      	b.n	8001ba4 <HAL_RTC_Init+0x8e>

08001bda <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8001bda:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8001bdc:	e002      	b.n	8001be4 <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8001bde:	3301      	adds	r3, #1
    Value -= 10U;
 8001be0:	380a      	subs	r0, #10
 8001be2:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8001be4:	2809      	cmp	r0, #9
 8001be6:	d8fa      	bhi.n	8001bde <RTC_ByteToBcd2+0x4>
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	b2db      	uxtb	r3, r3
}
 8001bec:	4318      	orrs	r0, r3
 8001bee:	4770      	bx	lr

08001bf0 <HAL_RTC_SetDate>:
{
 8001bf0:	b570      	push	{r4, r5, r6, lr}
 __HAL_LOCK(hrtc);
 8001bf2:	7f03      	ldrb	r3, [r0, #28]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d066      	beq.n	8001cc6 <HAL_RTC_SetDate+0xd6>
 8001bf8:	4604      	mov	r4, r0
 8001bfa:	460e      	mov	r6, r1
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8001c00:	2302      	movs	r3, #2
 8001c02:	7743      	strb	r3, [r0, #29]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001c04:	b93a      	cbnz	r2, 8001c16 <HAL_RTC_SetDate+0x26>
 8001c06:	784b      	ldrb	r3, [r1, #1]
 8001c08:	f013 0f10 	tst.w	r3, #16
 8001c0c:	d003      	beq.n	8001c16 <HAL_RTC_SetDate+0x26>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001c0e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 8001c12:	330a      	adds	r3, #10
 8001c14:	704b      	strb	r3, [r1, #1]
  if(Format == RTC_FORMAT_BIN)
 8001c16:	2a00      	cmp	r2, #0
 8001c18:	d133      	bne.n	8001c82 <HAL_RTC_SetDate+0x92>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001c1a:	78f0      	ldrb	r0, [r6, #3]
 8001c1c:	f7ff ffdd 	bl	8001bda <RTC_ByteToBcd2>
 8001c20:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001c22:	7870      	ldrb	r0, [r6, #1]
 8001c24:	f7ff ffd9 	bl	8001bda <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001c28:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8001c2c:	78b0      	ldrb	r0, [r6, #2]
 8001c2e:	f7ff ffd4 	bl	8001bda <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001c32:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13U));   
 8001c34:	7833      	ldrb	r3, [r6, #0]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001c36:	ea45 3543 	orr.w	r5, r5, r3, lsl #13
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	22ca      	movs	r2, #202	; 0xca
 8001c3e:	625a      	str	r2, [r3, #36]	; 0x24
 8001c40:	6823      	ldr	r3, [r4, #0]
 8001c42:	2253      	movs	r2, #83	; 0x53
 8001c44:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001c46:	4620      	mov	r0, r4
 8001c48:	f7ff ff47 	bl	8001ada <RTC_EnterInitMode>
 8001c4c:	4606      	mov	r6, r0
 8001c4e:	bb18      	cbnz	r0, 8001c98 <HAL_RTC_SetDate+0xa8>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001c50:	6822      	ldr	r2, [r4, #0]
 8001c52:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8001c56:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8001c5a:	6055      	str	r5, [r2, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001c5c:	6822      	ldr	r2, [r4, #0]
 8001c5e:	68d3      	ldr	r3, [r2, #12]
 8001c60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c64:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f013 0f20 	tst.w	r3, #32
 8001c6e:	d01c      	beq.n	8001caa <HAL_RTC_SetDate+0xba>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001c70:	6823      	ldr	r3, [r4, #0]
 8001c72:	22ff      	movs	r2, #255	; 0xff
 8001c74:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8001c76:	2301      	movs	r3, #1
 8001c78:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	7723      	strb	r3, [r4, #28]
}
 8001c7e:	4630      	mov	r0, r6
 8001c80:	bd70      	pop	{r4, r5, r6, pc}
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001c82:	78f2      	ldrb	r2, [r6, #3]
                  (((uint32_t)sDate->Month) << 8U) | \
 8001c84:	7873      	ldrb	r3, [r6, #1]
 8001c86:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001c88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                  ((uint32_t)sDate->Date) | \
 8001c8c:	78b2      	ldrb	r2, [r6, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8001c8e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->WeekDay) << 13U));  
 8001c90:	7832      	ldrb	r2, [r6, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001c92:	ea43 3542 	orr.w	r5, r3, r2, lsl #13
 8001c96:	e7d0      	b.n	8001c3a <HAL_RTC_SetDate+0x4a>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	22ff      	movs	r2, #255	; 0xff
 8001c9c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8001ca6:	2601      	movs	r6, #1
 8001ca8:	e7e9      	b.n	8001c7e <HAL_RTC_SetDate+0x8e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001caa:	4620      	mov	r0, r4
 8001cac:	f7ff fefc 	bl	8001aa8 <HAL_RTC_WaitForSynchro>
 8001cb0:	2800      	cmp	r0, #0
 8001cb2:	d0dd      	beq.n	8001c70 <HAL_RTC_SetDate+0x80>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001cb4:	6823      	ldr	r3, [r4, #0]
 8001cb6:	22ff      	movs	r2, #255	; 0xff
 8001cb8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001cba:	2304      	movs	r3, #4
 8001cbc:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8001cc2:	2601      	movs	r6, #1
 8001cc4:	e7db      	b.n	8001c7e <HAL_RTC_SetDate+0x8e>
 __HAL_LOCK(hrtc);
 8001cc6:	2602      	movs	r6, #2
 8001cc8:	e7d9      	b.n	8001c7e <HAL_RTC_SetDate+0x8e>

08001cca <HAL_RTC_SetTime>:
{
 8001cca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8001ccc:	7f03      	ldrb	r3, [r0, #28]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d078      	beq.n	8001dc4 <HAL_RTC_SetTime+0xfa>
 8001cd2:	4604      	mov	r4, r0
 8001cd4:	460e      	mov	r6, r1
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8001cde:	2a00      	cmp	r2, #0
 8001ce0:	d147      	bne.n	8001d72 <HAL_RTC_SetTime+0xa8>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001ce2:	6803      	ldr	r3, [r0, #0]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001cea:	d101      	bne.n	8001cf0 <HAL_RTC_SetTime+0x26>
      sTime->TimeFormat = 0x00U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	70cb      	strb	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001cf0:	7830      	ldrb	r0, [r6, #0]
 8001cf2:	f7ff ff72 	bl	8001bda <RTC_ByteToBcd2>
 8001cf6:	0405      	lsls	r5, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001cf8:	7870      	ldrb	r0, [r6, #1]
 8001cfa:	f7ff ff6e 	bl	8001bda <RTC_ByteToBcd2>
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001cfe:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001d02:	78b0      	ldrb	r0, [r6, #2]
 8001d04:	f7ff ff69 	bl	8001bda <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001d08:	4305      	orrs	r5, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8001d0a:	78f3      	ldrb	r3, [r6, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001d0c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d10:	6823      	ldr	r3, [r4, #0]
 8001d12:	22ca      	movs	r2, #202	; 0xca
 8001d14:	625a      	str	r2, [r3, #36]	; 0x24
 8001d16:	6823      	ldr	r3, [r4, #0]
 8001d18:	2253      	movs	r2, #83	; 0x53
 8001d1a:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001d1c:	4620      	mov	r0, r4
 8001d1e:	f7ff fedc 	bl	8001ada <RTC_EnterInitMode>
 8001d22:	4607      	mov	r7, r0
 8001d24:	2800      	cmp	r0, #0
 8001d26:	d136      	bne.n	8001d96 <HAL_RTC_SetTime+0xcc>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001d28:	6822      	ldr	r2, [r4, #0]
 8001d2a:	f005 357f 	and.w	r5, r5, #2139062143	; 0x7f7f7f7f
 8001d2e:	f025 45fe 	bic.w	r5, r5, #2130706432	; 0x7f000000
 8001d32:	6015      	str	r5, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8001d34:	6822      	ldr	r2, [r4, #0]
 8001d36:	6893      	ldr	r3, [r2, #8]
 8001d38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d3c:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001d3e:	6821      	ldr	r1, [r4, #0]
 8001d40:	688b      	ldr	r3, [r1, #8]
 8001d42:	68f2      	ldr	r2, [r6, #12]
 8001d44:	6930      	ldr	r0, [r6, #16]
 8001d46:	4302      	orrs	r2, r0
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001d4c:	6822      	ldr	r2, [r4, #0]
 8001d4e:	68d3      	ldr	r3, [r2, #12]
 8001d50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d54:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001d56:	6823      	ldr	r3, [r4, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f013 0f20 	tst.w	r3, #32
 8001d5e:	d023      	beq.n	8001da8 <HAL_RTC_SetTime+0xde>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d60:	6823      	ldr	r3, [r4, #0]
 8001d62:	22ff      	movs	r2, #255	; 0xff
 8001d64:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8001d66:	2301      	movs	r3, #1
 8001d68:	7763      	strb	r3, [r4, #29]
   __HAL_UNLOCK(hrtc); 
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	7723      	strb	r3, [r4, #28]
}
 8001d6e:	4638      	mov	r0, r7
 8001d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001d72:	6803      	ldr	r3, [r0, #0]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001d7a:	d101      	bne.n	8001d80 <HAL_RTC_SetTime+0xb6>
      sTime->TimeFormat = 0x00U;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	70cb      	strb	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001d80:	7832      	ldrb	r2, [r6, #0]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001d82:	7873      	ldrb	r3, [r6, #1]
 8001d84:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
              ((uint32_t)sTime->Seconds) | \
 8001d8a:	78b2      	ldrb	r2, [r6, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001d8c:	4313      	orrs	r3, r2
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8001d8e:	78f2      	ldrb	r2, [r6, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001d90:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
 8001d94:	e7bc      	b.n	8001d10 <HAL_RTC_SetTime+0x46>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001d96:	6823      	ldr	r3, [r4, #0]
 8001d98:	22ff      	movs	r2, #255	; 0xff
 8001d9a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d9c:	2304      	movs	r3, #4
 8001d9e:	7763      	strb	r3, [r4, #29]
    __HAL_UNLOCK(hrtc);
 8001da0:	2300      	movs	r3, #0
 8001da2:	7723      	strb	r3, [r4, #28]
    return HAL_ERROR;
 8001da4:	2701      	movs	r7, #1
 8001da6:	e7e2      	b.n	8001d6e <HAL_RTC_SetTime+0xa4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001da8:	4620      	mov	r0, r4
 8001daa:	f7ff fe7d 	bl	8001aa8 <HAL_RTC_WaitForSynchro>
 8001dae:	2800      	cmp	r0, #0
 8001db0:	d0d6      	beq.n	8001d60 <HAL_RTC_SetTime+0x96>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001db2:	6823      	ldr	r3, [r4, #0]
 8001db4:	22ff      	movs	r2, #255	; 0xff
 8001db6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001db8:	2304      	movs	r3, #4
 8001dba:	7763      	strb	r3, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	7723      	strb	r3, [r4, #28]
        return HAL_ERROR;
 8001dc0:	2701      	movs	r7, #1
 8001dc2:	e7d4      	b.n	8001d6e <HAL_RTC_SetTime+0xa4>
  __HAL_LOCK(hrtc);
 8001dc4:	2702      	movs	r7, #2
 8001dc6:	e7d2      	b.n	8001d6e <HAL_RTC_SetTime+0xa4>

08001dc8 <HAL_RTC_SetAlarm_IT>:
{
 8001dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	460d      	mov	r5, r1
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8001dce:	4b63      	ldr	r3, [pc, #396]	; (8001f5c <HAL_RTC_SetAlarm_IT+0x194>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4963      	ldr	r1, [pc, #396]	; (8001f60 <HAL_RTC_SetAlarm_IT+0x198>)
 8001dd4:	fba1 1303 	umull	r1, r3, r1, r3
 8001dd8:	0adb      	lsrs	r3, r3, #11
 8001dda:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dde:	fb01 f303 	mul.w	r3, r1, r3
 8001de2:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hrtc);
 8001de4:	7f03      	ldrb	r3, [r0, #28]
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	f000 80b6 	beq.w	8001f58 <HAL_RTC_SetAlarm_IT+0x190>
 8001dec:	4604      	mov	r4, r0
 8001dee:	2301      	movs	r3, #1
 8001df0:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001df2:	2302      	movs	r3, #2
 8001df4:	7743      	strb	r3, [r0, #29]
  if(Format == RTC_FORMAT_BIN)
 8001df6:	2a00      	cmp	r2, #0
 8001df8:	d161      	bne.n	8001ebe <HAL_RTC_SetAlarm_IT+0xf6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001dfa:	6803      	ldr	r3, [r0, #0]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001e02:	d101      	bne.n	8001e08 <HAL_RTC_SetAlarm_IT+0x40>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	70eb      	strb	r3, [r5, #3]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8001e08:	69ef      	ldr	r7, [r5, #28]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001e0a:	7828      	ldrb	r0, [r5, #0]
 8001e0c:	f7ff fee5 	bl	8001bda <RTC_ByteToBcd2>
 8001e10:	0406      	lsls	r6, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001e12:	7868      	ldrb	r0, [r5, #1]
 8001e14:	f7ff fee1 	bl	8001bda <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001e18:	ea46 2600 	orr.w	r6, r6, r0, lsl #8
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8001e1c:	78a8      	ldrb	r0, [r5, #2]
 8001e1e:	f7ff fedc 	bl	8001bda <RTC_ByteToBcd2>
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001e22:	4306      	orrs	r6, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001e24:	78eb      	ldrb	r3, [r5, #3]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8001e26:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001e2a:	f895 0020 	ldrb.w	r0, [r5, #32]
 8001e2e:	f7ff fed4 	bl	8001bda <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001e32:	ea46 6600 	orr.w	r6, r6, r0, lsl #24
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001e36:	4337      	orrs	r7, r6
              ((uint32_t)sAlarm->AlarmMask)); 
 8001e38:	696b      	ldr	r3, [r5, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8001e3a:	431f      	orrs	r7, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8001e3c:	6868      	ldr	r0, [r5, #4]
 8001e3e:	69ab      	ldr	r3, [r5, #24]
 8001e40:	4318      	orrs	r0, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e42:	6823      	ldr	r3, [r4, #0]
 8001e44:	22ca      	movs	r2, #202	; 0xca
 8001e46:	625a      	str	r2, [r3, #36]	; 0x24
 8001e48:	6823      	ldr	r3, [r4, #0]
 8001e4a:	2253      	movs	r2, #83	; 0x53
 8001e4c:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8001e4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e54:	d04e      	beq.n	8001ef4 <HAL_RTC_SetAlarm_IT+0x12c>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8001e56:	6822      	ldr	r2, [r4, #0]
 8001e58:	6893      	ldr	r3, [r2, #8]
 8001e5a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001e5e:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8001e60:	6822      	ldr	r2, [r4, #0]
 8001e62:	68d3      	ldr	r3, [r2, #12]
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	f463 7320 	orn	r3, r3, #640	; 0x280
 8001e6a:	60d3      	str	r3, [r2, #12]
      if (count-- == 0U)
 8001e6c:	9b01      	ldr	r3, [sp, #4]
 8001e6e:	1e5a      	subs	r2, r3, #1
 8001e70:	9201      	str	r2, [sp, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d068      	beq.n	8001f48 <HAL_RTC_SetAlarm_IT+0x180>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8001e76:	6823      	ldr	r3, [r4, #0]
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	f012 0f02 	tst.w	r2, #2
 8001e7e:	d0f5      	beq.n	8001e6c <HAL_RTC_SetAlarm_IT+0xa4>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8001e80:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	6498      	str	r0, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8001e86:	6822      	ldr	r2, [r4, #0]
 8001e88:	6893      	ldr	r3, [r2, #8]
 8001e8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e8e:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8001e90:	6822      	ldr	r2, [r4, #0]
 8001e92:	6893      	ldr	r3, [r2, #8]
 8001e94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e98:	6093      	str	r3, [r2, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8001e9a:	4b32      	ldr	r3, [pc, #200]	; (8001f64 <HAL_RTC_SetAlarm_IT+0x19c>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001ea2:	601a      	str	r2, [r3, #0]
  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8001ea4:	689a      	ldr	r2, [r3, #8]
 8001ea6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001eaa:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	22ff      	movs	r2, #255	; 0xff
 8001eb0:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY; 
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	7763      	strb	r3, [r4, #29]
  __HAL_UNLOCK(hrtc);  
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	7720      	strb	r0, [r4, #28]
}
 8001eba:	b003      	add	sp, #12
 8001ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001ebe:	6803      	ldr	r3, [r0, #0]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001ec6:	d101      	bne.n	8001ecc <HAL_RTC_SetAlarm_IT+0x104>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	70eb      	strb	r3, [r5, #3]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8001ecc:	69ea      	ldr	r2, [r5, #28]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001ece:	7829      	ldrb	r1, [r5, #0]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001ed0:	786b      	ldrb	r3, [r5, #1]
 8001ed2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001ed4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8001ed8:	78a9      	ldrb	r1, [r5, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8001eda:	430b      	orrs	r3, r1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001edc:	78e9      	ldrb	r1, [r5, #3]
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8001ede:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001ee2:	f895 1020 	ldrb.w	r1, [r5, #32]
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8001ee6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8001eea:	ea42 0703 	orr.w	r7, r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 8001eee:	696b      	ldr	r3, [r5, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8001ef0:	431f      	orrs	r7, r3
 8001ef2:	e7a3      	b.n	8001e3c <HAL_RTC_SetAlarm_IT+0x74>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8001ef4:	6822      	ldr	r2, [r4, #0]
 8001ef6:	6893      	ldr	r3, [r2, #8]
 8001ef8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001efc:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8001efe:	6822      	ldr	r2, [r4, #0]
 8001f00:	68d3      	ldr	r3, [r2, #12]
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8001f08:	60d3      	str	r3, [r2, #12]
      if (count-- == 0U)
 8001f0a:	9b01      	ldr	r3, [sp, #4]
 8001f0c:	1e5a      	subs	r2, r3, #1
 8001f0e:	9201      	str	r2, [sp, #4]
 8001f10:	b193      	cbz	r3, 8001f38 <HAL_RTC_SetAlarm_IT+0x170>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	68d9      	ldr	r1, [r3, #12]
 8001f16:	f011 0f01 	tst.w	r1, #1
 8001f1a:	d0f6      	beq.n	8001f0a <HAL_RTC_SetAlarm_IT+0x142>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8001f1c:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8001f1e:	6823      	ldr	r3, [r4, #0]
 8001f20:	6458      	str	r0, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8001f22:	6822      	ldr	r2, [r4, #0]
 8001f24:	6893      	ldr	r3, [r2, #8]
 8001f26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f2a:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8001f2c:	6822      	ldr	r2, [r4, #0]
 8001f2e:	6893      	ldr	r3, [r2, #8]
 8001f30:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f34:	6093      	str	r3, [r2, #8]
 8001f36:	e7b0      	b.n	8001e9a <HAL_RTC_SetAlarm_IT+0xd2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	22ff      	movs	r2, #255	; 0xff
 8001f3c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001f3e:	2003      	movs	r0, #3
 8001f40:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8001f42:	2300      	movs	r3, #0
 8001f44:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8001f46:	e7b8      	b.n	8001eba <HAL_RTC_SetAlarm_IT+0xf2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	22ff      	movs	r2, #255	; 0xff
 8001f4c:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001f4e:	2003      	movs	r0, #3
 8001f50:	7760      	strb	r0, [r4, #29]
        __HAL_UNLOCK(hrtc);
 8001f52:	2300      	movs	r3, #0
 8001f54:	7723      	strb	r3, [r4, #28]
        return HAL_TIMEOUT;
 8001f56:	e7b0      	b.n	8001eba <HAL_RTC_SetAlarm_IT+0xf2>
  __HAL_LOCK(hrtc);
 8001f58:	2002      	movs	r0, #2
 8001f5a:	e7ae      	b.n	8001eba <HAL_RTC_SetAlarm_IT+0xf2>
 8001f5c:	20000008 	.word	0x20000008
 8001f60:	10624dd3 	.word	0x10624dd3
 8001f64:	40013c00 	.word	0x40013c00

08001f68 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001f68:	0903      	lsrs	r3, r0, #4
 8001f6a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8001f6e:	f000 000f 	and.w	r0, r0, #15
 8001f72:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8001f76:	b2c0      	uxtb	r0, r0
 8001f78:	4770      	bx	lr

08001f7a <HAL_RTC_GetTime>:
{
 8001f7a:	b570      	push	{r4, r5, r6, lr}
 8001f7c:	460c      	mov	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001f7e:	6803      	ldr	r3, [r0, #0]
 8001f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f82:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001f84:	6803      	ldr	r3, [r0, #0]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001f8c:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8001f8e:	6803      	ldr	r3, [r0, #0]
 8001f90:	681d      	ldr	r5, [r3, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8001f92:	f3c5 4106 	ubfx	r1, r5, #16, #7
 8001f96:	f3c5 4005 	ubfx	r0, r5, #16, #6
 8001f9a:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8001f9c:	f3c5 2606 	ubfx	r6, r5, #8, #7
 8001fa0:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001fa2:	f005 057f 	and.w	r5, r5, #127	; 0x7f
 8001fa6:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8001fa8:	f001 0340 	and.w	r3, r1, #64	; 0x40
 8001fac:	70e3      	strb	r3, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 8001fae:	b952      	cbnz	r2, 8001fc6 <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001fb0:	f7ff ffda 	bl	8001f68 <RTC_Bcd2ToByte>
 8001fb4:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001fb6:	4630      	mov	r0, r6
 8001fb8:	f7ff ffd6 	bl	8001f68 <RTC_Bcd2ToByte>
 8001fbc:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8001fbe:	4628      	mov	r0, r5
 8001fc0:	f7ff ffd2 	bl	8001f68 <RTC_Bcd2ToByte>
 8001fc4:	70a0      	strb	r0, [r4, #2]
}
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	bd70      	pop	{r4, r5, r6, pc}

08001fca <HAL_RTC_GetDate>:
{
 8001fca:	b570      	push	{r4, r5, r6, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 8001fcc:	6803      	ldr	r3, [r0, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8001fd0:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8001fd4:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8001fd6:	f3c3 2604 	ubfx	r6, r3, #8, #5
 8001fda:	704e      	strb	r6, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8001fdc:	f003 053f 	and.w	r5, r3, #63	; 0x3f
 8001fe0:	708d      	strb	r5, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8001fe2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001fe6:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8001fe8:	b95a      	cbnz	r2, 8002002 <HAL_RTC_GetDate+0x38>
 8001fea:	460c      	mov	r4, r1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8001fec:	f7ff ffbc 	bl	8001f68 <RTC_Bcd2ToByte>
 8001ff0:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8001ff2:	4630      	mov	r0, r6
 8001ff4:	f7ff ffb8 	bl	8001f68 <RTC_Bcd2ToByte>
 8001ff8:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8001ffa:	4628      	mov	r0, r5
 8001ffc:	f7ff ffb4 	bl	8001f68 <RTC_Bcd2ToByte>
 8002000:	70a0      	strb	r0, [r4, #2]
}
 8002002:	2000      	movs	r0, #0
 8002004:	bd70      	pop	{r4, r5, r6, pc}

08002006 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8002006:	6803      	ldr	r3, [r0, #0]
 8002008:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800200a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800200e:	4770      	bx	lr

08002010 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8002010:	6803      	ldr	r3, [r0, #0]
 8002012:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8002014:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 8002018:	4770      	bx	lr

0800201a <HAL_RTCEx_AlarmBEventCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800201a:	4770      	bx	lr

0800201c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800201c:	b500      	push	{lr}
 800201e:	b085      	sub	sp, #20
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8002020:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((cmd<<4)&0xf0);
 8002024:	0100      	lsls	r0, r0, #4
 8002026:	b2c0      	uxtb	r0, r0
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8002028:	f043 020c 	orr.w	r2, r3, #12
 800202c:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8002030:	f043 0308 	orr.w	r3, r3, #8
 8002034:	f88d 300d 	strb.w	r3, [sp, #13]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8002038:	f040 030c 	orr.w	r3, r0, #12
 800203c:	f88d 300e 	strb.w	r3, [sp, #14]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8002040:	f040 0008 	orr.w	r0, r0, #8
 8002044:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002048:	2364      	movs	r3, #100	; 0x64
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	2304      	movs	r3, #4
 800204e:	aa03      	add	r2, sp, #12
 8002050:	214e      	movs	r1, #78	; 0x4e
 8002052:	4803      	ldr	r0, [pc, #12]	; (8002060 <lcd_send_cmd+0x44>)
 8002054:	f7fe fe48 	bl	8000ce8 <HAL_I2C_Master_Transmit>
}
 8002058:	b005      	add	sp, #20
 800205a:	f85d fb04 	ldr.w	pc, [sp], #4
 800205e:	bf00      	nop
 8002060:	200000b4 	.word	0x200000b4

08002064 <lcd_send_data>:

void lcd_send_data (char data)
{
 8002064:	b500      	push	{lr}
 8002066:	b085      	sub	sp, #20
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8002068:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((data<<4)&0xf0);
 800206c:	0100      	lsls	r0, r0, #4
 800206e:	b2c0      	uxtb	r0, r0
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8002070:	f043 020d 	orr.w	r2, r3, #13
 8002074:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8002078:	f043 0309 	orr.w	r3, r3, #9
 800207c:	f88d 300d 	strb.w	r3, [sp, #13]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8002080:	f040 030d 	orr.w	r3, r0, #13
 8002084:	f88d 300e 	strb.w	r3, [sp, #14]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8002088:	f040 0009 	orr.w	r0, r0, #9
 800208c:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002090:	2364      	movs	r3, #100	; 0x64
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	2304      	movs	r3, #4
 8002096:	aa03      	add	r2, sp, #12
 8002098:	214e      	movs	r1, #78	; 0x4e
 800209a:	4803      	ldr	r0, [pc, #12]	; (80020a8 <lcd_send_data+0x44>)
 800209c:	f7fe fe24 	bl	8000ce8 <HAL_I2C_Master_Transmit>
}
 80020a0:	b005      	add	sp, #20
 80020a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80020a6:	bf00      	nop
 80020a8:	200000b4 	.word	0x200000b4

080020ac <lcd_init>:

void lcd_init (void)
{
 80020ac:	b508      	push	{r3, lr}
	lcd_send_cmd (0x02);
 80020ae:	2002      	movs	r0, #2
 80020b0:	f7ff ffb4 	bl	800201c <lcd_send_cmd>
	lcd_send_cmd (0x28);
 80020b4:	2028      	movs	r0, #40	; 0x28
 80020b6:	f7ff ffb1 	bl	800201c <lcd_send_cmd>
	lcd_send_cmd (0x0c);
 80020ba:	200c      	movs	r0, #12
 80020bc:	f7ff ffae 	bl	800201c <lcd_send_cmd>
	lcd_send_cmd (0x80);
 80020c0:	2080      	movs	r0, #128	; 0x80
 80020c2:	f7ff ffab 	bl	800201c <lcd_send_cmd>
}
 80020c6:	bd08      	pop	{r3, pc}

080020c8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80020c8:	b510      	push	{r4, lr}
 80020ca:	4604      	mov	r4, r0
	while (*str) lcd_send_data (*str++);
 80020cc:	e002      	b.n	80020d4 <lcd_send_string+0xc>
 80020ce:	3401      	adds	r4, #1
 80020d0:	f7ff ffc8 	bl	8002064 <lcd_send_data>
 80020d4:	7820      	ldrb	r0, [r4, #0]
 80020d6:	2800      	cmp	r0, #0
 80020d8:	d1f9      	bne.n	80020ce <lcd_send_string+0x6>
}
 80020da:	bd10      	pop	{r4, pc}

080020dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80020dc:	b530      	push	{r4, r5, lr}
 80020de:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e0:	2400      	movs	r4, #0
 80020e2:	9401      	str	r4, [sp, #4]
 80020e4:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <MX_GPIO_Init+0x7c>)
 80020e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020e8:	f042 0204 	orr.w	r2, r2, #4
 80020ec:	631a      	str	r2, [r3, #48]	; 0x30
 80020ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f0:	f002 0204 	and.w	r2, r2, #4
 80020f4:	9201      	str	r2, [sp, #4]
 80020f6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020f8:	9402      	str	r4, [sp, #8]
 80020fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002100:	631a      	str	r2, [r3, #48]	; 0x30
 8002102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002104:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002108:	9202      	str	r2, [sp, #8]
 800210a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800210c:	9403      	str	r4, [sp, #12]
 800210e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002110:	f042 0201 	orr.w	r2, r2, #1
 8002114:	631a      	str	r2, [r3, #48]	; 0x30
 8002116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002118:	f002 0201 	and.w	r2, r2, #1
 800211c:	9203      	str	r2, [sp, #12]
 800211e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002120:	9404      	str	r4, [sp, #16]
 8002122:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002124:	f042 0202 	orr.w	r2, r2, #2
 8002128:	631a      	str	r2, [r3, #48]	; 0x30
 800212a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	9304      	str	r3, [sp, #16]
 8002132:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8002134:	4d09      	ldr	r5, [pc, #36]	; (800215c <MX_GPIO_Init+0x80>)
 8002136:	4622      	mov	r2, r4
 8002138:	2120      	movs	r1, #32
 800213a:	4628      	mov	r0, r5
 800213c:	f7fe fbfc 	bl	8000938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002140:	2320      	movs	r3, #32
 8002142:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002144:	2301      	movs	r3, #1
 8002146:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214c:	a905      	add	r1, sp, #20
 800214e:	4628      	mov	r0, r5
 8002150:	f7fe fb10 	bl	8000774 <HAL_GPIO_Init>

}
 8002154:	b00b      	add	sp, #44	; 0x2c
 8002156:	bd30      	pop	{r4, r5, pc}
 8002158:	40023800 	.word	0x40023800
 800215c:	40020000 	.word	0x40020000

08002160 <get_time>:
{
 8002160:	b510      	push	{r4, lr}
 8002162:	b088      	sub	sp, #32
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002164:	4c13      	ldr	r4, [pc, #76]	; (80021b4 <get_time+0x54>)
 8002166:	2200      	movs	r2, #0
 8002168:	a902      	add	r1, sp, #8
 800216a:	4620      	mov	r0, r4
 800216c:	f7ff ff05 	bl	8001f7a <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8002170:	2200      	movs	r2, #0
 8002172:	a907      	add	r1, sp, #28
 8002174:	4620      	mov	r0, r4
 8002176:	f7ff ff28 	bl	8001fca <HAL_RTC_GetDate>
  sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
 800217a:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8002184:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8002188:	490b      	ldr	r1, [pc, #44]	; (80021b8 <get_time+0x58>)
 800218a:	f104 0020 	add.w	r0, r4, #32
 800218e:	f000 faa1 	bl	80026d4 <siprintf>
  sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);  // I like the date first
 8002192:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8002196:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800219a:	9300      	str	r3, [sp, #0]
 800219c:	f89d 301d 	ldrb.w	r3, [sp, #29]
 80021a0:	f89d 201e 	ldrb.w	r2, [sp, #30]
 80021a4:	4905      	ldr	r1, [pc, #20]	; (80021bc <get_time+0x5c>)
 80021a6:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 80021aa:	f000 fa93 	bl	80026d4 <siprintf>
}
 80021ae:	b008      	add	sp, #32
 80021b0:	bd10      	pop	{r4, pc}
 80021b2:	bf00      	nop
 80021b4:	2000007c 	.word	0x2000007c
 80021b8:	0800304c 	.word	0x0800304c
 80021bc:	0800305c 	.word	0x0800305c

080021c0 <display_time>:
{
 80021c0:	b510      	push	{r4, lr}
	lcd_send_cmd (0x80);
 80021c2:	2080      	movs	r0, #128	; 0x80
 80021c4:	f7ff ff2a 	bl	800201c <lcd_send_cmd>
	lcd_send_string (time);
 80021c8:	4c06      	ldr	r4, [pc, #24]	; (80021e4 <display_time+0x24>)
 80021ca:	f104 0020 	add.w	r0, r4, #32
 80021ce:	f7ff ff7b 	bl	80020c8 <lcd_send_string>
	lcd_send_cmd (0xc0);
 80021d2:	20c0      	movs	r0, #192	; 0xc0
 80021d4:	f7ff ff22 	bl	800201c <lcd_send_cmd>
	lcd_send_string (date);
 80021d8:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 80021dc:	f7ff ff74 	bl	80020c8 <lcd_send_string>
}
 80021e0:	bd10      	pop	{r4, pc}
 80021e2:	bf00      	nop
 80021e4:	2000007c 	.word	0x2000007c

080021e8 <HAL_RTC_AlarmAEventCallback>:
	alarm = 1;
 80021e8:	4b02      	ldr	r3, [pc, #8]	; (80021f4 <HAL_RTC_AlarmAEventCallback+0xc>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
}
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	2000007c 	.word	0x2000007c

080021f8 <to_do_on_alarm>:
{
 80021f8:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, 1);  // set led ON
 80021fa:	2201      	movs	r2, #1
 80021fc:	2120      	movs	r1, #32
 80021fe:	480f      	ldr	r0, [pc, #60]	; (800223c <to_do_on_alarm+0x44>)
 8002200:	f7fe fb9a 	bl	8000938 <HAL_GPIO_WritePin>
	lcd_send_cmd (0x80);
 8002204:	2080      	movs	r0, #128	; 0x80
 8002206:	f7ff ff09 	bl	800201c <lcd_send_cmd>
	lcd_send_string ("SUBSCRIBE TO");
 800220a:	480d      	ldr	r0, [pc, #52]	; (8002240 <to_do_on_alarm+0x48>)
 800220c:	f7ff ff5c 	bl	80020c8 <lcd_send_string>
	lcd_send_cmd (0xc0);
 8002210:	20c0      	movs	r0, #192	; 0xc0
 8002212:	f7ff ff03 	bl	800201c <lcd_send_cmd>
	lcd_send_string ("this CHANNEL");
 8002216:	480b      	ldr	r0, [pc, #44]	; (8002244 <to_do_on_alarm+0x4c>)
 8002218:	f7ff ff56 	bl	80020c8 <lcd_send_string>
	HAL_Delay (3000);
 800221c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002220:	f7fe fa14 	bl	800064c <HAL_Delay>
	lcd_send_cmd (0x80);
 8002224:	2080      	movs	r0, #128	; 0x80
 8002226:	f7ff fef9 	bl	800201c <lcd_send_cmd>
	for (int i=0;i<60;i++)
 800222a:	2400      	movs	r4, #0
 800222c:	e003      	b.n	8002236 <to_do_on_alarm+0x3e>
		lcd_send_data (' ');  // clear lcd
 800222e:	2020      	movs	r0, #32
 8002230:	f7ff ff18 	bl	8002064 <lcd_send_data>
	for (int i=0;i<60;i++)
 8002234:	3401      	adds	r4, #1
 8002236:	2c3b      	cmp	r4, #59	; 0x3b
 8002238:	ddf9      	ble.n	800222e <to_do_on_alarm+0x36>
}
 800223a:	bd10      	pop	{r4, pc}
 800223c:	40020000 	.word	0x40020000
 8002240:	0800306c 	.word	0x0800306c
 8002244:	0800307c 	.word	0x0800307c

08002248 <_Error_Handler>:
  */
void _Error_Handler(char *file, int line)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8002248:	e7fe      	b.n	8002248 <_Error_Handler>
	...

0800224c <set_time>:
{
 800224c:	b500      	push	{lr}
 800224e:	b087      	sub	sp, #28
  sTime.Hours = 0x10;
 8002250:	2310      	movs	r3, #16
 8002252:	f88d 3004 	strb.w	r3, [sp, #4]
  sTime.Minutes = 0x20;
 8002256:	2320      	movs	r3, #32
 8002258:	f88d 3005 	strb.w	r3, [sp, #5]
  sTime.Seconds = 0x30;
 800225c:	2330      	movs	r3, #48	; 0x30
 800225e:	f88d 3006 	strb.w	r3, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002262:	2300      	movs	r3, #0
 8002264:	9304      	str	r3, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002266:	9305      	str	r3, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002268:	2201      	movs	r2, #1
 800226a:	a901      	add	r1, sp, #4
 800226c:	4813      	ldr	r0, [pc, #76]	; (80022bc <set_time+0x70>)
 800226e:	f7ff fd2c 	bl	8001cca <HAL_RTC_SetTime>
 8002272:	b9d0      	cbnz	r0, 80022aa <set_time+0x5e>
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8002274:	2302      	movs	r3, #2
 8002276:	f88d 3000 	strb.w	r3, [sp]
  sDate.Month = RTC_MONTH_AUGUST;
 800227a:	2308      	movs	r3, #8
 800227c:	f88d 3001 	strb.w	r3, [sp, #1]
  sDate.Date = 0x12;
 8002280:	2312      	movs	r3, #18
 8002282:	f88d 3002 	strb.w	r3, [sp, #2]
  sDate.Year = 0x0;
 8002286:	2300      	movs	r3, #0
 8002288:	f88d 3003 	strb.w	r3, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800228c:	2201      	movs	r2, #1
 800228e:	4669      	mov	r1, sp
 8002290:	480a      	ldr	r0, [pc, #40]	; (80022bc <set_time+0x70>)
 8002292:	f7ff fcad 	bl	8001bf0 <HAL_RTC_SetDate>
 8002296:	b960      	cbnz	r0, 80022b2 <set_time+0x66>
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);  // backup register
 8002298:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800229c:	2101      	movs	r1, #1
 800229e:	4807      	ldr	r0, [pc, #28]	; (80022bc <set_time+0x70>)
 80022a0:	f7ff feb1 	bl	8002006 <HAL_RTCEx_BKUPWrite>
}
 80022a4:	b007      	add	sp, #28
 80022a6:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 80022aa:	2157      	movs	r1, #87	; 0x57
 80022ac:	4804      	ldr	r0, [pc, #16]	; (80022c0 <set_time+0x74>)
 80022ae:	f7ff ffcb 	bl	8002248 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80022b2:	2164      	movs	r1, #100	; 0x64
 80022b4:	4802      	ldr	r0, [pc, #8]	; (80022c0 <set_time+0x74>)
 80022b6:	f7ff ffc7 	bl	8002248 <_Error_Handler>
 80022ba:	bf00      	nop
 80022bc:	2000007c 	.word	0x2000007c
 80022c0:	0800308c 	.word	0x0800308c

080022c4 <set_alarm>:
{
 80022c4:	b500      	push	{lr}
 80022c6:	b08b      	sub	sp, #44	; 0x2c
  sAlarm.AlarmTime.Hours = 0x10;
 80022c8:	2310      	movs	r3, #16
 80022ca:	f88d 3000 	strb.w	r3, [sp]
  sAlarm.AlarmTime.Minutes = 0x21;
 80022ce:	2321      	movs	r3, #33	; 0x21
 80022d0:	f88d 3001 	strb.w	r3, [sp, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	f88d 3002 	strb.w	r3, [sp, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80022da:	9301      	str	r3, [sp, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80022dc:	9303      	str	r3, [sp, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80022de:	9304      	str	r3, [sp, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80022e0:	9305      	str	r3, [sp, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80022e2:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80022e4:	9307      	str	r3, [sp, #28]
  sAlarm.AlarmDateWeekDay = 0x12;
 80022e6:	2312      	movs	r3, #18
 80022e8:	f88d 3020 	strb.w	r3, [sp, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80022ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022f0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80022f2:	2201      	movs	r2, #1
 80022f4:	4669      	mov	r1, sp
 80022f6:	4805      	ldr	r0, [pc, #20]	; (800230c <set_alarm+0x48>)
 80022f8:	f7ff fd66 	bl	8001dc8 <HAL_RTC_SetAlarm_IT>
 80022fc:	b910      	cbnz	r0, 8002304 <set_alarm+0x40>
}
 80022fe:	b00b      	add	sp, #44	; 0x2c
 8002300:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002304:	2180      	movs	r1, #128	; 0x80
 8002306:	4802      	ldr	r0, [pc, #8]	; (8002310 <set_alarm+0x4c>)
 8002308:	f7ff ff9e 	bl	8002248 <_Error_Handler>
 800230c:	2000007c 	.word	0x2000007c
 8002310:	0800308c 	.word	0x0800308c

08002314 <MX_I2C1_Init>:
{
 8002314:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8002316:	480c      	ldr	r0, [pc, #48]	; (8002348 <MX_I2C1_Init+0x34>)
 8002318:	4b0c      	ldr	r3, [pc, #48]	; (800234c <MX_I2C1_Init+0x38>)
 800231a:	6383      	str	r3, [r0, #56]	; 0x38
  hi2c1.Init.ClockSpeed = 100000;
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <MX_I2C1_Init+0x3c>)
 800231e:	63c3      	str	r3, [r0, #60]	; 0x3c
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002320:	2300      	movs	r3, #0
 8002322:	6403      	str	r3, [r0, #64]	; 0x40
  hi2c1.Init.OwnAddress1 = 0;
 8002324:	6443      	str	r3, [r0, #68]	; 0x44
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002326:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800232a:	6482      	str	r2, [r0, #72]	; 0x48
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800232c:	64c3      	str	r3, [r0, #76]	; 0x4c
  hi2c1.Init.OwnAddress2 = 0;
 800232e:	6503      	str	r3, [r0, #80]	; 0x50
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002330:	6543      	str	r3, [r0, #84]	; 0x54
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002332:	6583      	str	r3, [r0, #88]	; 0x58
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002334:	3038      	adds	r0, #56	; 0x38
 8002336:	f7fe fc49 	bl	8000bcc <HAL_I2C_Init>
 800233a:	b900      	cbnz	r0, 800233e <MX_I2C1_Init+0x2a>
}
 800233c:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 800233e:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8002342:	4804      	ldr	r0, [pc, #16]	; (8002354 <MX_I2C1_Init+0x40>)
 8002344:	f7ff ff80 	bl	8002248 <_Error_Handler>
 8002348:	2000007c 	.word	0x2000007c
 800234c:	40005400 	.word	0x40005400
 8002350:	000186a0 	.word	0x000186a0
 8002354:	0800308c 	.word	0x0800308c

08002358 <MX_RTC_Init>:
{
 8002358:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 800235a:	480a      	ldr	r0, [pc, #40]	; (8002384 <MX_RTC_Init+0x2c>)
 800235c:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <MX_RTC_Init+0x30>)
 800235e:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002360:	2300      	movs	r3, #0
 8002362:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002364:	227f      	movs	r2, #127	; 0x7f
 8002366:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8002368:	22ff      	movs	r2, #255	; 0xff
 800236a:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800236c:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800236e:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002370:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002372:	f7ff fbd0 	bl	8001b16 <HAL_RTC_Init>
 8002376:	b900      	cbnz	r0, 800237a <MX_RTC_Init+0x22>
}
 8002378:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 800237a:	f240 1173 	movw	r1, #371	; 0x173
 800237e:	4803      	ldr	r0, [pc, #12]	; (800238c <MX_RTC_Init+0x34>)
 8002380:	f7ff ff62 	bl	8002248 <_Error_Handler>
 8002384:	2000007c 	.word	0x2000007c
 8002388:	40002800 	.word	0x40002800
 800238c:	0800308c 	.word	0x0800308c

08002390 <SystemClock_Config>:
{
 8002390:	b500      	push	{lr}
 8002392:	b0ad      	sub	sp, #180	; 0xb4
  __HAL_RCC_PWR_CLK_ENABLE();
 8002394:	2100      	movs	r1, #0
 8002396:	9101      	str	r1, [sp, #4]
 8002398:	4b38      	ldr	r3, [pc, #224]	; (800247c <SystemClock_Config+0xec>)
 800239a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800239c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80023a0:	641a      	str	r2, [r3, #64]	; 0x40
 80023a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023ac:	9102      	str	r1, [sp, #8]
 80023ae:	4b34      	ldr	r3, [pc, #208]	; (8002480 <SystemClock_Config+0xf0>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80023be:	9302      	str	r3, [sp, #8]
 80023c0:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80023c2:	2305      	movs	r3, #5
 80023c4:	931f      	str	r3, [sp, #124]	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80023c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023ca:	9320      	str	r3, [sp, #128]	; 0x80
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80023cc:	2301      	movs	r3, #1
 80023ce:	9321      	str	r3, [sp, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023d0:	2302      	movs	r3, #2
 80023d2:	9325      	str	r3, [sp, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80023d4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80023d8:	9226      	str	r2, [sp, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 4;
 80023da:	2204      	movs	r2, #4
 80023dc:	9227      	str	r2, [sp, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80023de:	22b4      	movs	r2, #180	; 0xb4
 80023e0:	9228      	str	r2, [sp, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023e2:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80023e4:	932a      	str	r3, [sp, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 80023e6:	932b      	str	r3, [sp, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023e8:	a81f      	add	r0, sp, #124	; 0x7c
 80023ea:	f7ff f947 	bl	800167c <HAL_RCC_OscConfig>
 80023ee:	bb80      	cbnz	r0, 8002452 <SystemClock_Config+0xc2>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80023f0:	f7fe fd40 	bl	8000e74 <HAL_PWREx_EnableOverDrive>
 80023f4:	bb90      	cbnz	r0, 800245c <SystemClock_Config+0xcc>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023f6:	230f      	movs	r3, #15
 80023f8:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023fa:	2302      	movs	r3, #2
 80023fc:	931b      	str	r3, [sp, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023fe:	2300      	movs	r3, #0
 8002400:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002402:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002406:	931d      	str	r3, [sp, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800240c:	931e      	str	r3, [sp, #120]	; 0x78
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800240e:	2105      	movs	r1, #5
 8002410:	a81a      	add	r0, sp, #104	; 0x68
 8002412:	f7fe fd6d 	bl	8000ef0 <HAL_RCC_ClockConfig>
 8002416:	bb30      	cbnz	r0, 8002466 <SystemClock_Config+0xd6>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002418:	2320      	movs	r3, #32
 800241a:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800241c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002420:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002422:	a803      	add	r0, sp, #12
 8002424:	f7fe fe28 	bl	8001078 <HAL_RCCEx_PeriphCLKConfig>
 8002428:	bb10      	cbnz	r0, 8002470 <SystemClock_Config+0xe0>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800242a:	f7fe fe0f 	bl	800104c <HAL_RCC_GetHCLKFreq>
 800242e:	4b15      	ldr	r3, [pc, #84]	; (8002484 <SystemClock_Config+0xf4>)
 8002430:	fba3 3000 	umull	r3, r0, r3, r0
 8002434:	0980      	lsrs	r0, r0, #6
 8002436:	f7fe f973 	bl	8000720 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800243a:	2004      	movs	r0, #4
 800243c:	f7fe f984 	bl	8000748 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002440:	2200      	movs	r2, #0
 8002442:	4611      	mov	r1, r2
 8002444:	f04f 30ff 	mov.w	r0, #4294967295
 8002448:	f7fe f926 	bl	8000698 <HAL_NVIC_SetPriority>
}
 800244c:	b02d      	add	sp, #180	; 0xb4
 800244e:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002452:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8002456:	480c      	ldr	r0, [pc, #48]	; (8002488 <SystemClock_Config+0xf8>)
 8002458:	f7ff fef6 	bl	8002248 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 800245c:	f240 1121 	movw	r1, #289	; 0x121
 8002460:	4809      	ldr	r0, [pc, #36]	; (8002488 <SystemClock_Config+0xf8>)
 8002462:	f7ff fef1 	bl	8002248 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002466:	f240 112f 	movw	r1, #303	; 0x12f
 800246a:	4807      	ldr	r0, [pc, #28]	; (8002488 <SystemClock_Config+0xf8>)
 800246c:	f7ff feec 	bl	8002248 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002470:	f44f 719b 	mov.w	r1, #310	; 0x136
 8002474:	4804      	ldr	r0, [pc, #16]	; (8002488 <SystemClock_Config+0xf8>)
 8002476:	f7ff fee7 	bl	8002248 <_Error_Handler>
 800247a:	bf00      	nop
 800247c:	40023800 	.word	0x40023800
 8002480:	40007000 	.word	0x40007000
 8002484:	10624dd3 	.word	0x10624dd3
 8002488:	0800308c 	.word	0x0800308c

0800248c <main>:
{
 800248c:	b508      	push	{r3, lr}
  HAL_Init();
 800248e:	f7fe f8b1 	bl	80005f4 <HAL_Init>
  SystemClock_Config();
 8002492:	f7ff ff7d 	bl	8002390 <SystemClock_Config>
  MX_GPIO_Init();
 8002496:	f7ff fe21 	bl	80020dc <MX_GPIO_Init>
  MX_I2C1_Init();
 800249a:	f7ff ff3b 	bl	8002314 <MX_I2C1_Init>
  MX_RTC_Init();
 800249e:	f7ff ff5b 	bl	8002358 <MX_RTC_Init>
  lcd_init ();
 80024a2:	f7ff fe03 	bl	80020ac <lcd_init>
  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2)
 80024a6:	2101      	movs	r1, #1
 80024a8:	480f      	ldr	r0, [pc, #60]	; (80024e8 <main+0x5c>)
 80024aa:	f7ff fdb1 	bl	8002010 <HAL_RTCEx_BKUPRead>
 80024ae:	f243 23f2 	movw	r3, #13042	; 0x32f2
 80024b2:	4298      	cmp	r0, r3
 80024b4:	d115      	bne.n	80024e2 <main+0x56>
  set_alarm ();
 80024b6:	f7ff ff05 	bl	80022c4 <set_alarm>
	  get_time();
 80024ba:	f7ff fe51 	bl	8002160 <get_time>
	  display_time();
 80024be:	f7ff fe7f 	bl	80021c0 <display_time>
	  HAL_Delay(500);
 80024c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024c6:	f7fe f8c1 	bl	800064c <HAL_Delay>
	  if (alarm)
 80024ca:	4b07      	ldr	r3, [pc, #28]	; (80024e8 <main+0x5c>)
 80024cc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0f2      	beq.n	80024ba <main+0x2e>
		  to_do_on_alarm();
 80024d4:	f7ff fe90 	bl	80021f8 <to_do_on_alarm>
		  alarm =0;
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <main+0x5c>)
 80024da:	2200      	movs	r2, #0
 80024dc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 80024e0:	e7eb      	b.n	80024ba <main+0x2e>
        set_time();
 80024e2:	f7ff feb3 	bl	800224c <set_time>
 80024e6:	e7e6      	b.n	80024b6 <main+0x2a>
 80024e8:	2000007c 	.word	0x2000007c

080024ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024ec:	b510      	push	{r4, lr}
 80024ee:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f0:	2400      	movs	r4, #0
 80024f2:	9400      	str	r4, [sp, #0]
 80024f4:	4b21      	ldr	r3, [pc, #132]	; (800257c <HAL_MspInit+0x90>)
 80024f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80024f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024fc:	645a      	str	r2, [r3, #68]	; 0x44
 80024fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002500:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002504:	9200      	str	r2, [sp, #0]
 8002506:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002508:	9401      	str	r4, [sp, #4]
 800250a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800250c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002510:	641a      	str	r2, [r3, #64]	; 0x40
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002518:	9301      	str	r3, [sp, #4]
 800251a:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800251c:	2003      	movs	r0, #3
 800251e:	f7fe f8a9 	bl	8000674 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002522:	4622      	mov	r2, r4
 8002524:	4621      	mov	r1, r4
 8002526:	f06f 000b 	mvn.w	r0, #11
 800252a:	f7fe f8b5 	bl	8000698 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800252e:	4622      	mov	r2, r4
 8002530:	4621      	mov	r1, r4
 8002532:	f06f 000a 	mvn.w	r0, #10
 8002536:	f7fe f8af 	bl	8000698 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800253a:	4622      	mov	r2, r4
 800253c:	4621      	mov	r1, r4
 800253e:	f06f 0009 	mvn.w	r0, #9
 8002542:	f7fe f8a9 	bl	8000698 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002546:	4622      	mov	r2, r4
 8002548:	4621      	mov	r1, r4
 800254a:	f06f 0004 	mvn.w	r0, #4
 800254e:	f7fe f8a3 	bl	8000698 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002552:	4622      	mov	r2, r4
 8002554:	4621      	mov	r1, r4
 8002556:	f06f 0003 	mvn.w	r0, #3
 800255a:	f7fe f89d 	bl	8000698 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800255e:	4622      	mov	r2, r4
 8002560:	4621      	mov	r1, r4
 8002562:	f06f 0001 	mvn.w	r0, #1
 8002566:	f7fe f897 	bl	8000698 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800256a:	4622      	mov	r2, r4
 800256c:	4621      	mov	r1, r4
 800256e:	f04f 30ff 	mov.w	r0, #4294967295
 8002572:	f7fe f891 	bl	8000698 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002576:	b002      	add	sp, #8
 8002578:	bd10      	pop	{r4, pc}
 800257a:	bf00      	nop
 800257c:	40023800 	.word	0x40023800

08002580 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8002580:	6802      	ldr	r2, [r0, #0]
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_I2C_MspInit+0x4c>)
 8002584:	429a      	cmp	r2, r3
 8002586:	d000      	beq.n	800258a <HAL_I2C_MspInit+0xa>
 8002588:	4770      	bx	lr
{
 800258a:	b500      	push	{lr}
 800258c:	b087      	sub	sp, #28
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800258e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002592:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002594:	2312      	movs	r3, #18
 8002596:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002598:	2301      	movs	r3, #1
 800259a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800259c:	2303      	movs	r3, #3
 800259e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80025a0:	2304      	movs	r3, #4
 80025a2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a4:	eb0d 0103 	add.w	r1, sp, r3
 80025a8:	4809      	ldr	r0, [pc, #36]	; (80025d0 <HAL_I2C_MspInit+0x50>)
 80025aa:	f7fe f8e3 	bl	8000774 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <HAL_I2C_MspInit+0x54>)
 80025b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025b6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80025ba:	641a      	str	r2, [r3, #64]	; 0x40
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80025c6:	b007      	add	sp, #28
 80025c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80025cc:	40005400 	.word	0x40005400
 80025d0:	40020400 	.word	0x40020400
 80025d4:	40023800 	.word	0x40023800

080025d8 <HAL_RTC_MspInit>:
  }

}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80025d8:	b508      	push	{r3, lr}

  if(hrtc->Instance==RTC)
 80025da:	6802      	ldr	r2, [r0, #0]
 80025dc:	4b08      	ldr	r3, [pc, #32]	; (8002600 <HAL_RTC_MspInit+0x28>)
 80025de:	429a      	cmp	r2, r3
 80025e0:	d000      	beq.n	80025e4 <HAL_RTC_MspInit+0xc>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80025e2:	bd08      	pop	{r3, pc}
    __HAL_RCC_RTC_ENABLE();
 80025e4:	4b07      	ldr	r3, [pc, #28]	; (8002604 <HAL_RTC_MspInit+0x2c>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	f8c3 2e3c 	str.w	r2, [r3, #3644]	; 0xe3c
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80025ec:	2200      	movs	r2, #0
 80025ee:	4611      	mov	r1, r2
 80025f0:	2029      	movs	r0, #41	; 0x29
 80025f2:	f7fe f851 	bl	8000698 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80025f6:	2029      	movs	r0, #41	; 0x29
 80025f8:	f7fe f886 	bl	8000708 <HAL_NVIC_EnableIRQ>
}
 80025fc:	e7f1      	b.n	80025e2 <HAL_RTC_MspInit+0xa>
 80025fe:	bf00      	nop
 8002600:	40002800 	.word	0x40002800
 8002604:	42470000 	.word	0x42470000

08002608 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002608:	4770      	bx	lr

0800260a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800260a:	e7fe      	b.n	800260a <HardFault_Handler>

0800260c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800260c:	e7fe      	b.n	800260c <MemManage_Handler>

0800260e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800260e:	e7fe      	b.n	800260e <BusFault_Handler>

08002610 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002610:	e7fe      	b.n	8002610 <UsageFault_Handler>

08002612 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002612:	4770      	bx	lr

08002614 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002614:	4770      	bx	lr

08002616 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002616:	4770      	bx	lr

08002618 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002618:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800261a:	f7fe f805 	bl	8000628 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800261e:	f7fe f8a4 	bl	800076a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002622:	bd08      	pop	{r3, pc}

08002624 <RTC_Alarm_IRQHandler>:

/**
* @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
*/
void RTC_Alarm_IRQHandler(void)
{
 8002624:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002626:	4802      	ldr	r0, [pc, #8]	; (8002630 <RTC_Alarm_IRQHandler+0xc>)
 8002628:	f7ff fa0e 	bl	8001a48 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800262c:	bd08      	pop	{r3, pc}
 800262e:	bf00      	nop
 8002630:	2000007c 	.word	0x2000007c

08002634 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002634:	490f      	ldr	r1, [pc, #60]	; (8002674 <SystemInit+0x40>)
 8002636:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800263a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800263e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002642:	4b0d      	ldr	r3, [pc, #52]	; (8002678 <SystemInit+0x44>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	f042 0201 	orr.w	r2, r2, #1
 800264a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800264c:	2000      	movs	r0, #0
 800264e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002656:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800265a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800265c:	4a07      	ldr	r2, [pc, #28]	; (800267c <SystemInit+0x48>)
 800265e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002666:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002668:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800266a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800266e:	608b      	str	r3, [r1, #8]
#endif
}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000ed00 	.word	0xe000ed00
 8002678:	40023800 	.word	0x40023800
 800267c:	24003010 	.word	0x24003010

08002680 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002680:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002684:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002686:	e003      	b.n	8002690 <LoopCopyDataInit>

08002688 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002688:	4b0c      	ldr	r3, [pc, #48]	; (80026bc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800268a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800268c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800268e:	3104      	adds	r1, #4

08002690 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002690:	480b      	ldr	r0, [pc, #44]	; (80026c0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002692:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002694:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002696:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002698:	d3f6      	bcc.n	8002688 <CopyDataInit>
  ldr  r2, =_sbss
 800269a:	4a0b      	ldr	r2, [pc, #44]	; (80026c8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800269c:	e002      	b.n	80026a4 <LoopFillZerobss>

0800269e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800269e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80026a0:	f842 3b04 	str.w	r3, [r2], #4

080026a4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80026a4:	4b09      	ldr	r3, [pc, #36]	; (80026cc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80026a6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80026a8:	d3f9      	bcc.n	800269e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026aa:	f7ff ffc3 	bl	8002634 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026ae:	f000 f831 	bl	8002714 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026b2:	f7ff feeb 	bl	800248c <main>
  bx  lr    
 80026b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026b8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80026bc:	080030e0 	.word	0x080030e0
  ldr  r0, =_sdata
 80026c0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026c4:	2000005c 	.word	0x2000005c
  ldr  r2, =_sbss
 80026c8:	2000005c 	.word	0x2000005c
  ldr  r3, = _ebss
 80026cc:	20000254 	.word	0x20000254

080026d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026d0:	e7fe      	b.n	80026d0 <ADC_IRQHandler>
	...

080026d4 <siprintf>:
 80026d4:	b40e      	push	{r1, r2, r3}
 80026d6:	b500      	push	{lr}
 80026d8:	b09c      	sub	sp, #112	; 0x70
 80026da:	ab1d      	add	r3, sp, #116	; 0x74
 80026dc:	9002      	str	r0, [sp, #8]
 80026de:	9006      	str	r0, [sp, #24]
 80026e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80026e4:	4809      	ldr	r0, [pc, #36]	; (800270c <siprintf+0x38>)
 80026e6:	9107      	str	r1, [sp, #28]
 80026e8:	9104      	str	r1, [sp, #16]
 80026ea:	4909      	ldr	r1, [pc, #36]	; (8002710 <siprintf+0x3c>)
 80026ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80026f0:	9105      	str	r1, [sp, #20]
 80026f2:	6800      	ldr	r0, [r0, #0]
 80026f4:	9301      	str	r3, [sp, #4]
 80026f6:	a902      	add	r1, sp, #8
 80026f8:	f000 f984 	bl	8002a04 <_svfiprintf_r>
 80026fc:	9b02      	ldr	r3, [sp, #8]
 80026fe:	2200      	movs	r2, #0
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	b01c      	add	sp, #112	; 0x70
 8002704:	f85d eb04 	ldr.w	lr, [sp], #4
 8002708:	b003      	add	sp, #12
 800270a:	4770      	bx	lr
 800270c:	20000058 	.word	0x20000058
 8002710:	ffff0208 	.word	0xffff0208

08002714 <__libc_init_array>:
 8002714:	b570      	push	{r4, r5, r6, lr}
 8002716:	4d0d      	ldr	r5, [pc, #52]	; (800274c <__libc_init_array+0x38>)
 8002718:	4c0d      	ldr	r4, [pc, #52]	; (8002750 <__libc_init_array+0x3c>)
 800271a:	1b64      	subs	r4, r4, r5
 800271c:	10a4      	asrs	r4, r4, #2
 800271e:	2600      	movs	r6, #0
 8002720:	42a6      	cmp	r6, r4
 8002722:	d109      	bne.n	8002738 <__libc_init_array+0x24>
 8002724:	4d0b      	ldr	r5, [pc, #44]	; (8002754 <__libc_init_array+0x40>)
 8002726:	4c0c      	ldr	r4, [pc, #48]	; (8002758 <__libc_init_array+0x44>)
 8002728:	f000 fc78 	bl	800301c <_init>
 800272c:	1b64      	subs	r4, r4, r5
 800272e:	10a4      	asrs	r4, r4, #2
 8002730:	2600      	movs	r6, #0
 8002732:	42a6      	cmp	r6, r4
 8002734:	d105      	bne.n	8002742 <__libc_init_array+0x2e>
 8002736:	bd70      	pop	{r4, r5, r6, pc}
 8002738:	f855 3b04 	ldr.w	r3, [r5], #4
 800273c:	4798      	blx	r3
 800273e:	3601      	adds	r6, #1
 8002740:	e7ee      	b.n	8002720 <__libc_init_array+0xc>
 8002742:	f855 3b04 	ldr.w	r3, [r5], #4
 8002746:	4798      	blx	r3
 8002748:	3601      	adds	r6, #1
 800274a:	e7f2      	b.n	8002732 <__libc_init_array+0x1e>
 800274c:	080030d8 	.word	0x080030d8
 8002750:	080030d8 	.word	0x080030d8
 8002754:	080030d8 	.word	0x080030d8
 8002758:	080030dc 	.word	0x080030dc

0800275c <__retarget_lock_acquire_recursive>:
 800275c:	4770      	bx	lr

0800275e <__retarget_lock_release_recursive>:
 800275e:	4770      	bx	lr

08002760 <_free_r>:
 8002760:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002762:	2900      	cmp	r1, #0
 8002764:	d044      	beq.n	80027f0 <_free_r+0x90>
 8002766:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800276a:	9001      	str	r0, [sp, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	f1a1 0404 	sub.w	r4, r1, #4
 8002772:	bfb8      	it	lt
 8002774:	18e4      	addlt	r4, r4, r3
 8002776:	f000 f8df 	bl	8002938 <__malloc_lock>
 800277a:	4a1e      	ldr	r2, [pc, #120]	; (80027f4 <_free_r+0x94>)
 800277c:	9801      	ldr	r0, [sp, #4]
 800277e:	6813      	ldr	r3, [r2, #0]
 8002780:	b933      	cbnz	r3, 8002790 <_free_r+0x30>
 8002782:	6063      	str	r3, [r4, #4]
 8002784:	6014      	str	r4, [r2, #0]
 8002786:	b003      	add	sp, #12
 8002788:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800278c:	f000 b8da 	b.w	8002944 <__malloc_unlock>
 8002790:	42a3      	cmp	r3, r4
 8002792:	d908      	bls.n	80027a6 <_free_r+0x46>
 8002794:	6825      	ldr	r5, [r4, #0]
 8002796:	1961      	adds	r1, r4, r5
 8002798:	428b      	cmp	r3, r1
 800279a:	bf01      	itttt	eq
 800279c:	6819      	ldreq	r1, [r3, #0]
 800279e:	685b      	ldreq	r3, [r3, #4]
 80027a0:	1949      	addeq	r1, r1, r5
 80027a2:	6021      	streq	r1, [r4, #0]
 80027a4:	e7ed      	b.n	8002782 <_free_r+0x22>
 80027a6:	461a      	mov	r2, r3
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	b10b      	cbz	r3, 80027b0 <_free_r+0x50>
 80027ac:	42a3      	cmp	r3, r4
 80027ae:	d9fa      	bls.n	80027a6 <_free_r+0x46>
 80027b0:	6811      	ldr	r1, [r2, #0]
 80027b2:	1855      	adds	r5, r2, r1
 80027b4:	42a5      	cmp	r5, r4
 80027b6:	d10b      	bne.n	80027d0 <_free_r+0x70>
 80027b8:	6824      	ldr	r4, [r4, #0]
 80027ba:	4421      	add	r1, r4
 80027bc:	1854      	adds	r4, r2, r1
 80027be:	42a3      	cmp	r3, r4
 80027c0:	6011      	str	r1, [r2, #0]
 80027c2:	d1e0      	bne.n	8002786 <_free_r+0x26>
 80027c4:	681c      	ldr	r4, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	6053      	str	r3, [r2, #4]
 80027ca:	440c      	add	r4, r1
 80027cc:	6014      	str	r4, [r2, #0]
 80027ce:	e7da      	b.n	8002786 <_free_r+0x26>
 80027d0:	d902      	bls.n	80027d8 <_free_r+0x78>
 80027d2:	230c      	movs	r3, #12
 80027d4:	6003      	str	r3, [r0, #0]
 80027d6:	e7d6      	b.n	8002786 <_free_r+0x26>
 80027d8:	6825      	ldr	r5, [r4, #0]
 80027da:	1961      	adds	r1, r4, r5
 80027dc:	428b      	cmp	r3, r1
 80027de:	bf04      	itt	eq
 80027e0:	6819      	ldreq	r1, [r3, #0]
 80027e2:	685b      	ldreq	r3, [r3, #4]
 80027e4:	6063      	str	r3, [r4, #4]
 80027e6:	bf04      	itt	eq
 80027e8:	1949      	addeq	r1, r1, r5
 80027ea:	6021      	streq	r1, [r4, #0]
 80027ec:	6054      	str	r4, [r2, #4]
 80027ee:	e7ca      	b.n	8002786 <_free_r+0x26>
 80027f0:	b003      	add	sp, #12
 80027f2:	bd30      	pop	{r4, r5, pc}
 80027f4:	20000248 	.word	0x20000248

080027f8 <sbrk_aligned>:
 80027f8:	b570      	push	{r4, r5, r6, lr}
 80027fa:	4e0e      	ldr	r6, [pc, #56]	; (8002834 <sbrk_aligned+0x3c>)
 80027fc:	460c      	mov	r4, r1
 80027fe:	6831      	ldr	r1, [r6, #0]
 8002800:	4605      	mov	r5, r0
 8002802:	b911      	cbnz	r1, 800280a <sbrk_aligned+0x12>
 8002804:	f000 fba6 	bl	8002f54 <_sbrk_r>
 8002808:	6030      	str	r0, [r6, #0]
 800280a:	4621      	mov	r1, r4
 800280c:	4628      	mov	r0, r5
 800280e:	f000 fba1 	bl	8002f54 <_sbrk_r>
 8002812:	1c43      	adds	r3, r0, #1
 8002814:	d00a      	beq.n	800282c <sbrk_aligned+0x34>
 8002816:	1cc4      	adds	r4, r0, #3
 8002818:	f024 0403 	bic.w	r4, r4, #3
 800281c:	42a0      	cmp	r0, r4
 800281e:	d007      	beq.n	8002830 <sbrk_aligned+0x38>
 8002820:	1a21      	subs	r1, r4, r0
 8002822:	4628      	mov	r0, r5
 8002824:	f000 fb96 	bl	8002f54 <_sbrk_r>
 8002828:	3001      	adds	r0, #1
 800282a:	d101      	bne.n	8002830 <sbrk_aligned+0x38>
 800282c:	f04f 34ff 	mov.w	r4, #4294967295
 8002830:	4620      	mov	r0, r4
 8002832:	bd70      	pop	{r4, r5, r6, pc}
 8002834:	2000024c 	.word	0x2000024c

08002838 <_malloc_r>:
 8002838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800283c:	1ccd      	adds	r5, r1, #3
 800283e:	f025 0503 	bic.w	r5, r5, #3
 8002842:	3508      	adds	r5, #8
 8002844:	2d0c      	cmp	r5, #12
 8002846:	bf38      	it	cc
 8002848:	250c      	movcc	r5, #12
 800284a:	2d00      	cmp	r5, #0
 800284c:	4607      	mov	r7, r0
 800284e:	db01      	blt.n	8002854 <_malloc_r+0x1c>
 8002850:	42a9      	cmp	r1, r5
 8002852:	d905      	bls.n	8002860 <_malloc_r+0x28>
 8002854:	230c      	movs	r3, #12
 8002856:	603b      	str	r3, [r7, #0]
 8002858:	2600      	movs	r6, #0
 800285a:	4630      	mov	r0, r6
 800285c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002860:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002934 <_malloc_r+0xfc>
 8002864:	f000 f868 	bl	8002938 <__malloc_lock>
 8002868:	f8d8 3000 	ldr.w	r3, [r8]
 800286c:	461c      	mov	r4, r3
 800286e:	bb5c      	cbnz	r4, 80028c8 <_malloc_r+0x90>
 8002870:	4629      	mov	r1, r5
 8002872:	4638      	mov	r0, r7
 8002874:	f7ff ffc0 	bl	80027f8 <sbrk_aligned>
 8002878:	1c43      	adds	r3, r0, #1
 800287a:	4604      	mov	r4, r0
 800287c:	d155      	bne.n	800292a <_malloc_r+0xf2>
 800287e:	f8d8 4000 	ldr.w	r4, [r8]
 8002882:	4626      	mov	r6, r4
 8002884:	2e00      	cmp	r6, #0
 8002886:	d145      	bne.n	8002914 <_malloc_r+0xdc>
 8002888:	2c00      	cmp	r4, #0
 800288a:	d048      	beq.n	800291e <_malloc_r+0xe6>
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	4631      	mov	r1, r6
 8002890:	4638      	mov	r0, r7
 8002892:	eb04 0903 	add.w	r9, r4, r3
 8002896:	f000 fb5d 	bl	8002f54 <_sbrk_r>
 800289a:	4581      	cmp	r9, r0
 800289c:	d13f      	bne.n	800291e <_malloc_r+0xe6>
 800289e:	6821      	ldr	r1, [r4, #0]
 80028a0:	1a6d      	subs	r5, r5, r1
 80028a2:	4629      	mov	r1, r5
 80028a4:	4638      	mov	r0, r7
 80028a6:	f7ff ffa7 	bl	80027f8 <sbrk_aligned>
 80028aa:	3001      	adds	r0, #1
 80028ac:	d037      	beq.n	800291e <_malloc_r+0xe6>
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	442b      	add	r3, r5
 80028b2:	6023      	str	r3, [r4, #0]
 80028b4:	f8d8 3000 	ldr.w	r3, [r8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d038      	beq.n	800292e <_malloc_r+0xf6>
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	42a2      	cmp	r2, r4
 80028c0:	d12b      	bne.n	800291a <_malloc_r+0xe2>
 80028c2:	2200      	movs	r2, #0
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	e00f      	b.n	80028e8 <_malloc_r+0xb0>
 80028c8:	6822      	ldr	r2, [r4, #0]
 80028ca:	1b52      	subs	r2, r2, r5
 80028cc:	d41f      	bmi.n	800290e <_malloc_r+0xd6>
 80028ce:	2a0b      	cmp	r2, #11
 80028d0:	d917      	bls.n	8002902 <_malloc_r+0xca>
 80028d2:	1961      	adds	r1, r4, r5
 80028d4:	42a3      	cmp	r3, r4
 80028d6:	6025      	str	r5, [r4, #0]
 80028d8:	bf18      	it	ne
 80028da:	6059      	strne	r1, [r3, #4]
 80028dc:	6863      	ldr	r3, [r4, #4]
 80028de:	bf08      	it	eq
 80028e0:	f8c8 1000 	streq.w	r1, [r8]
 80028e4:	5162      	str	r2, [r4, r5]
 80028e6:	604b      	str	r3, [r1, #4]
 80028e8:	4638      	mov	r0, r7
 80028ea:	f104 060b 	add.w	r6, r4, #11
 80028ee:	f000 f829 	bl	8002944 <__malloc_unlock>
 80028f2:	f026 0607 	bic.w	r6, r6, #7
 80028f6:	1d23      	adds	r3, r4, #4
 80028f8:	1af2      	subs	r2, r6, r3
 80028fa:	d0ae      	beq.n	800285a <_malloc_r+0x22>
 80028fc:	1b9b      	subs	r3, r3, r6
 80028fe:	50a3      	str	r3, [r4, r2]
 8002900:	e7ab      	b.n	800285a <_malloc_r+0x22>
 8002902:	42a3      	cmp	r3, r4
 8002904:	6862      	ldr	r2, [r4, #4]
 8002906:	d1dd      	bne.n	80028c4 <_malloc_r+0x8c>
 8002908:	f8c8 2000 	str.w	r2, [r8]
 800290c:	e7ec      	b.n	80028e8 <_malloc_r+0xb0>
 800290e:	4623      	mov	r3, r4
 8002910:	6864      	ldr	r4, [r4, #4]
 8002912:	e7ac      	b.n	800286e <_malloc_r+0x36>
 8002914:	4634      	mov	r4, r6
 8002916:	6876      	ldr	r6, [r6, #4]
 8002918:	e7b4      	b.n	8002884 <_malloc_r+0x4c>
 800291a:	4613      	mov	r3, r2
 800291c:	e7cc      	b.n	80028b8 <_malloc_r+0x80>
 800291e:	230c      	movs	r3, #12
 8002920:	603b      	str	r3, [r7, #0]
 8002922:	4638      	mov	r0, r7
 8002924:	f000 f80e 	bl	8002944 <__malloc_unlock>
 8002928:	e797      	b.n	800285a <_malloc_r+0x22>
 800292a:	6025      	str	r5, [r4, #0]
 800292c:	e7dc      	b.n	80028e8 <_malloc_r+0xb0>
 800292e:	605b      	str	r3, [r3, #4]
 8002930:	deff      	udf	#255	; 0xff
 8002932:	bf00      	nop
 8002934:	20000248 	.word	0x20000248

08002938 <__malloc_lock>:
 8002938:	4801      	ldr	r0, [pc, #4]	; (8002940 <__malloc_lock+0x8>)
 800293a:	f7ff bf0f 	b.w	800275c <__retarget_lock_acquire_recursive>
 800293e:	bf00      	nop
 8002940:	20000244 	.word	0x20000244

08002944 <__malloc_unlock>:
 8002944:	4801      	ldr	r0, [pc, #4]	; (800294c <__malloc_unlock+0x8>)
 8002946:	f7ff bf0a 	b.w	800275e <__retarget_lock_release_recursive>
 800294a:	bf00      	nop
 800294c:	20000244 	.word	0x20000244

08002950 <__ssputs_r>:
 8002950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002954:	688e      	ldr	r6, [r1, #8]
 8002956:	461f      	mov	r7, r3
 8002958:	42be      	cmp	r6, r7
 800295a:	680b      	ldr	r3, [r1, #0]
 800295c:	4682      	mov	sl, r0
 800295e:	460c      	mov	r4, r1
 8002960:	4690      	mov	r8, r2
 8002962:	d82c      	bhi.n	80029be <__ssputs_r+0x6e>
 8002964:	898a      	ldrh	r2, [r1, #12]
 8002966:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800296a:	d026      	beq.n	80029ba <__ssputs_r+0x6a>
 800296c:	6965      	ldr	r5, [r4, #20]
 800296e:	6909      	ldr	r1, [r1, #16]
 8002970:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002974:	eba3 0901 	sub.w	r9, r3, r1
 8002978:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800297c:	1c7b      	adds	r3, r7, #1
 800297e:	444b      	add	r3, r9
 8002980:	106d      	asrs	r5, r5, #1
 8002982:	429d      	cmp	r5, r3
 8002984:	bf38      	it	cc
 8002986:	461d      	movcc	r5, r3
 8002988:	0553      	lsls	r3, r2, #21
 800298a:	d527      	bpl.n	80029dc <__ssputs_r+0x8c>
 800298c:	4629      	mov	r1, r5
 800298e:	f7ff ff53 	bl	8002838 <_malloc_r>
 8002992:	4606      	mov	r6, r0
 8002994:	b360      	cbz	r0, 80029f0 <__ssputs_r+0xa0>
 8002996:	6921      	ldr	r1, [r4, #16]
 8002998:	464a      	mov	r2, r9
 800299a:	f000 faeb 	bl	8002f74 <memcpy>
 800299e:	89a3      	ldrh	r3, [r4, #12]
 80029a0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80029a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029a8:	81a3      	strh	r3, [r4, #12]
 80029aa:	6126      	str	r6, [r4, #16]
 80029ac:	6165      	str	r5, [r4, #20]
 80029ae:	444e      	add	r6, r9
 80029b0:	eba5 0509 	sub.w	r5, r5, r9
 80029b4:	6026      	str	r6, [r4, #0]
 80029b6:	60a5      	str	r5, [r4, #8]
 80029b8:	463e      	mov	r6, r7
 80029ba:	42be      	cmp	r6, r7
 80029bc:	d900      	bls.n	80029c0 <__ssputs_r+0x70>
 80029be:	463e      	mov	r6, r7
 80029c0:	6820      	ldr	r0, [r4, #0]
 80029c2:	4632      	mov	r2, r6
 80029c4:	4641      	mov	r1, r8
 80029c6:	f000 faab 	bl	8002f20 <memmove>
 80029ca:	68a3      	ldr	r3, [r4, #8]
 80029cc:	1b9b      	subs	r3, r3, r6
 80029ce:	60a3      	str	r3, [r4, #8]
 80029d0:	6823      	ldr	r3, [r4, #0]
 80029d2:	4433      	add	r3, r6
 80029d4:	6023      	str	r3, [r4, #0]
 80029d6:	2000      	movs	r0, #0
 80029d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029dc:	462a      	mov	r2, r5
 80029de:	f000 fad7 	bl	8002f90 <_realloc_r>
 80029e2:	4606      	mov	r6, r0
 80029e4:	2800      	cmp	r0, #0
 80029e6:	d1e0      	bne.n	80029aa <__ssputs_r+0x5a>
 80029e8:	6921      	ldr	r1, [r4, #16]
 80029ea:	4650      	mov	r0, sl
 80029ec:	f7ff feb8 	bl	8002760 <_free_r>
 80029f0:	230c      	movs	r3, #12
 80029f2:	f8ca 3000 	str.w	r3, [sl]
 80029f6:	89a3      	ldrh	r3, [r4, #12]
 80029f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029fc:	81a3      	strh	r3, [r4, #12]
 80029fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002a02:	e7e9      	b.n	80029d8 <__ssputs_r+0x88>

08002a04 <_svfiprintf_r>:
 8002a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a08:	4698      	mov	r8, r3
 8002a0a:	898b      	ldrh	r3, [r1, #12]
 8002a0c:	061b      	lsls	r3, r3, #24
 8002a0e:	b09d      	sub	sp, #116	; 0x74
 8002a10:	4607      	mov	r7, r0
 8002a12:	460d      	mov	r5, r1
 8002a14:	4614      	mov	r4, r2
 8002a16:	d50e      	bpl.n	8002a36 <_svfiprintf_r+0x32>
 8002a18:	690b      	ldr	r3, [r1, #16]
 8002a1a:	b963      	cbnz	r3, 8002a36 <_svfiprintf_r+0x32>
 8002a1c:	2140      	movs	r1, #64	; 0x40
 8002a1e:	f7ff ff0b 	bl	8002838 <_malloc_r>
 8002a22:	6028      	str	r0, [r5, #0]
 8002a24:	6128      	str	r0, [r5, #16]
 8002a26:	b920      	cbnz	r0, 8002a32 <_svfiprintf_r+0x2e>
 8002a28:	230c      	movs	r3, #12
 8002a2a:	603b      	str	r3, [r7, #0]
 8002a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a30:	e0d0      	b.n	8002bd4 <_svfiprintf_r+0x1d0>
 8002a32:	2340      	movs	r3, #64	; 0x40
 8002a34:	616b      	str	r3, [r5, #20]
 8002a36:	2300      	movs	r3, #0
 8002a38:	9309      	str	r3, [sp, #36]	; 0x24
 8002a3a:	2320      	movs	r3, #32
 8002a3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a40:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a44:	2330      	movs	r3, #48	; 0x30
 8002a46:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002bec <_svfiprintf_r+0x1e8>
 8002a4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a4e:	f04f 0901 	mov.w	r9, #1
 8002a52:	4623      	mov	r3, r4
 8002a54:	469a      	mov	sl, r3
 8002a56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a5a:	b10a      	cbz	r2, 8002a60 <_svfiprintf_r+0x5c>
 8002a5c:	2a25      	cmp	r2, #37	; 0x25
 8002a5e:	d1f9      	bne.n	8002a54 <_svfiprintf_r+0x50>
 8002a60:	ebba 0b04 	subs.w	fp, sl, r4
 8002a64:	d00b      	beq.n	8002a7e <_svfiprintf_r+0x7a>
 8002a66:	465b      	mov	r3, fp
 8002a68:	4622      	mov	r2, r4
 8002a6a:	4629      	mov	r1, r5
 8002a6c:	4638      	mov	r0, r7
 8002a6e:	f7ff ff6f 	bl	8002950 <__ssputs_r>
 8002a72:	3001      	adds	r0, #1
 8002a74:	f000 80a9 	beq.w	8002bca <_svfiprintf_r+0x1c6>
 8002a78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a7a:	445a      	add	r2, fp
 8002a7c:	9209      	str	r2, [sp, #36]	; 0x24
 8002a7e:	f89a 3000 	ldrb.w	r3, [sl]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 80a1 	beq.w	8002bca <_svfiprintf_r+0x1c6>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a92:	f10a 0a01 	add.w	sl, sl, #1
 8002a96:	9304      	str	r3, [sp, #16]
 8002a98:	9307      	str	r3, [sp, #28]
 8002a9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a9e:	931a      	str	r3, [sp, #104]	; 0x68
 8002aa0:	4654      	mov	r4, sl
 8002aa2:	2205      	movs	r2, #5
 8002aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002aa8:	4850      	ldr	r0, [pc, #320]	; (8002bec <_svfiprintf_r+0x1e8>)
 8002aaa:	f7fd fbb1 	bl	8000210 <memchr>
 8002aae:	9a04      	ldr	r2, [sp, #16]
 8002ab0:	b9d8      	cbnz	r0, 8002aea <_svfiprintf_r+0xe6>
 8002ab2:	06d0      	lsls	r0, r2, #27
 8002ab4:	bf44      	itt	mi
 8002ab6:	2320      	movmi	r3, #32
 8002ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002abc:	0711      	lsls	r1, r2, #28
 8002abe:	bf44      	itt	mi
 8002ac0:	232b      	movmi	r3, #43	; 0x2b
 8002ac2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8002aca:	2b2a      	cmp	r3, #42	; 0x2a
 8002acc:	d015      	beq.n	8002afa <_svfiprintf_r+0xf6>
 8002ace:	9a07      	ldr	r2, [sp, #28]
 8002ad0:	4654      	mov	r4, sl
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f04f 0c0a 	mov.w	ip, #10
 8002ad8:	4621      	mov	r1, r4
 8002ada:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ade:	3b30      	subs	r3, #48	; 0x30
 8002ae0:	2b09      	cmp	r3, #9
 8002ae2:	d94d      	bls.n	8002b80 <_svfiprintf_r+0x17c>
 8002ae4:	b1b0      	cbz	r0, 8002b14 <_svfiprintf_r+0x110>
 8002ae6:	9207      	str	r2, [sp, #28]
 8002ae8:	e014      	b.n	8002b14 <_svfiprintf_r+0x110>
 8002aea:	eba0 0308 	sub.w	r3, r0, r8
 8002aee:	fa09 f303 	lsl.w	r3, r9, r3
 8002af2:	4313      	orrs	r3, r2
 8002af4:	9304      	str	r3, [sp, #16]
 8002af6:	46a2      	mov	sl, r4
 8002af8:	e7d2      	b.n	8002aa0 <_svfiprintf_r+0x9c>
 8002afa:	9b03      	ldr	r3, [sp, #12]
 8002afc:	1d19      	adds	r1, r3, #4
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	9103      	str	r1, [sp, #12]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	bfbb      	ittet	lt
 8002b06:	425b      	neglt	r3, r3
 8002b08:	f042 0202 	orrlt.w	r2, r2, #2
 8002b0c:	9307      	strge	r3, [sp, #28]
 8002b0e:	9307      	strlt	r3, [sp, #28]
 8002b10:	bfb8      	it	lt
 8002b12:	9204      	strlt	r2, [sp, #16]
 8002b14:	7823      	ldrb	r3, [r4, #0]
 8002b16:	2b2e      	cmp	r3, #46	; 0x2e
 8002b18:	d10c      	bne.n	8002b34 <_svfiprintf_r+0x130>
 8002b1a:	7863      	ldrb	r3, [r4, #1]
 8002b1c:	2b2a      	cmp	r3, #42	; 0x2a
 8002b1e:	d134      	bne.n	8002b8a <_svfiprintf_r+0x186>
 8002b20:	9b03      	ldr	r3, [sp, #12]
 8002b22:	1d1a      	adds	r2, r3, #4
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	9203      	str	r2, [sp, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	bfb8      	it	lt
 8002b2c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b30:	3402      	adds	r4, #2
 8002b32:	9305      	str	r3, [sp, #20]
 8002b34:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8002bfc <_svfiprintf_r+0x1f8>
 8002b38:	7821      	ldrb	r1, [r4, #0]
 8002b3a:	2203      	movs	r2, #3
 8002b3c:	4650      	mov	r0, sl
 8002b3e:	f7fd fb67 	bl	8000210 <memchr>
 8002b42:	b138      	cbz	r0, 8002b54 <_svfiprintf_r+0x150>
 8002b44:	9b04      	ldr	r3, [sp, #16]
 8002b46:	eba0 000a 	sub.w	r0, r0, sl
 8002b4a:	2240      	movs	r2, #64	; 0x40
 8002b4c:	4082      	lsls	r2, r0
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	3401      	adds	r4, #1
 8002b52:	9304      	str	r3, [sp, #16]
 8002b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b58:	4825      	ldr	r0, [pc, #148]	; (8002bf0 <_svfiprintf_r+0x1ec>)
 8002b5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b5e:	2206      	movs	r2, #6
 8002b60:	f7fd fb56 	bl	8000210 <memchr>
 8002b64:	2800      	cmp	r0, #0
 8002b66:	d038      	beq.n	8002bda <_svfiprintf_r+0x1d6>
 8002b68:	4b22      	ldr	r3, [pc, #136]	; (8002bf4 <_svfiprintf_r+0x1f0>)
 8002b6a:	bb1b      	cbnz	r3, 8002bb4 <_svfiprintf_r+0x1b0>
 8002b6c:	9b03      	ldr	r3, [sp, #12]
 8002b6e:	3307      	adds	r3, #7
 8002b70:	f023 0307 	bic.w	r3, r3, #7
 8002b74:	3308      	adds	r3, #8
 8002b76:	9303      	str	r3, [sp, #12]
 8002b78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b7a:	4433      	add	r3, r6
 8002b7c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b7e:	e768      	b.n	8002a52 <_svfiprintf_r+0x4e>
 8002b80:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b84:	460c      	mov	r4, r1
 8002b86:	2001      	movs	r0, #1
 8002b88:	e7a6      	b.n	8002ad8 <_svfiprintf_r+0xd4>
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	3401      	adds	r4, #1
 8002b8e:	9305      	str	r3, [sp, #20]
 8002b90:	4619      	mov	r1, r3
 8002b92:	f04f 0c0a 	mov.w	ip, #10
 8002b96:	4620      	mov	r0, r4
 8002b98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b9c:	3a30      	subs	r2, #48	; 0x30
 8002b9e:	2a09      	cmp	r2, #9
 8002ba0:	d903      	bls.n	8002baa <_svfiprintf_r+0x1a6>
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0c6      	beq.n	8002b34 <_svfiprintf_r+0x130>
 8002ba6:	9105      	str	r1, [sp, #20]
 8002ba8:	e7c4      	b.n	8002b34 <_svfiprintf_r+0x130>
 8002baa:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bae:	4604      	mov	r4, r0
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e7f0      	b.n	8002b96 <_svfiprintf_r+0x192>
 8002bb4:	ab03      	add	r3, sp, #12
 8002bb6:	9300      	str	r3, [sp, #0]
 8002bb8:	462a      	mov	r2, r5
 8002bba:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <_svfiprintf_r+0x1f4>)
 8002bbc:	a904      	add	r1, sp, #16
 8002bbe:	4638      	mov	r0, r7
 8002bc0:	f3af 8000 	nop.w
 8002bc4:	1c42      	adds	r2, r0, #1
 8002bc6:	4606      	mov	r6, r0
 8002bc8:	d1d6      	bne.n	8002b78 <_svfiprintf_r+0x174>
 8002bca:	89ab      	ldrh	r3, [r5, #12]
 8002bcc:	065b      	lsls	r3, r3, #25
 8002bce:	f53f af2d 	bmi.w	8002a2c <_svfiprintf_r+0x28>
 8002bd2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002bd4:	b01d      	add	sp, #116	; 0x74
 8002bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bda:	ab03      	add	r3, sp, #12
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	462a      	mov	r2, r5
 8002be0:	4b05      	ldr	r3, [pc, #20]	; (8002bf8 <_svfiprintf_r+0x1f4>)
 8002be2:	a904      	add	r1, sp, #16
 8002be4:	4638      	mov	r0, r7
 8002be6:	f000 f879 	bl	8002cdc <_printf_i>
 8002bea:	e7eb      	b.n	8002bc4 <_svfiprintf_r+0x1c0>
 8002bec:	0800309a 	.word	0x0800309a
 8002bf0:	080030a4 	.word	0x080030a4
 8002bf4:	00000000 	.word	0x00000000
 8002bf8:	08002951 	.word	0x08002951
 8002bfc:	080030a0 	.word	0x080030a0

08002c00 <_printf_common>:
 8002c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c04:	4616      	mov	r6, r2
 8002c06:	4699      	mov	r9, r3
 8002c08:	688a      	ldr	r2, [r1, #8]
 8002c0a:	690b      	ldr	r3, [r1, #16]
 8002c0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c10:	4293      	cmp	r3, r2
 8002c12:	bfb8      	it	lt
 8002c14:	4613      	movlt	r3, r2
 8002c16:	6033      	str	r3, [r6, #0]
 8002c18:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c1c:	4607      	mov	r7, r0
 8002c1e:	460c      	mov	r4, r1
 8002c20:	b10a      	cbz	r2, 8002c26 <_printf_common+0x26>
 8002c22:	3301      	adds	r3, #1
 8002c24:	6033      	str	r3, [r6, #0]
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	0699      	lsls	r1, r3, #26
 8002c2a:	bf42      	ittt	mi
 8002c2c:	6833      	ldrmi	r3, [r6, #0]
 8002c2e:	3302      	addmi	r3, #2
 8002c30:	6033      	strmi	r3, [r6, #0]
 8002c32:	6825      	ldr	r5, [r4, #0]
 8002c34:	f015 0506 	ands.w	r5, r5, #6
 8002c38:	d106      	bne.n	8002c48 <_printf_common+0x48>
 8002c3a:	f104 0a19 	add.w	sl, r4, #25
 8002c3e:	68e3      	ldr	r3, [r4, #12]
 8002c40:	6832      	ldr	r2, [r6, #0]
 8002c42:	1a9b      	subs	r3, r3, r2
 8002c44:	42ab      	cmp	r3, r5
 8002c46:	dc26      	bgt.n	8002c96 <_printf_common+0x96>
 8002c48:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002c4c:	1e13      	subs	r3, r2, #0
 8002c4e:	6822      	ldr	r2, [r4, #0]
 8002c50:	bf18      	it	ne
 8002c52:	2301      	movne	r3, #1
 8002c54:	0692      	lsls	r2, r2, #26
 8002c56:	d42b      	bmi.n	8002cb0 <_printf_common+0xb0>
 8002c58:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c5c:	4649      	mov	r1, r9
 8002c5e:	4638      	mov	r0, r7
 8002c60:	47c0      	blx	r8
 8002c62:	3001      	adds	r0, #1
 8002c64:	d01e      	beq.n	8002ca4 <_printf_common+0xa4>
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	6922      	ldr	r2, [r4, #16]
 8002c6a:	f003 0306 	and.w	r3, r3, #6
 8002c6e:	2b04      	cmp	r3, #4
 8002c70:	bf02      	ittt	eq
 8002c72:	68e5      	ldreq	r5, [r4, #12]
 8002c74:	6833      	ldreq	r3, [r6, #0]
 8002c76:	1aed      	subeq	r5, r5, r3
 8002c78:	68a3      	ldr	r3, [r4, #8]
 8002c7a:	bf0c      	ite	eq
 8002c7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c80:	2500      	movne	r5, #0
 8002c82:	4293      	cmp	r3, r2
 8002c84:	bfc4      	itt	gt
 8002c86:	1a9b      	subgt	r3, r3, r2
 8002c88:	18ed      	addgt	r5, r5, r3
 8002c8a:	2600      	movs	r6, #0
 8002c8c:	341a      	adds	r4, #26
 8002c8e:	42b5      	cmp	r5, r6
 8002c90:	d11a      	bne.n	8002cc8 <_printf_common+0xc8>
 8002c92:	2000      	movs	r0, #0
 8002c94:	e008      	b.n	8002ca8 <_printf_common+0xa8>
 8002c96:	2301      	movs	r3, #1
 8002c98:	4652      	mov	r2, sl
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	4638      	mov	r0, r7
 8002c9e:	47c0      	blx	r8
 8002ca0:	3001      	adds	r0, #1
 8002ca2:	d103      	bne.n	8002cac <_printf_common+0xac>
 8002ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cac:	3501      	adds	r5, #1
 8002cae:	e7c6      	b.n	8002c3e <_printf_common+0x3e>
 8002cb0:	18e1      	adds	r1, r4, r3
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	2030      	movs	r0, #48	; 0x30
 8002cb6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cba:	4422      	add	r2, r4
 8002cbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cc4:	3302      	adds	r3, #2
 8002cc6:	e7c7      	b.n	8002c58 <_printf_common+0x58>
 8002cc8:	2301      	movs	r3, #1
 8002cca:	4622      	mov	r2, r4
 8002ccc:	4649      	mov	r1, r9
 8002cce:	4638      	mov	r0, r7
 8002cd0:	47c0      	blx	r8
 8002cd2:	3001      	adds	r0, #1
 8002cd4:	d0e6      	beq.n	8002ca4 <_printf_common+0xa4>
 8002cd6:	3601      	adds	r6, #1
 8002cd8:	e7d9      	b.n	8002c8e <_printf_common+0x8e>
	...

08002cdc <_printf_i>:
 8002cdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ce0:	7e0f      	ldrb	r7, [r1, #24]
 8002ce2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ce4:	2f78      	cmp	r7, #120	; 0x78
 8002ce6:	4691      	mov	r9, r2
 8002ce8:	4680      	mov	r8, r0
 8002cea:	460c      	mov	r4, r1
 8002cec:	469a      	mov	sl, r3
 8002cee:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002cf2:	d807      	bhi.n	8002d04 <_printf_i+0x28>
 8002cf4:	2f62      	cmp	r7, #98	; 0x62
 8002cf6:	d80a      	bhi.n	8002d0e <_printf_i+0x32>
 8002cf8:	2f00      	cmp	r7, #0
 8002cfa:	f000 80d4 	beq.w	8002ea6 <_printf_i+0x1ca>
 8002cfe:	2f58      	cmp	r7, #88	; 0x58
 8002d00:	f000 80c0 	beq.w	8002e84 <_printf_i+0x1a8>
 8002d04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d08:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002d0c:	e03a      	b.n	8002d84 <_printf_i+0xa8>
 8002d0e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002d12:	2b15      	cmp	r3, #21
 8002d14:	d8f6      	bhi.n	8002d04 <_printf_i+0x28>
 8002d16:	a101      	add	r1, pc, #4	; (adr r1, 8002d1c <_printf_i+0x40>)
 8002d18:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d1c:	08002d75 	.word	0x08002d75
 8002d20:	08002d89 	.word	0x08002d89
 8002d24:	08002d05 	.word	0x08002d05
 8002d28:	08002d05 	.word	0x08002d05
 8002d2c:	08002d05 	.word	0x08002d05
 8002d30:	08002d05 	.word	0x08002d05
 8002d34:	08002d89 	.word	0x08002d89
 8002d38:	08002d05 	.word	0x08002d05
 8002d3c:	08002d05 	.word	0x08002d05
 8002d40:	08002d05 	.word	0x08002d05
 8002d44:	08002d05 	.word	0x08002d05
 8002d48:	08002e8d 	.word	0x08002e8d
 8002d4c:	08002db5 	.word	0x08002db5
 8002d50:	08002e47 	.word	0x08002e47
 8002d54:	08002d05 	.word	0x08002d05
 8002d58:	08002d05 	.word	0x08002d05
 8002d5c:	08002eaf 	.word	0x08002eaf
 8002d60:	08002d05 	.word	0x08002d05
 8002d64:	08002db5 	.word	0x08002db5
 8002d68:	08002d05 	.word	0x08002d05
 8002d6c:	08002d05 	.word	0x08002d05
 8002d70:	08002e4f 	.word	0x08002e4f
 8002d74:	682b      	ldr	r3, [r5, #0]
 8002d76:	1d1a      	adds	r2, r3, #4
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	602a      	str	r2, [r5, #0]
 8002d7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d80:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d84:	2301      	movs	r3, #1
 8002d86:	e09f      	b.n	8002ec8 <_printf_i+0x1ec>
 8002d88:	6820      	ldr	r0, [r4, #0]
 8002d8a:	682b      	ldr	r3, [r5, #0]
 8002d8c:	0607      	lsls	r7, r0, #24
 8002d8e:	f103 0104 	add.w	r1, r3, #4
 8002d92:	6029      	str	r1, [r5, #0]
 8002d94:	d501      	bpl.n	8002d9a <_printf_i+0xbe>
 8002d96:	681e      	ldr	r6, [r3, #0]
 8002d98:	e003      	b.n	8002da2 <_printf_i+0xc6>
 8002d9a:	0646      	lsls	r6, r0, #25
 8002d9c:	d5fb      	bpl.n	8002d96 <_printf_i+0xba>
 8002d9e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002da2:	2e00      	cmp	r6, #0
 8002da4:	da03      	bge.n	8002dae <_printf_i+0xd2>
 8002da6:	232d      	movs	r3, #45	; 0x2d
 8002da8:	4276      	negs	r6, r6
 8002daa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002dae:	485a      	ldr	r0, [pc, #360]	; (8002f18 <_printf_i+0x23c>)
 8002db0:	230a      	movs	r3, #10
 8002db2:	e012      	b.n	8002dda <_printf_i+0xfe>
 8002db4:	682b      	ldr	r3, [r5, #0]
 8002db6:	6820      	ldr	r0, [r4, #0]
 8002db8:	1d19      	adds	r1, r3, #4
 8002dba:	6029      	str	r1, [r5, #0]
 8002dbc:	0605      	lsls	r5, r0, #24
 8002dbe:	d501      	bpl.n	8002dc4 <_printf_i+0xe8>
 8002dc0:	681e      	ldr	r6, [r3, #0]
 8002dc2:	e002      	b.n	8002dca <_printf_i+0xee>
 8002dc4:	0641      	lsls	r1, r0, #25
 8002dc6:	d5fb      	bpl.n	8002dc0 <_printf_i+0xe4>
 8002dc8:	881e      	ldrh	r6, [r3, #0]
 8002dca:	4853      	ldr	r0, [pc, #332]	; (8002f18 <_printf_i+0x23c>)
 8002dcc:	2f6f      	cmp	r7, #111	; 0x6f
 8002dce:	bf0c      	ite	eq
 8002dd0:	2308      	moveq	r3, #8
 8002dd2:	230a      	movne	r3, #10
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002dda:	6865      	ldr	r5, [r4, #4]
 8002ddc:	60a5      	str	r5, [r4, #8]
 8002dde:	2d00      	cmp	r5, #0
 8002de0:	bfa2      	ittt	ge
 8002de2:	6821      	ldrge	r1, [r4, #0]
 8002de4:	f021 0104 	bicge.w	r1, r1, #4
 8002de8:	6021      	strge	r1, [r4, #0]
 8002dea:	b90e      	cbnz	r6, 8002df0 <_printf_i+0x114>
 8002dec:	2d00      	cmp	r5, #0
 8002dee:	d04b      	beq.n	8002e88 <_printf_i+0x1ac>
 8002df0:	4615      	mov	r5, r2
 8002df2:	fbb6 f1f3 	udiv	r1, r6, r3
 8002df6:	fb03 6711 	mls	r7, r3, r1, r6
 8002dfa:	5dc7      	ldrb	r7, [r0, r7]
 8002dfc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002e00:	4637      	mov	r7, r6
 8002e02:	42bb      	cmp	r3, r7
 8002e04:	460e      	mov	r6, r1
 8002e06:	d9f4      	bls.n	8002df2 <_printf_i+0x116>
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d10b      	bne.n	8002e24 <_printf_i+0x148>
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	07de      	lsls	r6, r3, #31
 8002e10:	d508      	bpl.n	8002e24 <_printf_i+0x148>
 8002e12:	6923      	ldr	r3, [r4, #16]
 8002e14:	6861      	ldr	r1, [r4, #4]
 8002e16:	4299      	cmp	r1, r3
 8002e18:	bfde      	ittt	le
 8002e1a:	2330      	movle	r3, #48	; 0x30
 8002e1c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e20:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e24:	1b52      	subs	r2, r2, r5
 8002e26:	6122      	str	r2, [r4, #16]
 8002e28:	f8cd a000 	str.w	sl, [sp]
 8002e2c:	464b      	mov	r3, r9
 8002e2e:	aa03      	add	r2, sp, #12
 8002e30:	4621      	mov	r1, r4
 8002e32:	4640      	mov	r0, r8
 8002e34:	f7ff fee4 	bl	8002c00 <_printf_common>
 8002e38:	3001      	adds	r0, #1
 8002e3a:	d14a      	bne.n	8002ed2 <_printf_i+0x1f6>
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	b004      	add	sp, #16
 8002e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	f043 0320 	orr.w	r3, r3, #32
 8002e4c:	6023      	str	r3, [r4, #0]
 8002e4e:	4833      	ldr	r0, [pc, #204]	; (8002f1c <_printf_i+0x240>)
 8002e50:	2778      	movs	r7, #120	; 0x78
 8002e52:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	6829      	ldr	r1, [r5, #0]
 8002e5a:	061f      	lsls	r7, r3, #24
 8002e5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8002e60:	d402      	bmi.n	8002e68 <_printf_i+0x18c>
 8002e62:	065f      	lsls	r7, r3, #25
 8002e64:	bf48      	it	mi
 8002e66:	b2b6      	uxthmi	r6, r6
 8002e68:	07df      	lsls	r7, r3, #31
 8002e6a:	bf48      	it	mi
 8002e6c:	f043 0320 	orrmi.w	r3, r3, #32
 8002e70:	6029      	str	r1, [r5, #0]
 8002e72:	bf48      	it	mi
 8002e74:	6023      	strmi	r3, [r4, #0]
 8002e76:	b91e      	cbnz	r6, 8002e80 <_printf_i+0x1a4>
 8002e78:	6823      	ldr	r3, [r4, #0]
 8002e7a:	f023 0320 	bic.w	r3, r3, #32
 8002e7e:	6023      	str	r3, [r4, #0]
 8002e80:	2310      	movs	r3, #16
 8002e82:	e7a7      	b.n	8002dd4 <_printf_i+0xf8>
 8002e84:	4824      	ldr	r0, [pc, #144]	; (8002f18 <_printf_i+0x23c>)
 8002e86:	e7e4      	b.n	8002e52 <_printf_i+0x176>
 8002e88:	4615      	mov	r5, r2
 8002e8a:	e7bd      	b.n	8002e08 <_printf_i+0x12c>
 8002e8c:	682b      	ldr	r3, [r5, #0]
 8002e8e:	6826      	ldr	r6, [r4, #0]
 8002e90:	6961      	ldr	r1, [r4, #20]
 8002e92:	1d18      	adds	r0, r3, #4
 8002e94:	6028      	str	r0, [r5, #0]
 8002e96:	0635      	lsls	r5, r6, #24
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	d501      	bpl.n	8002ea0 <_printf_i+0x1c4>
 8002e9c:	6019      	str	r1, [r3, #0]
 8002e9e:	e002      	b.n	8002ea6 <_printf_i+0x1ca>
 8002ea0:	0670      	lsls	r0, r6, #25
 8002ea2:	d5fb      	bpl.n	8002e9c <_printf_i+0x1c0>
 8002ea4:	8019      	strh	r1, [r3, #0]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	6123      	str	r3, [r4, #16]
 8002eaa:	4615      	mov	r5, r2
 8002eac:	e7bc      	b.n	8002e28 <_printf_i+0x14c>
 8002eae:	682b      	ldr	r3, [r5, #0]
 8002eb0:	1d1a      	adds	r2, r3, #4
 8002eb2:	602a      	str	r2, [r5, #0]
 8002eb4:	681d      	ldr	r5, [r3, #0]
 8002eb6:	6862      	ldr	r2, [r4, #4]
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4628      	mov	r0, r5
 8002ebc:	f7fd f9a8 	bl	8000210 <memchr>
 8002ec0:	b108      	cbz	r0, 8002ec6 <_printf_i+0x1ea>
 8002ec2:	1b40      	subs	r0, r0, r5
 8002ec4:	6060      	str	r0, [r4, #4]
 8002ec6:	6863      	ldr	r3, [r4, #4]
 8002ec8:	6123      	str	r3, [r4, #16]
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ed0:	e7aa      	b.n	8002e28 <_printf_i+0x14c>
 8002ed2:	6923      	ldr	r3, [r4, #16]
 8002ed4:	462a      	mov	r2, r5
 8002ed6:	4649      	mov	r1, r9
 8002ed8:	4640      	mov	r0, r8
 8002eda:	47d0      	blx	sl
 8002edc:	3001      	adds	r0, #1
 8002ede:	d0ad      	beq.n	8002e3c <_printf_i+0x160>
 8002ee0:	6823      	ldr	r3, [r4, #0]
 8002ee2:	079b      	lsls	r3, r3, #30
 8002ee4:	d413      	bmi.n	8002f0e <_printf_i+0x232>
 8002ee6:	68e0      	ldr	r0, [r4, #12]
 8002ee8:	9b03      	ldr	r3, [sp, #12]
 8002eea:	4298      	cmp	r0, r3
 8002eec:	bfb8      	it	lt
 8002eee:	4618      	movlt	r0, r3
 8002ef0:	e7a6      	b.n	8002e40 <_printf_i+0x164>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	4632      	mov	r2, r6
 8002ef6:	4649      	mov	r1, r9
 8002ef8:	4640      	mov	r0, r8
 8002efa:	47d0      	blx	sl
 8002efc:	3001      	adds	r0, #1
 8002efe:	d09d      	beq.n	8002e3c <_printf_i+0x160>
 8002f00:	3501      	adds	r5, #1
 8002f02:	68e3      	ldr	r3, [r4, #12]
 8002f04:	9903      	ldr	r1, [sp, #12]
 8002f06:	1a5b      	subs	r3, r3, r1
 8002f08:	42ab      	cmp	r3, r5
 8002f0a:	dcf2      	bgt.n	8002ef2 <_printf_i+0x216>
 8002f0c:	e7eb      	b.n	8002ee6 <_printf_i+0x20a>
 8002f0e:	2500      	movs	r5, #0
 8002f10:	f104 0619 	add.w	r6, r4, #25
 8002f14:	e7f5      	b.n	8002f02 <_printf_i+0x226>
 8002f16:	bf00      	nop
 8002f18:	080030ab 	.word	0x080030ab
 8002f1c:	080030bc 	.word	0x080030bc

08002f20 <memmove>:
 8002f20:	4288      	cmp	r0, r1
 8002f22:	b510      	push	{r4, lr}
 8002f24:	eb01 0402 	add.w	r4, r1, r2
 8002f28:	d902      	bls.n	8002f30 <memmove+0x10>
 8002f2a:	4284      	cmp	r4, r0
 8002f2c:	4623      	mov	r3, r4
 8002f2e:	d807      	bhi.n	8002f40 <memmove+0x20>
 8002f30:	1e43      	subs	r3, r0, #1
 8002f32:	42a1      	cmp	r1, r4
 8002f34:	d008      	beq.n	8002f48 <memmove+0x28>
 8002f36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f3e:	e7f8      	b.n	8002f32 <memmove+0x12>
 8002f40:	4402      	add	r2, r0
 8002f42:	4601      	mov	r1, r0
 8002f44:	428a      	cmp	r2, r1
 8002f46:	d100      	bne.n	8002f4a <memmove+0x2a>
 8002f48:	bd10      	pop	{r4, pc}
 8002f4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f52:	e7f7      	b.n	8002f44 <memmove+0x24>

08002f54 <_sbrk_r>:
 8002f54:	b538      	push	{r3, r4, r5, lr}
 8002f56:	4d06      	ldr	r5, [pc, #24]	; (8002f70 <_sbrk_r+0x1c>)
 8002f58:	2300      	movs	r3, #0
 8002f5a:	4604      	mov	r4, r0
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	602b      	str	r3, [r5, #0]
 8002f60:	f000 f84e 	bl	8003000 <_sbrk>
 8002f64:	1c43      	adds	r3, r0, #1
 8002f66:	d102      	bne.n	8002f6e <_sbrk_r+0x1a>
 8002f68:	682b      	ldr	r3, [r5, #0]
 8002f6a:	b103      	cbz	r3, 8002f6e <_sbrk_r+0x1a>
 8002f6c:	6023      	str	r3, [r4, #0]
 8002f6e:	bd38      	pop	{r3, r4, r5, pc}
 8002f70:	20000240 	.word	0x20000240

08002f74 <memcpy>:
 8002f74:	440a      	add	r2, r1
 8002f76:	4291      	cmp	r1, r2
 8002f78:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f7c:	d100      	bne.n	8002f80 <memcpy+0xc>
 8002f7e:	4770      	bx	lr
 8002f80:	b510      	push	{r4, lr}
 8002f82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f8a:	4291      	cmp	r1, r2
 8002f8c:	d1f9      	bne.n	8002f82 <memcpy+0xe>
 8002f8e:	bd10      	pop	{r4, pc}

08002f90 <_realloc_r>:
 8002f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f94:	4680      	mov	r8, r0
 8002f96:	4614      	mov	r4, r2
 8002f98:	460e      	mov	r6, r1
 8002f9a:	b921      	cbnz	r1, 8002fa6 <_realloc_r+0x16>
 8002f9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa0:	4611      	mov	r1, r2
 8002fa2:	f7ff bc49 	b.w	8002838 <_malloc_r>
 8002fa6:	b92a      	cbnz	r2, 8002fb4 <_realloc_r+0x24>
 8002fa8:	f7ff fbda 	bl	8002760 <_free_r>
 8002fac:	4625      	mov	r5, r4
 8002fae:	4628      	mov	r0, r5
 8002fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fb4:	f000 f81b 	bl	8002fee <_malloc_usable_size_r>
 8002fb8:	4284      	cmp	r4, r0
 8002fba:	4607      	mov	r7, r0
 8002fbc:	d802      	bhi.n	8002fc4 <_realloc_r+0x34>
 8002fbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002fc2:	d812      	bhi.n	8002fea <_realloc_r+0x5a>
 8002fc4:	4621      	mov	r1, r4
 8002fc6:	4640      	mov	r0, r8
 8002fc8:	f7ff fc36 	bl	8002838 <_malloc_r>
 8002fcc:	4605      	mov	r5, r0
 8002fce:	2800      	cmp	r0, #0
 8002fd0:	d0ed      	beq.n	8002fae <_realloc_r+0x1e>
 8002fd2:	42bc      	cmp	r4, r7
 8002fd4:	4622      	mov	r2, r4
 8002fd6:	4631      	mov	r1, r6
 8002fd8:	bf28      	it	cs
 8002fda:	463a      	movcs	r2, r7
 8002fdc:	f7ff ffca 	bl	8002f74 <memcpy>
 8002fe0:	4631      	mov	r1, r6
 8002fe2:	4640      	mov	r0, r8
 8002fe4:	f7ff fbbc 	bl	8002760 <_free_r>
 8002fe8:	e7e1      	b.n	8002fae <_realloc_r+0x1e>
 8002fea:	4635      	mov	r5, r6
 8002fec:	e7df      	b.n	8002fae <_realloc_r+0x1e>

08002fee <_malloc_usable_size_r>:
 8002fee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ff2:	1f18      	subs	r0, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bfbc      	itt	lt
 8002ff8:	580b      	ldrlt	r3, [r1, r0]
 8002ffa:	18c0      	addlt	r0, r0, r3
 8002ffc:	4770      	bx	lr
	...

08003000 <_sbrk>:
 8003000:	4a04      	ldr	r2, [pc, #16]	; (8003014 <_sbrk+0x14>)
 8003002:	6811      	ldr	r1, [r2, #0]
 8003004:	4603      	mov	r3, r0
 8003006:	b909      	cbnz	r1, 800300c <_sbrk+0xc>
 8003008:	4903      	ldr	r1, [pc, #12]	; (8003018 <_sbrk+0x18>)
 800300a:	6011      	str	r1, [r2, #0]
 800300c:	6810      	ldr	r0, [r2, #0]
 800300e:	4403      	add	r3, r0
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	4770      	bx	lr
 8003014:	20000250 	.word	0x20000250
 8003018:	20000258 	.word	0x20000258

0800301c <_init>:
 800301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301e:	bf00      	nop
 8003020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003022:	bc08      	pop	{r3}
 8003024:	469e      	mov	lr, r3
 8003026:	4770      	bx	lr

08003028 <_fini>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	bf00      	nop
 800302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800302e:	bc08      	pop	{r3}
 8003030:	469e      	mov	lr, r3
 8003032:	4770      	bx	lr
