Timing Analyzer report for Image_Filter_Tool
Fri Feb 10 16:54:11 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Image_Filter_Tool                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processor 3            ;   3.0%      ;
;     Processors 4-16        ;   1.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 218.34 MHz ; 218.34 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.580 ; -1662.977       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.342 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -691.000                      ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.580 ; uart_RX:inst1|BYTES_RECIEVED[1]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.864      ;
; -3.554 ; uart_RX:inst1|BYTES_RECIEVED[0]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.838      ;
; -3.461 ; uart_RX:inst1|BYTES_RECIEVED[3]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.745      ;
; -3.439 ; uart_RX:inst1|BYTES_RECIEVED[2]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.723      ;
; -3.347 ; uart_RX:inst1|BYTES_RECIEVED[5]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.631      ;
; -3.291 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.565      ;
; -3.268 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.542      ;
; -3.266 ; uart_RX:inst1|BYTES_RECIEVED[4]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.550      ;
; -3.243 ; uart_RX:inst1|PRSCL[3]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.517      ;
; -3.243 ; uart_RX:inst1|PRSCL[1]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.517      ;
; -3.235 ; uart_RX:inst1|BYTES_RECIEVED[7]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.519      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.220 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.154      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.111      ;
; -3.154 ; uart_RX:inst1|BYTES_RECIEVED[6]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.438      ;
; -3.124 ; uart_RX:inst1|PRSCL[8]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.398      ;
; -3.119 ; uart_RX:inst1|BYTES_RECIEVED[9]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.403      ;
; -3.097 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.371      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.088 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.462     ; 3.621      ;
; -3.076 ; uart_RX:inst1|PRSCL[4]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.350      ;
; -3.053 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.982      ;
; -3.052 ; uart_RX:inst1|BYTES_RECIEVED[14]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 3.969      ;
; -3.036 ; uart_RX:inst1|BYTES_RECIEVED[8]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.320      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.027 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.461     ; 3.561      ;
; -3.020 ; uart_RX:inst1|PRSCL[5]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.294      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.018 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.952      ;
; -3.017 ; uart_RX:inst1|PRSCL[6]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.291      ;
; -3.005 ; uart_RX:inst1|PRSCL[10]                      ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.279      ;
; -2.998 ; uart_RX:inst1|BYTES_RECIEVED[11]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.289      ; 4.282      ;
; -2.998 ; uart_RX:inst1|DATAFLL[9]                     ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.282      ; 4.275      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.988 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.459     ; 3.524      ;
; -2.983 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.912      ;
; -2.969 ; uart_RX:inst1|PRSCL[2]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 4.243      ;
; -2.959 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.883      ;
; -2.959 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.883      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[8]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[9]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[10]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[11]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[12]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[13]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[15]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.880      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.958 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.892      ;
; -2.947 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.886      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|data_valid                 ; uart_RX:inst1|data_valid                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|RX_FLG                     ; uart_RX:inst1|RX_FLG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][0]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|UART_CLK                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][2]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][0]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][4]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][4] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][7] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][1]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][1] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[21][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 245.94 MHz ; 245.94 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.066 ; -1424.394      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.298 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -691.000                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.066 ; uart_RX:inst1|BYTES_RECIEVED[1]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.322      ;
; -3.065 ; uart_RX:inst1|BYTES_RECIEVED[0]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.321      ;
; -2.966 ; uart_RX:inst1|BYTES_RECIEVED[2]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.222      ;
; -2.963 ; uart_RX:inst1|BYTES_RECIEVED[3]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.219      ;
; -2.866 ; uart_RX:inst1|BYTES_RECIEVED[5]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.122      ;
; -2.821 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 4.068      ;
; -2.806 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 4.053      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.800 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.742      ;
; -2.798 ; uart_RX:inst1|BYTES_RECIEVED[4]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.054      ;
; -2.769 ; uart_RX:inst1|BYTES_RECIEVED[7]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 4.025      ;
; -2.769 ; uart_RX:inst1|PRSCL[3]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 4.016      ;
; -2.765 ; uart_RX:inst1|PRSCL[1]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 4.012      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.753 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.695      ;
; -2.703 ; uart_RX:inst1|BYTES_RECIEVED[6]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.959      ;
; -2.688 ; uart_RX:inst1|PRSCL[8]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 3.935      ;
; -2.669 ; uart_RX:inst1|BYTES_RECIEVED[9]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.925      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.644 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.412     ; 3.227      ;
; -2.632 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 3.879      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.630 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[13][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.411     ; 3.214      ;
; -2.627 ; uart_RX:inst1|BYTES_RECIEVED[14]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.553      ;
; -2.627 ; uart_RX:inst1|PRSCL[4]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 3.874      ;
; -2.621 ; uart_RX:inst1|PRSCL[10]                      ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 3.868      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.609 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[9]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.551      ;
; -2.599 ; uart_RX:inst1|BYTES_RECIEVED[8]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.855      ;
; -2.593 ; uart_RX:inst1|PRSCL[6]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 3.840      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.592 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.409     ; 3.178      ;
; -2.574 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.507      ;
; -2.574 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.507      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.567 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[7]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.509      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.565 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[16] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 3.511      ;
; -2.564 ; uart_RX:inst1|BYTES_RECIEVED[11]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.261      ; 3.820      ;
; -2.563 ; uart_RX:inst1|PRSCL[5]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.252      ; 3.810      ;
; -2.559 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.492      ;
; -2.559 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 3.492      ;
; -2.558 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.494      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.557 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[10] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.499      ;
; -2.555 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.486      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|data_valid                 ; uart_RX:inst1|data_valid                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|RX_FLG                     ; uart_RX:inst1|RX_FLG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|UART_CLK                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][0]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][2]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][0]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][3]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][4]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][4] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][6]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.551 ; -652.663       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.178 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -881.614                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.551 ; uart_RX:inst1|BYTES_RECIEVED[1]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.691      ;
; -1.502 ; uart_RX:inst1|BYTES_RECIEVED[0]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.642      ;
; -1.480 ; uart_RX:inst1|BYTES_RECIEVED[3]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.620      ;
; -1.457 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.590      ;
; -1.443 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.576      ;
; -1.435 ; uart_RX:inst1|BYTES_RECIEVED[2]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.575      ;
; -1.427 ; uart_RX:inst1|PRSCL[3]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.560      ;
; -1.426 ; uart_RX:inst1|PRSCL[1]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.559      ;
; -1.412 ; uart_RX:inst1|BYTES_RECIEVED[5]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.552      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.335      ;
; -1.371 ; uart_RX:inst1|PRSCL[8]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.504      ;
; -1.367 ; uart_RX:inst1|BYTES_RECIEVED[4]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.507      ;
; -1.356 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.489      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.352 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.249     ; 2.090      ;
; -1.348 ; uart_RX:inst1|BYTES_RECIEVED[7]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.488      ;
; -1.340 ; uart_RX:inst1|PRSCL[4]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.473      ;
; -1.331 ; uart_RX:inst1|DATAFLL[9]                     ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.149      ; 2.467      ;
; -1.328 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.275      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.327 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[11] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.279      ;
; -1.313 ; uart_RX:inst1|PRSCL[6]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.446      ;
; -1.312 ; uart_RX:inst1|PRSCL[5]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.445      ;
; -1.304 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.248      ;
; -1.301 ; uart_RX:inst1|PRSCL[10]                      ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.434      ;
; -1.298 ; uart_RX:inst1|BYTES_RECIEVED[6]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.438      ;
; -1.283 ; uart_RX:inst1|PRSCL[2]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.146      ; 2.416      ;
; -1.279 ; uart_RX:inst1|BYTES_RECIEVED[9]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.419      ;
; -1.276 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.221      ;
; -1.276 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.221      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[8]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[9]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[10]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[11]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[12]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[13]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.266 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|BYTES_RECIEVED[15]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.209      ;
; -1.264 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.211      ;
; -1.262 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.207      ;
; -1.262 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.207      ;
; -1.260 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.207      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[3]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[7]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[8]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[9]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[10]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[11]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[12]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[13]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.252 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|BYTES_RECIEVED[15]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 2.195      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.251 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[30][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.243     ; 1.995      ;
; -1.246 ; uart_RX:inst1|PRSCL[3]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.191      ;
; -1.246 ; uart_RX:inst1|PRSCL[3]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.191      ;
; -1.245 ; uart_RX:inst1|PRSCL[1]                       ; uart_RX:inst1|BYTES_RECIEVED[17]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.190      ;
; -1.245 ; uart_RX:inst1|PRSCL[1]                       ; uart_RX:inst1|BYTES_RECIEVED[18]              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.190      ;
; -1.244 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.990      ;
; -1.244 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.990      ;
; -1.244 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.990      ;
; -1.244 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.990      ;
; -1.244 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.990      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|data_valid                 ; uart_RX:inst1|data_valid                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|RX_FLG                     ; uart_RX:inst1|RX_FLG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][0]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|UART_CLK                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[17][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[18][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][5]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][0]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[27][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[28][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][4] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[19][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[20][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][7] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][1]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][1] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[31][2]  ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[21][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[5][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[6][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[3][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[4][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[21][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.580    ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.580    ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1662.977 ; 0.0   ; 0.0      ; 0.0     ; -881.614            ;
;  CLOCK_50        ; -1662.977 ; 0.000 ; N/A      ; N/A     ; -881.614            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_gotnt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 10772    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 10772    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotem    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotnt    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotem    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotnt    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Feb 10 16:54:07 2023
Info: Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.580
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.580           -1662.977 CLOCK_50 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -691.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.066           -1424.394 CLOCK_50 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -691.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.551            -652.663 CLOCK_50 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -881.614 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4947 megabytes
    Info: Processing ended: Fri Feb 10 16:54:11 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


