Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main_isim_beh.exe -prj C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main_beh.prj work.rand_main work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/joseb/Documents/GitHub/Taller-Digital/random/pos_generator.v" into library work
Analyzing Verilog file "C:/Users/joseb/Documents/GitHub/Taller-Digital/random/Find_pos.v" into library work
Analyzing Verilog file "C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main.v" Line 56: Size mismatch in connection of port <card1X>. Formal port size is 5-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main.v" Line 57: Size mismatch in connection of port <card13X>. Formal port size is 5-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main.v" Line 59: Size mismatch in connection of port <card1>. Formal port size is 5-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module pos_generator
Compiling module Find_pos
Compiling module rand_main
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/joseb/Documents/GitHub/Taller-Digital/random/rand_main_isim_beh.exe
Fuse Memory Usage: 28376 KB
Fuse CPU Usage: 1546 ms
