<div id="pf184" class="pf w0 h0" data-page-no="184"><div class="pc pc184 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg184.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The C1[CLKS] bits can also be changed at any time, but the actual switch to the newly</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">selected clock is shown by the S[CLKST] bits. If the newly selected clock is not</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">available, the previous clock will remain selected.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">The C4[DRST_DRS] write bits can be changed at any time except when C2[LP] bit is 1.</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">If the C4[DRST_DRS] write bits are changed while in FLL engaged internal (FEI) or</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">FLL engaged external (FEE), the MCGOUTCLK will switch to the new selected DCO</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">range within three clocks of the selected DCO clock. After switching to the new DCO,</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">the FLL remains unlocked for several reference cycles. DCO startup time is equal to the</div><div class="t m0 x9 hf y645 ff3 fs5 fc0 sc0 ls0 ws0">FLL acquisition time. After the selected DCO startup time is over, the FLL is locked. The</div><div class="t m0 x9 hf y646 ff3 fs5 fc0 sc0 ls0 ws0">completion of the switch is shown by the C4[DRST_DRS] read bits.</div><div class="t m0 x9 he y647 ff1 fs1 fc0 sc0 ls0 ws0">24.4.2<span class="_ _b"> </span>Low Power Bit Usage</div><div class="t m0 x9 hf y648 ff3 fs5 fc0 sc0 ls0 ws0">The C2[LP] bit is provided to allow the FLL or PLL to be disabled and thus conserve</div><div class="t m0 x9 hf y649 ff3 fs5 fc0 sc0 ls0 ws0">power when these systems are not being used. The C4[DRST_DRS] can not be written</div><div class="t m0 x9 hf y22c6 ff3 fs5 fc0 sc0 ls0 ws0">while C2[LP] bit is 1. However, in some applications, it may be desirable to enable the</div><div class="t m0 x9 hf y22c7 ff3 fs5 fc0 sc0 ls0 ws0">FLL or PLL and allow it to lock for maximum accuracy before switching to an engaged</div><div class="t m0 x9 hf y22c8 ff3 fs5 fc0 sc0 ls0 ws0">mode. Do this by writing C2[LP] to 0.</div><div class="t m0 x9 he y22c9 ff1 fs1 fc0 sc0 ls0 ws0">24.4.3<span class="_ _b"> </span>MCG Internal Reference Clocks</div><div class="t m0 x9 hf y22ca ff3 fs5 fc0 sc0 ls0 ws0">This module supports two internal reference clocks with nominal frequencies of 32 kHz</div><div class="t m0 x9 hf y22cb ff3 fs5 fc0 sc0 ls0 ws0">(slow IRC) and 4 MHz (fast IRC). The fast IRC frequency can be divided down by</div><div class="t m0 x9 hf y22cc ff3 fs5 fc0 sc0 ls0 ws0">programming of the FCRDIV to produce a frequency range of 32 kHz to 4 MHz.</div><div class="t m0 x9 h1b y22cd ff1 fsc fc0 sc0 ls0 ws0">24.4.3.1<span class="_ _b"> </span>MCG Internal Reference Clock</div><div class="t m0 x9 hf y1335 ff3 fs5 fc0 sc0 ls0 ws0">The MCG Internal Reference Clock (MCGIRCLK) provides a clock source for other on-</div><div class="t m0 x9 hf y1336 ff3 fs5 fc0 sc0 ls0 ws0">chip peripherals and is enabled when C1[IRCLKEN]=1. When enabled, MCGIRCLK is</div><div class="t m0 x9 hf y1337 ff3 fs5 fc0 sc0 ls0 ws0">driven by either the fast internal reference clock (4 MHz IRC which can be divided down</div><div class="t m0 x9 hf y22ce ff3 fs5 fc0 sc0 ls0 ws0">by the FRDIV factors) or the slow internal reference clock (32 kHz IRC). The IRCS</div><div class="t m0 x9 hf y22cf ff3 fs5 fc0 sc0 ls0 ws0">clock frequency can be re-targeted by trimming the period of its IRCS selected internal</div><div class="t m0 x9 hf y22d0 ff3 fs5 fc0 sc0 ls0 ws0">reference clock. This can be done by writing a new trim value to the</div><div class="t m0 x9 hf y22d1 ff3 fs5 fc0 sc0 ls0 ws0">C3[SCTRIM]:C4[SCFTRIM] bits when the slow IRC clock is selected or by writing a</div><div class="t m0 x9 hf y22d2 ff3 fs5 fc0 sc0 ls0 ws0">new trim value to the C4[FCTRIM] bits when the fast IRC clock is selected. The internal</div><div class="t m0 x9 hf y22d3 ff3 fs5 fc0 sc0 ls0 ws0">reference clock period is proportional to the trim value written.</div><div class="t m0 x9 hf y22d4 ff3 fs5 fc0 sc0 ls0 ws0">C3[SCTRIM]:C4[SCFTRIM] (if C2[IRCS]=0) and C4[FCTRIM] (if C2[IRCS]=1) bits</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">388<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
