Info: Starting: Create simulation model
Info: qsys-generate C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG\simulation --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading JTAG_Test/VJTAG.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 20.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VJTAG: Generating VJTAG "VJTAG" for SIM_VHDL
Info: virtual_jtag_0: "VJTAG" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: VJTAG: Done "VJTAG" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG\VJTAG.spd --output-directory=C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG\VJTAG.spd --output-directory=C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Inzynierka/Projects/Quartus_projects/JTAG_Test/VJTAG/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG.qsys --block-symbol-file --output-directory=C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading JTAG_Test/VJTAG.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 20.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG.qsys --synthesis=VHDL --output-directory=C:\Inzynierka\Projects\Quartus_projects\JTAG_Test\VJTAG\synthesis --family="MAX 10" --part=10M08DAF256C8GES
Progress: Loading JTAG_Test/VJTAG.qsys
Progress: Reading input file
Progress: Adding virtual_jtag_0 [altera_virtual_jtag 20.1]
Progress: Parameterizing module virtual_jtag_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: VJTAG: Generating VJTAG "VJTAG" for QUARTUS_SYNTH
Info: virtual_jtag_0: "VJTAG" instantiated altera_virtual_jtag "virtual_jtag_0"
Info: VJTAG: Done "VJTAG" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
