digraph manager_compiler_graph {
ResCalcKernel[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="sizes" ROWSPAN="1" COLSPAN="1">sizes<BR/>clk=STREAM<BR/>width=256<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="node_input_dram" ROWSPAN="1" COLSPAN="1">node_input_dram<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="cell_input_dram" ROWSPAN="1" COLSPAN="1">cell_input_dram<BR/>clk=STREAM<BR/>width=256<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="addresses" ROWSPAN="1" COLSPAN="1">addresses<BR/>clk=STREAM<BR/>width=64<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_host_cell" ROWSPAN="1" COLSPAN="1">input_host_cell<BR/>clk=STREAM<BR/>width=256<BR/>PULL el=1 ael=2</TD><TD BGCOLOR="white" BORDER="1" PORT="input_host_node" ROWSPAN="1" COLSPAN="1">input_host_node<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=2</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Kernel : ResCalcKernel</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="result_dram" ROWSPAN="1" COLSPAN="1">result_dram<BR/>clk=STREAM<BR/>width=128<BR/>PUSH 5</TD><TD BGCOLOR="white" BORDER="1" PORT="result_pcie" ROWSPAN="1" COLSPAN="1">result_pcie<BR/>clk=STREAM<BR/>width=128<BR/>PUSH 5</TD></TR></TABLE></TD></TR></TABLE>>];
halo_cells[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : halo_cells</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="halo_cells" ROWSPAN="1" COLSPAN="1">halo_cells<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR></TABLE>>];
halo_nodes[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : halo_nodes</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="halo_nodes" ROWSPAN="1" COLSPAN="1">halo_nodes<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_cmd_nodes_from_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_nodes_from_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_nodes_from_dram_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_nodes_from_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_nodes_from_dram_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_nodes_from_dram_0" ROWSPAN="1" COLSPAN="1">cmd_nodes_from_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_nodes_from_dram_0</TD></TR></TABLE>>];
nodes_from_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : nodes_from_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="nodes_from_dram" ROWSPAN="1" COLSPAN="1">nodes_from_dram<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=10</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_cmd_cells_from_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_cells_from_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_cells_from_dram_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_cells_from_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_cells_from_dram_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_cells_from_dram_0" ROWSPAN="1" COLSPAN="1">cmd_cells_from_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_cells_from_dram_0</TD></TR></TABLE>>];
cells_from_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : cells_from_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cells_from_dram" ROWSPAN="1" COLSPAN="1">cells_from_dram<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=10</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_cmd_addresses_from_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_addresses_from_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_addresses_from_dram_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_addresses_from_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_addresses_from_dram_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_addresses_from_dram_0" ROWSPAN="1" COLSPAN="1">cmd_addresses_from_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_addresses_from_dram_0</TD></TR></TABLE>>];
addresses_from_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : addresses_from_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addresses_from_dram" ROWSPAN="1" COLSPAN="1">addresses_from_dram<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=10</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_cmd_sizes[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_sizes</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_sizes_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_sizes_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_sizes_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_sizes_0" ROWSPAN="1" COLSPAN="1">cmd_sizes_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_sizes_0</TD></TR></TABLE>>];
sizes[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : sizes</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="sizes" ROWSPAN="1" COLSPAN="1">sizes<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=10</TD></TR></TABLE></TD></TR></TABLE>>];
res[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="res" ROWSPAN="1" COLSPAN="1">res<BR/>clk=STREAM<BR/>width=128<BR/>PUSH 64</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host_fwd : res</TD></TR></TABLE>>];
addrgen_cmd_to_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_to_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_to_dram_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_to_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_to_dram_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_to_dram_0" ROWSPAN="1" COLSPAN="1">cmd_to_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_to_dram_0</TD></TR></TABLE>>];
to_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="to_dram" ROWSPAN="1" COLSPAN="1">to_dram<BR/>clk=STREAM<BR/>width=1536<BR/>PUSH 10</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">To_Memory : to_dram</TD></TR></TABLE>>];
host_to_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_From_Host_fwd : host_to_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="host_to_dram" ROWSPAN="1" COLSPAN="1">host_to_dram<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR></TABLE>>];
addrgen_cmd_write_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_write_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_write_dram_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_write_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_write_dram_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_write_dram_0" ROWSPAN="1" COLSPAN="1">cmd_write_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_write_dram_0</TD></TR></TABLE>>];
write_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="write_dram" ROWSPAN="1" COLSPAN="1">write_dram<BR/>clk=STREAM<BR/>width=1536<BR/>PUSH 10</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">To_Memory : write_dram</TD></TR></TABLE>>];
dram_to_host[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="dram_to_host" ROWSPAN="1" COLSPAN="1">dram_to_host<BR/>clk=STREAM<BR/>width=128<BR/>PUSH 64</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">PCIe_To_Host_fwd : dram_to_host</TD></TR></TABLE>>];
addrgen_cmd_read_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">AddrGen : addrgen_cmd_read_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="addrgen_cmd_read_dram_0" ROWSPAN="1" COLSPAN="1">addrgen_cmd_read_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
cmd_read_dram_0[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="cmd_read_dram_0" ROWSPAN="1" COLSPAN="1">cmd_read_dram_0<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 8</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">Memory_Cmd : cmd_read_dram_0</TD></TR></TABLE>>];
read_dram[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">From_Memory : read_dram</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="read_dram" ROWSPAN="1" COLSPAN="1">read_dram<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=10</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_34[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_34</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=256<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_29[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_29</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_30[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_30</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=256<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_31[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_31</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=64<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_32[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_32</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=256<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_52[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_52</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_54[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectMux : Stream_54</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=128<BR/>PUSH 2</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_43[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=128<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">DualAspectReg : Stream_43</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_84[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">StreamPullPushAdapter : Stream_84</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=1536<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_92[shape=plaintext, label=<<TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="1"><TR><TD BGCOLOR="white" BORDER="0" PORT="inputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="input" ROWSPAN="1" COLSPAN="1">input<BR/>clk=STREAM<BR/>width=1536<BR/>PULL el=1 ael=0</TD></TR></TABLE></TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="node_info" ROWSPAN="1" COLSPAN="1">StreamPullPushAdapter : Stream_92</TD></TR><TR><TD BGCOLOR="white" BORDER="0" PORT="outputs" ROWSPAN="1" COLSPAN="1"><TABLE  BORDER="1" CELLPADDING="1" CELLSPACING="4"><TR><TD BGCOLOR="white" BORDER="1" PORT="output" ROWSPAN="1" COLSPAN="1">output<BR/>clk=STREAM<BR/>width=1536<BR/>PUSH 1</TD></TR></TABLE></TD></TR></TABLE>>];
Stream_64[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_64</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_68[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_68</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_72[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_72</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_76[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_76</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_80[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_80</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_33[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_33</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
Stream_90[shape=plaintext, label=<<TABLE BORDER="0" CELLSPACING="0" CELLBORDER="1"> <TR><TD PORT="input"></TD><TD BORDER="0" ROWSPAN="6" WIDTH="1">Stream_90</TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR><TD></TD></TR> <TR HEIGHT="0" CELLPADDING="0" BORDER="0" ><TD CELLPADDING="0" BORDER="0" PORT="output"></TD></TR> </TABLE>>];
halo_cells -> Stream_32 [headport="input" tailport="halo_cells" label="{D{data:1}}"]
halo_nodes -> Stream_33 [headport="input" tailport="halo_nodes" label="{D{data:1}}"]
addrgen_cmd_nodes_from_dram -> cmd_nodes_from_dram_0 [headport="cmd_nodes_from_dram_0" tailport="addrgen_cmd_nodes_from_dram_0" label="{D{data:1}}"]
nodes_from_dram -> Stream_29 [headport="input" tailport="nodes_from_dram" label="{D{data:1}}"]
addrgen_cmd_cells_from_dram -> cmd_cells_from_dram_0 [headport="cmd_cells_from_dram_0" tailport="addrgen_cmd_cells_from_dram_0" label="{D{data:1}}"]
cells_from_dram -> Stream_30 [headport="input" tailport="cells_from_dram" label="{D{data:1}}"]
addrgen_cmd_addresses_from_dram -> cmd_addresses_from_dram_0 [headport="cmd_addresses_from_dram_0" tailport="addrgen_cmd_addresses_from_dram_0" label="{D{data:1}}"]
addresses_from_dram -> Stream_31 [headport="input" tailport="addresses_from_dram" label="{D{data:1}}"]
addrgen_cmd_sizes -> cmd_sizes_0 [headport="cmd_sizes_0" tailport="addrgen_cmd_sizes_0" label="{D{data:1}}"]
sizes -> Stream_34 [headport="input" tailport="sizes" label="{D{data:1}}"]
ResCalcKernel -> res [headport="res" tailport="result_pcie" label="{D{data:1}}"]
addrgen_cmd_to_dram -> cmd_to_dram_0 [headport="cmd_to_dram_0" tailport="addrgen_cmd_to_dram_0" label="{D{data:1}}"]
ResCalcKernel -> Stream_90 [headport="input" tailport="result_dram" label="{D{data:1}}"]
host_to_dram -> Stream_52 [headport="input" tailport="host_to_dram" label="{D{data:1}}"]
addrgen_cmd_write_dram -> cmd_write_dram_0 [headport="cmd_write_dram_0" tailport="addrgen_cmd_write_dram_0" label="{D{data:1}}"]
addrgen_cmd_read_dram -> cmd_read_dram_0 [headport="cmd_read_dram_0" tailport="addrgen_cmd_read_dram_0" label="{D{data:1}}"]
read_dram -> Stream_54 [headport="input" tailport="read_dram" label="{D{data:1}}"]
Stream_34 -> Stream_64 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_29 -> Stream_68 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_30 -> Stream_72 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_31 -> Stream_76 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_32 -> Stream_80 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_52 -> Stream_84 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_54 -> dram_to_host [headport="dram_to_host" tailport="output" label="{D{data:1}}"]
Stream_43 -> Stream_92 [headport="input" tailport="output" label="{D{data:1}}"]
Stream_84 -> write_dram [headport="write_dram" tailport="output" label="{D{data:1}}"]
Stream_92 -> to_dram [headport="to_dram" tailport="output" label="{D{data:1}}"]
Stream_64 -> ResCalcKernel [headport="sizes" tailport="output" label="{D{data:1}}"]
Stream_68 -> ResCalcKernel [headport="node_input_dram" tailport="output" label="{D{data:1}}"]
Stream_72 -> ResCalcKernel [headport="cell_input_dram" tailport="output" label="{D{data:1}}"]
Stream_76 -> ResCalcKernel [headport="addresses" tailport="output" label="{D{data:1}}"]
Stream_80 -> ResCalcKernel [headport="input_host_cell" tailport="output" label="{D{data:1}}"]
Stream_33 -> ResCalcKernel [headport="input_host_node" tailport="output" label="{D{data:1}}"]
Stream_90 -> Stream_43 [headport="input" tailport="output" label="{D{data:1}}"]
cmd_nodes_from_dram_0 -> nodes_from_dram [color=blue style=dotted]
cmd_cells_from_dram_0 -> cells_from_dram [color=blue style=dotted]
cmd_addresses_from_dram_0 -> addresses_from_dram [color=blue style=dotted]
cmd_sizes_0 -> sizes [color=blue style=dotted]
cmd_to_dram_0 -> to_dram [color=blue style=dotted]
cmd_write_dram_0 -> write_dram [color=blue style=dotted]
cmd_read_dram_0 -> read_dram [color=blue style=dotted]
}
