{
  "design": {
    "design_info": {
      "boundary_crc": "0xFB2B3C809A675B9F",
      "device": "xc7a100tfgg484-2",
      "name": "mcu",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1.2",
      "validated": "true"
    },
    "design_tree": {
      "mb_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "lmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mb_0_reset": "",
      "axi_gpio_0_MULTI": "",
      "axi_quad_spi_0_CONFIG": "",
      "axi_timer_0": "",
      "axi_uart16550_0_FTDI": "",
      "clk_32mhz_LVDS_locked_inv_sr_ioReset": "",
      "clk_32mhz_LVDS_locked_inv_sr_clkReset": "",
      "clk_32mhz_LVDS_locked_inv": "",
      "clk_32mhz_LVDS": "",
      "clk_12mhz_FTDI": "",
      "CDC_LVDS_in": "",
      "CDC_LVDS_out": "",
      "mb_0_mdm": "",
      "mb_0": "",
      "mb_0_axi_intc": "",
      "mb_0_axi_interconnect_top": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "s01_couplers": {},
        "s02_couplers": {},
        "s03_couplers": {},
        "s04_couplers": {},
        "s05_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_pc": ""
        },
        "m12_couplers": {
          "auto_pc": ""
        },
        "m13_couplers": {
          "auto_pc": ""
        },
        "m14_couplers": {
          "auto_pc": ""
        }
      },
      "mb_0_axi_intc_concat": "",
      "mig_7series_0": "",
      "selectio_LVDS_out": "",
      "selectio_LVDS_in": "",
      "xlconstant_LVDS_val0": "",
      "xlconstant_LVDS_val1": "",
      "xlconstant_LVDS_val0000": "",
      "axi_gpio_7_LVDS": "",
      "axi_iic_0_PLL": "",
      "axi_quad_spi_1_TRX": "",
      "axi_iic_1_BOARD": "",
      "c_accum_0_ROTENC": "",
      "xlconstant_ROTENC_31bit_val0": "",
      "axi_gpio_3_ROTENC": "",
      "xlconcat_ROTENC": "",
      "axi_gpio_2_ONEWIRE_in": "",
      "axi_gpio_1_ONEWIRE_out": "",
      "mii_to_rmii_ETHERNET": "",
      "axi_ethernetlite_ETHERNET": "",
      "mb_0_axi_interconnect_bottom": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "rst_clk_12mhz_FTDI_12M": "",
      "dmr_1_ONEWIRE": ""
    },
    "interface_ports": {
      "ddr3_sdram": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "gpio_rtl_0_multi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "spi_rtl_0_config": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "uart_rtl_0_ftdi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "iic_rtl_0_pll": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "spi_rtl_1_trx": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "iic_rtl_1_board": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "gpio_rtl_1_onewire_gpio_out": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "mdio_rtl_0_ethernet": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "rmii_rtl_0_ethernet": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:rmii_rtl:1.0"
      },
      "gpio_rtl_1_onewire_gpio_in": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "pll_clk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sys_rst:reset"
          },
          "CLK_DOMAIN": {
            "value": "mcu_pll_clk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "pll_clk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_pll_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ddr3_init_calib_complete_obuf": {
        "direction": "O"
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ufb_trx_rxclk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_ufb_trx_rxclk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_rxclk_n": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mcu_ufb_trx_rxclk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txclk_p": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txclk_n": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "32000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ufb_trx_txd_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_txd_p": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_rxd09_p": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_trx_rxd09_n": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_fpga_ft_12mhz_obuf": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_12mhz_FTDI_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "pwm0_lcd_bl_obuf": {
        "direction": "O"
      },
      "trx_int": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "mb_axi_clk_100mhz": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "gpio_rtl_1_onewire_gpio_in"
          },
          "ASSOCIATED_RESET": {
            "value": "peripheral_reset"
          },
          "CLK_DOMAIN": {
            "value": "mcu_mig_7series_0_0_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "pll_int": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "board_rotenc_up": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "board_rotenc_pulse": {
        "type": "ce",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "board_rotenc_push": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ufb_fpga_ft_resetn_obuf": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "peripheral_reset": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "dmr_1_onewire_a_in": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "dmr_1_onewire_d_in": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "dmr_1_onewire_we_in": {
        "direction": "I"
      }
    },
    "components": {
      "mb_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "LMB_M": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_ilmb_v10_0"
          },
          "lmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mcu_lmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mcu_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              },
              "C_NUM_LMB": {
                "value": "2"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > mcu mb_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mcu_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "mcu_lmb_bram_0",
            "parameters": {
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_lmb": {
            "interface_ports": [
              "LMB_M",
              "lmb_v10/LMB_M"
            ]
          },
          "microblaze_0_lmb_bus": {
            "interface_ports": [
              "lmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB1"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "lmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "ilmb_v10/SYS_Rst",
              "lmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "mb_0_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mcu_rst_clk_wiz_1_100M_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "axi_gpio_0_MULTI": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "axi_quad_spi_0_CONFIG": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mcu_axi_quad_spi_0_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SHARED_STARTUP": {
            "value": "0"
          },
          "C_SPI_MEMORY": {
            "value": "3"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "1"
          }
        }
      },
      "axi_timer_0": {
        "vlnv": "xilinx.com:ip:axi_timer:2.0",
        "xci_name": "mcu_axi_timer_0_0"
      },
      "axi_uart16550_0_FTDI": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "mcu_axi_uart16550_0_0"
      },
      "clk_32mhz_LVDS_locked_inv_sr_ioReset": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "mcu_c_shift_ram_0_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "1"
          },
          "DefaultData": {
            "value": "1"
          },
          "Depth": {
            "value": "24"
          },
          "SSET": {
            "value": "true"
          }
        }
      },
      "clk_32mhz_LVDS_locked_inv_sr_clkReset": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "mcu_clk_32mhz_locked_sr_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "1"
          },
          "DefaultData": {
            "value": "1"
          },
          "Depth": {
            "value": "6"
          },
          "SSET": {
            "value": "true"
          }
        }
      },
      "clk_32mhz_LVDS_locked_inv": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "mcu_clk_32mhz_locked_sr_clkReset_inv_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "1"
          },
          "Add_Mode": {
            "value": "Add"
          },
          "B_Constant": {
            "value": "true"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "1"
          },
          "B_Width": {
            "value": "1"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Out_Width": {
            "value": "1"
          },
          "SCLR": {
            "value": "false"
          },
          "SSET": {
            "value": "false"
          }
        }
      },
      "clk_32mhz_LVDS": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "312.5"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "287.722"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "201.345"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "32"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_JITTER": {
            "value": "427.738"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "201.345"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "8"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_JITTER": {
            "value": "291.105"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "203.212"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_JITTER": {
            "value": "429.931"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "203.212"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "false"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_32_lvds"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_div_8_lvds"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out3"
          },
          "CLK_OUT4_PORT": {
            "value": "clk_out4"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "31.250"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "31.250"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "31.250"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "125"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "32"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "clk_12mhz_FTDI": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mcu_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "100.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "345.775"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "293.793"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "145.943"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "94.994"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_12mhz"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out2"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "49.875"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "83.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          }
        }
      },
      "CDC_LVDS_in": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_dist_mem_gen_0_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "1"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "non_registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "simple_dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          }
        }
      },
      "CDC_LVDS_out": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_dist_mem_gen_lvds_in_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "1"
          },
          "data_width": {
            "value": "8"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "non_registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "simple_dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          }
        }
      },
      "mb_0_mdm": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "mcu_mdm_1_0",
        "parameters": {
          "C_ADDR_SIZE": {
            "value": "32"
          },
          "C_DBG_MEM_ACCESS": {
            "value": "1"
          },
          "C_DBG_REG_ACCESS": {
            "value": "0"
          },
          "C_M_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_S_AXI_ADDR_WIDTH": {
            "value": "4"
          },
          "C_TRACE_OUTPUT": {
            "value": "0"
          },
          "C_USE_CROSS_TRIGGER": {
            "value": "1"
          },
          "C_USE_UART": {
            "value": "1"
          }
        }
      },
      "mb_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "mcu_microblaze_0_0",
        "parameters": {
          "C_ADDR_TAG_BITS": {
            "value": "17"
          },
          "C_AREA_OPTIMIZED": {
            "value": "0"
          },
          "C_CACHE_BYTE_SIZE": {
            "value": "8192"
          },
          "C_DATA_SIZE": {
            "value": "32"
          },
          "C_DCACHE_ADDR_TAG": {
            "value": "17"
          },
          "C_DCACHE_BYTE_SIZE": {
            "value": "8192"
          },
          "C_DCACHE_LINE_LEN": {
            "value": "4"
          },
          "C_DCACHE_USE_WRITEBACK": {
            "value": "0"
          },
          "C_DEBUG_ENABLED": {
            "value": "2"
          },
          "C_DIV_ZERO_EXCEPTION": {
            "value": "0"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_ICACHE_LINE_LEN": {
            "value": "8"
          },
          "C_ICACHE_STREAMS": {
            "value": "0"
          },
          "C_ICACHE_VICTIMS": {
            "value": "0"
          },
          "C_ILL_OPCODE_EXCEPTION": {
            "value": "0"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_M_AXI_I_BUS_EXCEPTION": {
            "value": "0"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "5"
          },
          "C_PVR": {
            "value": "0"
          },
          "C_UNALIGNED_EXCEPTIONS": {
            "value": "0"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_BRANCH_TARGET_CACHE": {
            "value": "0"
          },
          "C_USE_DCACHE": {
            "value": "1"
          },
          "C_USE_DIV": {
            "value": "1"
          },
          "C_USE_FPU": {
            "value": "0"
          },
          "C_USE_HW_MUL": {
            "value": "1"
          },
          "C_USE_ICACHE": {
            "value": "1"
          },
          "C_USE_MMU": {
            "value": "0"
          },
          "C_USE_MSR_INSTR": {
            "value": "1"
          },
          "C_USE_PCMP_INSTR": {
            "value": "1"
          },
          "C_USE_REORDER_INSTR": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "6"
          },
          "G_USE_EXCEPTIONS": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > mcu mb_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "mb_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "mcu_microblaze_0_axi_intc_0",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          },
          "C_IRQ_IS_LEVEL": {
            "value": "0"
          }
        }
      },
      "mb_0_axi_interconnect_top": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mcu_microblaze_0_axi_periph_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "15"
          },
          "NUM_SI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_ARESETN"
              }
            }
          },
          "S04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S05_ARESETN"
              }
            }
          },
          "S05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mcu_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "15"
              },
              "NUM_SI": {
                "value": "6"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_14",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s04_couplers_to_s04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s05_couplers_to_s05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_6",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_7",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m08_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_8",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_9",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_10",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m11_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_11",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m12_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_12",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m13_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mcu_auto_pc_13",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m14_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "mb_0_axi_interconnect_top_to_s05_couplers": {
            "interface_ports": [
              "S05_AXI",
              "s05_couplers/S_AXI"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXI",
              "xbar/S04_AXI"
            ]
          },
          "m04_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s04_couplers": {
            "interface_ports": [
              "S04_AXI",
              "s04_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "s05_couplers_to_xbar": {
            "interface_ports": [
              "s05_couplers/M_AXI",
              "xbar/S05_AXI"
            ]
          },
          "m00_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_mb_0_axi_interconnect_top": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "mb_0_axi_interconnect_top_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "mb_0_axi_interconnect_top_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "s04_couplers/M_ACLK",
              "s05_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK"
            ]
          },
          "mb_0_axi_interconnect_top_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "s04_couplers/M_ARESETN",
              "s05_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "S04_ACLK_1": {
            "ports": [
              "S04_ACLK",
              "s04_couplers/S_ACLK"
            ]
          },
          "S04_ARESETN_1": {
            "ports": [
              "S04_ARESETN",
              "s04_couplers/S_ARESETN"
            ]
          },
          "S05_ACLK_1": {
            "ports": [
              "S05_ACLK",
              "s05_couplers/S_ACLK"
            ]
          },
          "S05_ARESETN_1": {
            "ports": [
              "S05_ARESETN",
              "s05_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          }
        }
      },
      "mb_0_axi_intc_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_microblaze_0_xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "13"
          },
          "dout_width": {
            "value": "13"
          }
        }
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "mcu_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "selectio_LVDS_out": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "mcu_selectio_wiz_0_0",
        "parameters": {
          "BUS_DIR": {
            "value": "OUTPUTS"
          },
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD": {
            "value": "true"
          },
          "CLK_FWD_IO_STD": {
            "value": "DIFF_HSTL_I"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_BUS_IN_DELAY": {
            "value": "NONE"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          },
          "USE_TEMPLATE": {
            "value": "Custom"
          }
        }
      },
      "selectio_LVDS_in": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "mcu_selectio_wiz_1_0",
        "parameters": {
          "BUS_IO_STD": {
            "value": "LVDS_25"
          },
          "BUS_SIG_TYPE": {
            "value": "DIFF"
          },
          "CLK_FWD_IO_STD": {
            "value": "DIFF_HSTL_I"
          },
          "CLK_FWD_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_CLK_IO_STD": {
            "value": "LVDS_25"
          },
          "SELIO_CLK_SIG_TYPE": {
            "value": "DIFF"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "8"
          },
          "SYSTEM_DATA_WIDTH": {
            "value": "1"
          },
          "USE_SERIALIZATION": {
            "value": "true"
          }
        }
      },
      "xlconstant_LVDS_val0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_LVDS_val1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_0_1"
      },
      "xlconstant_LVDS_val0000": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_val0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "4"
          }
        }
      },
      "axi_gpio_7_LVDS": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_0_1",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_iic_0_PLL": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "mcu_axi_iic_0_0",
        "parameters": {
          "C_SDA_LEVEL": {
            "value": "1"
          },
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "axi_quad_spi_1_TRX": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mcu_axi_quad_spi_1_0",
        "parameters": {
          "C_SCK_RATIO": {
            "value": "8"
          },
          "C_SPI_MODE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_iic_1_BOARD": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "mcu_axi_iic_0_1",
        "parameters": {
          "IIC_FREQ_KHZ": {
            "value": "400"
          }
        }
      },
      "c_accum_0_ROTENC": {
        "vlnv": "xilinx.com:ip:c_accum:12.0",
        "xci_name": "mcu_c_accum_0_0",
        "parameters": {
          "Accum_Mode": {
            "value": "Add_Subtract"
          },
          "Bypass": {
            "value": "false"
          },
          "CE": {
            "value": "false"
          },
          "C_In": {
            "value": "false"
          },
          "Implementation": {
            "value": "DSP48"
          },
          "Input_Type": {
            "value": "Signed"
          },
          "Input_Width": {
            "value": "32"
          },
          "Latency_Configuration": {
            "value": "Automatic"
          },
          "Output_Width": {
            "value": "32"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "xlconstant_ROTENC_31bit_val0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "mcu_xlconstant_0_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "31"
          }
        }
      },
      "axi_gpio_3_ROTENC": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_0_2",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlconcat_ROTENC": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mcu_xlconcat_0_0"
      },
      "axi_gpio_2_ONEWIRE_in": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_0_3",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1_ONEWIRE_out": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mcu_axi_gpio_0_4",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "mii_to_rmii_ETHERNET": {
        "vlnv": "xilinx.com:ip:mii_to_rmii:2.0",
        "xci_name": "mcu_mii_to_rmii_0_0",
        "parameters": {
          "C_FIXED_SPEED": {
            "value": "0"
          }
        }
      },
      "axi_ethernetlite_ETHERNET": {
        "vlnv": "xilinx.com:ip:axi_ethernetlite:3.0",
        "xci_name": "mcu_axi_ethernetlite_0_0",
        "parameters": {
          "C_DUPLEX": {
            "value": "1"
          },
          "C_INCLUDE_GLOBAL_BUFFERS": {
            "value": "0"
          },
          "C_INCLUDE_INTERNAL_LOOPBACK": {
            "value": "1"
          },
          "C_S_AXI_PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      },
      "mb_0_axi_interconnect_bottom": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mcu_mb_0_axi_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mcu_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "mb_0_axi_interconnect_bottom_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_mb_0_axi_interconnect_bottom": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_mb_0_axi_interconnect_bottom": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "mb_0_axi_interconnect_bottom_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "mb_0_axi_interconnect_bottom_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_clk_12mhz_FTDI_12M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mcu_rst_clk_12mhz_FTDI_12M_0"
      },
      "dmr_1_ONEWIRE": {
        "vlnv": "xilinx.com:ip:dist_mem_gen:8.0",
        "xci_name": "mcu_CDC_LVDS_in_0",
        "parameters": {
          "Pipeline_Stages": {
            "value": "0"
          },
          "common_output_clk": {
            "value": "true"
          },
          "data_width": {
            "value": "32"
          },
          "depth": {
            "value": "16"
          },
          "dual_port_address": {
            "value": "registered"
          },
          "input_clock_enable": {
            "value": "false"
          },
          "input_options": {
            "value": "registered"
          },
          "memory_type": {
            "value": "dual_port_ram"
          },
          "output_options": {
            "value": "registered"
          },
          "simple_dual_port_output_clock_enable": {
            "value": "false"
          },
          "sync_reset_qdpo": {
            "value": "true"
          },
          "sync_reset_qspo": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_2_ONEWIRE_in_GPIO2": {
        "interface_ports": [
          "gpio_rtl_1_onewire_gpio_in",
          "axi_gpio_2_ONEWIRE_in/GPIO2"
        ]
      },
      "axi_quad_spi_1_spi": {
        "interface_ports": [
          "spi_rtl_1_trx",
          "axi_quad_spi_1_TRX/SPI_0"
        ]
      },
      "mb_0_axi_interconnect_M03_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M03_AXI",
          "axi_gpio_0_MULTI/S_AXI"
        ]
      },
      "mb_0_axi_interconnect_M00_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M00_AXI",
          "mb_0_axi_intc/s_axi"
        ]
      },
      "mb_0_axi_interconnect_M14_AXI": {
        "interface_ports": [
          "axi_ethernetlite_ETHERNET/S_AXI",
          "mb_0_axi_interconnect_top/M14_AXI"
        ]
      },
      "axi_gpio_0_gpio": {
        "interface_ports": [
          "gpio_rtl_0_multi",
          "axi_gpio_0_MULTI/GPIO"
        ]
      },
      "mii_to_rmii_ETHERNET_RMII_PHY_M": {
        "interface_ports": [
          "rmii_rtl_0_ethernet",
          "mii_to_rmii_ETHERNET/RMII_PHY_M"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "mb_0_axi_interconnect_bottom/S00_AXI",
          "mb_0_axi_interconnect_top/M02_AXI"
        ]
      },
      "mb_0_axi_interconnect_M01_AXI": {
        "interface_ports": [
          "mig_7series_0/S_AXI",
          "mb_0_axi_interconnect_top/M01_AXI"
        ]
      },
      "mb_0_axi_interconnect_M08_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M08_AXI",
          "axi_gpio_7_LVDS/S_AXI"
        ]
      },
      "mig_7series_0_ddr3": {
        "interface_ports": [
          "ddr3_sdram",
          "mig_7series_0/DDR3"
        ]
      },
      "axi_iic_0_iic": {
        "interface_ports": [
          "iic_rtl_0_pll",
          "axi_iic_0_PLL/IIC"
        ]
      },
      "mb_0_mdm_LMB_0": {
        "interface_ports": [
          "mb_0_mdm/LMB_0",
          "mb_0_local_memory/LMB_M"
        ]
      },
      "mb_0_axi_interconnect_M11_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M11_AXI",
          "axi_gpio_3_ROTENC/S_AXI"
        ]
      },
      "axi_uart16550_0_uart": {
        "interface_ports": [
          "uart_rtl_0_ftdi",
          "axi_uart16550_0_FTDI/UART"
        ]
      },
      "mb_0_axi_interconnect_M10_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M10_AXI",
          "axi_iic_1_BOARD/S_AXI"
        ]
      },
      "mb_0_INTERRUPT": {
        "interface_ports": [
          "mb_0_axi_intc/interrupt",
          "mb_0/INTERRUPT"
        ]
      },
      "mb_0_mdm_MDEBUG_0": {
        "interface_ports": [
          "mb_0_mdm/MBDEBUG_0",
          "mb_0/DEBUG"
        ]
      },
      "mb_0_M_AXI_DP": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/S00_AXI",
          "mb_0/M_AXI_DP"
        ]
      },
      "axi_ethernetlite_ETHERNET_MDIO": {
        "interface_ports": [
          "mdio_rtl_0_ethernet",
          "axi_ethernetlite_ETHERNET/MDIO"
        ]
      },
      "mb_0_axi_interconnect_M09_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M09_AXI",
          "axi_quad_spi_1_TRX/AXI_LITE"
        ]
      },
      "axi_quad_spi_0_spi": {
        "interface_ports": [
          "spi_rtl_0_config",
          "axi_quad_spi_0_CONFIG/SPI_0"
        ]
      },
      "mb_0_M_AXI_DC": {
        "interface_ports": [
          "mb_0/M_AXI_DC",
          "mb_0_axi_interconnect_top/S02_AXI"
        ]
      },
      "mb_0_axi_interconnect_M06_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M06_AXI",
          "axi_iic_0_PLL/S_AXI"
        ]
      },
      "mb_0_axi_interconnect1_M00_AXI": {
        "interface_ports": [
          "axi_uart16550_0_FTDI/S_AXI",
          "mb_0_axi_interconnect_bottom/M00_AXI"
        ]
      },
      "mb_0_axi_interconnect_M07_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M07_AXI",
          "mb_0_mdm/S_AXI"
        ]
      },
      "mb_0_ILMB": {
        "interface_ports": [
          "mb_0/ILMB",
          "mb_0_local_memory/ILMB"
        ]
      },
      "mb_0_mdm_M_AXI": {
        "interface_ports": [
          "mb_0_mdm/M_AXI",
          "mb_0_axi_interconnect_top/S01_AXI"
        ]
      },
      "mb_0_DLMB": {
        "interface_ports": [
          "mb_0/DLMB",
          "mb_0_local_memory/DLMB"
        ]
      },
      "mb_0_axi_interconnect_M05_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M05_AXI",
          "axi_timer_0/S_AXI"
        ]
      },
      "mb_0_axi_interconnect_M04_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M04_AXI",
          "axi_quad_spi_0_CONFIG/AXI_LITE"
        ]
      },
      "axi_ethernetlite_0_MII": {
        "interface_ports": [
          "axi_ethernetlite_ETHERNET/MII",
          "mii_to_rmii_ETHERNET/MII"
        ]
      },
      "mb_0_axi_interconnect_M13_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M13_AXI",
          "axi_gpio_1_ONEWIRE_out/S_AXI"
        ]
      },
      "mb_0_M_AXI_IC": {
        "interface_ports": [
          "mb_0/M_AXI_IC",
          "mb_0_axi_interconnect_top/S03_AXI"
        ]
      },
      "mb_0_axi_interconnect_M12_AXI": {
        "interface_ports": [
          "mb_0_axi_interconnect_top/M12_AXI",
          "axi_gpio_2_ONEWIRE_in/S_AXI"
        ]
      },
      "axi_iic_0_iic1": {
        "interface_ports": [
          "iic_rtl_1_board",
          "axi_iic_1_BOARD/IIC"
        ]
      },
      "gpio_rtl_1_onewire_gpio_out": {
        "interface_ports": [
          "gpio_rtl_1_onewire_gpio_out",
          "axi_gpio_1_ONEWIRE_out/GPIO2"
        ]
      }
    },
    "nets": {
      "mb_0_intr_in": {
        "ports": [
          "mb_0_axi_intc_concat/dout",
          "mb_0_axi_intc/intr"
        ]
      },
      "mb_0_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "mb_0_local_memory/LMB_Clk",
          "mb_0_reset/slowest_sync_clk",
          "axi_gpio_0_MULTI/s_axi_aclk",
          "axi_quad_spi_0_CONFIG/s_axi_aclk",
          "axi_timer_0/s_axi_aclk",
          "axi_uart16550_0_FTDI/s_axi_aclk",
          "clk_12mhz_FTDI/clk_in1",
          "CDC_LVDS_in/qdpo_clk",
          "CDC_LVDS_out/clk",
          "mb_0_mdm/M_AXI_ACLK",
          "mb_0/Clk",
          "mb_0_axi_intc/s_axi_aclk",
          "mb_0_axi_intc/processor_clk",
          "mb_0_axi_interconnect_top/ACLK",
          "mb_0_axi_interconnect_top/S00_ACLK",
          "mb_0_axi_interconnect_top/M00_ACLK",
          "mb_0_axi_interconnect_top/S01_ACLK",
          "mb_0_axi_interconnect_top/S02_ACLK",
          "mb_0_axi_interconnect_top/S03_ACLK",
          "mb_0_axi_interconnect_top/M01_ACLK",
          "mb_0_axi_interconnect_top/M02_ACLK",
          "mb_0_axi_interconnect_top/M03_ACLK",
          "mb_0_axi_interconnect_top/M04_ACLK",
          "mb_0_axi_interconnect_top/M05_ACLK",
          "mb_0_axi_interconnect_top/M06_ACLK",
          "mb_0_mdm/S_AXI_ACLK",
          "mb_0_axi_interconnect_top/M07_ACLK",
          "axi_gpio_7_LVDS/s_axi_aclk",
          "mb_0_axi_interconnect_top/M08_ACLK",
          "axi_iic_0_PLL/s_axi_aclk",
          "axi_quad_spi_1_TRX/s_axi_aclk",
          "mb_0_axi_interconnect_top/M09_ACLK",
          "mb_axi_clk_100mhz",
          "axi_iic_1_BOARD/s_axi_aclk",
          "mb_0_axi_interconnect_top/M10_ACLK",
          "c_accum_0_ROTENC/CLK",
          "axi_gpio_3_ROTENC/s_axi_aclk",
          "mb_0_axi_interconnect_top/M11_ACLK",
          "axi_gpio_2_ONEWIRE_in/s_axi_aclk",
          "mb_0_axi_interconnect_top/M12_ACLK",
          "axi_gpio_1_ONEWIRE_out/s_axi_aclk",
          "mb_0_axi_interconnect_top/M13_ACLK",
          "mb_0_axi_interconnect_top/M14_ACLK",
          "axi_ethernetlite_ETHERNET/s_axi_aclk",
          "mb_0_axi_interconnect_bottom/ACLK",
          "mb_0_axi_interconnect_bottom/S00_ACLK",
          "mb_0_axi_interconnect_bottom/M00_ACLK",
          "mb_0_axi_interconnect_bottom/M01_ACLK",
          "mb_0_axi_interconnect_top/S04_ACLK",
          "mb_0_axi_interconnect_top/S05_ACLK",
          "dmr_1_ONEWIRE/clk"
        ]
      },
      "mb_0_reset_mb_reset": {
        "ports": [
          "mb_0_reset/mb_reset",
          "mb_0/Reset",
          "mb_0_axi_intc/processor_rst"
        ]
      },
      "mb_0_reset_bus_struct_reset": {
        "ports": [
          "mb_0_reset/bus_struct_reset",
          "mb_0_local_memory/SYS_Rst",
          "clk_32mhz_LVDS/reset",
          "clk_12mhz_FTDI/reset",
          "rst_clk_12mhz_FTDI_12M/ext_reset_in"
        ]
      },
      "mb_0_reset_peripheral_aresetn": {
        "ports": [
          "mb_0_reset/peripheral_aresetn",
          "axi_gpio_0_MULTI/s_axi_aresetn",
          "axi_quad_spi_0_CONFIG/s_axi_aresetn",
          "axi_timer_0/s_axi_aresetn",
          "axi_uart16550_0_FTDI/s_axi_aresetn",
          "mb_0_mdm/M_AXI_ARESETN",
          "mb_0_axi_intc/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M02_ARESETN",
          "mb_0_axi_interconnect_top/M03_ARESETN",
          "mb_0_axi_interconnect_top/M04_ARESETN",
          "mb_0_axi_interconnect_top/M05_ARESETN",
          "mig_7series_0/aresetn",
          "mb_0_axi_interconnect_top/M06_ARESETN",
          "mb_0_mdm/S_AXI_ARESETN",
          "mb_0_axi_interconnect_top/M07_ARESETN",
          "axi_gpio_7_LVDS/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M08_ARESETN",
          "axi_iic_0_PLL/s_axi_aresetn",
          "axi_quad_spi_1_TRX/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M09_ARESETN",
          "axi_iic_1_BOARD/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M10_ARESETN",
          "axi_gpio_3_ROTENC/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M11_ARESETN",
          "axi_gpio_2_ONEWIRE_in/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M12_ARESETN",
          "mb_0_axi_interconnect_top/M01_ARESETN",
          "mb_0_axi_interconnect_top/M00_ARESETN",
          "mb_0_axi_interconnect_top/S03_ARESETN",
          "mb_0_axi_interconnect_top/S02_ARESETN",
          "mb_0_axi_interconnect_top/S01_ARESETN",
          "mb_0_axi_interconnect_top/S00_ARESETN",
          "axi_gpio_1_ONEWIRE_out/s_axi_aresetn",
          "mb_0_axi_interconnect_top/M13_ARESETN",
          "mb_0_axi_interconnect_top/M14_ARESETN",
          "axi_ethernetlite_ETHERNET/s_axi_aresetn",
          "mb_0_axi_interconnect_bottom/M01_ARESETN",
          "mb_0_axi_interconnect_bottom/M00_ARESETN",
          "mb_0_axi_interconnect_bottom/S00_ARESETN",
          "mb_0_axi_interconnect_top/S04_ARESETN",
          "mb_0_axi_interconnect_top/S05_ARESETN",
          "dmr_1_ONEWIRE/qdpo_srst",
          "dmr_1_ONEWIRE/qspo_srst",
          "mii_to_rmii_ETHERNET/rst_n"
        ]
      },
      "mb_0_mdm_debug_sys_rst": {
        "ports": [
          "mb_0_mdm/Debug_SYS_Rst",
          "mb_0_reset/mb_debug_sys_rst"
        ]
      },
      "mb_0_reset_interconnect_aresetn": {
        "ports": [
          "mb_0_reset/interconnect_aresetn",
          "mb_0_axi_interconnect_top/ARESETN",
          "mb_0_axi_interconnect_bottom/ARESETN"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "mb_0_reset/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "mb_0_reset/ext_reset_in"
        ]
      },
      "mig_7series_0_ui_addn_clk_0": {
        "ports": [
          "mig_7series_0/ui_addn_clk_0",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "ddr3_init_calib_complete_obuf"
        ]
      },
      "pll_clk_p": {
        "ports": [
          "pll_clk_p",
          "mig_7series_0/sys_clk_p"
        ]
      },
      "pll_clk_n": {
        "ports": [
          "pll_clk_n",
          "mig_7series_0/sys_clk_n"
        ]
      },
      "mig_7series_0_sys_rst": {
        "ports": [
          "sys_rst",
          "mig_7series_0/sys_rst"
        ]
      },
      "mb_0_reset_aux_reset_in": {
        "ports": [
          "reset",
          "mb_0_reset/aux_reset_in"
        ]
      },
      "ufb_trx_rxclk_p": {
        "ports": [
          "ufb_trx_rxclk_p",
          "clk_32mhz_LVDS/clk_in1_p"
        ]
      },
      "ufb_trx_rxclk_n": {
        "ports": [
          "ufb_trx_rxclk_n",
          "clk_32mhz_LVDS/clk_in1_n"
        ]
      },
      "selectio_wiz_lvds_out_clk_to_pins_p": {
        "ports": [
          "selectio_LVDS_out/clk_to_pins_p",
          "ufb_trx_txclk_p"
        ]
      },
      "selectio_wiz_lvds_out_clk_to_pins_n": {
        "ports": [
          "selectio_LVDS_out/clk_to_pins_n",
          "ufb_trx_txclk_n"
        ]
      },
      "selectio_wiz_lvds_out_data_out_to_pins_p": {
        "ports": [
          "selectio_LVDS_out/data_out_to_pins_p",
          "ufb_trx_txd_p"
        ]
      },
      "selectio_wiz_lvds_out_data_out_to_pins_n": {
        "ports": [
          "selectio_LVDS_out/data_out_to_pins_n",
          "ufb_trx_txd_n"
        ]
      },
      "ufb_trx_rxd09_p": {
        "ports": [
          "ufb_trx_rxd09_p",
          "selectio_LVDS_in/data_in_from_pins_p"
        ]
      },
      "ufb_trx_rxd09_n": {
        "ports": [
          "ufb_trx_rxd09_n",
          "selectio_LVDS_in/data_in_from_pins_n"
        ]
      },
      "xlconstant_val0_dout": {
        "ports": [
          "xlconstant_LVDS_val0/dout",
          "selectio_LVDS_in/bitslip"
        ]
      },
      "clk_32mhz_lvds_clk": {
        "ports": [
          "clk_32mhz_LVDS/clk_32_lvds",
          "clk_32mhz_LVDS_locked_inv/CLK",
          "CDC_LVDS_in/clk",
          "CDC_LVDS_out/qdpo_clk",
          "selectio_LVDS_out/clk_in",
          "selectio_LVDS_in/clk_in"
        ]
      },
      "xlconstant_val1_dout": {
        "ports": [
          "xlconstant_LVDS_val1/dout",
          "CDC_LVDS_in/we",
          "CDC_LVDS_out/we"
        ]
      },
      "cdc_lvds_out_qdpo": {
        "ports": [
          "CDC_LVDS_out/qdpo",
          "selectio_LVDS_out/data_out_from_device"
        ]
      },
      "xlconstant_val000_dout": {
        "ports": [
          "xlconstant_LVDS_val0000/dout",
          "CDC_LVDS_in/a",
          "CDC_LVDS_in/dpra",
          "CDC_LVDS_out/a",
          "CDC_LVDS_out/dpra"
        ]
      },
      "c_counter_binary_0_lvds_reset_q": {
        "ports": [
          "clk_32mhz_LVDS_locked_inv_sr_ioReset/Q",
          "selectio_LVDS_out/io_reset",
          "selectio_LVDS_in/io_reset"
        ]
      },
      "clk_32mhz_lvds_locked": {
        "ports": [
          "clk_32mhz_LVDS/locked",
          "clk_32mhz_LVDS_locked_inv/A"
        ]
      },
      "clk_32mhz_lvds_locked_inv": {
        "ports": [
          "clk_32mhz_LVDS_locked_inv/S",
          "clk_32mhz_LVDS_locked_inv_sr_ioReset/D",
          "clk_32mhz_LVDS_locked_inv_sr_ioReset/SSET",
          "clk_32mhz_LVDS_locked_inv_sr_clkReset/D",
          "clk_32mhz_LVDS_locked_inv_sr_clkReset/SSET"
        ]
      },
      "clk_32mhz_lvds_clk_div_8": {
        "ports": [
          "clk_32mhz_LVDS/clk_div_8_lvds",
          "clk_32mhz_LVDS_locked_inv_sr_ioReset/CLK",
          "clk_32mhz_LVDS_locked_inv_sr_clkReset/CLK",
          "selectio_LVDS_out/clk_div_in",
          "selectio_LVDS_in/clk_div_in"
        ]
      },
      "clk_32mhz_lvds_locked_inv_sr_q": {
        "ports": [
          "clk_32mhz_LVDS_locked_inv_sr_clkReset/Q",
          "selectio_LVDS_out/clk_reset"
        ]
      },
      "axi_timer_0_lcd_pwm0": {
        "ports": [
          "axi_timer_0/pwm0",
          "pwm0_lcd_bl_obuf"
        ]
      },
      "axi_timer_0_irpt": {
        "ports": [
          "axi_timer_0/interrupt",
          "mb_0_axi_intc_concat/In1"
        ]
      },
      "axi_uart16550_0_ftdi_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_0_FTDI/ip2intc_irpt",
          "mb_0_axi_intc_concat/In2"
        ]
      },
      "axi_quad_spi_0_config_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0_CONFIG/ip2intc_irpt",
          "mb_0_axi_intc_concat/In3"
        ]
      },
      "clk_12mhz_ftdi_clk": {
        "ports": [
          "clk_12mhz_FTDI/clk_12mhz",
          "ufb_fpga_ft_12mhz_obuf",
          "rst_clk_12mhz_FTDI_12M/slowest_sync_clk"
        ]
      },
      "mig_7series_0_ui_addn_clk_1": {
        "ports": [
          "mig_7series_0/ui_addn_clk_1",
          "axi_quad_spi_0_CONFIG/ext_spi_clk",
          "mii_to_rmii_ETHERNET/ref_clk"
        ]
      },
      "mb_0_mdm_Interrupt": {
        "ports": [
          "mb_0_mdm/Interrupt",
          "mb_0_axi_intc_concat/In0"
        ]
      },
      "cdc_lvds_out_data": {
        "ports": [
          "axi_gpio_7_LVDS/gpio_io_o",
          "CDC_LVDS_out/d"
        ]
      },
      "cdc_lvds_in_data": {
        "ports": [
          "selectio_LVDS_in/data_in_to_device",
          "CDC_LVDS_in/d"
        ]
      },
      "cdc_lvds_in_qdpo": {
        "ports": [
          "CDC_LVDS_in/qdpo",
          "axi_gpio_7_LVDS/gpio2_io_i"
        ]
      },
      "axi_iic_0_pll_iic2intc_irpt": {
        "ports": [
          "axi_iic_0_PLL/iic2intc_irpt",
          "mb_0_axi_intc_concat/In4"
        ]
      },
      "mig_7series_0_ui_addn_clk_3": {
        "ports": [
          "mig_7series_0/ui_addn_clk_3",
          "axi_quad_spi_1_TRX/ext_spi_clk"
        ]
      },
      "axi_quad_spi_1_trx_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_1_TRX/ip2intc_irpt",
          "mb_0_axi_intc_concat/In5"
        ]
      },
      "trx_iic2intc_irpt": {
        "ports": [
          "trx_int",
          "mb_0_axi_intc_concat/In6"
        ]
      },
      "axi_iic_1_board_iic2intc_irpt": {
        "ports": [
          "axi_iic_1_BOARD/iic2intc_irpt",
          "mb_0_axi_intc_concat/In7"
        ]
      },
      "pll_iic2intc_irpt": {
        "ports": [
          "pll_int",
          "mb_0_axi_intc_concat/In8"
        ]
      },
      "c_accum_0_rotenc_add": {
        "ports": [
          "board_rotenc_up",
          "c_accum_0_ROTENC/ADD"
        ]
      },
      "c_accum_0_rotenc_q": {
        "ports": [
          "c_accum_0_ROTENC/Q",
          "axi_gpio_3_ROTENC/gpio_io_i"
        ]
      },
      "axi_gpio_3_rotenc_ip2intc_irpt": {
        "ports": [
          "axi_gpio_3_ROTENC/ip2intc_irpt",
          "mb_0_axi_intc_concat/In9"
        ]
      },
      "axi_gpio_3_rotenc_push": {
        "ports": [
          "board_rotenc_push",
          "axi_gpio_3_ROTENC/gpio2_io_i"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_ROTENC/dout",
          "c_accum_0_ROTENC/B"
        ]
      },
      "mb_0_reset_peripheral_reset": {
        "ports": [
          "mb_0_reset/peripheral_reset",
          "c_accum_0_ROTENC/SCLR",
          "peripheral_reset"
        ]
      },
      "xlconcat_rotenc_pulse": {
        "ports": [
          "board_rotenc_pulse",
          "xlconcat_ROTENC/In0"
        ]
      },
      "xlconstant_31bit_val0_dout": {
        "ports": [
          "xlconstant_ROTENC_31bit_val0/dout",
          "xlconcat_ROTENC/In1"
        ]
      },
      "clk_12mhz_ftdi_locked": {
        "ports": [
          "clk_12mhz_FTDI/locked",
          "rst_clk_12mhz_FTDI_12M/dcm_locked"
        ]
      },
      "axi_gpio_2_onewire_ip2intc_irpt": {
        "ports": [
          "axi_gpio_2_ONEWIRE_in/ip2intc_irpt",
          "mb_0_axi_intc_concat/In10"
        ]
      },
      "axi_ethernetlite_ETHERNET_ip2intc_irpt": {
        "ports": [
          "axi_ethernetlite_ETHERNET/ip2intc_irpt",
          "mb_0_axi_intc_concat/In12"
        ]
      },
      "rst_clk_12mhz_FTDI_12M_peripheral_aresetn": {
        "ports": [
          "rst_clk_12mhz_FTDI_12M/peripheral_aresetn",
          "ufb_fpga_ft_resetn_obuf"
        ]
      },
      "dmr_1_ONEWIRE_qdpo": {
        "ports": [
          "dmr_1_ONEWIRE/qdpo",
          "axi_gpio_2_ONEWIRE_in/gpio_io_i"
        ]
      },
      "dmr_1_onewire_a_in": {
        "ports": [
          "dmr_1_onewire_a_in",
          "dmr_1_ONEWIRE/a"
        ]
      },
      "dmr_1_onewire_d_in": {
        "ports": [
          "dmr_1_onewire_d_in",
          "dmr_1_ONEWIRE/d"
        ]
      },
      "axi_gpio_1_ONEWIRE_out_gpio_io_o": {
        "ports": [
          "axi_gpio_1_ONEWIRE_out/gpio_io_o",
          "dmr_1_ONEWIRE/dpra"
        ]
      },
      "we_0_1": {
        "ports": [
          "dmr_1_onewire_we_in",
          "dmr_1_ONEWIRE/we"
        ]
      }
    },
    "addressing": {
      "/mb_0_mdm": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_ETHERNET_Reg": {
                "address_block": "/axi_ethernetlite_ETHERNET/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0_MULTI/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg5": {
                "address_block": "/axi_gpio_2_ONEWIRE_in/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ONEWIRE_addr_Reg": {
                "address_block": "/axi_gpio_1_ONEWIRE_out/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ROTENC_Reg": {
                "address_block": "/axi_gpio_3_ROTENC/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_7_LVDS/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0_PLL/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg5": {
                "address_block": "/axi_iic_1_BOARD/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0_CONFIG/AXI_LITE/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1_TRX/AXI_LITE/Reg",
                "offset": "0x44B10000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0_FTDI/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_0_local_memory/dlmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mb_0_mdm_Reg": {
                "address_block": "/mb_0_mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/mb_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_ETHERNET_Reg": {
                "address_block": "/axi_ethernetlite_ETHERNET/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0_MULTI/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/axi_gpio_2_ONEWIRE_in/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ONEWIRE_addr_Reg": {
                "address_block": "/axi_gpio_1_ONEWIRE_out/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ROTENC_Reg": {
                "address_block": "/axi_gpio_3_ROTENC/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_7_LVDS/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0_PLL/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg1": {
                "address_block": "/axi_iic_1_BOARD/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0_CONFIG/AXI_LITE/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1_TRX/AXI_LITE/Reg",
                "offset": "0x44B10000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0_FTDI/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mb_0_mdm_Reg": {
                "address_block": "/mb_0_mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ethernetlite_ETHERNET_Reg": {
                "address_block": "/axi_ethernetlite_ETHERNET/S_AXI/Reg",
                "offset": "0x40E00000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0_MULTI/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg3": {
                "address_block": "/axi_gpio_2_ONEWIRE_in/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ONEWIRE_addr_Reg": {
                "address_block": "/axi_gpio_1_ONEWIRE_out/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_ROTENC_Reg": {
                "address_block": "/axi_gpio_3_ROTENC/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_7_LVDS/S_AXI/Reg",
                "offset": "0x40070000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0_PLL/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg3": {
                "address_block": "/axi_iic_1_BOARD/S_AXI/Reg",
                "offset": "0x40810000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0_CONFIG/AXI_LITE/Reg",
                "offset": "0x44B00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1_TRX/AXI_LITE/Reg",
                "offset": "0x44B10000",
                "range": "64K"
              },
              "SEG_axi_timer_0_Reg": {
                "address_block": "/axi_timer_0/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0_FTDI/S_AXI/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              },
              "SEG_mb_0_mdm_Reg": {
                "address_block": "/mb_0_mdm/S_AXI/Reg",
                "offset": "0x41400000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}