# Loading project diff2d
# Load canceled
# reading /home/oliver/intelFPGA_lite_19.1/modelsim_ase/linuxaloem/../modelsim.ini
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:26 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:15:26 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:28 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v 
# -- Compiling module Reset_Delay
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:15:28 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:31 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v 
# -- Compiling module vgadll
# 
# Top level modules:
# 	vgadll
# End time: 12:15:31 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:33 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 12:15:33 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:34 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:15:34 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:35 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v 
# -- Compiling module sram_test
# ** Error: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v(22): (vlog-2730) Undefined variable: 'we'.
# ** Error (suppressible): /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v(28): (vlog-2388) 'we' already declared in this scope (sram_test).
# End time: 12:15:35 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:37 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v 
# -- Compiling module board
# 
# Top level modules:
# 	board
# End time: 12:15:37 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:38 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v 
# -- Compiling module Reset_Delay
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:15:38 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/testram_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:43 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/testram_bb.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:15:43 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/testram_inst.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:43 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/testram_inst.v 
# ** Error: (vlog-13069) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/testram_inst.v(1): near "u0": syntax error, unexpected IDENTIFIER.
# ** Error: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/testram_inst.v(1): (vlog-13205) Syntax error found in the scope following 'testram'. Is there a missing '::'?
# End time: 12:15:43 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/testram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:45 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:15:45 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:15:48 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:15:49 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench -L altera_mf_ver -L cycloneive_ver
# vsim work.testbench -L altera_mf_ver -L cycloneive_ver 
# Start time: 12:16:24 on Nov 20,2019
# Loading work.testbench
# Loading work.testram
# ** Error: (vsim-3033) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v(36): Instantiation of 'altera_external_memory_bfm' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ram File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
#         Searched libraries:
#             /home/oliver/intelFPGA_lite_19.1/modelsim_ase/altera/verilog/altera_mf
#             /home/oliver/intelFPGA_lite_19.1/modelsim_ase/altera/verilog/cycloneive
#             /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/simulation/work
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# Error loading design
# End time: 12:16:24 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:50 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv 
# -- Compiling module altera_external_memory_bfm
# 
# Top level modules:
# 	altera_external_memory_bfm
# End time: 12:16:50 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -L cycloneive_ver work.testbench
# vsim -L altera_mf_ver -L cycloneive_ver work.testbench 
# Start time: 12:16:59 on Nov 20,2019
# Loading work.testbench
# Loading work.testram
# Loading sv_std.std
# Loading work.altera_external_memory_bfm
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Too few port connections. Expected 22, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [PCDPC] - Port size (20) does not match connection size (19) for port 'SRAM_ADDR'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
add wave -position end  sim:/testbench/ctrl/CLOCK_50
add wave -position end  sim:/testbench/ctrl/TD_CLK27
add wave -position end  sim:/testbench/ctrl/KEY
add wave -position end  sim:/testbench/ctrl/SRAM_ADDR
add wave -position end  sim:/testbench/ctrl/VGA_R
add wave -position end  sim:/testbench/ctrl/VGA_G
add wave -position end  sim:/testbench/ctrl/VGA_B
add wave -position end  sim:/testbench/ctrl/TD_RESET_N
add wave -position end  sim:/testbench/ctrl/VGA_HS
add wave -position end  sim:/testbench/ctrl/VGA_VS
add wave -position end  sim:/testbench/ctrl/VGA_BLANK_N
add wave -position end  sim:/testbench/ctrl/VGA_CLK
add wave -position end  sim:/testbench/ctrl/VGA_SYNC_N
add wave -position end  sim:/testbench/ctrl/SRAM_CE_N
add wave -position end  sim:/testbench/ctrl/SRAM_UB_N
add wave -position end  sim:/testbench/ctrl/SRAM_LB_N
add wave -position end  sim:/testbench/ctrl/SRAM_WE_N
add wave -position end  sim:/testbench/ctrl/SRAM_OE_N
add wave -position end  sim:/testbench/ctrl/LEDR
add wave -position end  sim:/testbench/ctrl/SW
add wave -position end  sim:/testbench/ctrl/SRAM_DQ
add wave -position end  sim:/testbench/ctrl/led
add wave -position end  sim:/testbench/ctrl/we
add wave -position end  sim:/testbench/ctrl/c1
add wave -position end  sim:/testbench/ctrl/c0
add wave -position end  sim:/testbench/ctrl/locked
add wave -position end  sim:/testbench/ctrl/reset
add wave -position end  sim:/testbench/ctrl/mVGA_R
add wave -position end  sim:/testbench/ctrl/mVGA_G
add wave -position end  sim:/testbench/ctrl/mVGA_B
add wave -position end  sim:/testbench/ctrl/addr_reg
add wave -position end  sim:/testbench/ctrl/data_reg
add wave -position end  sim:/testbench/ctrl/state
add wave -position end  sim:/testbench/ctrl/x_rand
add wave -position end  sim:/testbench/ctrl/y_rand
add wave -position end  sim:/testbench/ctrl/x_low_bit
add wave -position end  sim:/testbench/ctrl/y_low_bit
add wave -position end  sim:/testbench/ctrl/DLY_RST
add wave -position end  sim:/testbench/ctrl/RST_N
add wave -position end  sim:/testbench/ctrl/x_walker
add wave -position end  sim:/testbench/ctrl/y_walker
add wave -position end  sim:/testbench/ctrl/lock
add wave -position end  sim:/testbench/ctrl/Coord_X
add wave -position end  sim:/testbench/ctrl/Coord_Y
add wave -position end  sim:/testbench/ctrl/VGA_CTL_CLK
add wave -position end  sim:/testbench/ctrl/sum
add wave -position end  sim:/testbench/ctrl/walkercount
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: - Hello from altera_external_memory_bfm
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   $Date: 2018/11/07 $
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_ADDRESS_W=19
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_SYMBOL_W=16
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_NUMSYMBOLS=1
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   INIT_FILE=altera_external_memory_bfm.hex
#                    0: INFO: ------------------------------------------------------------
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "altera_external_memory_bfm.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv(424)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ram/external_memory_bfm_0
#                    0: WARNING: testbench.ram.external_memory_bfm_0: Cannot open memory initialization file: altera_external_memory_bfm.hex
run
# Can't move the Now cursor.
run
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:14 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:19:15 on Nov 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -L cycloneive_ver work.testbench
# End time: 12:19:24 on Nov 20,2019, Elapsed time: 0:02:25
# Errors: 1, Warnings: 26
# vsim -L altera_mf_ver -L cycloneive_ver work.testbench 
# Start time: 12:19:24 on Nov 20,2019
# Loading work.testbench
# Loading work.testram
# Loading sv_std.std
# Loading work.altera_external_memory_bfm
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Too few port connections. Expected 22, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [PCDPC] - Port size (20) does not match connection size (19) for port 'SRAM_ADDR'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
add wave -position end sim:/testbench/ctrl/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: - Hello from altera_external_memory_bfm
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   $Date: 2018/11/07 $
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_ADDRESS_W=19
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_SYMBOL_W=16
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_NUMSYMBOLS=1
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   INIT_FILE=altera_external_memory_bfm.hex
#                    0: INFO: ------------------------------------------------------------
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "altera_external_memory_bfm.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv(424)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ram/external_memory_bfm_0
#                    0: WARNING: testbench.ram.external_memory_bfm_0: Cannot open memory initialization file: altera_external_memory_bfm.hex
run
run
run
run
run
run
run
run
run
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:18 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:21:18 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:20 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/testram.v 
# -- Compiling module testram
# 
# Top level modules:
# 	testram
# End time: 12:21:20 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/board.v 
# -- Compiling module board
# 
# Top level modules:
# 	board
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v 
# -- Compiling module Reset_Delay
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v 
# -- Compiling module sram_test
# ** Error: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v(22): (vlog-2730) Undefined variable: 'we'.
# ** Error (suppressible): /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/sram_test.v(28): (vlog-2388) 'we' already declared in this scope (sram_test).
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v 
# -- Compiling module VGA_Controller
# 
# Top level modules:
# 	VGA_Controller
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll.v 
# -- Compiling module vgadll
# 
# Top level modules:
# 	vgadll
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:30 on Nov 20,2019
# vlog -reportprogress 30 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/vgadll_bb.v 
# -- Compiling module vgadll
# 
# Top level modules:
# 	vgadll
# End time: 12:21:30 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:23 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v 
# -- Compiling module Reset_Delay
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:22:23 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:23 on Nov 20,2019
# vlog -reportprogress 300 -work work /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v 
# -- Compiling module Reset_Delay
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 12:22:23 on Nov 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L altera_mf_ver -L cycloneive_ver work.testbench
# End time: 12:22:35 on Nov 20,2019, Elapsed time: 0:03:11
# Errors: 1, Warnings: 26
# vsim -L altera_mf_ver -L cycloneive_ver work.testbench 
# Start time: 12:22:35 on Nov 20,2019
# Loading work.testbench
# Loading work.testram
# Loading sv_std.std
# Loading work.altera_external_memory_bfm
# Loading work.controller
# Loading work.Reset_Delay
# Loading work.VGA_Controller
# Loading work.vgadll
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Too few port connections. Expected 22, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3015) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [PCDPC] - Port size (20) does not match connection size (19) for port 'SRAM_ADDR'. The port definition is at: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'LEDR'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_HS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_BLANK_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_CLK'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_VS'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'VGA_SYNC_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'TD_RESET_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'SRAM_LB_N'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testbench.v(32): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Too few port connections. Expected 22, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ctrl/vga File: /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/VGA_Controller.v
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_X'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_Y'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_R'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_G'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'iCursor_B'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'oAddress'.
# ** Warning: (vsim-3722) /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/controller.v(69): [TFMPC] - Missing connection for port 'oVGA_CLOCK'.
add wave -position end sim:/testbench/ctrl/*
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: - Hello from altera_external_memory_bfm
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   $Revision: #1 $
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   $Date: 2018/11/07 $
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_ADDRESS_W=19
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_SYMBOL_W=16
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   CDT_NUMSYMBOLS=1
#                    0: INFO: testbench.ram.external_memory_bfm_0.__hello: -   INIT_FILE=altera_external_memory_bfm.hex
#                    0: INFO: ------------------------------------------------------------
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "altera_external_memory_bfm.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/simulation/submodules/altera_external_memory_bfm.sv(424)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/ram/external_memory_bfm_0
#                    0: WARNING: testbench.ram.external_memory_bfm_0: Cannot open memory initialization file: altera_external_memory_bfm.hex
run
run
run
run
run
run
run
run
run
run
run
# Can't move the Now cursor.
# End time: 12:57:24 on Nov 20,2019, Elapsed time: 0:34:49
# Errors: 1, Warnings: 26
