// Seed: 3735807996
module module_0 ();
  bit id_1 = -1;
  assign module_1._id_2 = 0;
  id_2 :
  assert property (@(posedge id_2 !=? -1) id_1) repeat (id_1) id_1 <= -1;
  always begin : LABEL_0
    begin : LABEL_1
      id_2 = id_2;
      @(posedge id_2 or posedge (id_1))
      `define pp_3 0
      id_1 <= id_2;
    end
    id_1 <= id_2;
  end
  always id_1 <= id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd28
) (
    input  wand id_0,
    input  tri  id_1,
    output tri0 _id_2,
    input  wire _id_3
);
  wire [id_3 : 1] id_5[-1 'b0 : id_2];
  module_0 modCall_1 ();
  wire id_6;
endmodule
