{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765661473906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765661473906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 22:31:13 2025 " "Processing started: Sat Dec 13 22:31:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765661473906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1765661473906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off HFFrequencySynthesis -c HFFrequencySynthesis --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1765661473906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1765661474497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1765661474497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765661485115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainFSM-basic " "Found design unit 1: MainFSM-basic" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485560 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainFSM " "Found entity 1: MainFSM" {  } { { "MainFSM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/MainFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765661485560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesiscircuitry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesiscircuitry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinLUT-basic " "Found design unit 1: SinLUT-basic" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485562 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinLUT " "Found entity 1: SinLUT" {  } { { "SynthesisCircuitry.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/SynthesisCircuitry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765661485562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configureadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configureadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigureADC-basic " "Found design unit 1: ConfigureADC-basic" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigureADC " "Found entity 1: ConfigureADC" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765661485566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-basic " "Found design unit 1: TestBench-basic" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485568 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/TestBench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765661485568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file configrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConfigROM-basic " "Found design unit 1: ConfigROM-basic" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485570 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConfigROM " "Found entity 1: ConfigROM" {  } { { "ConfigROM.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765661485570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1765661485570 ""}
{ "Error" "EVRFX_VHDL_ERROR_INCORRECT_NUMBER_OF_ARGUMENTS_IN_TYPE_CONVERSION" "UNSIGNED ConfigureADC.vhd(159) " "VHDL Type Conversion error at ConfigureADC.vhd(159): Type Conversion near text or symbol \"UNSIGNED\" must have one argument" {  } { { "ConfigureADC.vhd" "" { Text "Z:/dev/hw/DDS/fpga_vhdl/ter/dds/ConfigureADC.vhd" 159 0 0 } }  } 0 10410 "VHDL Type Conversion error at %2!s!: Type Conversion near text or symbol \"%1!s!\" must have one argument" 0 0 "Design Software" 0 -1 1765661485572 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765661485643 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 13 22:31:25 2025 " "Processing ended: Sat Dec 13 22:31:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765661485643 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765661485643 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765661485643 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1765661485643 ""}
