{"sections":[],"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/CustomStringConvertible-Implementations"]]},"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"tokens":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"description","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:SS","text":"String","kind":"typeIdentifier"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}],"kind":"declarations"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/signalliteral\/description"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/description"},"schemaVersion":{"major":0,"minor":3,"patch":0},"metadata":{"title":"description","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"description"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"}],"extendedModule":"VHDLParsing","role":"symbol","externalID":"s:11VHDLParsing13SignalLiteralO11descriptionSSvp","symbolKind":"property","roleHeading":"Instance Property","modules":[{"name":"VHDLParsing"}]},"abstract":[{"type":"text","text":"The description is the equivalent "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/description":{"kind":"symbol","abstract":[{"type":"text","text":"The description is the equivalent "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" code."}],"role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/description","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"description"},{"kind":"text","text":": "},{"preciseIdentifier":"s:SS","kind":"typeIdentifier","text":"String"}],"type":"topic","title":"description","url":"\/documentation\/vhdlparsing\/signalliteral\/description"},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral/CustomStringConvertible-Implementations":{"url":"\/documentation\/vhdlparsing\/signalliteral\/customstringconvertible-implementations","type":"topic","kind":"article","role":"collectionGroup","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral\/CustomStringConvertible-Implementations","title":"CustomStringConvertible Implementations","abstract":[]},"doc://VHDLParsing/documentation/VHDLParsing/SignalLiteral":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"SignalLiteral"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SignalLiteral"}],"type":"topic","title":"SignalLiteral","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalLiteral","abstract":[{"type":"text","text":"A type for representing all signal literals."}],"url":"\/documentation\/vhdlparsing\/signalliteral"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}