// Seed: 1621352252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_6;
  xor (id_4, id_7, id_8, id_3, id_6, id_2);
  wire id_7 = id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_2, id_7, id_7, id_6, id_7, id_7
  );
  always @("" or posedge id_3) begin
    if (1) begin
      assert (id_7);
      id_6 = 1'b0;
    end else id_1 <= 1'b0;
  end
  id_9(
      1, id_2 - id_4[1'd0], 1'b0, 1
  );
endmodule
