#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22cc2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22cc450 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x22c3b80 .functor NOT 1, L_0x22fb1c0, C4<0>, C4<0>, C4<0>;
L_0x22faf20 .functor XOR 1, L_0x22fade0, L_0x22fae80, C4<0>, C4<0>;
L_0x22fb0b0 .functor XOR 1, L_0x22faf20, L_0x22fafe0, C4<0>, C4<0>;
v0x22f8500_0 .net *"_ivl_10", 0 0, L_0x22fafe0;  1 drivers
v0x22f8600_0 .net *"_ivl_12", 0 0, L_0x22fb0b0;  1 drivers
v0x22f86e0_0 .net *"_ivl_2", 0 0, L_0x22fad40;  1 drivers
v0x22f87a0_0 .net *"_ivl_4", 0 0, L_0x22fade0;  1 drivers
v0x22f8880_0 .net *"_ivl_6", 0 0, L_0x22fae80;  1 drivers
v0x22f89b0_0 .net *"_ivl_8", 0 0, L_0x22faf20;  1 drivers
v0x22f8a90_0 .var "clk", 0 0;
v0x22f8b30_0 .net "f_dut", 0 0, L_0x22fabe0;  1 drivers
v0x22f8bd0_0 .net "f_ref", 0 0, L_0x22f9d40;  1 drivers
v0x22f8d00_0 .var/2u "stats1", 159 0;
v0x22f8da0_0 .var/2u "strobe", 0 0;
v0x22f8e40_0 .net "tb_match", 0 0, L_0x22fb1c0;  1 drivers
v0x22f8f00_0 .net "tb_mismatch", 0 0, L_0x22c3b80;  1 drivers
v0x22f8fc0_0 .net "wavedrom_enable", 0 0, v0x22f6fd0_0;  1 drivers
v0x22f9060_0 .net "wavedrom_title", 511 0, v0x22f7090_0;  1 drivers
v0x22f9130_0 .net "x1", 0 0, v0x22f7150_0;  1 drivers
v0x22f91d0_0 .net "x2", 0 0, v0x22f71f0_0;  1 drivers
v0x22f9380_0 .net "x3", 0 0, v0x22f72e0_0;  1 drivers
L_0x22fad40 .concat [ 1 0 0 0], L_0x22f9d40;
L_0x22fade0 .concat [ 1 0 0 0], L_0x22f9d40;
L_0x22fae80 .concat [ 1 0 0 0], L_0x22fabe0;
L_0x22fafe0 .concat [ 1 0 0 0], L_0x22f9d40;
L_0x22fb1c0 .cmp/eeq 1, L_0x22fad40, L_0x22fb0b0;
S_0x22cc5e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x22cc450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x22b8e70 .functor NOT 1, v0x22f72e0_0, C4<0>, C4<0>, C4<0>;
L_0x22ccd00 .functor AND 1, L_0x22b8e70, v0x22f71f0_0, C4<1>, C4<1>;
L_0x22c3bf0 .functor NOT 1, v0x22f7150_0, C4<0>, C4<0>, C4<0>;
L_0x22f9620 .functor AND 1, L_0x22ccd00, L_0x22c3bf0, C4<1>, C4<1>;
L_0x22f96f0 .functor NOT 1, v0x22f72e0_0, C4<0>, C4<0>, C4<0>;
L_0x22f9760 .functor AND 1, L_0x22f96f0, v0x22f71f0_0, C4<1>, C4<1>;
L_0x22f9810 .functor AND 1, L_0x22f9760, v0x22f7150_0, C4<1>, C4<1>;
L_0x22f98d0 .functor OR 1, L_0x22f9620, L_0x22f9810, C4<0>, C4<0>;
L_0x22f9a30 .functor NOT 1, v0x22f71f0_0, C4<0>, C4<0>, C4<0>;
L_0x22f9aa0 .functor AND 1, v0x22f72e0_0, L_0x22f9a30, C4<1>, C4<1>;
L_0x22f9bc0 .functor AND 1, L_0x22f9aa0, v0x22f7150_0, C4<1>, C4<1>;
L_0x22f9c30 .functor OR 1, L_0x22f98d0, L_0x22f9bc0, C4<0>, C4<0>;
L_0x22f9db0 .functor AND 1, v0x22f72e0_0, v0x22f71f0_0, C4<1>, C4<1>;
L_0x22f9e20 .functor AND 1, L_0x22f9db0, v0x22f7150_0, C4<1>, C4<1>;
L_0x22f9d40 .functor OR 1, L_0x22f9c30, L_0x22f9e20, C4<0>, C4<0>;
v0x22c3df0_0 .net *"_ivl_0", 0 0, L_0x22b8e70;  1 drivers
v0x22c3e90_0 .net *"_ivl_10", 0 0, L_0x22f9760;  1 drivers
v0x22b8ee0_0 .net *"_ivl_12", 0 0, L_0x22f9810;  1 drivers
v0x22f5930_0 .net *"_ivl_14", 0 0, L_0x22f98d0;  1 drivers
v0x22f5a10_0 .net *"_ivl_16", 0 0, L_0x22f9a30;  1 drivers
v0x22f5b40_0 .net *"_ivl_18", 0 0, L_0x22f9aa0;  1 drivers
v0x22f5c20_0 .net *"_ivl_2", 0 0, L_0x22ccd00;  1 drivers
v0x22f5d00_0 .net *"_ivl_20", 0 0, L_0x22f9bc0;  1 drivers
v0x22f5de0_0 .net *"_ivl_22", 0 0, L_0x22f9c30;  1 drivers
v0x22f5f50_0 .net *"_ivl_24", 0 0, L_0x22f9db0;  1 drivers
v0x22f6030_0 .net *"_ivl_26", 0 0, L_0x22f9e20;  1 drivers
v0x22f6110_0 .net *"_ivl_4", 0 0, L_0x22c3bf0;  1 drivers
v0x22f61f0_0 .net *"_ivl_6", 0 0, L_0x22f9620;  1 drivers
v0x22f62d0_0 .net *"_ivl_8", 0 0, L_0x22f96f0;  1 drivers
v0x22f63b0_0 .net "f", 0 0, L_0x22f9d40;  alias, 1 drivers
v0x22f6470_0 .net "x1", 0 0, v0x22f7150_0;  alias, 1 drivers
v0x22f6530_0 .net "x2", 0 0, v0x22f71f0_0;  alias, 1 drivers
v0x22f65f0_0 .net "x3", 0 0, v0x22f72e0_0;  alias, 1 drivers
S_0x22f6730 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x22cc450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x22f6f10_0 .net "clk", 0 0, v0x22f8a90_0;  1 drivers
v0x22f6fd0_0 .var "wavedrom_enable", 0 0;
v0x22f7090_0 .var "wavedrom_title", 511 0;
v0x22f7150_0 .var "x1", 0 0;
v0x22f71f0_0 .var "x2", 0 0;
v0x22f72e0_0 .var "x3", 0 0;
E_0x22c71a0/0 .event negedge, v0x22f6f10_0;
E_0x22c71a0/1 .event posedge, v0x22f6f10_0;
E_0x22c71a0 .event/or E_0x22c71a0/0, E_0x22c71a0/1;
E_0x22c6f30 .event negedge, v0x22f6f10_0;
E_0x22b29f0 .event posedge, v0x22f6f10_0;
S_0x22f6a10 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x22f6730;
 .timescale -12 -12;
v0x22f6c10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22f6d10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x22f6730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22f73e0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x22cc450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x22fa200 .functor AND 1, v0x22f72e0_0, L_0x22fa050, C4<1>, C4<1>;
L_0x22fa3d0 .functor AND 1, L_0x22fa200, v0x22f7150_0, C4<1>, C4<1>;
L_0x22fa700 .functor OR 1, L_0x22fa660, v0x22f7150_0, C4<0>, C4<0>;
L_0x22fa7c0 .functor AND 1, L_0x22fa5c0, L_0x22fa700, C4<1>, C4<1>;
L_0x22fa9d0 .functor AND 1, v0x22f71f0_0, L_0x22fa900, C4<1>, C4<1>;
L_0x22faa90 .functor OR 1, L_0x22fa7c0, L_0x22fa9d0, C4<0>, C4<0>;
L_0x22fabe0 .functor OR 1, L_0x22fa3d0, L_0x22faa90, C4<0>, C4<0>;
v0x22f75f0_0 .net *"_ivl_1", 0 0, L_0x22fa050;  1 drivers
v0x22f76b0_0 .net *"_ivl_10", 0 0, L_0x22fa700;  1 drivers
v0x22f7790_0 .net *"_ivl_12", 0 0, L_0x22fa7c0;  1 drivers
v0x22f7880_0 .net *"_ivl_15", 0 0, L_0x22fa900;  1 drivers
v0x22f7940_0 .net *"_ivl_16", 0 0, L_0x22fa9d0;  1 drivers
v0x22f7a70_0 .net *"_ivl_18", 0 0, L_0x22faa90;  1 drivers
v0x22f7b50_0 .net *"_ivl_2", 0 0, L_0x22fa200;  1 drivers
v0x22f7c30_0 .net *"_ivl_4", 0 0, L_0x22fa3d0;  1 drivers
v0x22f7d10_0 .net *"_ivl_7", 0 0, L_0x22fa5c0;  1 drivers
v0x22f7e60_0 .net *"_ivl_9", 0 0, L_0x22fa660;  1 drivers
v0x22f7f20_0 .net "f", 0 0, L_0x22fabe0;  alias, 1 drivers
v0x22f7fe0_0 .net "x1", 0 0, v0x22f7150_0;  alias, 1 drivers
v0x22f8080_0 .net "x2", 0 0, v0x22f71f0_0;  alias, 1 drivers
v0x22f8170_0 .net "x3", 0 0, v0x22f72e0_0;  alias, 1 drivers
L_0x22fa050 .reduce/nor v0x22f71f0_0;
L_0x22fa5c0 .reduce/nor v0x22f72e0_0;
L_0x22fa660 .reduce/nor v0x22f71f0_0;
L_0x22fa900 .reduce/nor v0x22f7150_0;
S_0x22f82e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x22cc450;
 .timescale -12 -12;
E_0x22c73f0 .event anyedge, v0x22f8da0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22f8da0_0;
    %nor/r;
    %assign/vec4 v0x22f8da0_0, 0;
    %wait E_0x22c73f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22f6730;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x22f7150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22f71f0_0, 0;
    %assign/vec4 v0x22f72e0_0, 0;
    %wait E_0x22c6f30;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22b29f0;
    %load/vec4 v0x22f72e0_0;
    %load/vec4 v0x22f71f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x22f7150_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x22f7150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22f71f0_0, 0;
    %assign/vec4 v0x22f72e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x22c6f30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22f6d10;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22c71a0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x22f7150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22f71f0_0, 0;
    %assign/vec4 v0x22f72e0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x22cc450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22f8a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22f8da0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x22cc450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x22f8a90_0;
    %inv;
    %store/vec4 v0x22f8a90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x22cc450;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22f6f10_0, v0x22f8f00_0, v0x22f9380_0, v0x22f91d0_0, v0x22f9130_0, v0x22f8bd0_0, v0x22f8b30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x22cc450;
T_7 ;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x22cc450;
T_8 ;
    %wait E_0x22c71a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22f8d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f8d00_0, 4, 32;
    %load/vec4 v0x22f8e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f8d00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22f8d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f8d00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x22f8bd0_0;
    %load/vec4 v0x22f8bd0_0;
    %load/vec4 v0x22f8b30_0;
    %xor;
    %load/vec4 v0x22f8bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f8d00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x22f8d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22f8d00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/truthtable1/iter0/response0/top_module.sv";
