Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jun 14 23:15:05 2018
| Host         : DESKTOP-QL5G02M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digitaluhr_control_sets_placed.rpt
| Design       : Digitaluhr
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    21 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |              64 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------+------------------+------------------+----------------+
|              Clock Signal              |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------------+------------------+------------------+----------------+
|  Decoder_7Seg_inst/Enable_1kHz_reg_n_0 |                                       |                  |                1 |              2 |
|  Clock_IBUF_BUFG                       | Sec_Count_inst/E[0]                   | Reset_IBUF       |                1 |              4 |
|  Clock_IBUF_BUFG                       | Min10_Count_inst/E[0]                 | Reset_IBUF       |                2 |              4 |
|  Clock_IBUF_BUFG                       |                                       |                  |                4 |              5 |
|  Clock_IBUF_BUFG                       | Min1_Count_inst/count_int_reg[3]_0[0] | Reset_IBUF       |                3 |              6 |
|  Clock_IBUF_BUFG                       | Freq_Divider_inst/E[0]                | Reset_IBUF       |                2 |              6 |
|  Clock_IBUF_BUFG                       |                                       | Reset_IBUF       |               16 |             64 |
+----------------------------------------+---------------------------------------+------------------+------------------+----------------+


