Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec 12 14:34:35 2022
| Host         : EECS-DIGITAL-02 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.F1QlTx/obj/placerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: processor/decode/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_3_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/pc_4_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/valid_3_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: processor/exec/mem_bank/valid_4_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg/DOADO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg/DOADO[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/fetch/inst_bank/BRAM_reg/DOADO[2] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.640        0.000                      0                  715        0.060        0.000                      0                  715        3.000        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clkfbout_divider  {0.000 5.000}      10.000          100.000         
  ethclk_divider    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               4.640        0.000                      0                  715        0.060        0.000                      0                  715        3.000        0.000                       0                   355  
  clkfbout_divider                                                                                                                                                    7.845        0.000                       0                     3  
  ethclk_divider                                                                                                                                                     17.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 processor/fetch/inst_bank/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/decode/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.736ns (32.515%)  route 3.603ns (67.485%))
  Logic Levels:           4  (LDPE=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        2.025     3.507    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=354, estimated)      1.680     5.283    processor/fetch/inst_bank/CLK
    RAMB36_X0Y16         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.882     6.165 r  processor/fetch/inst_bank/BRAM_reg/DOADO[9]
                         net (fo=4, estimated)        1.411     7.576    processor/fetch/inst_bank/fetch_inst[9]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.700 f  processor/fetch/inst_bank/nextDInst_reg[iType][0]_i_1/O
                         net (fo=1, estimated)        0.332     8.032    processor/decode/D[0]
    SLICE_X6Y82          LDPE (DToQ_ldpe_D_Q)         0.482     8.514 f  processor/decode/nextDInst_reg[iType][0]/Q
                         net (fo=2, estimated)        0.975     9.489    processor/decode/nextDInst_reg[iType_n_0_][0]
    SLICE_X6Y83          LUT5 (Prop_lut5_I0_O)        0.124     9.613 f  processor/decode/state[1]_i_2/O
                         net (fo=2, estimated)        0.885    10.498    processor/decode/state[1]_i_2_n_0
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.124    10.622 r  processor/decode/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.622    processor/decode/state[0]_i_1_n_0
    SLICE_X8Y83          FDRE                                         r  processor/decode/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.924    13.335    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=354, estimated)      1.517    14.943    processor/decode/CLK
    SLICE_X8Y83          FDRE                                         r  processor/decode/state_reg[0]/C
                         clock pessimism              0.274    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)        0.081    15.262    processor/decode/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 processor/exec/mem_bank/write_camera_4_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/camera_ram/BRAM_reg_4/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.982%)  route 0.130ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.854     1.103    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=354, estimated)      0.561     1.690    processor/exec/mem_bank/CLK
    SLICE_X9Y74          FDRE                                         r  processor/exec/mem_bank/write_camera_4_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.831 r  processor/exec/mem_bank/write_camera_4_reg[173]/Q
                         net (fo=2, estimated)        0.130     1.961    processor/exec/mem_bank/camera_ram/BRAM_reg_5_4[29]
    RAMB36_X0Y14         RAMB36E1                                     r  processor/exec/mem_bank/camera_ram/BRAM_reg_4/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        0.899     1.336    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=354, estimated)      0.872     2.237    processor/exec/mem_bank/camera_ram/CLK
    RAMB36_X0Y14         RAMB36E1                                     r  processor/exec/mem_bank/camera_ram/BRAM_reg_4/CLKARDCLK
                         clock pessimism             -0.491     1.747    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.155     1.902    processor/exec/mem_bank/camera_ram/BRAM_reg_4
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14     processor/exec/mem_bank/camera_ram/BRAM_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_divider
  To Clock:  clkfbout_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    eth_clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  ethclk_divider
  To Clock:  ethclk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethclk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    eth_clk_gen/clkout1_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  eth_clk_gen/mmcm_adv_inst/CLKOUT0



