`timescale 1ns / 1ps
module Test_Counter_3();

reg clk,in,rst_n;
wire [3:0] out_q1;
wire [3:0] out_q2;

counter_3 c (clk,in,rst_n,out_q1,out_q2);

initial fork
    clk = 1;
    in = 1;
    rst_n = 0;
    #3 rst_n = 1;
    forever #25 clk = ~clk;
join

endmodule
