Analysis & Synthesis report for tx_serial
Tue Jun 18 20:30:48 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |gerador_paridade
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 18 20:30:48 2019           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; tx_serial                                       ;
; Top-level Entity Name              ; gerador_paridade                                ;
; Family                             ; Cyclone IV GX                                   ;
; Total logic elements               ; 679                                             ;
;     Total combinational functions  ; 679                                             ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0                                               ;
; Total GXB Receiver Channel PMA     ; 0                                               ;
; Total GXB Transmitter Channel PCS  ; 0                                               ;
; Total GXB Transmitter Channel PMA  ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; gerador_paridade   ; tx_serial          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+---------+
; gerador_paridade.vhd             ; yes             ; User VHDL File  ; /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 10               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; cont[0]~231      ;
; Maximum fan-out          ; 49               ;
; Total fan-out            ; 1912             ;
; Average fan-out          ; 2.74             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+------------------+--------------+
; |gerador_paridade          ; 679 (679)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 10   ; 0            ; |gerador_paridade   ; gerador_paridade ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; cont[0]                                             ; cont[0]             ; yes                    ;
; cont[31]                                            ; cont[0]             ; yes                    ;
; cont[30]                                            ; cont[0]             ; yes                    ;
; cont[29]                                            ; cont[0]             ; yes                    ;
; cont[28]                                            ; cont[0]             ; yes                    ;
; cont[27]                                            ; cont[0]             ; yes                    ;
; cont[26]                                            ; cont[0]             ; yes                    ;
; cont[25]                                            ; cont[0]             ; yes                    ;
; cont[24]                                            ; cont[0]             ; yes                    ;
; cont[23]                                            ; cont[0]             ; yes                    ;
; cont[22]                                            ; cont[0]             ; yes                    ;
; cont[21]                                            ; cont[0]             ; yes                    ;
; cont[20]                                            ; cont[0]             ; yes                    ;
; cont[19]                                            ; cont[0]             ; yes                    ;
; cont[18]                                            ; cont[0]             ; yes                    ;
; cont[17]                                            ; cont[0]             ; yes                    ;
; cont[16]                                            ; cont[0]             ; yes                    ;
; cont[15]                                            ; cont[0]             ; yes                    ;
; cont[14]                                            ; cont[0]             ; yes                    ;
; cont[13]                                            ; cont[0]             ; yes                    ;
; cont[12]                                            ; cont[0]             ; yes                    ;
; cont[11]                                            ; cont[0]             ; yes                    ;
; cont[10]                                            ; cont[0]             ; yes                    ;
; cont[9]                                             ; cont[0]             ; yes                    ;
; cont[8]                                             ; cont[0]             ; yes                    ;
; cont[7]                                             ; cont[0]             ; yes                    ;
; cont[6]                                             ; cont[0]             ; yes                    ;
; cont[5]                                             ; cont[0]             ; yes                    ;
; cont[4]                                             ; cont[0]             ; yes                    ;
; cont[3]                                             ; cont[0]             ; yes                    ;
; cont[2]                                             ; cont[0]             ; yes                    ;
; cont[1]                                             ; cont[0]             ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |gerador_paridade|cont[16] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |gerador_paridade ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_lcell_comb ; 680                         ;
;     arith             ; 248                         ;
;         2 data inputs ; 248                         ;
;     normal            ; 432                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 291                         ;
;         4 data inputs ; 130                         ;
;                       ;                             ;
; Max LUT depth         ; 19.10                       ;
; Average LUT depth     ; 16.91                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Jun 18 20:30:34 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial -c tx_serial
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file gera_baudrate.vhd
    Info (12022): Found design unit 1: gera_baudrate-ifsc File: /home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd Line: 22
    Info (12023): Found entity 1: gera_baudrate File: /home/aluno/Projeto_Final_DLP1/gera_baudrate.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file entrada.vhd
    Info (12022): Found design unit 1: entrada-ifsc File: /home/aluno/Projeto_Final_DLP1/entrada.vhd Line: 31
    Info (12023): Found entity 1: entrada File: /home/aluno/Projeto_Final_DLP1/entrada.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conv_paralelo_serial.vhd
    Info (12022): Found design unit 1: conv_paralelo_serial-ifsc File: /home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd Line: 23
    Info (12023): Found entity 1: conv_paralelo_serial File: /home/aluno/Projeto_Final_DLP1/conv_paralelo_serial.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tx_serial.vhd
    Info (12022): Found design unit 1: tx_serial-ifsc File: /home/aluno/Projeto_Final_DLP1/tx_serial.vhd Line: 27
    Info (12023): Found entity 1: tx_serial File: /home/aluno/Projeto_Final_DLP1/tx_serial.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gerador_paridade.vhd
    Info (12022): Found design unit 1: gerador_paridade-gerador_paridade_v1 File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 19
    Info (12023): Found entity 1: gerador_paridade File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 5
Info (12127): Elaborating entity "gerador_paridade" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at gerador_paridade.vhd(23): inferring latch(es) for signal or variable "cont", which holds its previous value in one or more paths through the process File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 23
Info (10041): Inferred latch for "cont[0]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[1]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[2]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[3]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[4]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[5]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[6]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[7]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[8]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[9]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[10]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[11]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[12]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[13]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[14]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[15]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[16]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[17]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[18]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[19]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[20]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[21]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[22]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[23]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[24]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[25]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[26]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[27]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[28]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[29]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[30]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Info (10041): Inferred latch for "cont[31]" at gerador_paridade.vhd(28) File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
Warning (13012): Latch cont[0] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[31] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[30] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[29] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[28] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[27] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[26] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[25] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[24] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[23] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[22] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[21] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[20] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[19] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[18] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[17] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[16] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[15] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[14] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[13] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[12] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[11] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[10] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[9] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[8] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[7] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[6] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[5] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[4] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[3] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[2] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Warning (13012): Latch cont[1] has unsafe behavior File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal entrada[7] File: /home/aluno/Projeto_Final_DLP1/gerador_paridade.vhd Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 689 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 679 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 1355 megabytes
    Info: Processing ended: Tue Jun 18 20:30:48 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:26


