/******************************************************************************
*  Generated by PSoC Designer 5.3.2710
******************************************************************************/
#include <m8c.h>
// ADC_In address and mask defines
#pragma	ioport	ADC_In_Data_ADDR:	0x0
BYTE			ADC_In_Data_ADDR;
#pragma	ioport	ADC_In_DriveMode_0_ADDR:	0x100
BYTE			ADC_In_DriveMode_0_ADDR;
#pragma	ioport	ADC_In_DriveMode_1_ADDR:	0x101
BYTE			ADC_In_DriveMode_1_ADDR;
#pragma	ioport	ADC_In_DriveMode_2_ADDR:	0x3
BYTE			ADC_In_DriveMode_2_ADDR;
#pragma	ioport	ADC_In_GlobalSelect_ADDR:	0x2
BYTE			ADC_In_GlobalSelect_ADDR;
#pragma	ioport	ADC_In_IntCtrl_0_ADDR:	0x102
BYTE			ADC_In_IntCtrl_0_ADDR;
#pragma	ioport	ADC_In_IntCtrl_1_ADDR:	0x103
BYTE			ADC_In_IntCtrl_1_ADDR;
#pragma	ioport	ADC_In_IntEn_ADDR:	0x1
BYTE			ADC_In_IntEn_ADDR;
#define ADC_In_MASK 0x4
// PWM_Out address and mask defines
#pragma	ioport	PWM_Out_Data_ADDR:	0x0
BYTE			PWM_Out_Data_ADDR;
#pragma	ioport	PWM_Out_DriveMode_0_ADDR:	0x100
BYTE			PWM_Out_DriveMode_0_ADDR;
#pragma	ioport	PWM_Out_DriveMode_1_ADDR:	0x101
BYTE			PWM_Out_DriveMode_1_ADDR;
#pragma	ioport	PWM_Out_DriveMode_2_ADDR:	0x3
BYTE			PWM_Out_DriveMode_2_ADDR;
#pragma	ioport	PWM_Out_GlobalSelect_ADDR:	0x2
BYTE			PWM_Out_GlobalSelect_ADDR;
#pragma	ioport	PWM_Out_IntCtrl_0_ADDR:	0x102
BYTE			PWM_Out_IntCtrl_0_ADDR;
#pragma	ioport	PWM_Out_IntCtrl_1_ADDR:	0x103
BYTE			PWM_Out_IntCtrl_1_ADDR;
#pragma	ioport	PWM_Out_IntEn_ADDR:	0x1
BYTE			PWM_Out_IntEn_ADDR;
#define PWM_Out_MASK 0x20
// EzI2CsSDA address and mask defines
#pragma	ioport	EzI2CsSDA_Data_ADDR:	0x4
BYTE			EzI2CsSDA_Data_ADDR;
#pragma	ioport	EzI2CsSDA_DriveMode_0_ADDR:	0x104
BYTE			EzI2CsSDA_DriveMode_0_ADDR;
#pragma	ioport	EzI2CsSDA_DriveMode_1_ADDR:	0x105
BYTE			EzI2CsSDA_DriveMode_1_ADDR;
#pragma	ioport	EzI2CsSDA_DriveMode_2_ADDR:	0x7
BYTE			EzI2CsSDA_DriveMode_2_ADDR;
#pragma	ioport	EzI2CsSDA_GlobalSelect_ADDR:	0x6
BYTE			EzI2CsSDA_GlobalSelect_ADDR;
#pragma	ioport	EzI2CsSDA_IntCtrl_0_ADDR:	0x106
BYTE			EzI2CsSDA_IntCtrl_0_ADDR;
#pragma	ioport	EzI2CsSDA_IntCtrl_1_ADDR:	0x107
BYTE			EzI2CsSDA_IntCtrl_1_ADDR;
#pragma	ioport	EzI2CsSDA_IntEn_ADDR:	0x5
BYTE			EzI2CsSDA_IntEn_ADDR;
#define EzI2CsSDA_MASK 0x1
// EzI2CsSCL address and mask defines
#pragma	ioport	EzI2CsSCL_Data_ADDR:	0x4
BYTE			EzI2CsSCL_Data_ADDR;
#pragma	ioport	EzI2CsSCL_DriveMode_0_ADDR:	0x104
BYTE			EzI2CsSCL_DriveMode_0_ADDR;
#pragma	ioport	EzI2CsSCL_DriveMode_1_ADDR:	0x105
BYTE			EzI2CsSCL_DriveMode_1_ADDR;
#pragma	ioport	EzI2CsSCL_DriveMode_2_ADDR:	0x7
BYTE			EzI2CsSCL_DriveMode_2_ADDR;
#pragma	ioport	EzI2CsSCL_GlobalSelect_ADDR:	0x6
BYTE			EzI2CsSCL_GlobalSelect_ADDR;
#pragma	ioport	EzI2CsSCL_IntCtrl_0_ADDR:	0x106
BYTE			EzI2CsSCL_IntCtrl_0_ADDR;
#pragma	ioport	EzI2CsSCL_IntCtrl_1_ADDR:	0x107
BYTE			EzI2CsSCL_IntCtrl_1_ADDR;
#pragma	ioport	EzI2CsSCL_IntEn_ADDR:	0x5
BYTE			EzI2CsSCL_IntEn_ADDR;
#define EzI2CsSCL_MASK 0x2
