
CAR.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000010  00800100  0000220c  000022a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000220c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000109  00800110  00800110  000022b0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000022b0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000022e0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b0  00000000  00000000  0000231c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007015  00000000  00000000  000024cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000010e9  00000000  00000000  000094e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001e4e  00000000  00000000  0000a5ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004b8  00000000  00000000  0000c418  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000162b  00000000  00000000  0000c8d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002bff  00000000  00000000  0000defb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000160  00000000  00000000  00010afa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	90 c2       	rjmp	.+1312   	; 0x522 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 e1 0b 	jmp	0x17c2	; 0x17c2 <__vector_1>
       8:	0c 94 2a 0c 	jmp	0x1854	; 0x1854 <__vector_2>
       c:	0c 94 73 0c 	jmp	0x18e6	; 0x18e6 <__vector_3>
      10:	0c 94 bc 0c 	jmp	0x1978	; 0x1978 <__vector_4>
      14:	a4 c2       	rjmp	.+1352   	; 0x55e <__bad_interrupt>
      16:	00 00       	nop
      18:	a2 c2       	rjmp	.+1348   	; 0x55e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	a0 c2       	rjmp	.+1344   	; 0x55e <__bad_interrupt>
      1e:	00 00       	nop
      20:	9e c2       	rjmp	.+1340   	; 0x55e <__bad_interrupt>
      22:	00 00       	nop
      24:	9c c2       	rjmp	.+1336   	; 0x55e <__bad_interrupt>
      26:	00 00       	nop
      28:	0c 94 62 0b 	jmp	0x16c4	; 0x16c4 <__vector_10>
      2c:	98 c2       	rjmp	.+1328   	; 0x55e <__bad_interrupt>
      2e:	00 00       	nop
      30:	96 c2       	rjmp	.+1324   	; 0x55e <__bad_interrupt>
      32:	00 00       	nop
      34:	94 c2       	rjmp	.+1320   	; 0x55e <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 89 0b 	jmp	0x1712	; 0x1712 <__vector_14>
      3c:	90 c2       	rjmp	.+1312   	; 0x55e <__bad_interrupt>
      3e:	00 00       	nop
      40:	0c 94 9c 0a 	jmp	0x1538	; 0x1538 <__vector_16>
      44:	8c c2       	rjmp	.+1304   	; 0x55e <__bad_interrupt>
      46:	00 00       	nop
      48:	9d c5       	rjmp	.+2874   	; 0xb84 <__vector_18>
      4a:	00 00       	nop
      4c:	73 c5       	rjmp	.+2790   	; 0xb34 <__vector_19>
      4e:	00 00       	nop
      50:	86 c2       	rjmp	.+1292   	; 0x55e <__bad_interrupt>
      52:	00 00       	nop
      54:	84 c2       	rjmp	.+1288   	; 0x55e <__bad_interrupt>
      56:	00 00       	nop
      58:	82 c2       	rjmp	.+1284   	; 0x55e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	80 c2       	rjmp	.+1280   	; 0x55e <__bad_interrupt>
      5e:	00 00       	nop
      60:	7e c2       	rjmp	.+1276   	; 0x55e <__bad_interrupt>
      62:	00 00       	nop
      64:	7c c2       	rjmp	.+1272   	; 0x55e <__bad_interrupt>
      66:	00 00       	nop
      68:	7a c2       	rjmp	.+1268   	; 0x55e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	78 c2       	rjmp	.+1264   	; 0x55e <__bad_interrupt>
      6e:	00 00       	nop
      70:	76 c2       	rjmp	.+1260   	; 0x55e <__bad_interrupt>
      72:	00 00       	nop
      74:	0c 94 ae 0b 	jmp	0x175c	; 0x175c <__vector_29>
      78:	72 c2       	rjmp	.+1252   	; 0x55e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	70 c2       	rjmp	.+1248   	; 0x55e <__bad_interrupt>
      7e:	00 00       	nop
      80:	6e c2       	rjmp	.+1244   	; 0x55e <__bad_interrupt>
      82:	00 00       	nop
      84:	6c c2       	rjmp	.+1240   	; 0x55e <__bad_interrupt>
      86:	00 00       	nop
      88:	6a c2       	rjmp	.+1236   	; 0x55e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	7a 06       	cpc	r7, r26
      8e:	da 06       	cpc	r13, r26
      90:	e2 06       	cpc	r14, r18
      92:	e6 06       	cpc	r14, r22
      94:	e8 06       	cpc	r14, r24
      96:	ea 06       	cpc	r14, r26
      98:	ec 06       	cpc	r14, r28
      9a:	ee 06       	cpc	r14, r30
      9c:	f0 06       	cpc	r15, r16
      9e:	f2 06       	cpc	r15, r18
      a0:	06 07       	cpc	r16, r22
      a2:	1a 07       	cpc	r17, r26
      a4:	30 07       	cpc	r19, r16
      a6:	46 07       	cpc	r20, r22
      a8:	4f 07       	cpc	r20, r31
      aa:	58 07       	cpc	r21, r24
      ac:	61 07       	cpc	r22, r17
      ae:	67 07       	cpc	r22, r23
      b0:	70 07       	cpc	r23, r16
      b2:	79 07       	cpc	r23, r25
      b4:	82 07       	cpc	r24, r18

000000b6 <__trampolines_end>:
      b6:	00 40       	sbci	r16, 0x00	; 0
      b8:	7a 10       	cpse	r7, r10
      ba:	f3 5a       	subi	r31, 0xA3	; 163
      bc:	00 a0       	ldd	r0, Z+32	; 0x20
      be:	72 4e       	sbci	r23, 0xE2	; 226
      c0:	18 09       	sbc	r17, r8
      c2:	00 10       	cpse	r0, r0
      c4:	a5 d4       	rcall	.+2378   	; 0xa10 <main+0x468>
      c6:	e8 00       	.word	0x00e8	; ????
      c8:	00 e8       	ldi	r16, 0x80	; 128
      ca:	76 48       	sbci	r23, 0x86	; 134
      cc:	17 00       	.word	0x0017	; ????
      ce:	00 e4       	ldi	r16, 0x40	; 64
      d0:	0b 54       	subi	r16, 0x4B	; 75
      d2:	02 00       	.word	0x0002	; ????
      d4:	00 ca       	rjmp	.-3072   	; 0xfffff4d6 <__eeprom_end+0xff7ef4d6>
      d6:	9a 3b       	cpi	r25, 0xBA	; 186
      d8:	00 00       	nop
      da:	00 e1       	ldi	r16, 0x10	; 16
      dc:	f5 05       	cpc	r31, r5
      de:	00 00       	nop
      e0:	80 96       	adiw	r24, 0x20	; 32
      e2:	98 00       	.word	0x0098	; ????
      e4:	00 00       	nop
      e6:	40 42       	sbci	r20, 0x20	; 32
      e8:	0f 00       	.word	0x000f	; ????
      ea:	00 00       	nop
      ec:	a0 86       	std	Z+8, r10	; 0x08
      ee:	01 00       	.word	0x0001	; ????
      f0:	00 00       	nop
      f2:	10 27       	eor	r17, r16
      f4:	00 00       	nop
      f6:	00 00       	nop
      f8:	e8 03       	fmulsu	r22, r16
      fa:	00 00       	nop
      fc:	00 00       	nop
      fe:	64 00       	.word	0x0064	; ????
     100:	00 00       	nop
     102:	00 00       	nop
     104:	0a 00       	.word	0x000a	; ????
     106:	00 00       	nop
     108:	00 00       	nop
     10a:	01 00       	.word	0x0001	; ????
     10c:	00 00       	nop
     10e:	00 00       	nop
     110:	2c 76       	andi	r18, 0x6C	; 108
     112:	d8 88       	ldd	r13, Y+16	; 0x10
     114:	dc 67       	ori	r29, 0x7C	; 124
     116:	4f 08       	sbc	r4, r15
     118:	23 df       	rcall	.-442    	; 0xffffff60 <__eeprom_end+0xff7eff60>
     11a:	c1 df       	rcall	.-126    	; 0x9e <__SREG__+0x5f>
     11c:	ae 59       	subi	r26, 0x9E	; 158
     11e:	e1 b1       	in	r30, 0x01	; 1
     120:	b7 96       	adiw	r30, 0x27	; 39
     122:	e5 e3       	ldi	r30, 0x35	; 53
     124:	e4 53       	subi	r30, 0x34	; 52
     126:	c6 3a       	cpi	r28, 0xA6	; 166
     128:	e6 51       	subi	r30, 0x16	; 22
     12a:	99 76       	andi	r25, 0x69	; 105
     12c:	96 e8       	ldi	r25, 0x86	; 134
     12e:	e6 c2       	rjmp	.+1484   	; 0x6fc <main+0x154>
     130:	84 26       	eor	r8, r20
     132:	eb 89       	ldd	r30, Y+19	; 0x13
     134:	8c 9b       	sbis	0x11, 4	; 17
     136:	62 ed       	ldi	r22, 0xD2	; 210
     138:	40 7c       	andi	r20, 0xC0	; 192
     13a:	6f fc       	.word	0xfc6f	; ????
     13c:	ef bc       	out	0x2f, r14	; 47
     13e:	9c 9f       	mul	r25, r28
     140:	40 f2       	brcs	.-112    	; 0xd2 <__trampolines_end+0x1c>
     142:	ba a5       	ldd	r27, Y+42	; 0x2a
     144:	6f a5       	ldd	r22, Y+47	; 0x2f
     146:	f4 90       	lpm	r15, Z
     148:	05 5a       	subi	r16, 0xA5	; 165
     14a:	2a f7       	brpl	.-54     	; 0x116 <__trampolines_end+0x60>
     14c:	5c 93       	st	X, r21
     14e:	6b 6c       	ori	r22, 0xCB	; 203
     150:	f9 67       	ori	r31, 0x79	; 121
     152:	6d c1       	rjmp	.+730    	; 0x42e <Variable17+0x4>
     154:	1b fc       	.word	0xfc1b	; ????
     156:	e0 e4       	ldi	r30, 0x40	; 64
     158:	0d 47       	sbci	r16, 0x7D	; 125
     15a:	fe f5       	brtc	.+126    	; 0x1da <InputStringPointers+0x2a>
     15c:	20 e6       	ldi	r18, 0x60	; 96
     15e:	b5 00       	.word	0x00b5	; ????
     160:	d0 ed       	ldi	r29, 0xD0	; 208
     162:	90 2e       	mov	r9, r16
     164:	03 00       	.word	0x0003	; ????
     166:	94 35       	cpi	r25, 0x54	; 84
     168:	77 05       	cpc	r23, r7
     16a:	00 80       	ld	r0, Z
     16c:	84 1e       	adc	r8, r20
     16e:	08 00       	.word	0x0008	; ????
     170:	00 20       	and	r0, r0
     172:	4e 0a       	sbc	r4, r30
     174:	00 00       	nop
     176:	00 c8       	rjmp	.-4096   	; 0xfffff178 <__eeprom_end+0xff7ef178>
     178:	0c 33       	cpi	r16, 0x3C	; 60
     17a:	33 33       	cpi	r19, 0x33	; 51
     17c:	33 0f       	add	r19, r19
     17e:	98 6e       	ori	r25, 0xE8	; 232
     180:	12 83       	std	Z+2, r17	; 0x02
     182:	11 41       	sbci	r17, 0x11	; 17
     184:	ef 8d       	ldd	r30, Y+31	; 0x1f
     186:	21 14       	cp	r2, r1
     188:	89 3b       	cpi	r24, 0xB9	; 185
     18a:	e6 55       	subi	r30, 0x56	; 86
     18c:	16 cf       	rjmp	.-468    	; 0xffffffba <__eeprom_end+0xff7effba>
     18e:	fe e6       	ldi	r31, 0x6E	; 110
     190:	db 18       	sub	r13, r11
     192:	d1 84       	ldd	r13, Z+9	; 0x09
     194:	4b 38       	cpi	r20, 0x8B	; 139
     196:	1b f7       	brvc	.-58     	; 0x15e <__trampolines_end+0xa8>
     198:	7c 1d       	adc	r23, r12
     19a:	90 1d       	adc	r25, r0
     19c:	a4 bb       	out	0x14, r26	; 20
     19e:	e4 24       	eor	r14, r4
     1a0:	20 32       	cpi	r18, 0x20	; 32
     1a2:	84 72       	andi	r24, 0x24	; 36
     1a4:	5e 22       	and	r5, r30
     1a6:	81 00       	.word	0x0081	; ????
     1a8:	c9 f1       	breq	.+114    	; 0x21c <InputString20+0xd>
     1aa:	24 ec       	ldi	r18, 0xC4	; 196
     1ac:	a1 e5       	ldi	r26, 0x51	; 81
     1ae:	3d 27       	eor	r19, r29

000001b0 <InputStringPointers>:
     1b0:	af 03 9b 03 86 03 75 03 62 03 52 03 40 03 2e 03     ......u.b.R.@...
     1c0:	1a 03 05 03 ee 02 d8 02 c0 02 a7 02 8e 02 75 02     ..............u.
     1d0:	5b 02 48 02 35 02 22 02 0f 02 00 02 f2 01 e0 01     [.H.5.".........

000001e0 <InputString23>:
     1e0:	73 65 74 53 74 65 65 72 69 6e 67 41 73 73 69 73     setSteeringAssis
     1f0:	74 00                                               t.

000001f2 <InputString22>:
     1f2:	73 65 74 56 65 6e 74 73 4c 65 76 65 6c 00           setVentsLevel.

00000200 <InputString21>:
     200:	73 65 74 4c 69 67 68 74 73 4c 65 76 65 6c 00        setLightsLevel.

0000020f <InputString20>:
     20f:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     21f:	68 34 00                                            h4.

00000222 <InputString19>:
     222:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     232:	68 33 00                                            h3.

00000235 <InputString18>:
     235:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     245:	68 32 00                                            h2.

00000248 <InputString17>:
     248:	61 63 74 69 76 61 74 65 44 6f 6f 72 4c 61 74 63     activateDoorLatc
     258:	68 31 00                                            h1.

0000025b <InputString16>:
     25b:	64 65 61 63 74 69 76 61 74 65 57 69 6e 64 73 68     deactivateWindsh
     26b:	69 65 6c 64 57 69 70 65 72 00                       ieldWiper.

00000275 <InputString15>:
     275:	61 63 74 69 76 61 74 65 57 69 6e 64 73 68 69 65     activateWindshie
     285:	6c 64 57 69 70 65 72 33 00                          ldWiper3.

0000028e <InputString14>:
     28e:	61 63 74 69 76 61 74 65 57 69 6e 64 73 68 69 65     activateWindshie
     29e:	6c 64 57 69 70 65 72 32 00                          ldWiper2.

000002a7 <InputString13>:
     2a7:	61 63 74 69 76 61 74 65 57 69 6e 64 73 68 69 65     activateWindshie
     2b7:	6c 64 57 69 70 65 72 31 00                          ldWiper1.

000002c0 <InputString12>:
     2c0:	61 63 74 69 76 61 74 65 52 69 67 68 74 57 69 6e     activateRightWin
     2d0:	64 6f 77 44 6f 77 6e 00                             dowDown.

000002d8 <InputString11>:
     2d8:	61 63 74 69 76 61 74 65 52 69 67 68 74 57 69 6e     activateRightWin
     2e8:	64 6f 77 55 70 00                                   dowUp.

000002ee <InputString10>:
     2ee:	61 63 74 69 76 61 74 65 4c 65 66 74 57 69 6e 64     activateLeftWind
     2fe:	6f 77 44 6f 77 6e 00                                owDown.

00000305 <InputString9>:
     305:	61 63 74 69 76 61 74 65 4c 65 66 74 57 69 6e 64     activateLeftWind
     315:	6f 77 55 70 00                                      owUp.

0000031a <InputString8>:
     31a:	64 65 61 63 74 69 76 61 74 65 46 75 74 75 72 65     deactivateFuture
     32a:	55 73 65 00                                         Use.

0000032e <InputString7>:
     32e:	61 63 74 69 76 61 74 65 46 75 74 75 72 65 55 73     activateFutureUs
     33e:	65 00                                               e.

00000340 <InputString6>:
     340:	64 65 61 63 74 69 76 61 74 65 4c 6f 77 42 65 61     deactivateLowBea
     350:	6d 00                                               m.

00000352 <InputString5>:
     352:	61 63 74 69 76 61 74 65 4c 6f 77 42 65 61 6d 00     activateLowBeam.

00000362 <InputString4>:
     362:	64 65 61 63 74 69 76 61 74 65 48 69 67 68 42 65     deactivateHighBe
     372:	61 6d 00                                            am.

00000375 <InputString3>:
     375:	61 63 74 69 76 61 74 65 48 69 67 68 42 65 61 6d     activateHighBeam
	...

00000386 <InputString2>:
     386:	73 65 74 49 6e 74 65 72 69 6f 72 4c 69 67 68 74     setInteriorLight
     396:	73 4f 66 66 00                                      sOff.

0000039b <InputString1>:
     39b:	73 65 74 49 6e 74 65 72 69 6f 72 4c 69 67 68 74     setInteriorLight
     3ab:	73 4f 6e 00                                         sOn.

000003af <InputString0>:
     3af:	67 65 74 00                                         get.

000003b3 <VariablePointers>:
     3b3:	1a 05 12 05 0a 05 02 05 fa 04 f3 04 eb 04 d9 04     ................
     3c3:	c6 04 b5 04 a3 04 9c 04 88 04 74 04 60 04 4c 04     ..........t.`.L.
     3d3:	43 04 2a 04 19 04 13 04 0d 04 07 04 01 04 fb 03     C.*.............
     3e3:	f5 03 ef 03 e9 03                                   ......

000003e9 <Variable26>:
     3e9:	41 44 43 37 3a 00                                   ADC7:.

000003ef <Variable25>:
     3ef:	41 44 43 36 3a 00                                   ADC6:.

000003f5 <Variable24>:
     3f5:	41 44 43 35 3a 00                                   ADC5:.

000003fb <Variable23>:
     3fb:	41 44 43 34 3a 00                                   ADC4:.

00000401 <Variable22>:
     401:	41 44 43 33 3a 00                                   ADC3:.

00000407 <Variable21>:
     407:	41 44 43 32 3a 00                                   ADC2:.

0000040d <Variable20>:
     40d:	41 44 43 31 3a 00                                   ADC1:.

00000413 <Variable19>:
     413:	68 6f 72 6e 3a 00                                   horn:.

00000419 <Variable18>:
     419:	73 74 65 65 72 69 6e 67 5f 61 73 73 69 73 74 3a     steering_assist:
	...

0000042a <Variable17>:
     42a:	73 74 65 65 72 69 6e 67 5f 77 68 65 65 6c 5f 70     steering_wheel_p
     43a:	6f 73 69 74 69 6f 6e 3a 00                          osition:.

00000443 <Variable16>:
     443:	62 61 74 74 65 72 79 3a 00                          battery:.

0000044c <Variable15>:
     44c:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     45c:	52 44 3a 00                                         RD:.

00000460 <Variable14>:
     460:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     470:	52 55 3a 00                                         RU:.

00000474 <Variable13>:
     474:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     484:	4c 44 3a 00                                         LD:.

00000488 <Variable12>:
     488:	70 6f 77 65 72 5f 77 69 6e 64 73 68 69 65 6c 64     power_windshield
     498:	4c 55 3a 00                                         LU:.

0000049c <Variable11>:
     49c:	76 65 6e 74 73 3a 00                                vents:.

000004a3 <Variable10>:
     4a3:	77 69 6e 64 73 68 69 65 6c 64 5f 77 69 70 65 72     windshield_wiper
     4b3:	3a 00                                               :.

000004b5 <Variable9>:
     4b5:	69 6e 74 65 72 69 6f 72 5f 6c 69 67 68 74 73 3a     interior_lights:
	...

000004c6 <Variable8>:
     4c6:	72 69 67 68 74 5f 74 75 72 6e 5f 73 69 67 6e 61     right_turn_signa
     4d6:	6c 3a 00                                            l:.

000004d9 <Variable7>:
     4d9:	6c 65 66 74 5f 74 75 72 6e 5f 73 69 67 6e 61 6c     left_turn_signal
     4e9:	3a 00                                               :.

000004eb <Variable6>:
     4eb:	68 61 7a 61 72 64 3a 00                             hazard:.

000004f3 <Variable5>:
     4f3:	62 72 61 6b 65 3a 00                                brake:.

000004fa <Variable4>:
     4fa:	77 68 65 65 6c 34 3a 00                             wheel4:.

00000502 <Variable3>:
     502:	77 68 65 65 6c 33 3a 00                             wheel3:.

0000050a <Variable2>:
     50a:	77 68 65 65 6c 32 3a 00                             wheel2:.

00000512 <Variable1>:
     512:	77 68 65 65 6c 31 3a 00                             wheel1:.

0000051a <Variable0>:
     51a:	63 61 72 5f 6f 6e 3a 00                             car_on:.

00000522 <__ctors_end>:
     522:	11 24       	eor	r1, r1
     524:	1f be       	out	0x3f, r1	; 63
     526:	cf ef       	ldi	r28, 0xFF	; 255
     528:	d0 e1       	ldi	r29, 0x10	; 16
     52a:	de bf       	out	0x3e, r29	; 62
     52c:	cd bf       	out	0x3d, r28	; 61

0000052e <__do_copy_data>:
     52e:	11 e0       	ldi	r17, 0x01	; 1
     530:	a0 e0       	ldi	r26, 0x00	; 0
     532:	b1 e0       	ldi	r27, 0x01	; 1
     534:	ec e0       	ldi	r30, 0x0C	; 12
     536:	f2 e2       	ldi	r31, 0x22	; 34
     538:	00 e0       	ldi	r16, 0x00	; 0
     53a:	0b bf       	out	0x3b, r16	; 59
     53c:	02 c0       	rjmp	.+4      	; 0x542 <__do_copy_data+0x14>
     53e:	07 90       	elpm	r0, Z+
     540:	0d 92       	st	X+, r0
     542:	a0 31       	cpi	r26, 0x10	; 16
     544:	b1 07       	cpc	r27, r17
     546:	d9 f7       	brne	.-10     	; 0x53e <__do_copy_data+0x10>

00000548 <__do_clear_bss>:
     548:	22 e0       	ldi	r18, 0x02	; 2
     54a:	a0 e1       	ldi	r26, 0x10	; 16
     54c:	b1 e0       	ldi	r27, 0x01	; 1
     54e:	01 c0       	rjmp	.+2      	; 0x552 <.do_clear_bss_start>

00000550 <.do_clear_bss_loop>:
     550:	1d 92       	st	X+, r1

00000552 <.do_clear_bss_start>:
     552:	a9 31       	cpi	r26, 0x19	; 25
     554:	b2 07       	cpc	r27, r18
     556:	e1 f7       	brne	.-8      	; 0x550 <.do_clear_bss_loop>
     558:	27 d0       	rcall	.+78     	; 0x5a8 <main>
     55a:	0c 94 04 11 	jmp	0x2208	; 0x2208 <_exit>

0000055e <__bad_interrupt>:
     55e:	50 cd       	rjmp	.-1376   	; 0x0 <__vectors>

00000560 <ADC_Init>:
	//ADEN: ADC Enable
	//ADSC: ADC Start Conversion
	//ADIE: ADC Interrupt Enable
	//ADPS2:0: ADC Prescaller Select Bits (Division Factor=128)
	//ADMUX |=(1<<REFS0); //AVCC — ref		
	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
     560:	87 e8       	ldi	r24, 0x87	; 135
     562:	86 b9       	out	0x06, r24	; 6
     564:	08 95       	ret

00000566 <read_adc>:
}


unsigned int read_adc(unsigned char adc_input)
{
	ADMUX=adc_input | (1<<REFS0);
     566:	80 64       	ori	r24, 0x40	; 64
     568:	87 b9       	out	0x07, r24	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     56a:	85 e3       	ldi	r24, 0x35	; 53
     56c:	8a 95       	dec	r24
     56e:	f1 f7       	brne	.-4      	; 0x56c <read_adc+0x6>
     570:	00 00       	nop
	// Delay needed for the stabilization of the ADC input voltage
	_delay_us(10);
	// Start the AD conversion
	ADCSRA|=(1<<ADSC);
     572:	36 9a       	sbi	0x06, 6	; 6
	// Wait for the AD conversion to complete
	while ((ADCSRA & (1<<ADIF))==0);
     574:	34 9b       	sbis	0x06, 4	; 6
     576:	fe cf       	rjmp	.-4      	; 0x574 <read_adc+0xe>
	ADCSRA|=(1<<ADIF);
     578:	34 9a       	sbi	0x06, 4	; 6
	return ADCW;
     57a:	84 b1       	in	r24, 0x04	; 4
     57c:	95 b1       	in	r25, 0x05	; 5
}
     57e:	08 95       	ret

00000580 <read_adc_volt>:

// Read the AD conversion result
float read_adc_volt(unsigned char adc_input)
{
	float out_adc = (float) read_adc(adc_input) * 0.0048828125 * 4.745;
     580:	f2 df       	rcall	.-28     	; 0x566 <read_adc>
	return out_adc;
     582:	bc 01       	movw	r22, r24
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <__floatunsisf>
     58c:	20 e0       	ldi	r18, 0x00	; 0
     58e:	30 e0       	ldi	r19, 0x00	; 0
     590:	40 ea       	ldi	r20, 0xA0	; 160
     592:	5b e3       	ldi	r21, 0x3B	; 59
     594:	0e 94 42 0d 	call	0x1a84	; 0x1a84 <__mulsf3>
     598:	2a e0       	ldi	r18, 0x0A	; 10
     59a:	37 ed       	ldi	r19, 0xD7	; 215
     59c:	47 e9       	ldi	r20, 0x97	; 151
     59e:	50 e4       	ldi	r21, 0x40	; 64
     5a0:	0c 94 42 0d 	jmp	0x1a84	; 0x1a84 <__mulsf3>

000005a4 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     5a4:	a9 c6       	rjmp	.+3410   	; 0x12f8 <system_init>
     5a6:	08 95       	ret

000005a8 <main>:
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
	uint16_t delay_meas = 30000;
	unsigned char control_Steering = 1;
	
	atmel_start_init();
     5a8:	fd df       	rcall	.-6      	; 0x5a4 <atmel_start_init>
	PWM3_set_level(1);	//setLightsLevel 100%
	ADC_Init();
     5aa:	c7 9a       	sbi	0x18, 7	; 24
	serial_init();
     5ac:	d9 df       	rcall	.-78     	; 0x560 <ADC_Init>
     5ae:	21 d3       	rcall	.+1602   	; 0xbf2 <serial_init>
	timers_init();
     5b0:	7e d7       	rcall	.+3836   	; 0x14ae <timers_init>
     5b2:	4d e7       	ldi	r20, 0x7D	; 125
	MCP41x_Init(100000,125);  //MCP41x_Init(max value of digital pot in ohm "10k, 50 k, 100 k" , RW "Wiper Resistance" for the value in ohm see datasheet )
     5b4:	60 ea       	ldi	r22, 0xA0	; 160
     5b6:	76 e8       	ldi	r23, 0x86	; 134
     5b8:	81 e0       	ldi	r24, 0x01	; 1
     5ba:	90 e0       	ldi	r25, 0x00	; 0
     5bc:	62 d2       	rcall	.+1220   	; 0xa82 <MCP41x_Init>
     5be:	41 e0       	ldi	r20, 0x01	; 1
	MCP41x_Set_Vlaue(50000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
     5c0:	60 e5       	ldi	r22, 0x50	; 80
     5c2:	73 ec       	ldi	r23, 0xC3	; 195
     5c4:	80 e0       	ldi	r24, 0x00	; 0
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	68 d2       	rcall	.+1232   	; 0xa9a <MCP41x_Set_Vlaue>
     5ca:	81 e0       	ldi	r24, 0x01	; 1
	car_data[0] = 1;	//car_on
     5cc:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <car_data>
     5d0:	c5 9a       	sbi	0x18, 5	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     5d2:	c7 9a       	sbi	0x18, 7	; 24
     5d4:	78 94       	sei
	//PORTE_set_pin_dir(5, PORT_DIR_OUT);
	//PORTE_set_pin_dir(6, PORT_DIR_OUT);
	//PORTE_set_pin_level(5, true);
	//PORTE_set_pin_level(6, true);
	
	sei();
     5d6:	99 24       	eor	r9, r9
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
	uint16_t delay_meas = 30000;
	unsigned char control_Steering = 1;
     5d8:	93 94       	inc	r9
     5da:	0f 2e       	mov	r0, r31
int main(void)
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
	uint16_t delay_meas = 30000;
     5dc:	f0 e3       	ldi	r31, 0x30	; 48
     5de:	ef 2e       	mov	r14, r31
     5e0:	f5 e7       	ldi	r31, 0x75	; 117
     5e2:	ff 2e       	mov	r15, r31
     5e4:	f0 2d       	mov	r31, r0
     5e6:	61 2c       	mov	r6, r1

int main(void)
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
	unsigned char right_turn_mem = 0;
     5e8:	81 2c       	mov	r8, r1
#define  pulse_time_code 188 //pulse_time_code = pulse_time (ms) / 0.025 for Steering power assist

int main(void)
{
/* Initializes MCU, drivers and middleware */
	unsigned char left_turn_mem = 0;
     5ea:	0f 2e       	mov	r0, r31
				car_data[8] = 0;
				LRT_periods = 15;
			}
		}
		else if (SENS2_get_level() == 0 && RT_delay == 0) { // Right turn signal
			RT_delay = 18; //288 ms
     5ec:	f2 e1       	ldi	r31, 0x12	; 18
     5ee:	af 2e       	mov	r10, r31
     5f0:	f0 2d       	mov	r31, r0
     5f2:	c6 e0       	ldi	r28, 0x06	; 6
			if (TCCR0 == 0) timer0_init();
			
			if (car_data[8]) {
     5f4:	d2 e0       	ldi	r29, 0x02	; 2
     5f6:	bb 24       	eor	r11, r11
				RT_set_level (0);
				LRT_periods = 0;
				right_turn_mem = 0;
			}
			else {
				car_data[8] = 1;
     5f8:	b3 94       	inc	r11
     5fa:	0f 2e       	mov	r0, r31
				LT_set_level (0);
				RT_set_level (1);
				car_data[7] = 0;
				LRT_periods = 15;
     5fc:	ff e0       	ldi	r31, 0x0F	; 15
     5fe:	7f 2e       	mov	r7, r31
     600:	f0 2d       	mov	r31, r0
     602:	0f 2e       	mov	r0, r31
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     604:	f3 e6       	ldi	r31, 0x63	; 99
     606:	cf 2e       	mov	r12, r31
     608:	d1 2c       	mov	r13, r1
     60a:	f0 2d       	mov	r31, r0
     60c:	05 e6       	ldi	r16, 0x65	; 101
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     60e:	10 e0       	ldi	r17, 0x00	; 0
     610:	0f 2e       	mov	r0, r31
			car_data[12] = 0;
		}
		else if (SENS8_get_level() == 0 && SENS7_get_level() && LW_INH_get_level() == 0) {	//LW DOWN ON
			if (SENS6_get_level() == 0){		//Right wight
				DRV32_set_level(1);		//activateDoorLatch2
				L2_periods = 31;		//500 ms
     612:	ff e1       	ldi	r31, 0x1F	; 31
     614:	5f 2e       	mov	r5, r31
     616:	f0 2d       	mov	r31, r0
     618:	0d c0       	rjmp	.+26     	; 0x634 <main+0x8c>
     61a:	0f 2e       	mov	r0, r31
					Wheel1_Value = 0;
					control_Steering = 0;
					MCP41x_Set_Vlaue(10000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
				}
			}
			delay_meas = 30000;
     61c:	f0 e3       	ldi	r31, 0x30	; 48
     61e:	ef 2e       	mov	r14, r31
     620:	f5 e7       	ldi	r31, 0x75	; 117
     622:	ff 2e       	mov	r15, r31
     624:	f0 2d       	mov	r31, r0
     626:	06 c0       	rjmp	.+12     	; 0x634 <main+0x8c>
     628:	0f 2e       	mov	r0, r31
     62a:	f0 e3       	ldi	r31, 0x30	; 48
     62c:	ef 2e       	mov	r14, r31
     62e:	f5 e7       	ldi	r31, 0x75	; 117
     630:	ff 2e       	mov	r15, r31
     632:	f0 2d       	mov	r31, r0
	sei();
	
	//SendStr("ArmaGT Controller. v1.1");
	
	while (1) {
		parcer();
     634:	32 d3       	rcall	.+1636   	; 0xc9a <parcer>
     636:	c8 99       	sbic	0x19, 0	; 25
		
		if (SENS1_get_level() == 0 && LT_delay == 0) { // Left turn signal
     638:	1a c0       	rjmp	.+52     	; 0x66e <main+0xc6>
     63a:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
     63e:	81 11       	cpse	r24, r1
     640:	16 c0       	rjmp	.+44     	; 0x66e <main+0xc6>
			LT_delay = 18; //288 ms
     642:	a0 92 2b 01 	sts	0x012B, r10	; 0x80012b <LT_delay>
			if (TCCR0 == 0) timer0_init();
     646:	83 b7       	in	r24, 0x33	; 51
     648:	81 11       	cpse	r24, r1
     64a:	01 c0       	rjmp	.+2      	; 0x64e <main+0xa6>
     64c:	12 d7       	rcall	.+3620   	; 0x1472 <timer0_init>
     64e:	8f 81       	ldd	r24, Y+7	; 0x07
			
			if (car_data[7]) {
     650:	88 23       	and	r24, r24
     652:	31 f0       	breq	.+12     	; 0x660 <main+0xb8>
     654:	1f 82       	std	Y+7, r1	; 0x07
				car_data[7] = 0;
     656:	c4 98       	cbi	0x18, 4	; 24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     658:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <LRT_periods>
				LT_set_level (0);
				LRT_periods = 0;
     65c:	81 2c       	mov	r8, r1
				left_turn_mem = 0;
     65e:	22 c0       	rjmp	.+68     	; 0x6a4 <main+0xfc>
     660:	bf 82       	std	Y+7, r11	; 0x07
			}
			else {
				car_data[7] = 1;
     662:	95 98       	cbi	0x12, 5	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     664:	c4 9a       	sbi	0x18, 4	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     666:	18 86       	std	Y+8, r1	; 0x08
				RT_set_level (0);
				LT_set_level (1);
				car_data[8] = 0;
     668:	70 92 27 01 	sts	0x0127, r7	; 0x800127 <LRT_periods>
				LRT_periods = 15;
     66c:	1b c0       	rjmp	.+54     	; 0x6a4 <main+0xfc>
     66e:	c9 99       	sbic	0x19, 1	; 25
			}
		}
		else if (SENS2_get_level() == 0 && RT_delay == 0) { // Right turn signal
     670:	19 c0       	rjmp	.+50     	; 0x6a4 <main+0xfc>
     672:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
     676:	81 11       	cpse	r24, r1
     678:	15 c0       	rjmp	.+42     	; 0x6a4 <main+0xfc>
			RT_delay = 18; //288 ms
     67a:	a0 92 2a 01 	sts	0x012A, r10	; 0x80012a <RT_delay>
			if (TCCR0 == 0) timer0_init();
     67e:	83 b7       	in	r24, 0x33	; 51
     680:	81 11       	cpse	r24, r1
     682:	01 c0       	rjmp	.+2      	; 0x686 <main+0xde>
     684:	f6 d6       	rcall	.+3564   	; 0x1472 <timer0_init>
     686:	88 85       	ldd	r24, Y+8	; 0x08
			
			if (car_data[8]) {
     688:	88 23       	and	r24, r24
     68a:	31 f0       	breq	.+12     	; 0x698 <main+0xf0>
     68c:	18 86       	std	Y+8, r1	; 0x08
				car_data[8] = 0;
     68e:	95 98       	cbi	0x12, 5	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     690:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <LRT_periods>
				RT_set_level (0);
				LRT_periods = 0;
     694:	61 2c       	mov	r6, r1
				right_turn_mem = 0;
     696:	06 c0       	rjmp	.+12     	; 0x6a4 <main+0xfc>
     698:	b8 86       	std	Y+8, r11	; 0x08
			}
			else {
				car_data[8] = 1;
     69a:	c4 98       	cbi	0x18, 4	; 24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     69c:	95 9a       	sbi	0x12, 5	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     69e:	1f 82       	std	Y+7, r1	; 0x07
				LT_set_level (0);
				RT_set_level (1);
				car_data[7] = 0;
     6a0:	70 92 27 01 	sts	0x0127, r7	; 0x800127 <LRT_periods>
				LRT_periods = 15;
     6a4:	ca 99       	sbic	0x19, 2	; 25
			}
		}
		
		if (SENS3_get_level() == 0 && RB_get_level() == 0) {	// Brake ON
     6a6:	05 c0       	rjmp	.+10     	; 0x6b2 <main+0x10a>
     6a8:	87 99       	sbic	0x10, 7	; 16
     6aa:	03 c0       	rjmp	.+6      	; 0x6b2 <main+0x10a>
     6ac:	97 9a       	sbi	0x12, 7	; 18
     6ae:	bd 82       	std	Y+5, r11	; 0x05
			RB_set_level(1);
			car_data[5] = 1;
     6b0:	06 c0       	rjmp	.+12     	; 0x6be <main+0x116>
     6b2:	ca 9b       	sbis	0x19, 2	; 25
		}
		else if (SENS3_get_level() && RB_get_level()) {			// Brake OFF
     6b4:	04 c0       	rjmp	.+8      	; 0x6be <main+0x116>
     6b6:	87 9b       	sbis	0x10, 7	; 16
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <main+0x116>
     6ba:	97 98       	cbi	0x12, 7	; 18
	} else {
		PORTD &= ~(1 << pin);
     6bc:	1d 82       	std	Y+5, r1	; 0x05
			RB_set_level(0);
			car_data[5] = 0;
     6be:	cb 99       	sbic	0x19, 3	; 25
		}
		
		if (SENS4_get_level() == 0 && DRV4_get_level() == 0) {	// Horn ON
     6c0:	06 c0       	rjmp	.+12     	; 0x6ce <main+0x126>
     6c2:	9f 99       	sbic	0x13, 7	; 19
     6c4:	04 c0       	rjmp	.+8      	; 0x6ce <main+0x126>
     6c6:	af 9a       	sbi	0x15, 7	; 21
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     6c8:	bb 8a       	std	Y+19, r11	; 0x13
			DRV4_set_level(1);
			car_data[19] = 1;
     6ca:	1f 9a       	sbi	0x03, 7	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     6cc:	07 c0       	rjmp	.+14     	; 0x6dc <main+0x134>
     6ce:	cb 9b       	sbis	0x19, 3	; 25
			//PORTE_set_pin_level(5, true);
			//PORTE_set_pin_level(6, true);
			DRV6_set_level(1); // J8 pin 11
			//DRV5_set_level(1);
		}
		else if (SENS4_get_level() && DRV4_get_level()) {		// Horn OFF
     6d0:	05 c0       	rjmp	.+10     	; 0x6dc <main+0x134>
     6d2:	9f 9b       	sbis	0x13, 7	; 19
     6d4:	03 c0       	rjmp	.+6      	; 0x6dc <main+0x134>
     6d6:	af 98       	cbi	0x15, 7	; 21
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
     6d8:	bb 8a       	std	Y+19, r11	; 0x13
			DRV4_set_level(0);
			car_data[19] = 1;
     6da:	1f 98       	cbi	0x03, 7	; 3
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
     6dc:	cc 99       	sbic	0x19, 4	; 25
			//PORTE_set_pin_level(6, false);
			DRV6_set_level(0); // J8 pin 11
			//DRV5_set_level(0);
		}
		
		if (SENS5_get_level() == 0 && beam_delay == 0) {		// high-beam
     6de:	0f c0       	rjmp	.+30     	; 0x6fe <main+0x156>
     6e0:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
     6e4:	81 11       	cpse	r24, r1
     6e6:	0b c0       	rjmp	.+22     	; 0x6fe <main+0x156>
     6e8:	b6 9b       	sbis	0x16, 6	; 22
			if (PWM2_get_level()) PWM2_set_level (0); else PWM2_set_level (1);
     6ea:	02 c0       	rjmp	.+4      	; 0x6f0 <main+0x148>
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     6ec:	c6 98       	cbi	0x18, 6	; 24
     6ee:	01 c0       	rjmp	.+2      	; 0x6f2 <main+0x14a>
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     6f0:	c6 9a       	sbi	0x18, 6	; 24
			beam_delay = 18; //288 ms
     6f2:	a0 92 28 01 	sts	0x0128, r10	; 0x800128 <beam_delay>
			if (TCCR0 == 0) timer0_init();
     6f6:	83 b7       	in	r24, 0x33	; 51
     6f8:	81 11       	cpse	r24, r1
     6fa:	01 c0       	rjmp	.+2      	; 0x6fe <main+0x156>
     6fc:	ba d6       	rcall	.+3444   	; 0x1472 <timer0_init>
     6fe:	ce 99       	sbic	0x19, 6	; 25
		//else if (SENS6_get_level()) {	//Right wight
			
		//}
		
		// Power windows
		if (SENS7_get_level() == 0 && SENS8_get_level() && LW_INH_get_level() == 0) {	// LW (Left Window) UP ON
     700:	18 c0       	rjmp	.+48     	; 0x732 <main+0x18a>
     702:	cf 9b       	sbis	0x19, 7	; 25
     704:	16 c0       	rjmp	.+44     	; 0x732 <main+0x18a>
     706:	84 99       	sbic	0x10, 4	; 16
     708:	14 c0       	rjmp	.+40     	; 0x732 <main+0x18a>
			if (SENS6_get_level() == 0) {	//Right wight
     70a:	cd 99       	sbic	0x19, 5	; 25
     70c:	08 c0       	rjmp	.+16     	; 0x71e <main+0x176>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     70e:	ab 9a       	sbi	0x15, 3	; 21
				DRV31_set_level(1);		//activateDoorLatch1
				L1_periods = 31;		//500 ms
     710:	50 92 24 01 	sts	0x0124, r5	; 0x800124 <L1_periods>
				if (TCCR0 == 0) timer0_init();
     714:	83 b7       	in	r24, 0x33	; 51
     716:	81 11       	cpse	r24, r1
     718:	4d c0       	rjmp	.+154    	; 0x7b4 <main+0x20c>
     71a:	ab d6       	rcall	.+3414   	; 0x1472 <timer0_init>
     71c:	4b c0       	rjmp	.+150    	; 0x7b4 <main+0x20c>
     71e:	f8 01       	movw	r30, r16
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     720:	80 81       	ld	r24, Z
     722:	81 60       	ori	r24, 0x01	; 1
     724:	80 83       	st	Z, r24
     726:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     728:	8d 7f       	andi	r24, 0xFD	; 253
     72a:	80 83       	st	Z, r24
     72c:	94 9a       	sbi	0x12, 4	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     72e:	bc 86       	std	Y+12, r11	; 0x0c
			}
			else{
			LW_HIGH_set_level(1);
			LW_LOW_set_level(0);
			LW_INH_set_level(1);
			car_data[12] = 1;	
     730:	41 c0       	rjmp	.+130    	; 0x7b4 <main+0x20c>
     732:	ce 9b       	sbis	0x19, 6	; 25
			}
		}
		else if (SENS7_get_level() && LW_HIGH_get_level() && LW_periods == 0) {	//LW UP OFF
     734:	12 c0       	rjmp	.+36     	; 0x75a <main+0x1b2>
     736:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     738:	80 81       	ld	r24, Z
     73a:	80 ff       	sbrs	r24, 0
     73c:	0e c0       	rjmp	.+28     	; 0x75a <main+0x1b2>
     73e:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
     742:	81 11       	cpse	r24, r1
     744:	0a c0       	rjmp	.+20     	; 0x75a <main+0x1b2>
     746:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     748:	80 81       	ld	r24, Z
     74a:	8e 7f       	andi	r24, 0xFE	; 254
     74c:	80 83       	st	Z, r24
     74e:	80 81       	ld	r24, Z
     750:	8d 7f       	andi	r24, 0xFD	; 253
     752:	80 83       	st	Z, r24
     754:	94 98       	cbi	0x12, 4	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     756:	1c 86       	std	Y+12, r1	; 0x0c
			LW_HIGH_set_level(0);
			LW_LOW_set_level(0);
			LW_INH_set_level(0);
			car_data[12] = 0;
     758:	2d c0       	rjmp	.+90     	; 0x7b4 <main+0x20c>
     75a:	cf 99       	sbic	0x19, 7	; 25
		}
		else if (SENS8_get_level() == 0 && SENS7_get_level() && LW_INH_get_level() == 0) {	//LW DOWN ON
     75c:	18 c0       	rjmp	.+48     	; 0x78e <main+0x1e6>
     75e:	ce 9b       	sbis	0x19, 6	; 25
     760:	16 c0       	rjmp	.+44     	; 0x78e <main+0x1e6>
     762:	84 99       	sbic	0x10, 4	; 16
     764:	14 c0       	rjmp	.+40     	; 0x78e <main+0x1e6>
			if (SENS6_get_level() == 0){		//Right wight
     766:	cd 99       	sbic	0x19, 5	; 25
     768:	08 c0       	rjmp	.+16     	; 0x77a <main+0x1d2>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     76a:	ac 9a       	sbi	0x15, 4	; 21
				DRV32_set_level(1);		//activateDoorLatch2
				L2_periods = 31;		//500 ms
     76c:	50 92 23 01 	sts	0x0123, r5	; 0x800123 <L2_periods>
				if (TCCR0 == 0) timer0_init();
     770:	83 b7       	in	r24, 0x33	; 51
     772:	81 11       	cpse	r24, r1
     774:	1f c0       	rjmp	.+62     	; 0x7b4 <main+0x20c>
     776:	7d d6       	rcall	.+3322   	; 0x1472 <timer0_init>
     778:	1d c0       	rjmp	.+58     	; 0x7b4 <main+0x20c>
     77a:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     77c:	80 81       	ld	r24, Z
     77e:	8e 7f       	andi	r24, 0xFE	; 254
     780:	80 83       	st	Z, r24
     782:	80 81       	ld	r24, Z
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     784:	82 60       	ori	r24, 0x02	; 2
     786:	80 83       	st	Z, r24
     788:	94 9a       	sbi	0x12, 4	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     78a:	bd 86       	std	Y+13, r11	; 0x0d
			}
			else{
				LW_HIGH_set_level(0);
				LW_LOW_set_level(1);
				LW_INH_set_level(1);
				car_data[13] = 1;	
     78c:	13 c0       	rjmp	.+38     	; 0x7b4 <main+0x20c>
     78e:	cf 9b       	sbis	0x19, 7	; 25
			}
		}
		else if (SENS8_get_level() && LW_LOW_get_level() && LW_periods == 0) {	//LW DOWN OFF
     790:	11 c0       	rjmp	.+34     	; 0x7b4 <main+0x20c>
     792:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     794:	80 81       	ld	r24, Z
     796:	81 ff       	sbrs	r24, 1
     798:	0d c0       	rjmp	.+26     	; 0x7b4 <main+0x20c>
     79a:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
     79e:	81 11       	cpse	r24, r1
     7a0:	09 c0       	rjmp	.+18     	; 0x7b4 <main+0x20c>
     7a2:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     7a4:	80 81       	ld	r24, Z
     7a6:	8e 7f       	andi	r24, 0xFE	; 254
     7a8:	80 83       	st	Z, r24
     7aa:	80 81       	ld	r24, Z
     7ac:	8d 7f       	andi	r24, 0xFD	; 253
     7ae:	80 83       	st	Z, r24
     7b0:	94 98       	cbi	0x12, 4	; 18
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     7b2:	1d 86       	std	Y+13, r1	; 0x0d
			LW_HIGH_set_level(0);
			LW_LOW_set_level(0);
			LW_INH_set_level(0);
			car_data[13] = 0;
     7b4:	02 99       	sbic	0x00, 2	; 0
		}
		if (SENS9_get_level() == 0 && SENS10_get_level() && RW_INH_get_level() == 0) {	//RW UP ON
     7b6:	1c c0       	rjmp	.+56     	; 0x7f0 <main+0x248>
     7b8:	03 9b       	sbis	0x00, 3	; 0
     7ba:	1a c0       	rjmp	.+52     	; 0x7f0 <main+0x248>
     7bc:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     7be:	80 81       	ld	r24, Z
     7c0:	84 fd       	sbrc	r24, 4
     7c2:	16 c0       	rjmp	.+44     	; 0x7f0 <main+0x248>
			if (SENS6_get_level() == 0){		//Right wight
     7c4:	cd 99       	sbic	0x19, 5	; 25
     7c6:	08 c0       	rjmp	.+16     	; 0x7d8 <main+0x230>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     7c8:	ad 9a       	sbi	0x15, 5	; 21
				DRV33_set_level(1);		//activateDoorLatch3
				L3_periods = 31;		//500 ms
     7ca:	50 92 22 01 	sts	0x0122, r5	; 0x800122 <L3_periods>
				if (TCCR0 == 0) timer0_init();
     7ce:	83 b7       	in	r24, 0x33	; 51
     7d0:	81 11       	cpse	r24, r1
     7d2:	57 c0       	rjmp	.+174    	; 0x882 <main+0x2da>
     7d4:	4e d6       	rcall	.+3228   	; 0x1472 <timer0_init>
     7d6:	55 c0       	rjmp	.+170    	; 0x882 <main+0x2da>
     7d8:	f8 01       	movw	r30, r16
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     7da:	80 81       	ld	r24, Z
     7dc:	84 60       	ori	r24, 0x04	; 4
     7de:	80 83       	st	Z, r24
     7e0:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     7e2:	87 7f       	andi	r24, 0xF7	; 247
     7e4:	80 83       	st	Z, r24
     7e6:	80 81       	ld	r24, Z
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     7e8:	80 61       	ori	r24, 0x10	; 16
     7ea:	80 83       	st	Z, r24
     7ec:	be 86       	std	Y+14, r11	; 0x0e
			}
			else{
				RW_HIGH_set_level(1);
				RW_LOW_set_level(0);
				RW_INH_set_level(1);
				car_data[14] = 1;	
     7ee:	49 c0       	rjmp	.+146    	; 0x882 <main+0x2da>
     7f0:	02 9b       	sbis	0x00, 2	; 0
			}
		}
		else if (SENS9_get_level() && RW_HIGH_get_level() && RW_periods == 0) {	// RW UP OFF
     7f2:	14 c0       	rjmp	.+40     	; 0x81c <main+0x274>
     7f4:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     7f6:	80 81       	ld	r24, Z
     7f8:	82 ff       	sbrs	r24, 2
     7fa:	10 c0       	rjmp	.+32     	; 0x81c <main+0x274>
     7fc:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
     800:	81 11       	cpse	r24, r1
     802:	0c c0       	rjmp	.+24     	; 0x81c <main+0x274>
     804:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     806:	80 81       	ld	r24, Z
     808:	8b 7f       	andi	r24, 0xFB	; 251
     80a:	80 83       	st	Z, r24
     80c:	80 81       	ld	r24, Z
     80e:	87 7f       	andi	r24, 0xF7	; 247
     810:	80 83       	st	Z, r24
     812:	80 81       	ld	r24, Z
     814:	8f 7e       	andi	r24, 0xEF	; 239
     816:	80 83       	st	Z, r24
     818:	be 86       	std	Y+14, r11	; 0x0e
			RW_HIGH_set_level(0);
			RW_LOW_set_level(0);
			RW_INH_set_level(0);
			car_data[14] = 1;
     81a:	33 c0       	rjmp	.+102    	; 0x882 <main+0x2da>
     81c:	03 99       	sbic	0x00, 3	; 0
		}
		else if (SENS10_get_level() == 0 && SENS9_get_level() && RW_INH_get_level() == 0) {	//RW DOWN ON
     81e:	1c c0       	rjmp	.+56     	; 0x858 <main+0x2b0>
     820:	02 9b       	sbis	0x00, 2	; 0
     822:	1a c0       	rjmp	.+52     	; 0x858 <main+0x2b0>
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     824:	f6 01       	movw	r30, r12
     826:	80 81       	ld	r24, Z
     828:	84 fd       	sbrc	r24, 4
     82a:	16 c0       	rjmp	.+44     	; 0x858 <main+0x2b0>
			if (SENS6_get_level() == 0){		//Right wight
     82c:	cd 99       	sbic	0x19, 5	; 25
     82e:	08 c0       	rjmp	.+16     	; 0x840 <main+0x298>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     830:	ae 9a       	sbi	0x15, 6	; 21
				DRV34_set_level(1);		//activateDoorLatch4
				L4_periods = 31;		//500 ms
     832:	50 92 21 01 	sts	0x0121, r5	; 0x800121 <L4_periods>
				if (TCCR0 == 0) timer0_init();
     836:	83 b7       	in	r24, 0x33	; 51
     838:	81 11       	cpse	r24, r1
     83a:	23 c0       	rjmp	.+70     	; 0x882 <main+0x2da>
     83c:	1a d6       	rcall	.+3124   	; 0x1472 <timer0_init>
     83e:	21 c0       	rjmp	.+66     	; 0x882 <main+0x2da>
     840:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     842:	80 81       	ld	r24, Z
     844:	8b 7f       	andi	r24, 0xFB	; 251
     846:	80 83       	st	Z, r24
     848:	80 81       	ld	r24, Z
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     84a:	88 60       	ori	r24, 0x08	; 8
     84c:	80 83       	st	Z, r24
     84e:	80 81       	ld	r24, Z
     850:	80 61       	ori	r24, 0x10	; 16
     852:	80 83       	st	Z, r24
     854:	bf 86       	std	Y+15, r11	; 0x0f
			}
			else {
				RW_HIGH_set_level(0);
				RW_LOW_set_level(1);
				RW_INH_set_level(1);
				car_data[15] = 1;	
     856:	15 c0       	rjmp	.+42     	; 0x882 <main+0x2da>
     858:	03 9b       	sbis	0x00, 3	; 0
			}
		}
		else if (SENS10_get_level() && RW_LOW_get_level() && RW_periods == 0) {	//RW DOWN OFF
     85a:	13 c0       	rjmp	.+38     	; 0x882 <main+0x2da>
     85c:	f6 01       	movw	r30, r12
 *
 * \param[in] pin       The pin number for device
 */
static inline bool PORTG_get_pin_level(const uint8_t pin)
{
	return PING & (1 << pin);
     85e:	80 81       	ld	r24, Z
     860:	83 ff       	sbrs	r24, 3
     862:	0f c0       	rjmp	.+30     	; 0x882 <main+0x2da>
     864:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
     868:	81 11       	cpse	r24, r1
     86a:	0b c0       	rjmp	.+22     	; 0x882 <main+0x2da>
     86c:	f8 01       	movw	r30, r16
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     86e:	80 81       	ld	r24, Z
     870:	8b 7f       	andi	r24, 0xFB	; 251
     872:	80 83       	st	Z, r24
     874:	80 81       	ld	r24, Z
     876:	87 7f       	andi	r24, 0xF7	; 247
     878:	80 83       	st	Z, r24
     87a:	80 81       	ld	r24, Z
     87c:	8f 7e       	andi	r24, 0xEF	; 239
     87e:	80 83       	st	Z, r24
     880:	1f 86       	std	Y+15, r1	; 0x0f
			RW_HIGH_set_level(0);
			RW_LOW_set_level(0);
			RW_INH_set_level(0);
			car_data[15] = 0;
     882:	04 9b       	sbis	0x00, 4	; 0
		}
		
		// Hazard button
		if (SENS11_get_level() == 0 && Hz_delay == 0) { // Hazard (toggle? because i don't want toggle )
     884:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
     888:	04 99       	sbic	0x00, 4	; 0
			//RT_toggle_level();
			//_delay_ms(300);
		}
		
		// Hazard light buttons
		if(SENS11_get_level() == 0){
     88a:	03 c0       	rjmp	.+6      	; 0x892 <main+0x2ea>
     88c:	be 82       	std	Y+6, r11	; 0x06
			car_data[6] = 1;
     88e:	1f 9a       	sbi	0x03, 7	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     890:	04 c0       	rjmp	.+8      	; 0x89a <main+0x2f2>
     892:	04 9b       	sbis	0x00, 4	; 0
			
			// Debug with aug IO line
			DRV6_set_level(1); // J8 pin 11
			
		} else if(SENS11_get_level()){
     894:	02 c0       	rjmp	.+4      	; 0x89a <main+0x2f2>
			car_data[6] = 0;
     896:	1e 82       	std	Y+6, r1	; 0x06
	} else {
		PORTE &= ~(1 << pin);
     898:	1f 98       	cbi	0x03, 7	; 3
			DRV6_set_level(0); // J8 pin 11
		}
			
				
		// ?			
		if (LRT_periods == 0){
     89a:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
     89e:	81 11       	cpse	r24, r1
     8a0:	59 c0       	rjmp	.+178    	; 0x954 <main+0x3ac>
				LRT_periods = 15;
				if (TCCR0 == 0) timer0_init();
			}
			else 
			*/
			if (car_data[7] ) {	//left_turn_signal
     8a2:	8f 81       	ldd	r24, Y+7	; 0x07
     8a4:	88 23       	and	r24, r24
     8a6:	41 f1       	breq	.+80     	; 0x8f8 <main+0x350>
				if (left_turn_mem){
     8a8:	88 20       	and	r8, r8
     8aa:	a9 f0       	breq	.+42     	; 0x8d6 <main+0x32e>
					if (read_adc(6) >= 512) {
     8ac:	86 e0       	ldi	r24, 0x06	; 6
     8ae:	5b de       	rcall	.-842    	; 0x566 <read_adc>
     8b0:	81 15       	cp	r24, r1
     8b2:	92 40       	sbci	r25, 0x02	; 2
     8b4:	20 f0       	brcs	.+8      	; 0x8be <main+0x316>
						car_data[7] = 0;
     8b6:	1f 82       	std	Y+7, r1	; 0x07
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
     8b8:	c4 98       	cbi	0x18, 4	; 24
						LT_set_level (0);
						left_turn_mem = 0;
     8ba:	81 2c       	mov	r8, r1
					}
					else {
						if (LT_get_level()) LT_set_level (0); else LT_set_level (1);
     8bc:	4b c0       	rjmp	.+150    	; 0x954 <main+0x3ac>
     8be:	b4 9b       	sbis	0x16, 4	; 22
     8c0:	02 c0       	rjmp	.+4      	; 0x8c6 <main+0x31e>
     8c2:	c4 98       	cbi	0x18, 4	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     8c4:	01 c0       	rjmp	.+2      	; 0x8c8 <main+0x320>
						LRT_periods = 15;
     8c6:	c4 9a       	sbi	0x18, 4	; 24
     8c8:	70 92 27 01 	sts	0x0127, r7	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     8cc:	83 b7       	in	r24, 0x33	; 51
     8ce:	81 11       	cpse	r24, r1
     8d0:	41 c0       	rjmp	.+130    	; 0x954 <main+0x3ac>
     8d2:	cf d5       	rcall	.+2974   	; 0x1472 <timer0_init>
					}
				}
				else {
					if (read_adc(6) < 512) {
     8d4:	3f c0       	rjmp	.+126    	; 0x954 <main+0x3ac>
     8d6:	86 e0       	ldi	r24, 0x06	; 6
     8d8:	46 de       	rcall	.-884    	; 0x566 <read_adc>
     8da:	81 15       	cp	r24, r1
     8dc:	92 40       	sbci	r25, 0x02	; 2
     8de:	b8 f1       	brcs	.+110    	; 0x94e <main+0x3a6>
						left_turn_mem = 1;
					}
					else {
						if (LT_get_level()) LT_set_level (0); else LT_set_level (1);
     8e0:	b4 9b       	sbis	0x16, 4	; 22
	} else {
		PORTB &= ~(1 << pin);
     8e2:	02 c0       	rjmp	.+4      	; 0x8e8 <main+0x340>
     8e4:	c4 98       	cbi	0x18, 4	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     8e6:	01 c0       	rjmp	.+2      	; 0x8ea <main+0x342>
						LRT_periods = 15;
     8e8:	c4 9a       	sbi	0x18, 4	; 24
     8ea:	70 92 27 01 	sts	0x0127, r7	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     8ee:	83 b7       	in	r24, 0x33	; 51
     8f0:	81 11       	cpse	r24, r1
     8f2:	30 c0       	rjmp	.+96     	; 0x954 <main+0x3ac>
     8f4:	be d5       	rcall	.+2940   	; 0x1472 <timer0_init>
     8f6:	2e c0       	rjmp	.+92     	; 0x954 <main+0x3ac>
					}
				}
			}
			else if (car_data[8] ) {	//right_turn_signal
     8f8:	88 85       	ldd	r24, Y+8	; 0x08
     8fa:	88 23       	and	r24, r24
     8fc:	59 f1       	breq	.+86     	; 0x954 <main+0x3ac>
				if (right_turn_mem){
     8fe:	66 20       	and	r6, r6
     900:	a9 f0       	breq	.+42     	; 0x92c <main+0x384>
					if (read_adc(6) <= 512) {
     902:	86 e0       	ldi	r24, 0x06	; 6
     904:	30 de       	rcall	.-928    	; 0x566 <read_adc>
     906:	81 30       	cpi	r24, 0x01	; 1
     908:	92 40       	sbci	r25, 0x02	; 2
						car_data[8] = 0;
     90a:	20 f4       	brcc	.+8      	; 0x914 <main+0x36c>
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
     90c:	18 86       	std	Y+8, r1	; 0x08
						RT_set_level (0);
						right_turn_mem = 0;
     90e:	95 98       	cbi	0x12, 5	; 18
     910:	61 2c       	mov	r6, r1
					}
					else {
						if (RT_get_level()) RT_set_level (0); else RT_set_level (1);
     912:	20 c0       	rjmp	.+64     	; 0x954 <main+0x3ac>
     914:	85 9b       	sbis	0x10, 5	; 16
     916:	02 c0       	rjmp	.+4      	; 0x91c <main+0x374>
     918:	95 98       	cbi	0x12, 5	; 18
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     91a:	01 c0       	rjmp	.+2      	; 0x91e <main+0x376>
						LRT_periods = 15;
     91c:	95 9a       	sbi	0x12, 5	; 18
     91e:	70 92 27 01 	sts	0x0127, r7	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     922:	83 b7       	in	r24, 0x33	; 51
     924:	81 11       	cpse	r24, r1
     926:	16 c0       	rjmp	.+44     	; 0x954 <main+0x3ac>
     928:	a4 d5       	rcall	.+2888   	; 0x1472 <timer0_init>
					}
				}
				else {
					if (read_adc(6) > 512) {
     92a:	14 c0       	rjmp	.+40     	; 0x954 <main+0x3ac>
     92c:	86 e0       	ldi	r24, 0x06	; 6
     92e:	1b de       	rcall	.-970    	; 0x566 <read_adc>
     930:	81 30       	cpi	r24, 0x01	; 1
     932:	92 40       	sbci	r25, 0x02	; 2
     934:	70 f4       	brcc	.+28     	; 0x952 <main+0x3aa>
						right_turn_mem = 1;
					}
					else {
						if (RT_get_level()) RT_set_level (0); else RT_set_level (1);
     936:	85 9b       	sbis	0x10, 5	; 16
     938:	02 c0       	rjmp	.+4      	; 0x93e <main+0x396>
	} else {
		PORTD &= ~(1 << pin);
     93a:	95 98       	cbi	0x12, 5	; 18
     93c:	01 c0       	rjmp	.+2      	; 0x940 <main+0x398>
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     93e:	95 9a       	sbi	0x12, 5	; 18
						LRT_periods = 15;
     940:	70 92 27 01 	sts	0x0127, r7	; 0x800127 <LRT_periods>
						if (TCCR0 == 0) timer0_init();
     944:	83 b7       	in	r24, 0x33	; 51
     946:	81 11       	cpse	r24, r1
     948:	05 c0       	rjmp	.+10     	; 0x954 <main+0x3ac>
     94a:	93 d5       	rcall	.+2854   	; 0x1472 <timer0_init>
     94c:	03 c0       	rjmp	.+6      	; 0x954 <main+0x3ac>
     94e:	8b 2c       	mov	r8, r11
						if (TCCR0 == 0) timer0_init();
					}
				}
				else {
					if (read_adc(6) < 512) {
						left_turn_mem = 1;
     950:	01 c0       	rjmp	.+2      	; 0x954 <main+0x3ac>
     952:	6b 2c       	mov	r6, r11
						if (TCCR0 == 0) timer0_init();
					}
				}
				else {
					if (read_adc(6) > 512) {
						right_turn_mem = 1;
     954:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
					}
				}
			}
		}
		
		if (L1_periods == 0 && DRV31_get_level()){
     958:	81 11       	cpse	r24, r1
     95a:	02 c0       	rjmp	.+4      	; 0x960 <main+0x3b8>
     95c:	9b 99       	sbic	0x13, 3	; 19
     95e:	ab 98       	cbi	0x15, 3	; 21
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
     960:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
			DRV31_set_level(0);
		}
		if (L2_periods == 0 && DRV32_get_level()){
     964:	81 11       	cpse	r24, r1
     966:	02 c0       	rjmp	.+4      	; 0x96c <main+0x3c4>
     968:	9c 99       	sbic	0x13, 4	; 19
     96a:	ac 98       	cbi	0x15, 4	; 21
			DRV32_set_level(0);
		}
		if (L3_periods == 0 && DRV33_get_level()){
     96c:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
     970:	81 11       	cpse	r24, r1
     972:	02 c0       	rjmp	.+4      	; 0x978 <main+0x3d0>
     974:	9d 99       	sbic	0x13, 5	; 19
     976:	ad 98       	cbi	0x15, 5	; 21
			DRV33_set_level(0);
		}
		if (L4_periods == 0 && DRV34_get_level()){
     978:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>
     97c:	81 11       	cpse	r24, r1
     97e:	02 c0       	rjmp	.+4      	; 0x984 <main+0x3dc>
     980:	9e 99       	sbic	0x13, 6	; 19
			DRV34_set_level(0);
		}
	
		if (delay_meas == 0){
     982:	ae 98       	cbi	0x15, 6	; 21
     984:	e1 14       	cp	r14, r1
     986:	f1 04       	cpc	r15, r1
     988:	09 f0       	breq	.+2      	; 0x98c <main+0x3e4>
			//LT_toggle_level (); //activateFutureUse
			if ((read_adc(7) <= 205) && (DRV11_get_level() || DRV12_get_level()|| DRV13_get_level())) { // Windshield Wiper 0-1v off
     98a:	6f c0       	rjmp	.+222    	; 0xa6a <main+0x4c2>
     98c:	87 e0       	ldi	r24, 0x07	; 7
     98e:	eb dd       	rcall	.-1066   	; 0x566 <read_adc>
     990:	8e 3c       	cpi	r24, 0xCE	; 206
     992:	91 05       	cpc	r25, r1
     994:	58 f4       	brcc	.+22     	; 0x9ac <main+0x404>
     996:	98 99       	sbic	0x13, 0	; 19
     998:	04 c0       	rjmp	.+8      	; 0x9a2 <main+0x3fa>
     99a:	99 99       	sbic	0x13, 1	; 19
     99c:	02 c0       	rjmp	.+4      	; 0x9a2 <main+0x3fa>
     99e:	9a 9b       	sbis	0x13, 2	; 19
     9a0:	05 c0       	rjmp	.+10     	; 0x9ac <main+0x404>
     9a2:	a8 98       	cbi	0x15, 0	; 21
				DRV11_set_level(0);
				DRV12_set_level(0);
				DRV13_set_level(0);
				car_data[10] = 0;
     9a4:	a9 98       	cbi	0x15, 1	; 21
     9a6:	aa 98       	cbi	0x15, 2	; 21
			}
			else {
				if (read_adc(7) > 205 && read_adc(7) < 410 && DRV11_get_level() == 0) {			// Windshield Wiper 1 1-2v
     9a8:	1a 86       	std	Y+10, r1	; 0x0a
     9aa:	2d c0       	rjmp	.+90     	; 0xa06 <main+0x45e>
     9ac:	87 e0       	ldi	r24, 0x07	; 7
     9ae:	db dd       	rcall	.-1098   	; 0x566 <read_adc>
     9b0:	8e 3c       	cpi	r24, 0xCE	; 206
     9b2:	91 05       	cpc	r25, r1
     9b4:	60 f0       	brcs	.+24     	; 0x9ce <main+0x426>
     9b6:	87 e0       	ldi	r24, 0x07	; 7
     9b8:	d6 dd       	rcall	.-1108   	; 0x566 <read_adc>
     9ba:	8a 39       	cpi	r24, 0x9A	; 154
     9bc:	91 40       	sbci	r25, 0x01	; 1
     9be:	38 f4       	brcc	.+14     	; 0x9ce <main+0x426>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     9c0:	98 99       	sbic	0x13, 0	; 19
					DRV11_set_level(1);
					car_data[10] = car_data[10] + 100;
     9c2:	05 c0       	rjmp	.+10     	; 0x9ce <main+0x426>
     9c4:	a8 9a       	sbi	0x15, 0	; 21
     9c6:	8a 85       	ldd	r24, Y+10	; 0x0a
     9c8:	8c 59       	subi	r24, 0x9C	; 156
				}
				else if (read_adc(7) > 614 && read_adc(7) < 819 && DRV12_get_level() == 0) {	// Windshield Wiper 2 3-4v
     9ca:	8a 87       	std	Y+10, r24	; 0x0a
     9cc:	1c c0       	rjmp	.+56     	; 0xa06 <main+0x45e>
     9ce:	87 e0       	ldi	r24, 0x07	; 7
     9d0:	ca dd       	rcall	.-1132   	; 0x566 <read_adc>
     9d2:	87 36       	cpi	r24, 0x67	; 103
     9d4:	92 40       	sbci	r25, 0x02	; 2
     9d6:	60 f0       	brcs	.+24     	; 0x9f0 <main+0x448>
     9d8:	87 e0       	ldi	r24, 0x07	; 7
     9da:	c5 dd       	rcall	.-1142   	; 0x566 <read_adc>
     9dc:	83 33       	cpi	r24, 0x33	; 51
     9de:	93 40       	sbci	r25, 0x03	; 3
     9e0:	38 f4       	brcc	.+14     	; 0x9f0 <main+0x448>
					DRV12_set_level(1);
					car_data[10] = car_data[10] + 20;
     9e2:	99 99       	sbic	0x13, 1	; 19
     9e4:	05 c0       	rjmp	.+10     	; 0x9f0 <main+0x448>
     9e6:	a9 9a       	sbi	0x15, 1	; 21
     9e8:	8a 85       	ldd	r24, Y+10	; 0x0a
				}
				else if (read_adc(7) > 819 && DRV13_get_level() == 0) {							// Windshield Wiper 3 4-5v
     9ea:	8c 5e       	subi	r24, 0xEC	; 236
     9ec:	8a 87       	std	Y+10, r24	; 0x0a
     9ee:	0b c0       	rjmp	.+22     	; 0xa06 <main+0x45e>
     9f0:	87 e0       	ldi	r24, 0x07	; 7
     9f2:	b9 dd       	rcall	.-1166   	; 0x566 <read_adc>
     9f4:	84 33       	cpi	r24, 0x34	; 52
     9f6:	93 40       	sbci	r25, 0x03	; 3
     9f8:	30 f0       	brcs	.+12     	; 0xa06 <main+0x45e>
     9fa:	9a 99       	sbic	0x13, 2	; 19
					DRV13_set_level(1);
					car_data[10] = car_data[10] + 3;
     9fc:	04 c0       	rjmp	.+8      	; 0xa06 <main+0x45e>
     9fe:	aa 9a       	sbi	0x15, 2	; 21
     a00:	8a 85       	ldd	r24, Y+10	; 0x0a
				}
			}
			if (control_Steering){
     a02:	8d 5f       	subi	r24, 0xFD	; 253
     a04:	8a 87       	std	Y+10, r24	; 0x0a
     a06:	99 20       	and	r9, r9
				Wheel_waits = 1;	//32 ms
     a08:	09 f4       	brne	.+2      	; 0xa0c <main+0x464>
     a0a:	07 ce       	rjmp	.-1010   	; 0x61a <main+0x72>
				timer2_init();
     a0c:	b0 92 1c 01 	sts	0x011C, r11	; 0x80011c <Wheel_waits>
				ints_enable(0);
     a10:	3e d5       	rcall	.+2684   	; 0x148e <timer2_init>
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	72 d5       	rcall	.+2788   	; 0x14fa <ints_enable>
				if (TCCR0 == 0) timer0_init();
     a16:	83 b7       	in	r24, 0x33	; 51
     a18:	81 11       	cpse	r24, r1
     a1a:	01 c0       	rjmp	.+2      	; 0xa1e <main+0x476>
     a1c:	2a d5       	rcall	.+2644   	; 0x1472 <timer0_init>
				while (0 != EIMSK && Wheel_waits != 0);
     a1e:	89 b7       	in	r24, 0x39	; 57
     a20:	88 23       	and	r24, r24
     a22:	21 f0       	breq	.+8      	; 0xa2c <main+0x484>
     a24:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     a28:	81 11       	cpse	r24, r1
     a2a:	f9 cf       	rjmp	.-14     	; 0xa1e <main+0x476>
				TIMSK &= ~(1<<TOIE2);
     a2c:	87 b7       	in	r24, 0x37	; 55
     a2e:	8f 7b       	andi	r24, 0xBF	; 191
     a30:	87 bf       	out	0x37, r24	; 55
				EIMSK = 0;
     a32:	19 be       	out	0x39, r1	; 57
				if (Wheel1_Value!=0 && Wheel1_Value <= pulse_time_code){
     a34:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <Wheel1_Value>
     a38:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <Wheel1_Value+0x1>
     a3c:	01 97       	sbiw	r24, 0x01	; 1
     a3e:	8c 3b       	cpi	r24, 0xBC	; 188
     a40:	91 05       	cpc	r25, r1
     a42:	08 f0       	brcs	.+2      	; 0xa46 <main+0x49e>
     a44:	f1 cd       	rjmp	.-1054   	; 0x628 <main+0x80>
					Wheel1_Value = 0;
     a46:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Wheel1_Value+0x1>
     a4a:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <Wheel1_Value>
					control_Steering = 0;
					MCP41x_Set_Vlaue(10000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
     a4e:	4b 2d       	mov	r20, r11
     a50:	60 e1       	ldi	r22, 0x10	; 16
     a52:	77 e2       	ldi	r23, 0x27	; 39
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	20 d0       	rcall	.+64     	; 0xa9a <MCP41x_Set_Vlaue>
     a5a:	91 2c       	mov	r9, r1
				while (0 != EIMSK && Wheel_waits != 0);
				TIMSK &= ~(1<<TOIE2);
				EIMSK = 0;
				if (Wheel1_Value!=0 && Wheel1_Value <= pulse_time_code){
					Wheel1_Value = 0;
					control_Steering = 0;
     a5c:	0f 2e       	mov	r0, r31
					MCP41x_Set_Vlaue(10000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
				}
			}
			delay_meas = 30000;
     a5e:	f0 e3       	ldi	r31, 0x30	; 48
     a60:	ef 2e       	mov	r14, r31
     a62:	f5 e7       	ldi	r31, 0x75	; 117
     a64:	ff 2e       	mov	r15, r31
     a66:	f0 2d       	mov	r31, r0
     a68:	e5 cd       	rjmp	.-1078   	; 0x634 <main+0x8c>
     a6a:	81 e0       	ldi	r24, 0x01	; 1
		} else {
			delay_meas--;
     a6c:	e8 1a       	sub	r14, r24
     a6e:	f1 08       	sbc	r15, r1
     a70:	e1 cd       	rjmp	.-1086   	; 0x634 <main+0x8c>

00000a72 <SPI_Init>:
// SPI Type: Master
// SPI Clock Rate: 1000.000 kHz
// SPI Clock Phase: Cycle Start
// SPI Clock Polarity: Low
// SPI Data Order: MSB First
    SPCR=0x50;
     a72:	80 e5       	ldi	r24, 0x50	; 80
     a74:	8d b9       	out	0x0d, r24	; 13
    SPSR=0x00;
     a76:	1e b8       	out	0x0e, r1	; 14
     a78:	08 95       	ret

00000a7a <SPI_WriteByte>:
}


void SPI_WriteByte(uint8_t data)
{
	SPDR = data;
     a7a:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
     a7c:	77 9b       	sbis	0x0e, 7	; 14
     a7e:	fe cf       	rjmp	.-4      	; 0xa7c <SPI_WriteByte+0x2>
}
     a80:	08 95       	ret

00000a82 <MCP41x_Init>:



void MCP41x_Init(unsigned long  MCP41x_Max_Value, char _wipper_resistance){
	MCP41x_Max_Value_Set=MCP41x_Max_Value;
     a82:	60 93 10 01 	sts	0x0110, r22	; 0x800110 <__data_end>
     a86:	70 93 11 01 	sts	0x0111, r23	; 0x800111 <__data_end+0x1>
     a8a:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <__data_end+0x2>
     a8e:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <__data_end+0x3>
	wipper_resistance_=_wipper_resistance;
     a92:	40 93 00 01 	sts	0x0100, r20	; 0x800100 <__DATA_REGION_ORIGIN__>
	SPI_Init();
     a96:	ed cf       	rjmp	.-38     	; 0xa72 <SPI_Init>
     a98:	08 95       	ret

00000a9a <MCP41x_Set_Vlaue>:

}


char MCP41x_Set_Vlaue(unsigned long MCP41x_Resistance_Value,char MCP41x_RAB){
     a9a:	cf 92       	push	r12
     a9c:	df 92       	push	r13
     a9e:	ef 92       	push	r14
     aa0:	ff 92       	push	r15
     aa2:	cf 93       	push	r28
     aa4:	e4 2f       	mov	r30, r20
	long calcule_MCP41x = 0;
	if(MCP41x_Resistance_Value>MCP41x_Max_Value_Set)  return 0;
     aa6:	20 91 10 01 	lds	r18, 0x0110	; 0x800110 <__data_end>
     aaa:	30 91 11 01 	lds	r19, 0x0111	; 0x800111 <__data_end+0x1>
     aae:	40 91 12 01 	lds	r20, 0x0112	; 0x800112 <__data_end+0x2>
     ab2:	50 91 13 01 	lds	r21, 0x0113	; 0x800113 <__data_end+0x3>
     ab6:	26 17       	cp	r18, r22
     ab8:	37 07       	cpc	r19, r23
     aba:	48 07       	cpc	r20, r24
     abc:	59 07       	cpc	r21, r25
     abe:	88 f1       	brcs	.+98     	; 0xb22 <MCP41x_Set_Vlaue+0x88>
	calcule_MCP41x = (long)MCP41x_Resistance_Value - wipper_resistance_;
     ac0:	f0 91 00 01 	lds	r31, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     ac4:	dc 01       	movw	r26, r24
     ac6:	cb 01       	movw	r24, r22
     ac8:	8f 1b       	sub	r24, r31
     aca:	91 09       	sbc	r25, r1
     acc:	a1 09       	sbc	r26, r1
     ace:	b1 09       	sbc	r27, r1
	if(calcule_MCP41x <= 0){return 52;}
     ad0:	18 16       	cp	r1, r24
     ad2:	19 06       	cpc	r1, r25
     ad4:	1a 06       	cpc	r1, r26
     ad6:	1b 06       	cpc	r1, r27
     ad8:	34 f5       	brge	.+76     	; 0xb26 <MCP41x_Set_Vlaue+0x8c>
     ada:	ce 2f       	mov	r28, r30
	calcule_MCP41x = calcule_MCP41x*256;
	calcule_MCP41x = calcule_MCP41x / MCP41x_Max_Value_Set;
     adc:	66 27       	eor	r22, r22
     ade:	78 2f       	mov	r23, r24
     ae0:	89 2f       	mov	r24, r25
     ae2:	9a 2f       	mov	r25, r26
     ae4:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <__udivmodsi4>
	calcule_MCP41x--;
     ae8:	69 01       	movw	r12, r18
     aea:	7a 01       	movw	r14, r20
     aec:	81 e0       	ldi	r24, 0x01	; 1
     aee:	c8 1a       	sub	r12, r24
     af0:	d1 08       	sbc	r13, r1
     af2:	e1 08       	sbc	r14, r1
     af4:	f1 08       	sbc	r15, r1
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
     af6:	1a 98       	cbi	0x03, 2	; 3
	CS_set_level(0);
	SPI_WriteByte(0b00010001);
     af8:	81 e1       	ldi	r24, 0x11	; 17
     afa:	bf df       	rcall	.-130    	; 0xa7a <SPI_WriteByte>
	
	if(MCP41x_RAB == 0) calcule_MCP41x = 256 - calcule_MCP41x;
     afc:	c1 11       	cpse	r28, r1
     afe:	0c c0       	rjmp	.+24     	; 0xb18 <MCP41x_Set_Vlaue+0x7e>
     b00:	80 e0       	ldi	r24, 0x00	; 0
     b02:	91 e0       	ldi	r25, 0x01	; 1
     b04:	a0 e0       	ldi	r26, 0x00	; 0
     b06:	b0 e0       	ldi	r27, 0x00	; 0
     b08:	9c 01       	movw	r18, r24
     b0a:	ad 01       	movw	r20, r26
     b0c:	2c 19       	sub	r18, r12
     b0e:	3d 09       	sbc	r19, r13
     b10:	4e 09       	sbc	r20, r14
     b12:	5f 09       	sbc	r21, r15
     b14:	69 01       	movw	r12, r18
     b16:	7a 01       	movw	r14, r20
	SPI_WriteByte((char)calcule_MCP41x);
     b18:	8c 2d       	mov	r24, r12
     b1a:	af df       	rcall	.-162    	; 0xa7a <SPI_WriteByte>
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     b1c:	1a 9a       	sbi	0x03, 2	; 3
	CS_set_level(1);
	return (char)calcule_MCP41x;	
     b1e:	8c 2d       	mov	r24, r12
     b20:	03 c0       	rjmp	.+6      	; 0xb28 <MCP41x_Set_Vlaue+0x8e>
}


char MCP41x_Set_Vlaue(unsigned long MCP41x_Resistance_Value,char MCP41x_RAB){
	long calcule_MCP41x = 0;
	if(MCP41x_Resistance_Value>MCP41x_Max_Value_Set)  return 0;
     b22:	80 e0       	ldi	r24, 0x00	; 0
     b24:	01 c0       	rjmp	.+2      	; 0xb28 <MCP41x_Set_Vlaue+0x8e>
	calcule_MCP41x = (long)MCP41x_Resistance_Value - wipper_resistance_;
	if(calcule_MCP41x <= 0){return 52;}
     b26:	84 e3       	ldi	r24, 0x34	; 52
	
	if(MCP41x_RAB == 0) calcule_MCP41x = 256 - calcule_MCP41x;
	SPI_WriteByte((char)calcule_MCP41x);
	CS_set_level(1);
	return (char)calcule_MCP41x;	
     b28:	cf 91       	pop	r28
     b2a:	ff 90       	pop	r15
     b2c:	ef 90       	pop	r14
     b2e:	df 90       	pop	r13
     b30:	cf 90       	pop	r12
     b32:	08 95       	ret

00000b34 <__vector_19>:
unsigned char car_data[19]; // 19
char buffer_digits[12];

//Interrupt empty buffer
ISR (USART0_UDRE_vect)
{	
     b34:	1f 92       	push	r1
     b36:	0f 92       	push	r0
     b38:	0f b6       	in	r0, 0x3f	; 63
     b3a:	0f 92       	push	r0
     b3c:	11 24       	eor	r1, r1
     b3e:	0b b6       	in	r0, 0x3b	; 59
     b40:	0f 92       	push	r0
     b42:	8f 93       	push	r24
     b44:	ef 93       	push	r30
     b46:	ff 93       	push	r31
	if (queueC != sendC) {
     b48:	e0 91 c3 01 	lds	r30, 0x01C3	; 0x8001c3 <sendC>
     b4c:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <queueC>
     b50:	8e 17       	cp	r24, r30
     b52:	51 f0       	breq	.+20     	; 0xb68 <__vector_19+0x34>
		UDR0 = _tx_buffer[sendC++];
     b54:	81 e0       	ldi	r24, 0x01	; 1
     b56:	8e 0f       	add	r24, r30
     b58:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <sendC>
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	ed 57       	subi	r30, 0x7D	; 125
     b60:	fe 4f       	sbci	r31, 0xFE	; 254
     b62:	80 81       	ld	r24, Z
     b64:	8c b9       	out	0x0c, r24	; 12
     b66:	04 c0       	rjmp	.+8      	; 0xb70 <__vector_19+0x3c>
	}
	else
	{
		UCSR0B &=~(1<<UDRIE0);	// Interrupt disable - transmit finish
     b68:	55 98       	cbi	0x0a, 5	; 10
		tx_flag = 1;
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tx_flag>
	}
}
     b70:	ff 91       	pop	r31
     b72:	ef 91       	pop	r30
     b74:	8f 91       	pop	r24
     b76:	0f 90       	pop	r0
     b78:	0b be       	out	0x3b, r0	; 59
     b7a:	0f 90       	pop	r0
     b7c:	0f be       	out	0x3f, r0	; 63
     b7e:	0f 90       	pop	r0
     b80:	1f 90       	pop	r1
     b82:	18 95       	reti

00000b84 <__vector_18>:

ISR(USART0_RX_vect)
{
     b84:	1f 92       	push	r1
     b86:	0f 92       	push	r0
     b88:	0f b6       	in	r0, 0x3f	; 63
     b8a:	0f 92       	push	r0
     b8c:	11 24       	eor	r1, r1
     b8e:	0b b6       	in	r0, 0x3b	; 59
     b90:	0f 92       	push	r0
     b92:	2f 93       	push	r18
     b94:	8f 93       	push	r24
     b96:	9f 93       	push	r25
     b98:	ef 93       	push	r30
     b9a:	ff 93       	push	r31
	uint8_t c = UDR0;
     b9c:	2c b1       	in	r18, 0x0c	; 12
	uint8_t next_rx_tail = (_rx_buffer_tail + 1) % SERIAL_BUFFER_SIZE;
     b9e:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <_rx_buffer_tail>
     ba2:	90 e0       	ldi	r25, 0x00	; 0
     ba4:	01 96       	adiw	r24, 0x01	; 1
     ba6:	8f 73       	andi	r24, 0x3F	; 63
     ba8:	90 78       	andi	r25, 0x80	; 128
     baa:	99 23       	and	r25, r25
     bac:	24 f4       	brge	.+8      	; 0xbb6 <__vector_18+0x32>
     bae:	01 97       	sbiw	r24, 0x01	; 1
     bb0:	80 6c       	ori	r24, 0xC0	; 192
     bb2:	9f 6f       	ori	r25, 0xFF	; 255
     bb4:	01 96       	adiw	r24, 0x01	; 1
	
	if (next_rx_tail != _rx_buffer_head)
     bb6:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <_rx_buffer_head>
     bba:	89 17       	cp	r24, r25
     bbc:	71 f0       	breq	.+28     	; 0xbda <__vector_18+0x56>
	{
		if (c != 0x0D)  {
     bbe:	2d 30       	cpi	r18, 0x0D	; 13
     bc0:	49 f0       	breq	.+18     	; 0xbd4 <__vector_18+0x50>
		_rx_buffer[_rx_buffer_tail] = c;
     bc2:	e0 91 16 01 	lds	r30, 0x0116	; 0x800116 <_rx_buffer_tail>
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	ec 53       	subi	r30, 0x3C	; 60
     bca:	fe 4f       	sbci	r31, 0xFE	; 254
     bcc:	20 83       	st	Z, r18
		_rx_buffer_tail = next_rx_tail;
     bce:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <_rx_buffer_tail>
     bd2:	03 c0       	rjmp	.+6      	; 0xbda <__vector_18+0x56>
		}
		else {
			rx_flag = 1;
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <rx_flag>
		};
	}
}
     bda:	ff 91       	pop	r31
     bdc:	ef 91       	pop	r30
     bde:	9f 91       	pop	r25
     be0:	8f 91       	pop	r24
     be2:	2f 91       	pop	r18
     be4:	0f 90       	pop	r0
     be6:	0b be       	out	0x3b, r0	; 59
     be8:	0f 90       	pop	r0
     bea:	0f be       	out	0x3f, r0	; 63
     bec:	0f 90       	pop	r0
     bee:	1f 90       	pop	r1
     bf0:	18 95       	reti

00000bf2 <serial_init>:

void serial_init()
{
	UBRR0L = LO(bauddivider);
     bf2:	80 e1       	ldi	r24, 0x10	; 16
     bf4:	89 b9       	out	0x09, r24	; 9
	UBRR0H = HI(bauddivider);
     bf6:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UCSR0A = 0;
     bfa:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = 1<<RXEN0|1<<TXEN0|1<<RXCIE0|0<<TXCIE0;
     bfc:	88 e9       	ldi	r24, 0x98	; 152
     bfe:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = 1<<UCSZ0|1<<UCSZ01;
     c00:	86 e0       	ldi	r24, 0x06	; 6
     c02:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     c06:	08 95       	ret

00000c08 <SendStr>:

}

void SendStr(char *s)
{
	queueC = 0;	//first byte
     c08:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <queueC>
	sendC = 0;
     c0c:	10 92 c3 01 	sts	0x01C3, r1	; 0x8001c3 <sendC>
	while (*s) _tx_buffer[queueC++] = *s++;
     c10:	fc 01       	movw	r30, r24
     c12:	20 81       	ld	r18, Z
     c14:	22 23       	and	r18, r18
     c16:	79 f0       	breq	.+30     	; 0xc36 <SendStr+0x2e>
     c18:	dc 01       	movw	r26, r24
     c1a:	e0 91 05 02 	lds	r30, 0x0205	; 0x800205 <queueC>
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	8e 0f       	add	r24, r30
     c22:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <queueC>
     c26:	8d 91       	ld	r24, X+
     c28:	f0 e0       	ldi	r31, 0x00	; 0
     c2a:	ed 57       	subi	r30, 0x7D	; 125
     c2c:	fe 4f       	sbci	r31, 0xFE	; 254
     c2e:	80 83       	st	Z, r24
     c30:	8c 91       	ld	r24, X
     c32:	81 11       	cpse	r24, r1
     c34:	f2 cf       	rjmp	.-28     	; 0xc1a <SendStr+0x12>
	while (buffer_digits[sendC]) _tx_buffer[queueC++] = buffer_digits[sendC++];
     c36:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <buffer_digits>
     c3a:	88 23       	and	r24, r24
     c3c:	a1 f0       	breq	.+40     	; 0xc66 <SendStr+0x5e>
     c3e:	20 91 05 02 	lds	r18, 0x0205	; 0x800205 <queueC>
     c42:	e2 2f       	mov	r30, r18
     c44:	91 e0       	ldi	r25, 0x01	; 1
     c46:	9e 0f       	add	r25, r30
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	ed 57       	subi	r30, 0x7D	; 125
     c4c:	fe 4f       	sbci	r31, 0xFE	; 254
     c4e:	80 83       	st	Z, r24
     c50:	e9 2f       	mov	r30, r25
     c52:	e2 1b       	sub	r30, r18
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	e9 58       	subi	r30, 0x89	; 137
     c58:	fe 4f       	sbci	r31, 0xFE	; 254
     c5a:	80 81       	ld	r24, Z
     c5c:	e9 2f       	mov	r30, r25
     c5e:	81 11       	cpse	r24, r1
     c60:	f1 cf       	rjmp	.-30     	; 0xc44 <SendStr+0x3c>
     c62:	90 93 05 02 	sts	0x0205, r25	; 0x800205 <queueC>
	sendC = 1;	//first byte transmit
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <sendC>
	_tx_buffer[queueC++] = 0x0D;   	//end str
     c6c:	e0 91 05 02 	lds	r30, 0x0205	; 0x800205 <queueC>
     c70:	ae 2f       	mov	r26, r30
     c72:	b0 e0       	ldi	r27, 0x00	; 0
     c74:	ad 57       	subi	r26, 0x7D	; 125
     c76:	be 4f       	sbci	r27, 0xFE	; 254
     c78:	8d e0       	ldi	r24, 0x0D	; 13
     c7a:	8c 93       	st	X, r24
	_tx_buffer[queueC++] = 0x0A;   	//return
     c7c:	82 e0       	ldi	r24, 0x02	; 2
     c7e:	8e 0f       	add	r24, r30
     c80:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <queueC>
     c84:	ef 5f       	subi	r30, 0xFF	; 255
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	ed 57       	subi	r30, 0x7D	; 125
     c8a:	fe 4f       	sbci	r31, 0xFE	; 254
     c8c:	8a e0       	ldi	r24, 0x0A	; 10
     c8e:	80 83       	st	Z, r24
	
	UDR0 = _tx_buffer[0];  		//Transmit first byte
     c90:	80 91 83 01 	lds	r24, 0x0183	; 0x800183 <_tx_buffer>
     c94:	8c b9       	out	0x0c, r24	; 12
	UCSR0B|=(1<<UDRIE0);	// Enable UDRE
     c96:	55 9a       	sbi	0x0a, 5	; 10
     c98:	08 95       	ret

00000c9a <parcer>:
//int nums=0;
int counter=0;
int digits=0;

void parcer()
{
     c9a:	0f 93       	push	r16
     c9c:	1f 93       	push	r17
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
	if (rx_flag) {
     ca2:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <rx_flag>
     ca6:	88 23       	and	r24, r24
     ca8:	09 f4       	brne	.+2      	; 0xcac <parcer+0x12>
     caa:	17 c2       	rjmp	.+1070   	; 0x10da <parcer+0x440>
		rx_flag = 0;
     cac:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <rx_flag>
     cb0:	00 eb       	ldi	r16, 0xB0	; 176
     cb2:	11 e0       	ldi	r17, 0x01	; 1
		//buffer_digits[0]=0;
		//SendStr(_rx_buffer);
		//while (tx_flag == 0);
		//tx_flag = 0;
		int nums = 0;
     cb4:	c0 e0       	ldi	r28, 0x00	; 0
     cb6:	d0 e0       	ldi	r29, 0x00	; 0
		
		//SendStr("Hello ");
		
		// Read ?
		while (0 != strcmp(_rx_buffer, strcpy_P(queue, (PGM_P)pgm_read_word(&(InputStringPointers[nums])))) && nums < 21) nums++;
     cb8:	01 c0       	rjmp	.+2      	; 0xcbc <parcer+0x22>
     cba:	21 96       	adiw	r28, 0x01	; 1
     cbc:	f8 01       	movw	r30, r16
     cbe:	65 91       	lpm	r22, Z+
     cc0:	74 91       	lpm	r23, Z
     cc2:	85 e4       	ldi	r24, 0x45	; 69
     cc4:	91 e0       	ldi	r25, 0x01	; 1
     cc6:	0e 94 76 0e 	call	0x1cec	; 0x1cec <strcpy_P>
     cca:	bc 01       	movw	r22, r24
     ccc:	84 ec       	ldi	r24, 0xC4	; 196
     cce:	91 e0       	ldi	r25, 0x01	; 1
     cd0:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <strcmp>
     cd4:	89 2b       	or	r24, r25
     cd6:	31 f0       	breq	.+12     	; 0xce4 <parcer+0x4a>
     cd8:	0e 5f       	subi	r16, 0xFE	; 254
     cda:	1f 4f       	sbci	r17, 0xFF	; 255
     cdc:	c5 31       	cpi	r28, 0x15	; 21
     cde:	d1 05       	cpc	r29, r1
     ce0:	61 f7       	brne	.-40     	; 0xcba <parcer+0x20>
     ce2:	19 c1       	rjmp	.+562    	; 0xf16 <parcer+0x27c>
		
		switch (nums) {
     ce4:	c5 31       	cpi	r28, 0x15	; 21
     ce6:	d1 05       	cpc	r29, r1
     ce8:	08 f0       	brcs	.+2      	; 0xcec <parcer+0x52>
     cea:	15 c1       	rjmp	.+554    	; 0xf16 <parcer+0x27c>
     cec:	fe 01       	movw	r30, r28
     cee:	ea 5b       	subi	r30, 0xBA	; 186
     cf0:	ff 4f       	sbci	r31, 0xFF	; 255
     cf2:	b1 c7       	rjmp	.+3938   	; 0x1c56 <__tablejump2__>
			case 0:		// get command
				Wheel_waits = 1;	//32 ms
     cf4:	81 e0       	ldi	r24, 0x01	; 1
     cf6:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel1_Value = 0;
     cfa:	10 92 37 01 	sts	0x0137, r1	; 0x800137 <Wheel1_Value+0x1>
     cfe:	10 92 36 01 	sts	0x0136, r1	; 0x800136 <Wheel1_Value>
				timer2_init();
     d02:	c5 d3       	rcall	.+1930   	; 0x148e <timer2_init>
				ints_enable(0);
     d04:	80 e0       	ldi	r24, 0x00	; 0
     d06:	f9 d3       	rcall	.+2034   	; 0x14fa <ints_enable>
				if (TCCR0 == 0) timer0_init();
     d08:	83 b7       	in	r24, 0x33	; 51
     d0a:	81 11       	cpse	r24, r1
     d0c:	01 c0       	rjmp	.+2      	; 0xd10 <parcer+0x76>
     d0e:	b1 d3       	rcall	.+1890   	; 0x1472 <timer0_init>
				while (0 != EIMSK && Wheel_waits != 0);
     d10:	89 b7       	in	r24, 0x39	; 57
     d12:	88 23       	and	r24, r24
     d14:	21 f0       	breq	.+8      	; 0xd1e <parcer+0x84>
     d16:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     d1a:	81 11       	cpse	r24, r1
     d1c:	f9 cf       	rjmp	.-14     	; 0xd10 <parcer+0x76>
				Wheel_waits = 1;
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel2_Value = 0;
     d24:	10 92 35 01 	sts	0x0135, r1	; 0x800135 <Wheel2_Value+0x1>
     d28:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <Wheel2_Value>
				timer2_init();
     d2c:	b0 d3       	rcall	.+1888   	; 0x148e <timer2_init>
				ints_enable(1);
     d2e:	81 e0       	ldi	r24, 0x01	; 1
     d30:	e4 d3       	rcall	.+1992   	; 0x14fa <ints_enable>
				if (TCCR0 == 0) timer0_init();
     d32:	83 b7       	in	r24, 0x33	; 51
     d34:	81 11       	cpse	r24, r1
     d36:	01 c0       	rjmp	.+2      	; 0xd3a <parcer+0xa0>
     d38:	9c d3       	rcall	.+1848   	; 0x1472 <timer0_init>
     d3a:	89 b7       	in	r24, 0x39	; 57
				while (0 != EIMSK && Wheel_waits != 0);
     d3c:	88 23       	and	r24, r24
     d3e:	21 f0       	breq	.+8      	; 0xd48 <parcer+0xae>
     d40:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     d44:	81 11       	cpse	r24, r1
     d46:	f9 cf       	rjmp	.-14     	; 0xd3a <parcer+0xa0>
     d48:	81 e0       	ldi	r24, 0x01	; 1
				Wheel_waits = 1;
     d4a:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel3_Value = 0;
     d4e:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <Wheel3_Value+0x1>
     d52:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <Wheel3_Value>
				timer2_init();
				ints_enable(2);
     d56:	9b d3       	rcall	.+1846   	; 0x148e <timer2_init>
     d58:	82 e0       	ldi	r24, 0x02	; 2
     d5a:	cf d3       	rcall	.+1950   	; 0x14fa <ints_enable>
				if (TCCR0 == 0) timer0_init();
     d5c:	83 b7       	in	r24, 0x33	; 51
     d5e:	81 11       	cpse	r24, r1
     d60:	01 c0       	rjmp	.+2      	; 0xd64 <parcer+0xca>
     d62:	87 d3       	rcall	.+1806   	; 0x1472 <timer0_init>
     d64:	89 b7       	in	r24, 0x39	; 57
				while (0 != EIMSK && Wheel_waits != 0);
     d66:	88 23       	and	r24, r24
     d68:	21 f0       	breq	.+8      	; 0xd72 <parcer+0xd8>
     d6a:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     d6e:	81 11       	cpse	r24, r1
     d70:	f9 cf       	rjmp	.-14     	; 0xd64 <parcer+0xca>
				Wheel_waits = 1;
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
				Wheel4_Value = 0;
     d78:	10 92 31 01 	sts	0x0131, r1	; 0x800131 <Wheel4_Value+0x1>
				timer2_init();
     d7c:	10 92 30 01 	sts	0x0130, r1	; 0x800130 <Wheel4_Value>
				ints_enable(3);
     d80:	86 d3       	rcall	.+1804   	; 0x148e <timer2_init>
     d82:	83 e0       	ldi	r24, 0x03	; 3
     d84:	ba d3       	rcall	.+1908   	; 0x14fa <ints_enable>
				if (TCCR0 == 0) timer0_init();
     d86:	83 b7       	in	r24, 0x33	; 51
     d88:	81 11       	cpse	r24, r1
     d8a:	01 c0       	rjmp	.+2      	; 0xd8e <parcer+0xf4>
     d8c:	72 d3       	rcall	.+1764   	; 0x1472 <timer0_init>
     d8e:	89 b7       	in	r24, 0x39	; 57
				while (0 != EIMSK && Wheel_waits != 0);
     d90:	88 23       	and	r24, r24
     d92:	21 f0       	breq	.+8      	; 0xd9c <parcer+0x102>
     d94:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
     d98:	81 11       	cpse	r24, r1
     d9a:	f9 cf       	rjmp	.-14     	; 0xd8e <parcer+0xf4>
     d9c:	87 b7       	in	r24, 0x37	; 55
			
				TIMSK &= ~(1<<TOIE2);
     d9e:	8f 7b       	andi	r24, 0xBF	; 191
     da0:	87 bf       	out	0x37, r24	; 55
     da2:	19 be       	out	0x39, r1	; 57
				EIMSK = 0;
     da4:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <counter+0x1>
			
				counter = 0;
     da8:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <counter>
				tx_flag = 1;
     dac:	81 e0       	ldi	r24, 0x01	; 1
     dae:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <tx_flag>
			
			break;
     db2:	86 c1       	rjmp	.+780    	; 0x10c0 <parcer+0x426>
     db4:	1c 9a       	sbi	0x03, 4	; 3
			
			case 1:		//setInteriorLightsOn
				PWM5_set_level (1);
				car_data[9] = 1;
     db6:	81 e0       	ldi	r24, 0x01	; 1
     db8:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <car_data+0x9>
				
				SendStr("done1");
     dbc:	81 e0       	ldi	r24, 0x01	; 1
     dbe:	91 e0       	ldi	r25, 0x01	; 1
     dc0:	23 df       	rcall	.-442    	; 0xc08 <SendStr>
     dc2:	7e c1       	rjmp	.+764    	; 0x10c0 <parcer+0x426>
			break;
     dc4:	1c 98       	cbi	0x03, 4	; 3
	} else {
		PORTE &= ~(1 << pin);
     dc6:	10 92 0f 02 	sts	0x020F, r1	; 0x80020f <car_data+0x9>
			case 2:		//setInteriorLightsOff
				PWM5_set_level (0);
				car_data[9] = 0;
     dca:	7a c1       	rjmp	.+756    	; 0x10c0 <parcer+0x426>
			break;
     dcc:	c6 9a       	sbi	0x18, 6	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     dce:	78 c1       	rjmp	.+752    	; 0x10c0 <parcer+0x426>
     dd0:	c6 98       	cbi	0x18, 6	; 24
	} else {
		PORTB &= ~(1 << pin);
     dd2:	76 c1       	rjmp	.+748    	; 0x10c0 <parcer+0x426>
     dd4:	c5 9a       	sbi	0x18, 5	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     dd6:	74 c1       	rjmp	.+744    	; 0x10c0 <parcer+0x426>
     dd8:	c5 98       	cbi	0x18, 5	; 24
	} else {
		PORTB &= ~(1 << pin);
     dda:	72 c1       	rjmp	.+740    	; 0x10c0 <parcer+0x426>
     ddc:	1d 9a       	sbi	0x03, 5	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
     dde:	70 c1       	rjmp	.+736    	; 0x10c0 <parcer+0x426>
     de0:	1d 98       	cbi	0x03, 5	; 3
	} else {
		PORTE &= ~(1 << pin);
     de2:	6e c1       	rjmp	.+732    	; 0x10c0 <parcer+0x426>
     de4:	e5 e6       	ldi	r30, 0x65	; 101
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	81 60       	ori	r24, 0x01	; 1
     dec:	80 83       	st	Z, r24
     dee:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     df0:	8d 7f       	andi	r24, 0xFD	; 253
     df2:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     df4:	94 9a       	sbi	0x12, 4	; 18
			break;
			case 9:		//activateLeftWindowUp
				LW_HIGH_set_level(1);
				LW_LOW_set_level(0);
				LW_INH_set_level(1);
				car_data[12] = 1;
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <car_data+0xc>
				LW_periods = 62;	// 1s
     dfc:	8e e3       	ldi	r24, 0x3E	; 62
     dfe:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <LW_periods>
				if (TCCR0 == 0) timer0_init();
     e02:	83 b7       	in	r24, 0x33	; 51
     e04:	81 11       	cpse	r24, r1
     e06:	5c c1       	rjmp	.+696    	; 0x10c0 <parcer+0x426>
     e08:	34 d3       	rcall	.+1640   	; 0x1472 <timer0_init>
     e0a:	5a c1       	rjmp	.+692    	; 0x10c0 <parcer+0x426>
     e0c:	e5 e6       	ldi	r30, 0x65	; 101
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	8e 7f       	andi	r24, 0xFE	; 254
     e14:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e16:	80 81       	ld	r24, Z
     e18:	82 60       	ori	r24, 0x02	; 2
     e1a:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
     e1c:	94 9a       	sbi	0x12, 4	; 18
			break;
			case 10:		//activateLeftWindowDown
				LW_HIGH_set_level(0);
				LW_LOW_set_level(1);
				LW_INH_set_level(1);
				car_data[13] = 1;
     e1e:	81 e0       	ldi	r24, 0x01	; 1
     e20:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <car_data+0xd>
				LW_periods = 62;	// 1s
     e24:	8e e3       	ldi	r24, 0x3E	; 62
     e26:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <LW_periods>
				if (TCCR0 == 0) timer0_init();
     e2a:	83 b7       	in	r24, 0x33	; 51
     e2c:	81 11       	cpse	r24, r1
     e2e:	48 c1       	rjmp	.+656    	; 0x10c0 <parcer+0x426>
     e30:	20 d3       	rcall	.+1600   	; 0x1472 <timer0_init>
     e32:	46 c1       	rjmp	.+652    	; 0x10c0 <parcer+0x426>
     e34:	e5 e6       	ldi	r30, 0x65	; 101
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e36:	f0 e0       	ldi	r31, 0x00	; 0
     e38:	80 81       	ld	r24, Z
     e3a:	84 60       	ori	r24, 0x04	; 4
     e3c:	80 83       	st	Z, r24
     e3e:	80 81       	ld	r24, Z
	} else {
		PORTG &= ~(1 << pin);
     e40:	87 7f       	andi	r24, 0xF7	; 247
     e42:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e44:	80 81       	ld	r24, Z
     e46:	80 61       	ori	r24, 0x10	; 16
     e48:	80 83       	st	Z, r24
			break;
			case 11:		//activateRightWindowUp
				RW_HIGH_set_level(1);
				RW_LOW_set_level(0);
				RW_INH_set_level(1);
				car_data[14] = 1;
     e4a:	81 e0       	ldi	r24, 0x01	; 1
     e4c:	80 93 14 02 	sts	0x0214, r24	; 0x800214 <car_data+0xe>
				RW_periods = 62;	// 1s
     e50:	8e e3       	ldi	r24, 0x3E	; 62
     e52:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <RW_periods>
				if (TCCR0 == 0) timer0_init();
     e56:	83 b7       	in	r24, 0x33	; 51
     e58:	81 11       	cpse	r24, r1
     e5a:	32 c1       	rjmp	.+612    	; 0x10c0 <parcer+0x426>
     e5c:	0a d3       	rcall	.+1556   	; 0x1472 <timer0_init>
     e5e:	30 c1       	rjmp	.+608    	; 0x10c0 <parcer+0x426>
     e60:	e5 e6       	ldi	r30, 0x65	; 101
	} else {
		PORTG &= ~(1 << pin);
     e62:	f0 e0       	ldi	r31, 0x00	; 0
     e64:	80 81       	ld	r24, Z
     e66:	8b 7f       	andi	r24, 0xFB	; 251
     e68:	80 83       	st	Z, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
     e6a:	80 81       	ld	r24, Z
     e6c:	88 60       	ori	r24, 0x08	; 8
     e6e:	80 83       	st	Z, r24
     e70:	80 81       	ld	r24, Z
     e72:	80 61       	ori	r24, 0x10	; 16
     e74:	80 83       	st	Z, r24
			break;
			case 12:	//activateRightWindowDown
				RW_HIGH_set_level(0);
				RW_LOW_set_level(1);
				RW_INH_set_level(1);
				car_data[15] = 1;
     e76:	81 e0       	ldi	r24, 0x01	; 1
     e78:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <car_data+0xf>
				RW_periods = 62;	// 1s
     e7c:	8e e3       	ldi	r24, 0x3E	; 62
     e7e:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <RW_periods>
				if (TCCR0 == 0) timer0_init();
     e82:	83 b7       	in	r24, 0x33	; 51
     e84:	81 11       	cpse	r24, r1
     e86:	1c c1       	rjmp	.+568    	; 0x10c0 <parcer+0x426>
     e88:	f4 d2       	rcall	.+1512   	; 0x1472 <timer0_init>
     e8a:	1a c1       	rjmp	.+564    	; 0x10c0 <parcer+0x426>
     e8c:	98 99       	sbic	0x13, 0	; 19
			break;
			case 13:	//activateWindshieldWiper1
				if (DRV11_get_level() == 0) {
     e8e:	18 c1       	rjmp	.+560    	; 0x10c0 <parcer+0x426>
     e90:	a8 9a       	sbi	0x15, 0	; 21
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     e92:	e6 e0       	ldi	r30, 0x06	; 6
					DRV11_set_level(1);
					car_data[10] = car_data[10] + 100;
     e94:	f2 e0       	ldi	r31, 0x02	; 2
     e96:	82 85       	ldd	r24, Z+10	; 0x0a
     e98:	8c 59       	subi	r24, 0x9C	; 156
     e9a:	82 87       	std	Z+10, r24	; 0x0a
     e9c:	11 c1       	rjmp	.+546    	; 0x10c0 <parcer+0x426>
     e9e:	99 99       	sbic	0x13, 1	; 19
				} 
			break;
			case 14:	//activateWindshieldWiper2
				if (DRV12_get_level() == 0) {
     ea0:	0f c1       	rjmp	.+542    	; 0x10c0 <parcer+0x426>
     ea2:	a9 9a       	sbi	0x15, 1	; 21
     ea4:	e6 e0       	ldi	r30, 0x06	; 6
					DRV12_set_level(1);
					car_data[10] = car_data[10] + 20;
     ea6:	f2 e0       	ldi	r31, 0x02	; 2
     ea8:	82 85       	ldd	r24, Z+10	; 0x0a
     eaa:	8c 5e       	subi	r24, 0xEC	; 236
     eac:	82 87       	std	Z+10, r24	; 0x0a
     eae:	08 c1       	rjmp	.+528    	; 0x10c0 <parcer+0x426>
     eb0:	9a 99       	sbic	0x13, 2	; 19
				}
			break;
			case 15:	//activateWindshieldWiper3
				if (DRV13_get_level() == 0) {
     eb2:	06 c1       	rjmp	.+524    	; 0x10c0 <parcer+0x426>
     eb4:	aa 9a       	sbi	0x15, 2	; 21
     eb6:	e6 e0       	ldi	r30, 0x06	; 6
					DRV13_set_level(1);
					car_data[10] = car_data[10] + 3;
     eb8:	f2 e0       	ldi	r31, 0x02	; 2
     eba:	82 85       	ldd	r24, Z+10	; 0x0a
     ebc:	8d 5f       	subi	r24, 0xFD	; 253
     ebe:	82 87       	std	Z+10, r24	; 0x0a
     ec0:	ff c0       	rjmp	.+510    	; 0x10c0 <parcer+0x426>
	} else {
		PORTC &= ~(1 << pin);
     ec2:	a8 98       	cbi	0x15, 0	; 21
     ec4:	a9 98       	cbi	0x15, 1	; 21
     ec6:	aa 98       	cbi	0x15, 2	; 21
			break;
			case 16:	//deactivateWindshieldWiper
				DRV11_set_level(0);
				DRV12_set_level(0);
				DRV13_set_level(0);
				car_data[10] = 0;
     ec8:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <car_data+0xa>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
     ecc:	f9 c0       	rjmp	.+498    	; 0x10c0 <parcer+0x426>
			break;
			case 17:	//activateDoorLatch1
				DRV31_set_level(1);
				L1_periods = 31;	//500 ms
     ece:	ab 9a       	sbi	0x15, 3	; 21
     ed0:	8f e1       	ldi	r24, 0x1F	; 31
     ed2:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <L1_periods>
				if (TCCR0 == 0) timer0_init();
     ed6:	83 b7       	in	r24, 0x33	; 51
     ed8:	81 11       	cpse	r24, r1
     eda:	f2 c0       	rjmp	.+484    	; 0x10c0 <parcer+0x426>
     edc:	ca d2       	rcall	.+1428   	; 0x1472 <timer0_init>
     ede:	f0 c0       	rjmp	.+480    	; 0x10c0 <parcer+0x426>
			break;
			case 18:	//activateDoorLatch2
				DRV32_set_level(1);
				L2_periods = 31;	//500 ms
     ee0:	ac 9a       	sbi	0x15, 4	; 21
     ee2:	8f e1       	ldi	r24, 0x1F	; 31
     ee4:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <L2_periods>
				if (TCCR0 == 0) timer0_init();
     ee8:	83 b7       	in	r24, 0x33	; 51
     eea:	81 11       	cpse	r24, r1
     eec:	e9 c0       	rjmp	.+466    	; 0x10c0 <parcer+0x426>
     eee:	c1 d2       	rcall	.+1410   	; 0x1472 <timer0_init>
     ef0:	e7 c0       	rjmp	.+462    	; 0x10c0 <parcer+0x426>
			break;
			case 19:	//activateDoorLatch3
				DRV33_set_level(1);
				L3_periods = 31;	//500 ms
     ef2:	ad 9a       	sbi	0x15, 5	; 21
     ef4:	8f e1       	ldi	r24, 0x1F	; 31
				if (TCCR0 == 0) timer0_init();
     ef6:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <L3_periods>
     efa:	83 b7       	in	r24, 0x33	; 51
     efc:	81 11       	cpse	r24, r1
     efe:	e0 c0       	rjmp	.+448    	; 0x10c0 <parcer+0x426>
     f00:	b8 d2       	rcall	.+1392   	; 0x1472 <timer0_init>
     f02:	de c0       	rjmp	.+444    	; 0x10c0 <parcer+0x426>
			break;
			case 20:	//activateDoorLatch4
				DRV34_set_level(1);
				L4_periods = 31;	//500 ms
     f04:	ae 9a       	sbi	0x15, 6	; 21
     f06:	8f e1       	ldi	r24, 0x1F	; 31
     f08:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <L4_periods>
				if (TCCR0 == 0) timer0_init();
     f0c:	83 b7       	in	r24, 0x33	; 51
     f0e:	81 11       	cpse	r24, r1
     f10:	d7 c0       	rjmp	.+430    	; 0x10c0 <parcer+0x426>
     f12:	af d2       	rcall	.+1374   	; 0x1472 <timer0_init>
     f14:	d5 c0       	rjmp	.+426    	; 0x10c0 <parcer+0x426>
			break;
			default:
			
				SendStr("default");
     f16:	87 e0       	ldi	r24, 0x07	; 7
     f18:	91 e0       	ldi	r25, 0x01	; 1
     f1a:	76 de       	rcall	.-788    	; 0xc08 <SendStr>
     f1c:	10 92 19 01 	sts	0x0119, r1	; 0x800119 <digits+0x1>
				
			    digits=0;
     f20:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <digits>
     f24:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <_rx_buffer_tail>
				for (unsigned char i = 0; i < _rx_buffer_tail; i++){
     f28:	88 23       	and	r24, r24
     f2a:	41 f1       	breq	.+80     	; 0xf7c <parcer+0x2e2>
     f2c:	20 e0       	ldi	r18, 0x00	; 0
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	80 e0       	ldi	r24, 0x00	; 0
     f32:	48 2f       	mov	r20, r24
					if (_rx_buffer[i] >= 0x30 && _rx_buffer[i] <= 0x39){
     f34:	50 e0       	ldi	r21, 0x00	; 0
     f36:	fa 01       	movw	r30, r20
     f38:	ec 53       	subi	r30, 0x3C	; 60
     f3a:	fe 4f       	sbci	r31, 0xFE	; 254
     f3c:	90 81       	ld	r25, Z
     f3e:	60 ed       	ldi	r22, 0xD0	; 208
     f40:	69 0f       	add	r22, r25
     f42:	6a 30       	cpi	r22, 0x0A	; 10
     f44:	90 f4       	brcc	.+36     	; 0xf6a <parcer+0x2d0>
     f46:	9f 70       	andi	r25, 0x0F	; 15
						digits = digits + (_rx_buffer[i] & 0x0F);
						digits = digits * 10;
     f48:	29 0f       	add	r18, r25
     f4a:	31 1d       	adc	r19, r1
     f4c:	b9 01       	movw	r22, r18
     f4e:	66 0f       	add	r22, r22
     f50:	77 1f       	adc	r23, r23
     f52:	22 0f       	add	r18, r18
     f54:	33 1f       	adc	r19, r19
     f56:	22 0f       	add	r18, r18
     f58:	33 1f       	adc	r19, r19
     f5a:	22 0f       	add	r18, r18
     f5c:	33 1f       	adc	r19, r19
     f5e:	26 0f       	add	r18, r22
     f60:	37 1f       	adc	r19, r23
						_rx_buffer[i] = 0;
     f62:	fa 01       	movw	r30, r20
     f64:	ec 53       	subi	r30, 0x3C	; 60
     f66:	fe 4f       	sbci	r31, 0xFE	; 254
     f68:	10 82       	st	Z, r1
			default:
			
				SendStr("default");
				
			    digits=0;
				for (unsigned char i = 0; i < _rx_buffer_tail; i++){
     f6a:	8f 5f       	subi	r24, 0xFF	; 255
     f6c:	90 91 16 01 	lds	r25, 0x0116	; 0x800116 <_rx_buffer_tail>
     f70:	89 17       	cp	r24, r25
     f72:	f8 f2       	brcs	.-66     	; 0xf32 <parcer+0x298>
     f74:	30 93 19 01 	sts	0x0119, r19	; 0x800119 <digits+0x1>
     f78:	20 93 18 01 	sts	0x0118, r18	; 0x800118 <digits>
						digits = digits + (_rx_buffer[i] & 0x0F);
						digits = digits * 10;
						_rx_buffer[i] = 0;
					};
				};
				digits = digits / 10;
     f7c:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <digits>
     f80:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <digits+0x1>
     f84:	6a e0       	ldi	r22, 0x0A	; 10
     f86:	70 e0       	ldi	r23, 0x00	; 0
     f88:	31 d6       	rcall	.+3170   	; 0x1bec <__divmodhi4>
     f8a:	70 93 19 01 	sts	0x0119, r23	; 0x800119 <digits+0x1>
     f8e:	60 93 18 01 	sts	0x0118, r22	; 0x800118 <digits>
     f92:	0a ed       	ldi	r16, 0xDA	; 218
				nums = 21;
     f94:	11 e0       	ldi	r17, 0x01	; 1
     f96:	c5 e1       	ldi	r28, 0x15	; 21
				while (0 != strcmp(_rx_buffer, strcpy_P(queue, (PGM_P)pgm_read_word(&(InputStringPointers[nums]))))) {
     f98:	d0 e0       	ldi	r29, 0x00	; 0
					nums++;
     f9a:	07 c0       	rjmp	.+14     	; 0xfaa <parcer+0x310>
     f9c:	21 96       	adiw	r28, 0x01	; 1
     f9e:	0e 5f       	subi	r16, 0xFE	; 254
					if (nums > 23) break;
     fa0:	1f 4f       	sbci	r17, 0xFF	; 255
     fa2:	c8 31       	cpi	r28, 0x18	; 24
     fa4:	d1 05       	cpc	r29, r1
     fa6:	09 f4       	brne	.+2      	; 0xfaa <parcer+0x310>
						_rx_buffer[i] = 0;
					};
				};
				digits = digits / 10;
				nums = 21;
				while (0 != strcmp(_rx_buffer, strcpy_P(queue, (PGM_P)pgm_read_word(&(InputStringPointers[nums]))))) {
     fa8:	8b c0       	rjmp	.+278    	; 0x10c0 <parcer+0x426>
     faa:	f8 01       	movw	r30, r16
     fac:	65 91       	lpm	r22, Z+
     fae:	74 91       	lpm	r23, Z
     fb0:	85 e4       	ldi	r24, 0x45	; 69
     fb2:	91 e0       	ldi	r25, 0x01	; 1
     fb4:	9b d6       	rcall	.+3382   	; 0x1cec <strcpy_P>
     fb6:	bc 01       	movw	r22, r24
     fb8:	84 ec       	ldi	r24, 0xC4	; 196
     fba:	91 e0       	ldi	r25, 0x01	; 1
     fbc:	a5 d6       	rcall	.+3402   	; 0x1d08 <strcmp>
     fbe:	89 2b       	or	r24, r25
     fc0:	69 f7       	brne	.-38     	; 0xf9c <parcer+0x302>
     fc2:	c5 31       	cpi	r28, 0x15	; 21
					nums++;
					if (nums > 23) break;
				};
				
			
				if (nums == 21) {		// setLightsLevel
     fc4:	d1 05       	cpc	r29, r1
     fc6:	89 f5       	brne	.+98     	; 0x102a <parcer+0x390>
     fc8:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <digits>
					if (digits >= 100){
     fcc:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <digits+0x1>
     fd0:	84 36       	cpi	r24, 0x64	; 100
     fd2:	91 05       	cpc	r25, r1
     fd4:	2c f0       	brlt	.+10     	; 0xfe0 <parcer+0x346>
     fd6:	c7 9a       	sbi	0x18, 7	; 24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
     fd8:	8f b5       	in	r24, 0x2f	; 47
						PWM3_set_level(1);
						TCCR1A &= ~(1<<COM1C1);		// PWM3 OUT disable
     fda:	87 7f       	andi	r24, 0xF7	; 247
     fdc:	8f bd       	out	0x2f, r24	; 47
     fde:	70 c0       	rjmp	.+224    	; 0x10c0 <parcer+0x426>
     fe0:	00 97       	sbiw	r24, 0x00	; 0
					}
					else if (digits == 0) {
     fe2:	29 f4       	brne	.+10     	; 0xfee <parcer+0x354>
     fe4:	c7 98       	cbi	0x18, 7	; 24
	} else {
		PORTB &= ~(1 << pin);
     fe6:	8f b5       	in	r24, 0x2f	; 47
						PWM3_set_level(0);
						TCCR1A &= ~(1<<COM1C1);		// PWM3 OUT disable
     fe8:	87 7f       	andi	r24, 0xF7	; 247
     fea:	8f bd       	out	0x2f, r24	; 47
     fec:	69 c0       	rjmp	.+210    	; 0x10c0 <parcer+0x426>
     fee:	9c 01       	movw	r18, r24
					}
					else {
						PWM3_Value = digits * 10;
     ff0:	22 0f       	add	r18, r18
     ff2:	33 1f       	adc	r19, r19
     ff4:	88 0f       	add	r24, r24
     ff6:	99 1f       	adc	r25, r25
     ff8:	88 0f       	add	r24, r24
     ffa:	99 1f       	adc	r25, r25
     ffc:	88 0f       	add	r24, r24
     ffe:	99 1f       	adc	r25, r25
    1000:	82 0f       	add	r24, r18
    1002:	93 1f       	adc	r25, r19
    1004:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <PWM3_Value+0x1>
    1008:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <PWM3_Value>
    100c:	0f b4       	in	r0, 0x2f	; 47
						if (TCCR1A & (1<<COM1C1)) {
    100e:	03 fe       	sbrs	r0, 3
    1010:	04 c0       	rjmp	.+8      	; 0x101a <parcer+0x380>
    1012:	87 b7       	in	r24, 0x37	; 55
							TIMSK |= (1<<TOIE1);	// Enable overflow interrupt TIMER1
    1014:	84 60       	ori	r24, 0x04	; 4
    1016:	87 bf       	out	0x37, r24	; 55
    1018:	53 c0       	rjmp	.+166    	; 0x10c0 <parcer+0x426>
    101a:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
						}
						else {
							OCR1C = PWM3_Value;
    101e:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    1022:	8f b5       	in	r24, 0x2f	; 47
							TCCR1A |= (1<<COM1C1);	// PWM3 OUT enable
    1024:	88 60       	ori	r24, 0x08	; 8
    1026:	8f bd       	out	0x2f, r24	; 47
    1028:	4b c0       	rjmp	.+150    	; 0x10c0 <parcer+0x426>
    102a:	c6 31       	cpi	r28, 0x16	; 22
						}
					}
				}
				else if	(nums == 22) {	// setVentsLevel
    102c:	d1 05       	cpc	r29, r1
    102e:	e1 f5       	brne	.+120    	; 0x10a8 <parcer+0x40e>
    1030:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <digits>
					car_data[11] = digits;
    1034:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <digits+0x1>
    1038:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <car_data+0xb>
    103c:	84 36       	cpi	r24, 0x64	; 100
					if (car_data[11] >= 100){
    103e:	38 f0       	brcs	.+14     	; 0x104e <parcer+0x3b4>
    1040:	1b 9a       	sbi	0x03, 3	; 3
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
    1042:	eb e8       	ldi	r30, 0x8B	; 139
						PWM4_set_level(1);
						TCCR3A &= ~(1<<COM3A1);		// PWM4 OUT disable
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	8f 77       	andi	r24, 0x7F	; 127
    104a:	80 83       	st	Z, r24
    104c:	39 c0       	rjmp	.+114    	; 0x10c0 <parcer+0x426>
    104e:	81 11       	cpse	r24, r1
					}
					else if (car_data[11] == 0) {
    1050:	07 c0       	rjmp	.+14     	; 0x1060 <parcer+0x3c6>
    1052:	1b 98       	cbi	0x03, 3	; 3
	} else {
		PORTE &= ~(1 << pin);
    1054:	eb e8       	ldi	r30, 0x8B	; 139
						PWM4_set_level(0);
						TCCR3A &= ~(1<<COM3A1);		// PWM4 OUT disable
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	8f 77       	andi	r24, 0x7F	; 127
    105c:	80 83       	st	Z, r24
    105e:	30 c0       	rjmp	.+96     	; 0x10c0 <parcer+0x426>
    1060:	99 27       	eor	r25, r25
					}
					else {
						PWM4_Value = car_data[11] * 10;
    1062:	9c 01       	movw	r18, r24
    1064:	22 0f       	add	r18, r18
    1066:	33 1f       	adc	r19, r19
    1068:	88 0f       	add	r24, r24
    106a:	99 1f       	adc	r25, r25
    106c:	88 0f       	add	r24, r24
    106e:	99 1f       	adc	r25, r25
    1070:	88 0f       	add	r24, r24
    1072:	99 1f       	adc	r25, r25
    1074:	82 0f       	add	r24, r18
    1076:	93 1f       	adc	r25, r19
    1078:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <PWM4_Value+0x1>
    107c:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <PWM4_Value>
    1080:	20 91 8b 00 	lds	r18, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
						if (TCCR3A & (1<<COM3A1)) {
    1084:	22 23       	and	r18, r18
    1086:	34 f4       	brge	.+12     	; 0x1094 <parcer+0x3fa>
    1088:	ed e7       	ldi	r30, 0x7D	; 125
							ETIMSK |= (1<<TOIE3);	// Enable overflow interrupt TIMER3
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	84 60       	ori	r24, 0x04	; 4
    1090:	80 83       	st	Z, r24
						}
						else {
							OCR3A = PWM4_Value;
    1092:	16 c0       	rjmp	.+44     	; 0x10c0 <parcer+0x426>
    1094:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
    1098:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
							TCCR3A |= (1<<COM3A1);	// PWM4 OUT enable
    109c:	eb e8       	ldi	r30, 0x8B	; 139
    109e:	f0 e0       	ldi	r31, 0x00	; 0
    10a0:	80 81       	ld	r24, Z
    10a2:	80 68       	ori	r24, 0x80	; 128
						}
					}
					
					
				}
				else if	(nums == 23) {	//setSteeringAssist
    10a4:	80 83       	st	Z, r24
    10a6:	0c c0       	rjmp	.+24     	; 0x10c0 <parcer+0x426>
					car_data[18] = digits;
    10a8:	67 97       	sbiw	r28, 0x17	; 23
    10aa:	51 f4       	brne	.+20     	; 0x10c0 <parcer+0x426>
    10ac:	20 91 18 01 	lds	r18, 0x0118	; 0x800118 <digits>
					MCP41x_Set_Vlaue((unsigned long) car_data[18]*1000,1); //MCP41x_Set_Vlaue(the desired value in ohm, the concerned side  RA or RB)
    10b0:	20 93 18 02 	sts	0x0218, r18	; 0x800218 <car_data+0x12>
    10b4:	30 e0       	ldi	r19, 0x00	; 0
    10b6:	a8 ee       	ldi	r26, 0xE8	; 232
    10b8:	b3 e0       	ldi	r27, 0x03	; 3
    10ba:	d6 d5       	rcall	.+2988   	; 0x1c68 <__umulhisi3>
    10bc:	41 e0       	ldi	r20, 0x01	; 1
    10be:	ed dc       	rcall	.-1574   	; 0xa9a <MCP41x_Set_Vlaue>
				}
		}
		memset(_rx_buffer, 0, _rx_buffer_tail);
    10c0:	40 91 16 01 	lds	r20, 0x0116	; 0x800116 <_rx_buffer_tail>
    10c4:	50 e0       	ldi	r21, 0x00	; 0
    10c6:	60 e0       	ldi	r22, 0x00	; 0
    10c8:	70 e0       	ldi	r23, 0x00	; 0
    10ca:	84 ec       	ldi	r24, 0xC4	; 196
    10cc:	91 e0       	ldi	r25, 0x01	; 1
    10ce:	15 d6       	rcall	.+3114   	; 0x1cfa <memset>
    10d0:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <_rx_buffer_head>
		_rx_buffer_head = 0;
    10d4:	10 92 16 01 	sts	0x0116, r1	; 0x800116 <_rx_buffer_tail>
		_rx_buffer_tail = 0;
    10d8:	0a c1       	rjmp	.+532    	; 0x12ee <__stack+0x1ef>
    10da:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <tx_flag>
	}
	else if (tx_flag && Wheel_waits == 0) {
    10de:	88 23       	and	r24, r24
    10e0:	09 f4       	brne	.+2      	; 0x10e4 <parcer+0x44a>
    10e2:	05 c1       	rjmp	.+522    	; 0x12ee <__stack+0x1ef>
    10e4:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    10e8:	81 11       	cpse	r24, r1
			tx_flag = 0;
    10ea:	01 c1       	rjmp	.+514    	; 0x12ee <__stack+0x1ef>
			if (counter != 28) { // 19    - count what ?
    10ec:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <tx_flag>
    10f0:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <counter>
    10f4:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <counter+0x1>
    10f8:	8c 31       	cpi	r24, 0x1C	; 28
    10fa:	91 05       	cpc	r25, r1
				if (counter == 1) {
    10fc:	09 f4       	brne	.+2      	; 0x1100 <__stack+0x1>
    10fe:	f7 c0       	rjmp	.+494    	; 0x12ee <__stack+0x1ef>
					dtostrf((float)Wheel1_Value * 0.025, 3, 3, buffer_digits); //wheel1
    1100:	81 30       	cpi	r24, 0x01	; 1
    1102:	91 05       	cpc	r25, r1
    1104:	91 f4       	brne	.+36     	; 0x112a <__stack+0x2b>
    1106:	60 91 36 01 	lds	r22, 0x0136	; 0x800136 <Wheel1_Value>
    110a:	70 91 37 01 	lds	r23, 0x0137	; 0x800137 <Wheel1_Value+0x1>
    110e:	80 e0       	ldi	r24, 0x00	; 0
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	7b d4       	rcall	.+2294   	; 0x1a0a <__floatunsisf>
    1114:	2d ec       	ldi	r18, 0xCD	; 205
    1116:	3c ec       	ldi	r19, 0xCC	; 204
    1118:	4c ec       	ldi	r20, 0xCC	; 204
    111a:	5c e3       	ldi	r21, 0x3C	; 60
    111c:	b3 d4       	rcall	.+2406   	; 0x1a84 <__mulsf3>
    111e:	07 e7       	ldi	r16, 0x77	; 119
    1120:	11 e0       	ldi	r17, 0x01	; 1
    1122:	23 e0       	ldi	r18, 0x03	; 3
    1124:	43 e0       	ldi	r20, 0x03	; 3
				}
				else if (counter == 2) {
    1126:	c3 d5       	rcall	.+2950   	; 0x1cae <dtostrf>
    1128:	cb c0       	rjmp	.+406    	; 0x12c0 <__stack+0x1c1>
    112a:	82 30       	cpi	r24, 0x02	; 2
					dtostrf((float)Wheel2_Value * 0.025, 3, 3, buffer_digits); //wheel2
    112c:	91 05       	cpc	r25, r1
    112e:	91 f4       	brne	.+36     	; 0x1154 <__stack+0x55>
    1130:	60 91 34 01 	lds	r22, 0x0134	; 0x800134 <Wheel2_Value>
    1134:	70 91 35 01 	lds	r23, 0x0135	; 0x800135 <Wheel2_Value+0x1>
    1138:	80 e0       	ldi	r24, 0x00	; 0
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	66 d4       	rcall	.+2252   	; 0x1a0a <__floatunsisf>
    113e:	2d ec       	ldi	r18, 0xCD	; 205
    1140:	3c ec       	ldi	r19, 0xCC	; 204
    1142:	4c ec       	ldi	r20, 0xCC	; 204
    1144:	5c e3       	ldi	r21, 0x3C	; 60
    1146:	9e d4       	rcall	.+2364   	; 0x1a84 <__mulsf3>
    1148:	07 e7       	ldi	r16, 0x77	; 119
    114a:	11 e0       	ldi	r17, 0x01	; 1
    114c:	23 e0       	ldi	r18, 0x03	; 3
    114e:	43 e0       	ldi	r20, 0x03	; 3
				}
				else if (counter == 3) {
    1150:	ae d5       	rcall	.+2908   	; 0x1cae <dtostrf>
    1152:	b6 c0       	rjmp	.+364    	; 0x12c0 <__stack+0x1c1>
					dtostrf((float)Wheel3_Value * 0.025, 3, 3, buffer_digits); //wheel3
    1154:	83 30       	cpi	r24, 0x03	; 3
    1156:	91 05       	cpc	r25, r1
    1158:	91 f4       	brne	.+36     	; 0x117e <__stack+0x7f>
    115a:	60 91 32 01 	lds	r22, 0x0132	; 0x800132 <Wheel3_Value>
    115e:	70 91 33 01 	lds	r23, 0x0133	; 0x800133 <Wheel3_Value+0x1>
    1162:	80 e0       	ldi	r24, 0x00	; 0
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	51 d4       	rcall	.+2210   	; 0x1a0a <__floatunsisf>
    1168:	2d ec       	ldi	r18, 0xCD	; 205
    116a:	3c ec       	ldi	r19, 0xCC	; 204
    116c:	4c ec       	ldi	r20, 0xCC	; 204
    116e:	5c e3       	ldi	r21, 0x3C	; 60
    1170:	89 d4       	rcall	.+2322   	; 0x1a84 <__mulsf3>
    1172:	07 e7       	ldi	r16, 0x77	; 119
    1174:	11 e0       	ldi	r17, 0x01	; 1
    1176:	23 e0       	ldi	r18, 0x03	; 3
				}
				else if (counter == 4) {
    1178:	43 e0       	ldi	r20, 0x03	; 3
    117a:	99 d5       	rcall	.+2866   	; 0x1cae <dtostrf>
    117c:	a1 c0       	rjmp	.+322    	; 0x12c0 <__stack+0x1c1>
					dtostrf((float)Wheel4_Value * 0.025, 3, 3, buffer_digits); //wheel4
    117e:	84 30       	cpi	r24, 0x04	; 4
    1180:	91 05       	cpc	r25, r1
    1182:	91 f4       	brne	.+36     	; 0x11a8 <__stack+0xa9>
    1184:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <Wheel4_Value>
    1188:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <Wheel4_Value+0x1>
    118c:	80 e0       	ldi	r24, 0x00	; 0
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	3c d4       	rcall	.+2168   	; 0x1a0a <__floatunsisf>
    1192:	2d ec       	ldi	r18, 0xCD	; 205
    1194:	3c ec       	ldi	r19, 0xCC	; 204
    1196:	4c ec       	ldi	r20, 0xCC	; 204
    1198:	5c e3       	ldi	r21, 0x3C	; 60
    119a:	74 d4       	rcall	.+2280   	; 0x1a84 <__mulsf3>
    119c:	07 e7       	ldi	r16, 0x77	; 119
    119e:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if (counter == 16) {
    11a0:	23 e0       	ldi	r18, 0x03	; 3
    11a2:	43 e0       	ldi	r20, 0x03	; 3
    11a4:	84 d5       	rcall	.+2824   	; 0x1cae <dtostrf>
					dtostrf((float)read_adc_volt(5), 3, 1, buffer_digits);	// battery
    11a6:	8c c0       	rjmp	.+280    	; 0x12c0 <__stack+0x1c1>
    11a8:	80 31       	cpi	r24, 0x10	; 16
    11aa:	91 05       	cpc	r25, r1
    11ac:	41 f4       	brne	.+16     	; 0x11be <__stack+0xbf>
    11ae:	85 e0       	ldi	r24, 0x05	; 5
    11b0:	e7 d9       	rcall	.-3122   	; 0x580 <read_adc_volt>
    11b2:	07 e7       	ldi	r16, 0x77	; 119
    11b4:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if (counter == 17) {
    11b6:	21 e0       	ldi	r18, 0x01	; 1
    11b8:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(6), 3, 1, buffer_digits); // steering wheel position
    11ba:	79 d5       	rcall	.+2802   	; 0x1cae <dtostrf>
    11bc:	81 c0       	rjmp	.+258    	; 0x12c0 <__stack+0x1c1>
    11be:	81 31       	cpi	r24, 0x11	; 17
    11c0:	91 05       	cpc	r25, r1
    11c2:	61 f4       	brne	.+24     	; 0x11dc <__stack+0xdd>
    11c4:	86 e0       	ldi	r24, 0x06	; 6
    11c6:	cf d9       	rcall	.-3170   	; 0x566 <read_adc>
    11c8:	bc 01       	movw	r22, r24
    11ca:	80 e0       	ldi	r24, 0x00	; 0
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	1d d4       	rcall	.+2106   	; 0x1a0a <__floatunsisf>
    11d0:	07 e7       	ldi	r16, 0x77	; 119
    11d2:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 20){ // 
    11d4:	21 e0       	ldi	r18, 0x01	; 1
    11d6:	43 e0       	ldi	r20, 0x03	; 3
    11d8:	6a d5       	rcall	.+2772   	; 0x1cae <dtostrf>
					dtostrf((float)read_adc(0), 3, 1, buffer_digits); // ADC1
    11da:	72 c0       	rjmp	.+228    	; 0x12c0 <__stack+0x1c1>
    11dc:	84 31       	cpi	r24, 0x14	; 20
    11de:	91 05       	cpc	r25, r1
    11e0:	61 f4       	brne	.+24     	; 0x11fa <__stack+0xfb>
    11e2:	80 e0       	ldi	r24, 0x00	; 0
    11e4:	c0 d9       	rcall	.-3200   	; 0x566 <read_adc>
    11e6:	bc 01       	movw	r22, r24
    11e8:	80 e0       	ldi	r24, 0x00	; 0
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	0e d4       	rcall	.+2076   	; 0x1a0a <__floatunsisf>
    11ee:	07 e7       	ldi	r16, 0x77	; 119
    11f0:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 21){ //
    11f2:	21 e0       	ldi	r18, 0x01	; 1
    11f4:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(1), 3, 1, buffer_digits); // ADC2
    11f6:	5b d5       	rcall	.+2742   	; 0x1cae <dtostrf>
    11f8:	63 c0       	rjmp	.+198    	; 0x12c0 <__stack+0x1c1>
    11fa:	85 31       	cpi	r24, 0x15	; 21
    11fc:	91 05       	cpc	r25, r1
    11fe:	61 f4       	brne	.+24     	; 0x1218 <__stack+0x119>
    1200:	81 e0       	ldi	r24, 0x01	; 1
    1202:	b1 d9       	rcall	.-3230   	; 0x566 <read_adc>
    1204:	bc 01       	movw	r22, r24
    1206:	80 e0       	ldi	r24, 0x00	; 0
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	ff d3       	rcall	.+2046   	; 0x1a0a <__floatunsisf>
    120c:	07 e7       	ldi	r16, 0x77	; 119
    120e:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 22){ //
    1210:	21 e0       	ldi	r18, 0x01	; 1
    1212:	43 e0       	ldi	r20, 0x03	; 3
					dtostrf((float)read_adc(2), 3, 1, buffer_digits); // ADC3 Not used
    1214:	4c d5       	rcall	.+2712   	; 0x1cae <dtostrf>
    1216:	54 c0       	rjmp	.+168    	; 0x12c0 <__stack+0x1c1>
    1218:	86 31       	cpi	r24, 0x16	; 22
    121a:	91 05       	cpc	r25, r1
    121c:	61 f4       	brne	.+24     	; 0x1236 <__stack+0x137>
    121e:	82 e0       	ldi	r24, 0x02	; 2
    1220:	a2 d9       	rcall	.-3260   	; 0x566 <read_adc>
    1222:	bc 01       	movw	r22, r24
    1224:	80 e0       	ldi	r24, 0x00	; 0
    1226:	90 e0       	ldi	r25, 0x00	; 0
    1228:	f0 d3       	rcall	.+2016   	; 0x1a0a <__floatunsisf>
    122a:	07 e7       	ldi	r16, 0x77	; 119
    122c:	11 e0       	ldi	r17, 0x01	; 1
				}
				else if(counter == 23){ //
    122e:	21 e0       	ldi	r18, 0x01	; 1
    1230:	43 e0       	ldi	r20, 0x03	; 3
    1232:	3d d5       	rcall	.+2682   	; 0x1cae <dtostrf>
					dtostrf((float)read_adc(3), 3, 1, buffer_digits); // ADC4 Not used
    1234:	45 c0       	rjmp	.+138    	; 0x12c0 <__stack+0x1c1>
    1236:	87 31       	cpi	r24, 0x17	; 23
    1238:	91 05       	cpc	r25, r1
    123a:	61 f4       	brne	.+24     	; 0x1254 <__stack+0x155>
    123c:	83 e0       	ldi	r24, 0x03	; 3
    123e:	93 d9       	rcall	.-3290   	; 0x566 <read_adc>
    1240:	bc 01       	movw	r22, r24
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	e1 d3       	rcall	.+1986   	; 0x1a0a <__floatunsisf>
    1248:	07 e7       	ldi	r16, 0x77	; 119
    124a:	11 e0       	ldi	r17, 0x01	; 1
    124c:	21 e0       	ldi	r18, 0x01	; 1
				}
				else if(counter == 24){ //
    124e:	43 e0       	ldi	r20, 0x03	; 3
    1250:	2e d5       	rcall	.+2652   	; 0x1cae <dtostrf>
    1252:	36 c0       	rjmp	.+108    	; 0x12c0 <__stack+0x1c1>
					dtostrf((float)read_adc(4), 3, 1, buffer_digits); // ADC5 
    1254:	88 31       	cpi	r24, 0x18	; 24
    1256:	91 05       	cpc	r25, r1
    1258:	61 f4       	brne	.+24     	; 0x1272 <__stack+0x173>
    125a:	84 e0       	ldi	r24, 0x04	; 4
    125c:	84 d9       	rcall	.-3320   	; 0x566 <read_adc>
    125e:	bc 01       	movw	r22, r24
    1260:	80 e0       	ldi	r24, 0x00	; 0
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	d2 d3       	rcall	.+1956   	; 0x1a0a <__floatunsisf>
    1266:	07 e7       	ldi	r16, 0x77	; 119
    1268:	11 e0       	ldi	r17, 0x01	; 1
    126a:	21 e0       	ldi	r18, 0x01	; 1
    126c:	43 e0       	ldi	r20, 0x03	; 3
				}
				else if(counter == 26){ //
    126e:	1f d5       	rcall	.+2622   	; 0x1cae <dtostrf>
    1270:	27 c0       	rjmp	.+78     	; 0x12c0 <__stack+0x1c1>
    1272:	8a 31       	cpi	r24, 0x1A	; 26
					dtostrf((float)read_adc(5), 3, 1, buffer_digits); // ADC6
    1274:	91 05       	cpc	r25, r1
    1276:	61 f4       	brne	.+24     	; 0x1290 <__stack+0x191>
    1278:	85 e0       	ldi	r24, 0x05	; 5
    127a:	75 d9       	rcall	.-3350   	; 0x566 <read_adc>
    127c:	bc 01       	movw	r22, r24
    127e:	80 e0       	ldi	r24, 0x00	; 0
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	c3 d3       	rcall	.+1926   	; 0x1a0a <__floatunsisf>
    1284:	07 e7       	ldi	r16, 0x77	; 119
    1286:	11 e0       	ldi	r17, 0x01	; 1
    1288:	21 e0       	ldi	r18, 0x01	; 1
    128a:	43 e0       	ldi	r20, 0x03	; 3
    128c:	10 d5       	rcall	.+2592   	; 0x1cae <dtostrf>
    128e:	18 c0       	rjmp	.+48     	; 0x12c0 <__stack+0x1c1>
    1290:	8b 31       	cpi	r24, 0x1B	; 27
				}
				else if(counter == 27){ //
    1292:	91 05       	cpc	r25, r1
    1294:	61 f4       	brne	.+24     	; 0x12ae <__stack+0x1af>
    1296:	86 e0       	ldi	r24, 0x06	; 6
					dtostrf((float)read_adc(6), 3, 1, buffer_digits); // ADC7
    1298:	66 d9       	rcall	.-3380   	; 0x566 <read_adc>
    129a:	bc 01       	movw	r22, r24
    129c:	80 e0       	ldi	r24, 0x00	; 0
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	b4 d3       	rcall	.+1896   	; 0x1a0a <__floatunsisf>
    12a2:	07 e7       	ldi	r16, 0x77	; 119
    12a4:	11 e0       	ldi	r17, 0x01	; 1
    12a6:	21 e0       	ldi	r18, 0x01	; 1
    12a8:	43 e0       	ldi	r20, 0x03	; 3
    12aa:	01 d5       	rcall	.+2562   	; 0x1cae <dtostrf>
    12ac:	09 c0       	rjmp	.+18     	; 0x12c0 <__stack+0x1c1>
    12ae:	fc 01       	movw	r30, r24
    12b0:	ea 5f       	subi	r30, 0xFA	; 250
    12b2:	fd 4f       	sbci	r31, 0xFD	; 253
    12b4:	80 81       	ld	r24, Z
				}
				else {
					utoa(car_data[counter], buffer_digits, 10);	
    12b6:	4a e0       	ldi	r20, 0x0A	; 10
    12b8:	67 e7       	ldi	r22, 0x77	; 119
    12ba:	71 e0       	ldi	r23, 0x01	; 1
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__utoa_ncheck (unsigned int, char *, unsigned char);
	return __utoa_ncheck (__val, __s, __radix);
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	2d d5       	rcall	.+2650   	; 0x1d1a <__utoa_ncheck>
    12c0:	e0 91 1a 01 	lds	r30, 0x011A	; 0x80011a <counter>
    12c4:	f0 91 1b 01 	lds	r31, 0x011B	; 0x80011b <counter+0x1>
    12c8:	ee 0f       	add	r30, r30
				}
				
				//SendStr("\n");
				SendStr(strcpy_P(_tx_buffer, (PGM_P)pgm_read_word(&(VariablePointers[counter])))); // Print variable status to serial
    12ca:	ff 1f       	adc	r31, r31
    12cc:	ed 54       	subi	r30, 0x4D	; 77
    12ce:	fc 4f       	sbci	r31, 0xFC	; 252
    12d0:	65 91       	lpm	r22, Z+
    12d2:	74 91       	lpm	r23, Z
    12d4:	83 e8       	ldi	r24, 0x83	; 131
    12d6:	91 e0       	ldi	r25, 0x01	; 1
    12d8:	09 d5       	rcall	.+2578   	; 0x1cec <strcpy_P>
    12da:	96 dc       	rcall	.-1748   	; 0xc08 <SendStr>
    12dc:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <counter>
    12e0:	90 91 1b 01 	lds	r25, 0x011B	; 0x80011b <counter+0x1>
    12e4:	01 96       	adiw	r24, 0x01	; 1
    12e6:	90 93 1b 01 	sts	0x011B, r25	; 0x80011b <counter+0x1>
				counter++;
    12ea:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <counter>
    12ee:	df 91       	pop	r29
    12f0:	cf 91       	pop	r28
    12f2:	1f 91       	pop	r17
    12f4:	0f 91       	pop	r16
    12f6:	08 95       	ret

000012f8 <system_init>:

/**
 * \brief System initialization
 */
void system_init()
{
    12f8:	cf 93       	push	r28
    12fa:	df 93       	push	r29
		break;
	case PORT_DIR_OUT:
		DDRA |= mask;
		break;
	case PORT_DIR_OFF:
		DDRA &= ~mask;
    12fc:	8a b3       	in	r24, 0x1a	; 26
    12fe:	1a ba       	out	0x1a, r1	; 26

		PORTA |= mask;
    1300:	8b b3       	in	r24, 0x1b	; 27
    1302:	2f ef       	ldi	r18, 0xFF	; 255
    1304:	2b bb       	out	0x1b, r18	; 27
		break;
	case PORT_DIR_OUT:
		DDRB |= mask;
		break;
	case PORT_DIR_OFF:
		DDRB &= ~mask;
    1306:	87 b3       	in	r24, 0x17	; 23
    1308:	17 ba       	out	0x17, r1	; 23

		PORTB |= mask;
    130a:	88 b3       	in	r24, 0x18	; 24
    130c:	28 bb       	out	0x18, r18	; 24
		break;
	case PORT_DIR_OUT:
		DDRC |= mask;
		break;
	case PORT_DIR_OFF:
		DDRC &= ~mask;
    130e:	84 b3       	in	r24, 0x14	; 20
    1310:	14 ba       	out	0x14, r1	; 20

		PORTC |= mask;
    1312:	85 b3       	in	r24, 0x15	; 21
    1314:	25 bb       	out	0x15, r18	; 21
		break;
	case PORT_DIR_OUT:
		DDRD |= mask;
		break;
	case PORT_DIR_OFF:
		DDRD &= ~mask;
    1316:	81 b3       	in	r24, 0x11	; 17
    1318:	11 ba       	out	0x11, r1	; 17

		PORTD |= mask;
    131a:	82 b3       	in	r24, 0x12	; 18
    131c:	22 bb       	out	0x12, r18	; 18
		break;
	case PORT_DIR_OUT:
		DDRE |= mask;
		break;
	case PORT_DIR_OFF:
		DDRE &= ~mask;
    131e:	82 b1       	in	r24, 0x02	; 2
    1320:	12 b8       	out	0x02, r1	; 2

		PORTE |= mask;
    1322:	83 b1       	in	r24, 0x03	; 3
    1324:	23 b9       	out	0x03, r18	; 3
		break;
	case PORT_DIR_OUT:
		DDRF |= mask;
		break;
	case PORT_DIR_OFF:
		DDRF &= ~mask;
    1326:	81 e6       	ldi	r24, 0x61	; 97
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	dc 01       	movw	r26, r24
    132c:	3c 91       	ld	r19, X
    132e:	1c 92       	st	X, r1

		PORTF |= mask;
    1330:	e2 e6       	ldi	r30, 0x62	; 98
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	30 81       	ld	r19, Z
    1336:	20 83       	st	Z, r18
		break;
	case PORT_DIR_OUT:
		DDRG |= mask;
		break;
	case PORT_DIR_OFF:
		DDRG &= ~mask;
    1338:	c4 e6       	ldi	r28, 0x64	; 100
    133a:	d0 e0       	ldi	r29, 0x00	; 0
    133c:	28 81       	ld	r18, Y
    133e:	20 7e       	andi	r18, 0xE0	; 224
    1340:	28 83       	st	Y, r18

		PORTG |= mask;
    1342:	45 e6       	ldi	r20, 0x65	; 101
    1344:	50 e0       	ldi	r21, 0x00	; 0
    1346:	da 01       	movw	r26, r20
    1348:	2c 91       	ld	r18, X
    134a:	2f 61       	ori	r18, 0x1F	; 31
    134c:	2c 93       	st	X, r18
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    134e:	d0 98       	cbi	0x1a, 0	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    1350:	d8 98       	cbi	0x1b, 0	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    1352:	d1 98       	cbi	0x1a, 1	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    1354:	d9 98       	cbi	0x1b, 1	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    1356:	d2 98       	cbi	0x1a, 2	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    1358:	da 98       	cbi	0x1b, 2	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    135a:	d3 98       	cbi	0x1a, 3	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    135c:	db 98       	cbi	0x1b, 3	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    135e:	d4 98       	cbi	0x1a, 4	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    1360:	dc 98       	cbi	0x1b, 4	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    1362:	d5 98       	cbi	0x1a, 5	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    1364:	dd 98       	cbi	0x1b, 5	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    1366:	d6 98       	cbi	0x1a, 6	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    1368:	de 98       	cbi	0x1b, 6	; 27
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRA &= ~(1 << pin);
    136a:	d7 98       	cbi	0x1a, 7	; 26
		DDRA &= ~(1 << pin);

		PORTA |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTA &= ~(1 << pin);
    136c:	df 98       	cbi	0x1b, 7	; 27
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    136e:	b8 9a       	sbi	0x17, 0	; 23
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    1370:	c0 9a       	sbi	0x18, 0	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    1372:	b9 9a       	sbi	0x17, 1	; 23
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    1374:	c1 9a       	sbi	0x18, 1	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    1376:	ba 9a       	sbi	0x17, 2	; 23
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
    1378:	c2 9a       	sbi	0x18, 2	; 24
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
    137a:	bb 98       	cbi	0x17, 3	; 23
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{

	if (pull_mode == PORT_PULL_UP) {

		DDRB &= ~(1 << pin);
    137c:	bb 98       	cbi	0x17, 3	; 23

		PORTB |= 1 << pin;
    137e:	c3 9a       	sbi	0x18, 3	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    1380:	bc 9a       	sbi	0x17, 4	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    1382:	c4 98       	cbi	0x18, 4	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    1384:	bd 9a       	sbi	0x17, 5	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    1386:	c5 98       	cbi	0x18, 5	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    1388:	be 9a       	sbi	0x17, 6	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    138a:	c6 98       	cbi	0x18, 6	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRB &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRB |= 1 << pin;
    138c:	bf 9a       	sbi	0x17, 7	; 23
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTB |= 1 << pin;
	} else {
		PORTB &= ~(1 << pin);
    138e:	c7 98       	cbi	0x18, 7	; 24
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1390:	a0 9a       	sbi	0x14, 0	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1392:	a8 98       	cbi	0x15, 0	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1394:	a1 9a       	sbi	0x14, 1	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    1396:	a9 98       	cbi	0x15, 1	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    1398:	a2 9a       	sbi	0x14, 2	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    139a:	aa 98       	cbi	0x15, 2	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    139c:	a3 9a       	sbi	0x14, 3	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    139e:	ab 98       	cbi	0x15, 3	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    13a0:	a4 9a       	sbi	0x14, 4	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    13a2:	ac 98       	cbi	0x15, 4	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    13a4:	a5 9a       	sbi	0x14, 5	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    13a6:	ad 98       	cbi	0x15, 5	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    13a8:	a6 9a       	sbi	0x14, 6	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    13aa:	ae 98       	cbi	0x15, 6	; 21
	switch (direction) {
	case PORT_DIR_IN:
		DDRC &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRC |= 1 << pin;
    13ac:	a7 9a       	sbi	0x14, 7	; 20
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTC |= 1 << pin;
	} else {
		PORTC &= ~(1 << pin);
    13ae:	af 98       	cbi	0x15, 7	; 21
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    13b0:	88 98       	cbi	0x11, 0	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    13b2:	90 98       	cbi	0x12, 0	; 18
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    13b4:	89 98       	cbi	0x11, 1	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    13b6:	91 98       	cbi	0x12, 1	; 18
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    13b8:	8a 98       	cbi	0x11, 2	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    13ba:	92 98       	cbi	0x12, 2	; 18
 */
static inline void PORTD_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
    13bc:	8b 98       	cbi	0x11, 3	; 17
		DDRD &= ~(1 << pin);

		PORTD |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTD &= ~(1 << pin);
    13be:	93 98       	cbi	0x12, 3	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    13c0:	8c 9a       	sbi	0x11, 4	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    13c2:	94 98       	cbi	0x12, 4	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    13c4:	8d 9a       	sbi	0x11, 5	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    13c6:	95 98       	cbi	0x12, 5	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    13c8:	8e 9a       	sbi	0x11, 6	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    13ca:	96 98       	cbi	0x12, 6	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRD &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRD |= 1 << pin;
    13cc:	8f 9a       	sbi	0x11, 7	; 17
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTD |= 1 << pin;
	} else {
		PORTD &= ~(1 << pin);
    13ce:	97 98       	cbi	0x12, 7	; 18
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    13d0:	12 9a       	sbi	0x02, 2	; 2
 *                  false = Pin level set to "low" state
 */
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
    13d2:	1a 9a       	sbi	0x03, 2	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    13d4:	13 9a       	sbi	0x02, 3	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    13d6:	1b 98       	cbi	0x03, 3	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    13d8:	14 9a       	sbi	0x02, 4	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    13da:	1c 98       	cbi	0x03, 4	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    13dc:	15 9a       	sbi	0x02, 5	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    13de:	1d 98       	cbi	0x03, 5	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    13e0:	16 9a       	sbi	0x02, 6	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    13e2:	1e 98       	cbi	0x03, 6	; 3
	switch (direction) {
	case PORT_DIR_IN:
		DDRE &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRE |= 1 << pin;
    13e4:	17 9a       	sbi	0x02, 7	; 2
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTE |= 1 << pin;
	} else {
		PORTE &= ~(1 << pin);
    13e6:	1f 98       	cbi	0x03, 7	; 3
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    13e8:	20 81       	ld	r18, Z
    13ea:	2e 7f       	andi	r18, 0xFE	; 254
    13ec:	20 83       	st	Z, r18
    13ee:	20 81       	ld	r18, Z
    13f0:	2d 7f       	andi	r18, 0xFD	; 253
    13f2:	20 83       	st	Z, r18
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    13f4:	dc 01       	movw	r26, r24
    13f6:	2c 91       	ld	r18, X
    13f8:	2b 7f       	andi	r18, 0xFB	; 251
    13fa:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    13fc:	20 81       	ld	r18, Z
    13fe:	2b 7f       	andi	r18, 0xFB	; 251
    1400:	20 83       	st	Z, r18
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    1402:	2c 91       	ld	r18, X
    1404:	27 7f       	andi	r18, 0xF7	; 247
    1406:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    1408:	20 81       	ld	r18, Z
    140a:	27 7f       	andi	r18, 0xF7	; 247
    140c:	20 83       	st	Z, r18
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir direction)
{
	switch (direction) {
	case PORT_DIR_IN:
		DDRF &= ~(1 << pin);
    140e:	2c 91       	ld	r18, X
    1410:	2f 7e       	andi	r18, 0xEF	; 239
    1412:	2c 93       	st	X, r18
		DDRF &= ~(1 << pin);

		PORTF |= 1 << pin;
	} else if (pull_mode == PORT_PULL_OFF) {

		PORTF &= ~(1 << pin);
    1414:	80 81       	ld	r24, Z
    1416:	8f 7e       	andi	r24, 0xEF	; 239
    1418:	80 83       	st	Z, r24
    141a:	80 81       	ld	r24, Z
    141c:	8f 7d       	andi	r24, 0xDF	; 223
    141e:	80 83       	st	Z, r24
    1420:	80 81       	ld	r24, Z
    1422:	8f 7b       	andi	r24, 0xBF	; 191
    1424:	80 83       	st	Z, r24
    1426:	80 81       	ld	r24, Z
    1428:	8f 77       	andi	r24, 0x7F	; 127
    142a:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    142c:	88 81       	ld	r24, Y
    142e:	81 60       	ori	r24, 0x01	; 1
    1430:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    1432:	fa 01       	movw	r30, r20
    1434:	80 81       	ld	r24, Z
    1436:	8e 7f       	andi	r24, 0xFE	; 254
    1438:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    143a:	88 81       	ld	r24, Y
    143c:	82 60       	ori	r24, 0x02	; 2
    143e:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    1440:	80 81       	ld	r24, Z
    1442:	8d 7f       	andi	r24, 0xFD	; 253
    1444:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    1446:	88 81       	ld	r24, Y
    1448:	84 60       	ori	r24, 0x04	; 4
    144a:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    144c:	80 81       	ld	r24, Z
    144e:	8b 7f       	andi	r24, 0xFB	; 251
    1450:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    1452:	88 81       	ld	r24, Y
    1454:	88 60       	ori	r24, 0x08	; 8
    1456:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    1458:	80 81       	ld	r24, Z
    145a:	87 7f       	andi	r24, 0xF7	; 247
    145c:	80 83       	st	Z, r24
	switch (direction) {
	case PORT_DIR_IN:
		DDRG &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		DDRG |= 1 << pin;
    145e:	88 81       	ld	r24, Y
    1460:	80 61       	ori	r24, 0x10	; 16
    1462:	88 83       	st	Y, r24
static inline void PORTG_set_pin_level(const uint8_t pin, const bool level)
{
	if (level) {
		PORTG |= 1 << pin;
	} else {
		PORTG &= ~(1 << pin);
    1464:	80 81       	ld	r24, Z
    1466:	8f 7e       	andi	r24, 0xEF	; 239
    1468:	80 83       	st	Z, r24
 * \return Initialization status.
 */
static inline int8_t sysctrl_init()
{

	MCUCR = (0 << SM2) | (0 << SM1) | (0 << SM0) | // Idle
    146a:	15 be       	out	0x35, r1	; 53
	    // <false"> Low
	    // <true"> High
	    false);

	sysctrl_init();
}
    146c:	df 91       	pop	r29
    146e:	cf 91       	pop	r28
    1470:	08 95       	ret

00001472 <timer0_init>:
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    1472:	86 e0       	ldi	r24, 0x06	; 6
    1474:	82 bf       	out	0x32, r24	; 50
    1476:	87 b7       	in	r24, 0x37	; 55
    1478:	81 60       	ori	r24, 0x01	; 1
    147a:	87 bf       	out	0x37, r24	; 55
    147c:	83 b7       	in	r24, 0x33	; 51
    147e:	87 60       	ori	r24, 0x07	; 7
    1480:	83 bf       	out	0x33, r24	; 51
    1482:	08 95       	ret

00001484 <timer0_stop>:
    1484:	13 be       	out	0x33, r1	; 51
    1486:	87 b7       	in	r24, 0x37	; 55
    1488:	8e 7f       	andi	r24, 0xFE	; 254
    148a:	87 bf       	out	0x37, r24	; 55
    148c:	08 95       	ret

0000148e <timer2_init>:
    148e:	8e ec       	ldi	r24, 0xCE	; 206
    1490:	84 bd       	out	0x24, r24	; 36
    1492:	87 b7       	in	r24, 0x37	; 55
    1494:	80 64       	ori	r24, 0x40	; 64
    1496:	87 bf       	out	0x37, r24	; 55
    1498:	86 b7       	in	r24, 0x36	; 54
    149a:	80 64       	ori	r24, 0x40	; 64
    149c:	86 bf       	out	0x36, r24	; 54
    149e:	86 b7       	in	r24, 0x36	; 54
    14a0:	80 64       	ori	r24, 0x40	; 64
    14a2:	86 bf       	out	0x36, r24	; 54
    14a4:	08 95       	ret

000014a6 <timer2_stop>:
    14a6:	87 b7       	in	r24, 0x37	; 55
    14a8:	8f 7b       	andi	r24, 0xBF	; 191
    14aa:	87 bf       	out	0x37, r24	; 55
    14ac:	08 95       	ret

000014ae <timers_init>:
    14ae:	13 be       	out	0x33, r1	; 51
    14b0:	8f b5       	in	r24, 0x2f	; 47
    14b2:	83 60       	ori	r24, 0x03	; 3
    14b4:	8f bd       	out	0x2f, r24	; 47
    14b6:	8e b5       	in	r24, 0x2e	; 46
    14b8:	89 60       	ori	r24, 0x09	; 9
    14ba:	8e bd       	out	0x2e, r24	; 46
    14bc:	1b bc       	out	0x2b, r1	; 43
    14be:	1a bc       	out	0x2a, r1	; 42
    14c0:	19 bc       	out	0x29, r1	; 41
    14c2:	18 bc       	out	0x28, r1	; 40
    14c4:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    14c8:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    14cc:	eb e8       	ldi	r30, 0x8B	; 139
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	83 60       	ori	r24, 0x03	; 3
    14d4:	80 83       	st	Z, r24
    14d6:	ea e8       	ldi	r30, 0x8A	; 138
    14d8:	f0 e0       	ldi	r31, 0x00	; 0
    14da:	80 81       	ld	r24, Z
    14dc:	89 60       	ori	r24, 0x09	; 9
    14de:	80 83       	st	Z, r24
    14e0:	10 92 87 00 	sts	0x0087, r1	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
    14e4:	10 92 86 00 	sts	0x0086, r1	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
    14e8:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    14ec:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    14f0:	10 92 83 00 	sts	0x0083, r1	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
    14f4:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
    14f8:	08 95       	ret

000014fa <ints_enable>:
    14fa:	9f ef       	ldi	r25, 0xFF	; 255
    14fc:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <__TEXT_REGION_LENGTH__+0x7e006a>
    1500:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    1504:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    1508:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    150c:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
    1510:	81 30       	cpi	r24, 0x01	; 1
    1512:	49 f0       	breq	.+18     	; 0x1526 <ints_enable+0x2c>
    1514:	28 f0       	brcs	.+10     	; 0x1520 <ints_enable+0x26>
    1516:	82 30       	cpi	r24, 0x02	; 2
    1518:	49 f0       	breq	.+18     	; 0x152c <ints_enable+0x32>
    151a:	83 30       	cpi	r24, 0x03	; 3
    151c:	51 f0       	breq	.+20     	; 0x1532 <ints_enable+0x38>
    151e:	08 95       	ret
    1520:	81 e0       	ldi	r24, 0x01	; 1
    1522:	89 bf       	out	0x39, r24	; 57
    1524:	08 95       	ret
    1526:	82 e0       	ldi	r24, 0x02	; 2
    1528:	89 bf       	out	0x39, r24	; 57
    152a:	08 95       	ret
    152c:	84 e0       	ldi	r24, 0x04	; 4
    152e:	89 bf       	out	0x39, r24	; 57
    1530:	08 95       	ret
    1532:	88 e0       	ldi	r24, 0x08	; 8
    1534:	89 bf       	out	0x39, r24	; 57
    1536:	08 95       	ret

00001538 <__vector_16>:
}

ISR(TIMER0_OVF_vect)	//TIMER 0 - TIME COUNTER
{
    1538:	1f 92       	push	r1
    153a:	0f 92       	push	r0
    153c:	0f b6       	in	r0, 0x3f	; 63
    153e:	0f 92       	push	r0
    1540:	11 24       	eor	r1, r1
    1542:	0b b6       	in	r0, 0x3b	; 59
    1544:	0f 92       	push	r0
    1546:	2f 93       	push	r18
    1548:	3f 93       	push	r19
    154a:	4f 93       	push	r20
    154c:	5f 93       	push	r21
    154e:	6f 93       	push	r22
    1550:	7f 93       	push	r23
    1552:	8f 93       	push	r24
    1554:	9f 93       	push	r25
    1556:	af 93       	push	r26
    1558:	bf 93       	push	r27
    155a:	ef 93       	push	r30
    155c:	ff 93       	push	r31
	TCNT0 = 6;
    155e:	86 e0       	ldi	r24, 0x06	; 6
    1560:	82 bf       	out	0x32, r24	; 50
	if (LT_delay == 0 && RT_delay == 0 && Hz_delay == 0 && LRT_periods == 0 && beam_delay == 0 &&
    1562:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
    1566:	81 11       	cpse	r24, r1
    1568:	2e c0       	rjmp	.+92     	; 0x15c6 <__vector_16+0x8e>
    156a:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
    156e:	81 11       	cpse	r24, r1
    1570:	2a c0       	rjmp	.+84     	; 0x15c6 <__vector_16+0x8e>
    1572:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
    1576:	81 11       	cpse	r24, r1
    1578:	26 c0       	rjmp	.+76     	; 0x15c6 <__vector_16+0x8e>
    157a:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
    157e:	81 11       	cpse	r24, r1
    1580:	22 c0       	rjmp	.+68     	; 0x15c6 <__vector_16+0x8e>
    1582:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
    1586:	81 11       	cpse	r24, r1
    1588:	1e c0       	rjmp	.+60     	; 0x15c6 <__vector_16+0x8e>
		LW_periods ==0 && RW_periods == 0 && L1_periods ==0 && L2_periods == 0 && L3_periods ==0 && 
    158a:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
}

ISR(TIMER0_OVF_vect)	//TIMER 0 - TIME COUNTER
{
	TCNT0 = 6;
	if (LT_delay == 0 && RT_delay == 0 && Hz_delay == 0 && LRT_periods == 0 && beam_delay == 0 &&
    158e:	81 11       	cpse	r24, r1
    1590:	1a c0       	rjmp	.+52     	; 0x15c6 <__vector_16+0x8e>
		LW_periods ==0 && RW_periods == 0 && L1_periods ==0 && L2_periods == 0 && L3_periods ==0 && 
    1592:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
    1596:	81 11       	cpse	r24, r1
    1598:	16 c0       	rjmp	.+44     	; 0x15c6 <__vector_16+0x8e>
    159a:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
    159e:	81 11       	cpse	r24, r1
    15a0:	12 c0       	rjmp	.+36     	; 0x15c6 <__vector_16+0x8e>
    15a2:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
    15a6:	81 11       	cpse	r24, r1
    15a8:	0e c0       	rjmp	.+28     	; 0x15c6 <__vector_16+0x8e>
    15aa:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
    15ae:	81 11       	cpse	r24, r1
    15b0:	0a c0       	rjmp	.+20     	; 0x15c6 <__vector_16+0x8e>
			L4_periods == 0 && Wheel_waits == 0) {
    15b2:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>

ISR(TIMER0_OVF_vect)	//TIMER 0 - TIME COUNTER
{
	TCNT0 = 6;
	if (LT_delay == 0 && RT_delay == 0 && Hz_delay == 0 && LRT_periods == 0 && beam_delay == 0 &&
		LW_periods ==0 && RW_periods == 0 && L1_periods ==0 && L2_periods == 0 && L3_periods ==0 && 
    15b6:	81 11       	cpse	r24, r1
    15b8:	06 c0       	rjmp	.+12     	; 0x15c6 <__vector_16+0x8e>
			L4_periods == 0 && Wheel_waits == 0) {
    15ba:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    15be:	81 11       	cpse	r24, r1
    15c0:	02 c0       	rjmp	.+4      	; 0x15c6 <__vector_16+0x8e>
		timer0_stop();
    15c2:	60 df       	rcall	.-320    	; 0x1484 <timer0_stop>
    15c4:	6c c0       	rjmp	.+216    	; 0x169e <__vector_16+0x166>
	}
	else {
		if (LT_delay != 0) LT_delay--;
    15c6:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
    15ca:	88 23       	and	r24, r24
    15cc:	29 f0       	breq	.+10     	; 0x15d8 <__vector_16+0xa0>
    15ce:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <LT_delay>
    15d2:	81 50       	subi	r24, 0x01	; 1
    15d4:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <LT_delay>
		if (RT_delay != 0) RT_delay--;
    15d8:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
    15dc:	88 23       	and	r24, r24
    15de:	29 f0       	breq	.+10     	; 0x15ea <__vector_16+0xb2>
    15e0:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <RT_delay>
    15e4:	81 50       	subi	r24, 0x01	; 1
    15e6:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <RT_delay>
		if (Hz_delay != 0) Hz_delay--;
    15ea:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
    15ee:	88 23       	and	r24, r24
    15f0:	29 f0       	breq	.+10     	; 0x15fc <__vector_16+0xc4>
    15f2:	80 91 29 01 	lds	r24, 0x0129	; 0x800129 <Hz_delay>
    15f6:	81 50       	subi	r24, 0x01	; 1
    15f8:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <Hz_delay>
		if (beam_delay != 0) beam_delay--;
    15fc:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
    1600:	88 23       	and	r24, r24
    1602:	29 f0       	breq	.+10     	; 0x160e <__vector_16+0xd6>
    1604:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <beam_delay>
    1608:	81 50       	subi	r24, 0x01	; 1
    160a:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <beam_delay>
		if (LRT_periods != 0) LRT_periods--;
    160e:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
    1612:	88 23       	and	r24, r24
    1614:	29 f0       	breq	.+10     	; 0x1620 <__vector_16+0xe8>
    1616:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <LRT_periods>
    161a:	81 50       	subi	r24, 0x01	; 1
    161c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <LRT_periods>
		if (RW_periods != 0) RW_periods--;
    1620:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
    1624:	88 23       	and	r24, r24
    1626:	29 f0       	breq	.+10     	; 0x1632 <__vector_16+0xfa>
    1628:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <RW_periods>
    162c:	81 50       	subi	r24, 0x01	; 1
    162e:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <RW_periods>
		if (LW_periods != 0) LW_periods--;
    1632:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
    1636:	88 23       	and	r24, r24
    1638:	29 f0       	breq	.+10     	; 0x1644 <__vector_16+0x10c>
    163a:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <LW_periods>
    163e:	81 50       	subi	r24, 0x01	; 1
    1640:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <LW_periods>
		if (L1_periods != 0) L1_periods--;
    1644:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
    1648:	88 23       	and	r24, r24
    164a:	29 f0       	breq	.+10     	; 0x1656 <__vector_16+0x11e>
    164c:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <L1_periods>
    1650:	81 50       	subi	r24, 0x01	; 1
    1652:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <L1_periods>
		if (L2_periods != 0) L2_periods--;
    1656:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
    165a:	88 23       	and	r24, r24
    165c:	29 f0       	breq	.+10     	; 0x1668 <__vector_16+0x130>
    165e:	80 91 23 01 	lds	r24, 0x0123	; 0x800123 <L2_periods>
    1662:	81 50       	subi	r24, 0x01	; 1
    1664:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <L2_periods>
		if (L3_periods != 0) L3_periods--;
    1668:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
    166c:	88 23       	and	r24, r24
    166e:	29 f0       	breq	.+10     	; 0x167a <__vector_16+0x142>
    1670:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <L3_periods>
    1674:	81 50       	subi	r24, 0x01	; 1
    1676:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <L3_periods>
		if (L4_periods != 0) L4_periods--;
    167a:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>
    167e:	88 23       	and	r24, r24
    1680:	29 f0       	breq	.+10     	; 0x168c <__vector_16+0x154>
    1682:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <L4_periods>
    1686:	81 50       	subi	r24, 0x01	; 1
    1688:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <L4_periods>
		if (Wheel_waits != 0) Wheel_waits--;
    168c:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    1690:	88 23       	and	r24, r24
    1692:	29 f0       	breq	.+10     	; 0x169e <__vector_16+0x166>
    1694:	80 91 1c 01 	lds	r24, 0x011C	; 0x80011c <Wheel_waits>
    1698:	81 50       	subi	r24, 0x01	; 1
    169a:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Wheel_waits>
	}

}
    169e:	ff 91       	pop	r31
    16a0:	ef 91       	pop	r30
    16a2:	bf 91       	pop	r27
    16a4:	af 91       	pop	r26
    16a6:	9f 91       	pop	r25
    16a8:	8f 91       	pop	r24
    16aa:	7f 91       	pop	r23
    16ac:	6f 91       	pop	r22
    16ae:	5f 91       	pop	r21
    16b0:	4f 91       	pop	r20
    16b2:	3f 91       	pop	r19
    16b4:	2f 91       	pop	r18
    16b6:	0f 90       	pop	r0
    16b8:	0b be       	out	0x3b, r0	; 59
    16ba:	0f 90       	pop	r0
    16bc:	0f be       	out	0x3f, r0	; 63
    16be:	0f 90       	pop	r0
    16c0:	1f 90       	pop	r1
    16c2:	18 95       	reti

000016c4 <__vector_10>:

ISR(TIMER2_OVF_vect)	//TIMER 2 - TIME COUNTER
{
    16c4:	1f 92       	push	r1
    16c6:	0f 92       	push	r0
    16c8:	0f b6       	in	r0, 0x3f	; 63
    16ca:	0f 92       	push	r0
    16cc:	11 24       	eor	r1, r1
    16ce:	8f 93       	push	r24
    16d0:	9f 93       	push	r25
    16d2:	af 93       	push	r26
    16d4:	bf 93       	push	r27
	TCNT2 = 206;
    16d6:	8e ec       	ldi	r24, 0xCE	; 206
    16d8:	84 bd       	out	0x24, r24	; 36
	Wheel_Timer++;
    16da:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    16de:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    16e2:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    16e6:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    16ea:	01 96       	adiw	r24, 0x01	; 1
    16ec:	a1 1d       	adc	r26, r1
    16ee:	b1 1d       	adc	r27, r1
    16f0:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <Wheel_Timer>
    16f4:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <Wheel_Timer+0x1>
    16f8:	a0 93 2e 01 	sts	0x012E, r26	; 0x80012e <Wheel_Timer+0x2>
    16fc:	b0 93 2f 01 	sts	0x012F, r27	; 0x80012f <Wheel_Timer+0x3>
	//Wheel2_Timer++;
	//Wheel3_Timer++;
	//Wheel4_Timer++;
}
    1700:	bf 91       	pop	r27
    1702:	af 91       	pop	r26
    1704:	9f 91       	pop	r25
    1706:	8f 91       	pop	r24
    1708:	0f 90       	pop	r0
    170a:	0f be       	out	0x3f, r0	; 63
    170c:	0f 90       	pop	r0
    170e:	1f 90       	pop	r1
    1710:	18 95       	reti

00001712 <__vector_14>:

ISR(TIMER1_OVF_vect)	//TIMER 1
{
    1712:	1f 92       	push	r1
    1714:	0f 92       	push	r0
    1716:	0f b6       	in	r0, 0x3f	; 63
    1718:	0f 92       	push	r0
    171a:	11 24       	eor	r1, r1
    171c:	8f 93       	push	r24
    171e:	9f 93       	push	r25
	TIMSK &= ~(1<<TOIE1);	// Interrupt disable
    1720:	87 b7       	in	r24, 0x37	; 55
    1722:	8b 7f       	andi	r24, 0xFB	; 251
    1724:	87 bf       	out	0x37, r24	; 55
	OCR1A = PWM1_Value;
    1726:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <PWM1_Value>
    172a:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <PWM1_Value+0x1>
    172e:	9b bd       	out	0x2b, r25	; 43
    1730:	8a bd       	out	0x2a, r24	; 42
	OCR1B = PWM2_Value;
    1732:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <PWM2_Value>
    1736:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <PWM2_Value+0x1>
    173a:	99 bd       	out	0x29, r25	; 41
    173c:	88 bd       	out	0x28, r24	; 40
	OCR1C = PWM3_Value;
    173e:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <PWM3_Value>
    1742:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <PWM3_Value+0x1>
    1746:	90 93 79 00 	sts	0x0079, r25	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    174a:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
}
    174e:	9f 91       	pop	r25
    1750:	8f 91       	pop	r24
    1752:	0f 90       	pop	r0
    1754:	0f be       	out	0x3f, r0	; 63
    1756:	0f 90       	pop	r0
    1758:	1f 90       	pop	r1
    175a:	18 95       	reti

0000175c <__vector_29>:

ISR(TIMER3_OVF_vect)	//TIMER 3
{
    175c:	1f 92       	push	r1
    175e:	0f 92       	push	r0
    1760:	0f b6       	in	r0, 0x3f	; 63
    1762:	0f 92       	push	r0
    1764:	11 24       	eor	r1, r1
    1766:	0b b6       	in	r0, 0x3b	; 59
    1768:	0f 92       	push	r0
    176a:	8f 93       	push	r24
    176c:	9f 93       	push	r25
    176e:	ef 93       	push	r30
    1770:	ff 93       	push	r31
	ETIMSK &= ~(1<<TOIE3);	// Interrupt disable
    1772:	ed e7       	ldi	r30, 0x7D	; 125
    1774:	f0 e0       	ldi	r31, 0x00	; 0
    1776:	80 81       	ld	r24, Z
    1778:	8b 7f       	andi	r24, 0xFB	; 251
    177a:	80 83       	st	Z, r24
	OCR3A = PWM4_Value;
    177c:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <PWM4_Value>
    1780:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <PWM4_Value+0x1>
    1784:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
    1788:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B = PWM5_Value;
    178c:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <PWM5_Value>
    1790:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <PWM5_Value+0x1>
    1794:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    1798:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	OCR3C = PWM6_Value;
    179c:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <PWM6_Value>
    17a0:	90 91 39 01 	lds	r25, 0x0139	; 0x800139 <PWM6_Value+0x1>
    17a4:	90 93 83 00 	sts	0x0083, r25	; 0x800083 <__TEXT_REGION_LENGTH__+0x7e0083>
    17a8:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>
}
    17ac:	ff 91       	pop	r31
    17ae:	ef 91       	pop	r30
    17b0:	9f 91       	pop	r25
    17b2:	8f 91       	pop	r24
    17b4:	0f 90       	pop	r0
    17b6:	0b be       	out	0x3b, r0	; 59
    17b8:	0f 90       	pop	r0
    17ba:	0f be       	out	0x3f, r0	; 63
    17bc:	0f 90       	pop	r0
    17be:	1f 90       	pop	r1
    17c0:	18 95       	reti

000017c2 <__vector_1>:

ISR (INT0_vect) {	// wheel-1 
    17c2:	1f 92       	push	r1
    17c4:	0f 92       	push	r0
    17c6:	0f b6       	in	r0, 0x3f	; 63
    17c8:	0f 92       	push	r0
    17ca:	11 24       	eor	r1, r1
    17cc:	0b b6       	in	r0, 0x3b	; 59
    17ce:	0f 92       	push	r0
    17d0:	2f 93       	push	r18
    17d2:	3f 93       	push	r19
    17d4:	4f 93       	push	r20
    17d6:	5f 93       	push	r21
    17d8:	6f 93       	push	r22
    17da:	7f 93       	push	r23
    17dc:	8f 93       	push	r24
    17de:	9f 93       	push	r25
    17e0:	af 93       	push	r26
    17e2:	bf 93       	push	r27
    17e4:	ef 93       	push	r30
    17e6:	ff 93       	push	r31
	if (int0_order){
    17e8:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <int0_order>
    17ec:	88 23       	and	r24, r24
    17ee:	89 f0       	breq	.+34     	; 0x1812 <__vector_1+0x50>
		Wheel1_Value = Wheel_Timer;
    17f0:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    17f4:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    17f8:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    17fc:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1800:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <Wheel1_Value+0x1>
    1804:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <Wheel1_Value>
		timer2_stop();
    1808:	4e de       	rcall	.-868    	; 0x14a6 <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    180a:	19 be       	out	0x39, r1	; 57
ISR (INT0_vect) {	// wheel-1 
	if (int0_order){
		Wheel1_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int0_order = 0;
    180c:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <int0_order>
    1810:	0e c0       	rjmp	.+28     	; 0x182e <__vector_1+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    1812:	85 b5       	in	r24, 0x25	; 37
    1814:	82 60       	ori	r24, 0x02	; 2
    1816:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    1818:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    181c:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    1820:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    1824:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int0_order = 1;
    1828:	81 e0       	ldi	r24, 0x01	; 1
    182a:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <int0_order>
	}
}
    182e:	ff 91       	pop	r31
    1830:	ef 91       	pop	r30
    1832:	bf 91       	pop	r27
    1834:	af 91       	pop	r26
    1836:	9f 91       	pop	r25
    1838:	8f 91       	pop	r24
    183a:	7f 91       	pop	r23
    183c:	6f 91       	pop	r22
    183e:	5f 91       	pop	r21
    1840:	4f 91       	pop	r20
    1842:	3f 91       	pop	r19
    1844:	2f 91       	pop	r18
    1846:	0f 90       	pop	r0
    1848:	0b be       	out	0x3b, r0	; 59
    184a:	0f 90       	pop	r0
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	0f 90       	pop	r0
    1850:	1f 90       	pop	r1
    1852:	18 95       	reti

00001854 <__vector_2>:

ISR (INT1_vect) {	// wheel-2 
    1854:	1f 92       	push	r1
    1856:	0f 92       	push	r0
    1858:	0f b6       	in	r0, 0x3f	; 63
    185a:	0f 92       	push	r0
    185c:	11 24       	eor	r1, r1
    185e:	0b b6       	in	r0, 0x3b	; 59
    1860:	0f 92       	push	r0
    1862:	2f 93       	push	r18
    1864:	3f 93       	push	r19
    1866:	4f 93       	push	r20
    1868:	5f 93       	push	r21
    186a:	6f 93       	push	r22
    186c:	7f 93       	push	r23
    186e:	8f 93       	push	r24
    1870:	9f 93       	push	r25
    1872:	af 93       	push	r26
    1874:	bf 93       	push	r27
    1876:	ef 93       	push	r30
    1878:	ff 93       	push	r31
	if (int1_order){
    187a:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <int1_order>
    187e:	88 23       	and	r24, r24
    1880:	89 f0       	breq	.+34     	; 0x18a4 <__vector_2+0x50>
		Wheel2_Value = Wheel_Timer;
    1882:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    1886:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    188a:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    188e:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1892:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <Wheel2_Value+0x1>
    1896:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <Wheel2_Value>
		timer2_stop();
    189a:	05 de       	rcall	.-1014   	; 0x14a6 <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    189c:	19 be       	out	0x39, r1	; 57
ISR (INT1_vect) {	// wheel-2 
	if (int1_order){
		Wheel2_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int1_order = 0;
    189e:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <int1_order>
    18a2:	0e c0       	rjmp	.+28     	; 0x18c0 <__vector_2+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    18a4:	85 b5       	in	r24, 0x25	; 37
    18a6:	82 60       	ori	r24, 0x02	; 2
    18a8:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    18aa:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    18ae:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    18b2:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    18b6:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int1_order = 1;
    18ba:	81 e0       	ldi	r24, 0x01	; 1
    18bc:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <int1_order>
	}
}
    18c0:	ff 91       	pop	r31
    18c2:	ef 91       	pop	r30
    18c4:	bf 91       	pop	r27
    18c6:	af 91       	pop	r26
    18c8:	9f 91       	pop	r25
    18ca:	8f 91       	pop	r24
    18cc:	7f 91       	pop	r23
    18ce:	6f 91       	pop	r22
    18d0:	5f 91       	pop	r21
    18d2:	4f 91       	pop	r20
    18d4:	3f 91       	pop	r19
    18d6:	2f 91       	pop	r18
    18d8:	0f 90       	pop	r0
    18da:	0b be       	out	0x3b, r0	; 59
    18dc:	0f 90       	pop	r0
    18de:	0f be       	out	0x3f, r0	; 63
    18e0:	0f 90       	pop	r0
    18e2:	1f 90       	pop	r1
    18e4:	18 95       	reti

000018e6 <__vector_3>:

ISR (INT2_vect) {	// wheel-3 
    18e6:	1f 92       	push	r1
    18e8:	0f 92       	push	r0
    18ea:	0f b6       	in	r0, 0x3f	; 63
    18ec:	0f 92       	push	r0
    18ee:	11 24       	eor	r1, r1
    18f0:	0b b6       	in	r0, 0x3b	; 59
    18f2:	0f 92       	push	r0
    18f4:	2f 93       	push	r18
    18f6:	3f 93       	push	r19
    18f8:	4f 93       	push	r20
    18fa:	5f 93       	push	r21
    18fc:	6f 93       	push	r22
    18fe:	7f 93       	push	r23
    1900:	8f 93       	push	r24
    1902:	9f 93       	push	r25
    1904:	af 93       	push	r26
    1906:	bf 93       	push	r27
    1908:	ef 93       	push	r30
    190a:	ff 93       	push	r31
	if (int2_order){
    190c:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <int2_order>
    1910:	88 23       	and	r24, r24
    1912:	89 f0       	breq	.+34     	; 0x1936 <__vector_3+0x50>
		Wheel3_Value = Wheel_Timer;
    1914:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    1918:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    191c:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    1920:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    1924:	90 93 33 01 	sts	0x0133, r25	; 0x800133 <Wheel3_Value+0x1>
    1928:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <Wheel3_Value>
		timer2_stop();
    192c:	bc dd       	rcall	.-1160   	; 0x14a6 <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    192e:	19 be       	out	0x39, r1	; 57
ISR (INT2_vect) {	// wheel-3 
	if (int2_order){
		Wheel3_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int2_order = 0;
    1930:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <int2_order>
    1934:	0e c0       	rjmp	.+28     	; 0x1952 <__vector_3+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    1936:	85 b5       	in	r24, 0x25	; 37
    1938:	82 60       	ori	r24, 0x02	; 2
    193a:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    193c:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    1940:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    1944:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    1948:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int2_order = 1;
    194c:	81 e0       	ldi	r24, 0x01	; 1
    194e:	80 93 1e 01 	sts	0x011E, r24	; 0x80011e <int2_order>
	}
}
    1952:	ff 91       	pop	r31
    1954:	ef 91       	pop	r30
    1956:	bf 91       	pop	r27
    1958:	af 91       	pop	r26
    195a:	9f 91       	pop	r25
    195c:	8f 91       	pop	r24
    195e:	7f 91       	pop	r23
    1960:	6f 91       	pop	r22
    1962:	5f 91       	pop	r21
    1964:	4f 91       	pop	r20
    1966:	3f 91       	pop	r19
    1968:	2f 91       	pop	r18
    196a:	0f 90       	pop	r0
    196c:	0b be       	out	0x3b, r0	; 59
    196e:	0f 90       	pop	r0
    1970:	0f be       	out	0x3f, r0	; 63
    1972:	0f 90       	pop	r0
    1974:	1f 90       	pop	r1
    1976:	18 95       	reti

00001978 <__vector_4>:

ISR (INT3_vect) {	// wheel-4 
    1978:	1f 92       	push	r1
    197a:	0f 92       	push	r0
    197c:	0f b6       	in	r0, 0x3f	; 63
    197e:	0f 92       	push	r0
    1980:	11 24       	eor	r1, r1
    1982:	0b b6       	in	r0, 0x3b	; 59
    1984:	0f 92       	push	r0
    1986:	2f 93       	push	r18
    1988:	3f 93       	push	r19
    198a:	4f 93       	push	r20
    198c:	5f 93       	push	r21
    198e:	6f 93       	push	r22
    1990:	7f 93       	push	r23
    1992:	8f 93       	push	r24
    1994:	9f 93       	push	r25
    1996:	af 93       	push	r26
    1998:	bf 93       	push	r27
    199a:	ef 93       	push	r30
    199c:	ff 93       	push	r31
	if (int3_order){
    199e:	80 91 1d 01 	lds	r24, 0x011D	; 0x80011d <int3_order>
    19a2:	88 23       	and	r24, r24
    19a4:	89 f0       	breq	.+34     	; 0x19c8 <__vector_4+0x50>
		Wheel4_Value = Wheel_Timer;
    19a6:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <Wheel_Timer>
    19aa:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <Wheel_Timer+0x1>
    19ae:	a0 91 2e 01 	lds	r26, 0x012E	; 0x80012e <Wheel_Timer+0x2>
    19b2:	b0 91 2f 01 	lds	r27, 0x012F	; 0x80012f <Wheel_Timer+0x3>
    19b6:	90 93 31 01 	sts	0x0131, r25	; 0x800131 <Wheel4_Value+0x1>
    19ba:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <Wheel4_Value>
		timer2_stop();
    19be:	73 dd       	rcall	.-1306   	; 0x14a6 <timer2_stop>
		break;
	}
}

void ints_disable(){
	EIMSK = 0;
    19c0:	19 be       	out	0x39, r1	; 57
ISR (INT3_vect) {	// wheel-4 
	if (int3_order){
		Wheel4_Value = Wheel_Timer;
		timer2_stop();
		ints_disable();
		int3_order = 0;
    19c2:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <int3_order>
    19c6:	0e c0       	rjmp	.+28     	; 0x19e4 <__vector_4+0x6c>
	}
	else{
		TCCR2 |= (1 << CS21); //Start Timer 2 
    19c8:	85 b5       	in	r24, 0x25	; 37
    19ca:	82 60       	ori	r24, 0x02	; 2
    19cc:	85 bd       	out	0x25, r24	; 37
		Wheel_Timer = 0;
    19ce:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <Wheel_Timer>
    19d2:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <Wheel_Timer+0x1>
    19d6:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <Wheel_Timer+0x2>
    19da:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <Wheel_Timer+0x3>
		int3_order = 1;
    19de:	81 e0       	ldi	r24, 0x01	; 1
    19e0:	80 93 1d 01 	sts	0x011D, r24	; 0x80011d <int3_order>
	}
}
    19e4:	ff 91       	pop	r31
    19e6:	ef 91       	pop	r30
    19e8:	bf 91       	pop	r27
    19ea:	af 91       	pop	r26
    19ec:	9f 91       	pop	r25
    19ee:	8f 91       	pop	r24
    19f0:	7f 91       	pop	r23
    19f2:	6f 91       	pop	r22
    19f4:	5f 91       	pop	r21
    19f6:	4f 91       	pop	r20
    19f8:	3f 91       	pop	r19
    19fa:	2f 91       	pop	r18
    19fc:	0f 90       	pop	r0
    19fe:	0b be       	out	0x3b, r0	; 59
    1a00:	0f 90       	pop	r0
    1a02:	0f be       	out	0x3f, r0	; 63
    1a04:	0f 90       	pop	r0
    1a06:	1f 90       	pop	r1
    1a08:	18 95       	reti

00001a0a <__floatunsisf>:
    1a0a:	e8 94       	clt
    1a0c:	09 c0       	rjmp	.+18     	; 0x1a20 <__floatsisf+0x12>

00001a0e <__floatsisf>:
    1a0e:	97 fb       	bst	r25, 7
    1a10:	3e f4       	brtc	.+14     	; 0x1a20 <__floatsisf+0x12>
    1a12:	90 95       	com	r25
    1a14:	80 95       	com	r24
    1a16:	70 95       	com	r23
    1a18:	61 95       	neg	r22
    1a1a:	7f 4f       	sbci	r23, 0xFF	; 255
    1a1c:	8f 4f       	sbci	r24, 0xFF	; 255
    1a1e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a20:	99 23       	and	r25, r25
    1a22:	a9 f0       	breq	.+42     	; 0x1a4e <__floatsisf+0x40>
    1a24:	f9 2f       	mov	r31, r25
    1a26:	96 e9       	ldi	r25, 0x96	; 150
    1a28:	bb 27       	eor	r27, r27
    1a2a:	93 95       	inc	r25
    1a2c:	f6 95       	lsr	r31
    1a2e:	87 95       	ror	r24
    1a30:	77 95       	ror	r23
    1a32:	67 95       	ror	r22
    1a34:	b7 95       	ror	r27
    1a36:	f1 11       	cpse	r31, r1
    1a38:	f8 cf       	rjmp	.-16     	; 0x1a2a <__floatsisf+0x1c>
    1a3a:	fa f4       	brpl	.+62     	; 0x1a7a <__floatsisf+0x6c>
    1a3c:	bb 0f       	add	r27, r27
    1a3e:	11 f4       	brne	.+4      	; 0x1a44 <__floatsisf+0x36>
    1a40:	60 ff       	sbrs	r22, 0
    1a42:	1b c0       	rjmp	.+54     	; 0x1a7a <__floatsisf+0x6c>
    1a44:	6f 5f       	subi	r22, 0xFF	; 255
    1a46:	7f 4f       	sbci	r23, 0xFF	; 255
    1a48:	8f 4f       	sbci	r24, 0xFF	; 255
    1a4a:	9f 4f       	sbci	r25, 0xFF	; 255
    1a4c:	16 c0       	rjmp	.+44     	; 0x1a7a <__floatsisf+0x6c>
    1a4e:	88 23       	and	r24, r24
    1a50:	11 f0       	breq	.+4      	; 0x1a56 <__floatsisf+0x48>
    1a52:	96 e9       	ldi	r25, 0x96	; 150
    1a54:	11 c0       	rjmp	.+34     	; 0x1a78 <__floatsisf+0x6a>
    1a56:	77 23       	and	r23, r23
    1a58:	21 f0       	breq	.+8      	; 0x1a62 <__floatsisf+0x54>
    1a5a:	9e e8       	ldi	r25, 0x8E	; 142
    1a5c:	87 2f       	mov	r24, r23
    1a5e:	76 2f       	mov	r23, r22
    1a60:	05 c0       	rjmp	.+10     	; 0x1a6c <__floatsisf+0x5e>
    1a62:	66 23       	and	r22, r22
    1a64:	71 f0       	breq	.+28     	; 0x1a82 <__floatsisf+0x74>
    1a66:	96 e8       	ldi	r25, 0x86	; 134
    1a68:	86 2f       	mov	r24, r22
    1a6a:	70 e0       	ldi	r23, 0x00	; 0
    1a6c:	60 e0       	ldi	r22, 0x00	; 0
    1a6e:	2a f0       	brmi	.+10     	; 0x1a7a <__floatsisf+0x6c>
    1a70:	9a 95       	dec	r25
    1a72:	66 0f       	add	r22, r22
    1a74:	77 1f       	adc	r23, r23
    1a76:	88 1f       	adc	r24, r24
    1a78:	da f7       	brpl	.-10     	; 0x1a70 <__floatsisf+0x62>
    1a7a:	88 0f       	add	r24, r24
    1a7c:	96 95       	lsr	r25
    1a7e:	87 95       	ror	r24
    1a80:	97 f9       	bld	r25, 7
    1a82:	08 95       	ret

00001a84 <__mulsf3>:
    1a84:	0b d0       	rcall	.+22     	; 0x1a9c <__mulsf3x>
    1a86:	78 c0       	rjmp	.+240    	; 0x1b78 <__fp_round>
    1a88:	69 d0       	rcall	.+210    	; 0x1b5c <__fp_pscA>
    1a8a:	28 f0       	brcs	.+10     	; 0x1a96 <__mulsf3+0x12>
    1a8c:	6e d0       	rcall	.+220    	; 0x1b6a <__fp_pscB>
    1a8e:	18 f0       	brcs	.+6      	; 0x1a96 <__mulsf3+0x12>
    1a90:	95 23       	and	r25, r21
    1a92:	09 f0       	breq	.+2      	; 0x1a96 <__mulsf3+0x12>
    1a94:	5a c0       	rjmp	.+180    	; 0x1b4a <__fp_inf>
    1a96:	5f c0       	rjmp	.+190    	; 0x1b56 <__fp_nan>
    1a98:	11 24       	eor	r1, r1
    1a9a:	a2 c0       	rjmp	.+324    	; 0x1be0 <__fp_szero>

00001a9c <__mulsf3x>:
    1a9c:	7e d0       	rcall	.+252    	; 0x1b9a <__fp_split3>
    1a9e:	a0 f3       	brcs	.-24     	; 0x1a88 <__mulsf3+0x4>

00001aa0 <__mulsf3_pse>:
    1aa0:	95 9f       	mul	r25, r21
    1aa2:	d1 f3       	breq	.-12     	; 0x1a98 <__mulsf3+0x14>
    1aa4:	95 0f       	add	r25, r21
    1aa6:	50 e0       	ldi	r21, 0x00	; 0
    1aa8:	55 1f       	adc	r21, r21
    1aaa:	62 9f       	mul	r22, r18
    1aac:	f0 01       	movw	r30, r0
    1aae:	72 9f       	mul	r23, r18
    1ab0:	bb 27       	eor	r27, r27
    1ab2:	f0 0d       	add	r31, r0
    1ab4:	b1 1d       	adc	r27, r1
    1ab6:	63 9f       	mul	r22, r19
    1ab8:	aa 27       	eor	r26, r26
    1aba:	f0 0d       	add	r31, r0
    1abc:	b1 1d       	adc	r27, r1
    1abe:	aa 1f       	adc	r26, r26
    1ac0:	64 9f       	mul	r22, r20
    1ac2:	66 27       	eor	r22, r22
    1ac4:	b0 0d       	add	r27, r0
    1ac6:	a1 1d       	adc	r26, r1
    1ac8:	66 1f       	adc	r22, r22
    1aca:	82 9f       	mul	r24, r18
    1acc:	22 27       	eor	r18, r18
    1ace:	b0 0d       	add	r27, r0
    1ad0:	a1 1d       	adc	r26, r1
    1ad2:	62 1f       	adc	r22, r18
    1ad4:	73 9f       	mul	r23, r19
    1ad6:	b0 0d       	add	r27, r0
    1ad8:	a1 1d       	adc	r26, r1
    1ada:	62 1f       	adc	r22, r18
    1adc:	83 9f       	mul	r24, r19
    1ade:	a0 0d       	add	r26, r0
    1ae0:	61 1d       	adc	r22, r1
    1ae2:	22 1f       	adc	r18, r18
    1ae4:	74 9f       	mul	r23, r20
    1ae6:	33 27       	eor	r19, r19
    1ae8:	a0 0d       	add	r26, r0
    1aea:	61 1d       	adc	r22, r1
    1aec:	23 1f       	adc	r18, r19
    1aee:	84 9f       	mul	r24, r20
    1af0:	60 0d       	add	r22, r0
    1af2:	21 1d       	adc	r18, r1
    1af4:	82 2f       	mov	r24, r18
    1af6:	76 2f       	mov	r23, r22
    1af8:	6a 2f       	mov	r22, r26
    1afa:	11 24       	eor	r1, r1
    1afc:	9f 57       	subi	r25, 0x7F	; 127
    1afe:	50 40       	sbci	r21, 0x00	; 0
    1b00:	8a f0       	brmi	.+34     	; 0x1b24 <__mulsf3_pse+0x84>
    1b02:	e1 f0       	breq	.+56     	; 0x1b3c <__mulsf3_pse+0x9c>
    1b04:	88 23       	and	r24, r24
    1b06:	4a f0       	brmi	.+18     	; 0x1b1a <__mulsf3_pse+0x7a>
    1b08:	ee 0f       	add	r30, r30
    1b0a:	ff 1f       	adc	r31, r31
    1b0c:	bb 1f       	adc	r27, r27
    1b0e:	66 1f       	adc	r22, r22
    1b10:	77 1f       	adc	r23, r23
    1b12:	88 1f       	adc	r24, r24
    1b14:	91 50       	subi	r25, 0x01	; 1
    1b16:	50 40       	sbci	r21, 0x00	; 0
    1b18:	a9 f7       	brne	.-22     	; 0x1b04 <__mulsf3_pse+0x64>
    1b1a:	9e 3f       	cpi	r25, 0xFE	; 254
    1b1c:	51 05       	cpc	r21, r1
    1b1e:	70 f0       	brcs	.+28     	; 0x1b3c <__mulsf3_pse+0x9c>
    1b20:	14 c0       	rjmp	.+40     	; 0x1b4a <__fp_inf>
    1b22:	5e c0       	rjmp	.+188    	; 0x1be0 <__fp_szero>
    1b24:	5f 3f       	cpi	r21, 0xFF	; 255
    1b26:	ec f3       	brlt	.-6      	; 0x1b22 <__mulsf3_pse+0x82>
    1b28:	98 3e       	cpi	r25, 0xE8	; 232
    1b2a:	dc f3       	brlt	.-10     	; 0x1b22 <__mulsf3_pse+0x82>
    1b2c:	86 95       	lsr	r24
    1b2e:	77 95       	ror	r23
    1b30:	67 95       	ror	r22
    1b32:	b7 95       	ror	r27
    1b34:	f7 95       	ror	r31
    1b36:	e7 95       	ror	r30
    1b38:	9f 5f       	subi	r25, 0xFF	; 255
    1b3a:	c1 f7       	brne	.-16     	; 0x1b2c <__mulsf3_pse+0x8c>
    1b3c:	fe 2b       	or	r31, r30
    1b3e:	88 0f       	add	r24, r24
    1b40:	91 1d       	adc	r25, r1
    1b42:	96 95       	lsr	r25
    1b44:	87 95       	ror	r24
    1b46:	97 f9       	bld	r25, 7
    1b48:	08 95       	ret

00001b4a <__fp_inf>:
    1b4a:	97 f9       	bld	r25, 7
    1b4c:	9f 67       	ori	r25, 0x7F	; 127
    1b4e:	80 e8       	ldi	r24, 0x80	; 128
    1b50:	70 e0       	ldi	r23, 0x00	; 0
    1b52:	60 e0       	ldi	r22, 0x00	; 0
    1b54:	08 95       	ret

00001b56 <__fp_nan>:
    1b56:	9f ef       	ldi	r25, 0xFF	; 255
    1b58:	80 ec       	ldi	r24, 0xC0	; 192
    1b5a:	08 95       	ret

00001b5c <__fp_pscA>:
    1b5c:	00 24       	eor	r0, r0
    1b5e:	0a 94       	dec	r0
    1b60:	16 16       	cp	r1, r22
    1b62:	17 06       	cpc	r1, r23
    1b64:	18 06       	cpc	r1, r24
    1b66:	09 06       	cpc	r0, r25
    1b68:	08 95       	ret

00001b6a <__fp_pscB>:
    1b6a:	00 24       	eor	r0, r0
    1b6c:	0a 94       	dec	r0
    1b6e:	12 16       	cp	r1, r18
    1b70:	13 06       	cpc	r1, r19
    1b72:	14 06       	cpc	r1, r20
    1b74:	05 06       	cpc	r0, r21
    1b76:	08 95       	ret

00001b78 <__fp_round>:
    1b78:	09 2e       	mov	r0, r25
    1b7a:	03 94       	inc	r0
    1b7c:	00 0c       	add	r0, r0
    1b7e:	11 f4       	brne	.+4      	; 0x1b84 <__fp_round+0xc>
    1b80:	88 23       	and	r24, r24
    1b82:	52 f0       	brmi	.+20     	; 0x1b98 <__fp_round+0x20>
    1b84:	bb 0f       	add	r27, r27
    1b86:	40 f4       	brcc	.+16     	; 0x1b98 <__fp_round+0x20>
    1b88:	bf 2b       	or	r27, r31
    1b8a:	11 f4       	brne	.+4      	; 0x1b90 <__fp_round+0x18>
    1b8c:	60 ff       	sbrs	r22, 0
    1b8e:	04 c0       	rjmp	.+8      	; 0x1b98 <__fp_round+0x20>
    1b90:	6f 5f       	subi	r22, 0xFF	; 255
    1b92:	7f 4f       	sbci	r23, 0xFF	; 255
    1b94:	8f 4f       	sbci	r24, 0xFF	; 255
    1b96:	9f 4f       	sbci	r25, 0xFF	; 255
    1b98:	08 95       	ret

00001b9a <__fp_split3>:
    1b9a:	57 fd       	sbrc	r21, 7
    1b9c:	90 58       	subi	r25, 0x80	; 128
    1b9e:	44 0f       	add	r20, r20
    1ba0:	55 1f       	adc	r21, r21
    1ba2:	59 f0       	breq	.+22     	; 0x1bba <__fp_splitA+0x10>
    1ba4:	5f 3f       	cpi	r21, 0xFF	; 255
    1ba6:	71 f0       	breq	.+28     	; 0x1bc4 <__fp_splitA+0x1a>
    1ba8:	47 95       	ror	r20

00001baa <__fp_splitA>:
    1baa:	88 0f       	add	r24, r24
    1bac:	97 fb       	bst	r25, 7
    1bae:	99 1f       	adc	r25, r25
    1bb0:	61 f0       	breq	.+24     	; 0x1bca <__fp_splitA+0x20>
    1bb2:	9f 3f       	cpi	r25, 0xFF	; 255
    1bb4:	79 f0       	breq	.+30     	; 0x1bd4 <__fp_splitA+0x2a>
    1bb6:	87 95       	ror	r24
    1bb8:	08 95       	ret
    1bba:	12 16       	cp	r1, r18
    1bbc:	13 06       	cpc	r1, r19
    1bbe:	14 06       	cpc	r1, r20
    1bc0:	55 1f       	adc	r21, r21
    1bc2:	f2 cf       	rjmp	.-28     	; 0x1ba8 <__fp_split3+0xe>
    1bc4:	46 95       	lsr	r20
    1bc6:	f1 df       	rcall	.-30     	; 0x1baa <__fp_splitA>
    1bc8:	08 c0       	rjmp	.+16     	; 0x1bda <__fp_splitA+0x30>
    1bca:	16 16       	cp	r1, r22
    1bcc:	17 06       	cpc	r1, r23
    1bce:	18 06       	cpc	r1, r24
    1bd0:	99 1f       	adc	r25, r25
    1bd2:	f1 cf       	rjmp	.-30     	; 0x1bb6 <__fp_splitA+0xc>
    1bd4:	86 95       	lsr	r24
    1bd6:	71 05       	cpc	r23, r1
    1bd8:	61 05       	cpc	r22, r1
    1bda:	08 94       	sec
    1bdc:	08 95       	ret

00001bde <__fp_zero>:
    1bde:	e8 94       	clt

00001be0 <__fp_szero>:
    1be0:	bb 27       	eor	r27, r27
    1be2:	66 27       	eor	r22, r22
    1be4:	77 27       	eor	r23, r23
    1be6:	cb 01       	movw	r24, r22
    1be8:	97 f9       	bld	r25, 7
    1bea:	08 95       	ret

00001bec <__divmodhi4>:
    1bec:	97 fb       	bst	r25, 7
    1bee:	07 2e       	mov	r0, r23
    1bf0:	16 f4       	brtc	.+4      	; 0x1bf6 <__divmodhi4+0xa>
    1bf2:	00 94       	com	r0
    1bf4:	06 d0       	rcall	.+12     	; 0x1c02 <__divmodhi4_neg1>
    1bf6:	77 fd       	sbrc	r23, 7
    1bf8:	08 d0       	rcall	.+16     	; 0x1c0a <__divmodhi4_neg2>
    1bfa:	45 d0       	rcall	.+138    	; 0x1c86 <__udivmodhi4>
    1bfc:	07 fc       	sbrc	r0, 7
    1bfe:	05 d0       	rcall	.+10     	; 0x1c0a <__divmodhi4_neg2>
    1c00:	3e f4       	brtc	.+14     	; 0x1c10 <__divmodhi4_exit>

00001c02 <__divmodhi4_neg1>:
    1c02:	90 95       	com	r25
    1c04:	81 95       	neg	r24
    1c06:	9f 4f       	sbci	r25, 0xFF	; 255
    1c08:	08 95       	ret

00001c0a <__divmodhi4_neg2>:
    1c0a:	70 95       	com	r23
    1c0c:	61 95       	neg	r22
    1c0e:	7f 4f       	sbci	r23, 0xFF	; 255

00001c10 <__divmodhi4_exit>:
    1c10:	08 95       	ret

00001c12 <__udivmodsi4>:
    1c12:	a1 e2       	ldi	r26, 0x21	; 33
    1c14:	1a 2e       	mov	r1, r26
    1c16:	aa 1b       	sub	r26, r26
    1c18:	bb 1b       	sub	r27, r27
    1c1a:	fd 01       	movw	r30, r26
    1c1c:	0d c0       	rjmp	.+26     	; 0x1c38 <__udivmodsi4_ep>

00001c1e <__udivmodsi4_loop>:
    1c1e:	aa 1f       	adc	r26, r26
    1c20:	bb 1f       	adc	r27, r27
    1c22:	ee 1f       	adc	r30, r30
    1c24:	ff 1f       	adc	r31, r31
    1c26:	a2 17       	cp	r26, r18
    1c28:	b3 07       	cpc	r27, r19
    1c2a:	e4 07       	cpc	r30, r20
    1c2c:	f5 07       	cpc	r31, r21
    1c2e:	20 f0       	brcs	.+8      	; 0x1c38 <__udivmodsi4_ep>
    1c30:	a2 1b       	sub	r26, r18
    1c32:	b3 0b       	sbc	r27, r19
    1c34:	e4 0b       	sbc	r30, r20
    1c36:	f5 0b       	sbc	r31, r21

00001c38 <__udivmodsi4_ep>:
    1c38:	66 1f       	adc	r22, r22
    1c3a:	77 1f       	adc	r23, r23
    1c3c:	88 1f       	adc	r24, r24
    1c3e:	99 1f       	adc	r25, r25
    1c40:	1a 94       	dec	r1
    1c42:	69 f7       	brne	.-38     	; 0x1c1e <__udivmodsi4_loop>
    1c44:	60 95       	com	r22
    1c46:	70 95       	com	r23
    1c48:	80 95       	com	r24
    1c4a:	90 95       	com	r25
    1c4c:	9b 01       	movw	r18, r22
    1c4e:	ac 01       	movw	r20, r24
    1c50:	bd 01       	movw	r22, r26
    1c52:	cf 01       	movw	r24, r30
    1c54:	08 95       	ret

00001c56 <__tablejump2__>:
    1c56:	ee 0f       	add	r30, r30
    1c58:	ff 1f       	adc	r31, r31
    1c5a:	00 24       	eor	r0, r0
    1c5c:	00 1c       	adc	r0, r0
    1c5e:	0b be       	out	0x3b, r0	; 59
    1c60:	07 90       	elpm	r0, Z+
    1c62:	f6 91       	elpm	r31, Z
    1c64:	e0 2d       	mov	r30, r0
    1c66:	09 94       	ijmp

00001c68 <__umulhisi3>:
    1c68:	a2 9f       	mul	r26, r18
    1c6a:	b0 01       	movw	r22, r0
    1c6c:	b3 9f       	mul	r27, r19
    1c6e:	c0 01       	movw	r24, r0
    1c70:	a3 9f       	mul	r26, r19
    1c72:	70 0d       	add	r23, r0
    1c74:	81 1d       	adc	r24, r1
    1c76:	11 24       	eor	r1, r1
    1c78:	91 1d       	adc	r25, r1
    1c7a:	b2 9f       	mul	r27, r18
    1c7c:	70 0d       	add	r23, r0
    1c7e:	81 1d       	adc	r24, r1
    1c80:	11 24       	eor	r1, r1
    1c82:	91 1d       	adc	r25, r1
    1c84:	08 95       	ret

00001c86 <__udivmodhi4>:
    1c86:	aa 1b       	sub	r26, r26
    1c88:	bb 1b       	sub	r27, r27
    1c8a:	51 e1       	ldi	r21, 0x11	; 17
    1c8c:	07 c0       	rjmp	.+14     	; 0x1c9c <__udivmodhi4_ep>

00001c8e <__udivmodhi4_loop>:
    1c8e:	aa 1f       	adc	r26, r26
    1c90:	bb 1f       	adc	r27, r27
    1c92:	a6 17       	cp	r26, r22
    1c94:	b7 07       	cpc	r27, r23
    1c96:	10 f0       	brcs	.+4      	; 0x1c9c <__udivmodhi4_ep>
    1c98:	a6 1b       	sub	r26, r22
    1c9a:	b7 0b       	sbc	r27, r23

00001c9c <__udivmodhi4_ep>:
    1c9c:	88 1f       	adc	r24, r24
    1c9e:	99 1f       	adc	r25, r25
    1ca0:	5a 95       	dec	r21
    1ca2:	a9 f7       	brne	.-22     	; 0x1c8e <__udivmodhi4_loop>
    1ca4:	80 95       	com	r24
    1ca6:	90 95       	com	r25
    1ca8:	bc 01       	movw	r22, r24
    1caa:	cd 01       	movw	r24, r26
    1cac:	08 95       	ret

00001cae <dtostrf>:
    1cae:	ef 92       	push	r14
    1cb0:	0f 93       	push	r16
    1cb2:	1f 93       	push	r17
    1cb4:	cf 93       	push	r28
    1cb6:	df 93       	push	r29
    1cb8:	e8 01       	movw	r28, r16
    1cba:	47 fd       	sbrc	r20, 7
    1cbc:	02 c0       	rjmp	.+4      	; 0x1cc2 <dtostrf+0x14>
    1cbe:	34 e0       	ldi	r19, 0x04	; 4
    1cc0:	01 c0       	rjmp	.+2      	; 0x1cc4 <dtostrf+0x16>
    1cc2:	34 e1       	ldi	r19, 0x14	; 20
    1cc4:	04 2e       	mov	r0, r20
    1cc6:	00 0c       	add	r0, r0
    1cc8:	55 0b       	sbc	r21, r21
    1cca:	57 ff       	sbrs	r21, 7
    1ccc:	03 c0       	rjmp	.+6      	; 0x1cd4 <dtostrf+0x26>
    1cce:	51 95       	neg	r21
    1cd0:	41 95       	neg	r20
    1cd2:	51 09       	sbc	r21, r1
    1cd4:	e3 2e       	mov	r14, r19
    1cd6:	02 2f       	mov	r16, r18
    1cd8:	24 2f       	mov	r18, r20
    1cda:	ae 01       	movw	r20, r28
    1cdc:	37 d0       	rcall	.+110    	; 0x1d4c <dtoa_prf>
    1cde:	ce 01       	movw	r24, r28
    1ce0:	df 91       	pop	r29
    1ce2:	cf 91       	pop	r28
    1ce4:	1f 91       	pop	r17
    1ce6:	0f 91       	pop	r16
    1ce8:	ef 90       	pop	r14
    1cea:	08 95       	ret

00001cec <strcpy_P>:
    1cec:	fb 01       	movw	r30, r22
    1cee:	dc 01       	movw	r26, r24
    1cf0:	05 90       	lpm	r0, Z+
    1cf2:	0d 92       	st	X+, r0
    1cf4:	00 20       	and	r0, r0
    1cf6:	e1 f7       	brne	.-8      	; 0x1cf0 <strcpy_P+0x4>
    1cf8:	08 95       	ret

00001cfa <memset>:
    1cfa:	dc 01       	movw	r26, r24
    1cfc:	01 c0       	rjmp	.+2      	; 0x1d00 <memset+0x6>
    1cfe:	6d 93       	st	X+, r22
    1d00:	41 50       	subi	r20, 0x01	; 1
    1d02:	50 40       	sbci	r21, 0x00	; 0
    1d04:	e0 f7       	brcc	.-8      	; 0x1cfe <memset+0x4>
    1d06:	08 95       	ret

00001d08 <strcmp>:
    1d08:	fb 01       	movw	r30, r22
    1d0a:	dc 01       	movw	r26, r24
    1d0c:	8d 91       	ld	r24, X+
    1d0e:	01 90       	ld	r0, Z+
    1d10:	80 19       	sub	r24, r0
    1d12:	01 10       	cpse	r0, r1
    1d14:	d9 f3       	breq	.-10     	; 0x1d0c <strcmp+0x4>
    1d16:	99 0b       	sbc	r25, r25
    1d18:	08 95       	ret

00001d1a <__utoa_ncheck>:
    1d1a:	bb 27       	eor	r27, r27

00001d1c <__utoa_common>:
    1d1c:	fb 01       	movw	r30, r22
    1d1e:	55 27       	eor	r21, r21
    1d20:	aa 27       	eor	r26, r26
    1d22:	88 0f       	add	r24, r24
    1d24:	99 1f       	adc	r25, r25
    1d26:	aa 1f       	adc	r26, r26
    1d28:	a4 17       	cp	r26, r20
    1d2a:	10 f0       	brcs	.+4      	; 0x1d30 <__utoa_common+0x14>
    1d2c:	a4 1b       	sub	r26, r20
    1d2e:	83 95       	inc	r24
    1d30:	50 51       	subi	r21, 0x10	; 16
    1d32:	b9 f7       	brne	.-18     	; 0x1d22 <__utoa_common+0x6>
    1d34:	a0 5d       	subi	r26, 0xD0	; 208
    1d36:	aa 33       	cpi	r26, 0x3A	; 58
    1d38:	08 f0       	brcs	.+2      	; 0x1d3c <__utoa_common+0x20>
    1d3a:	a9 5d       	subi	r26, 0xD9	; 217
    1d3c:	a1 93       	st	Z+, r26
    1d3e:	00 97       	sbiw	r24, 0x00	; 0
    1d40:	79 f7       	brne	.-34     	; 0x1d20 <__utoa_common+0x4>
    1d42:	b1 11       	cpse	r27, r1
    1d44:	b1 93       	st	Z+, r27
    1d46:	11 92       	st	Z+, r1
    1d48:	cb 01       	movw	r24, r22
    1d4a:	4e c2       	rjmp	.+1180   	; 0x21e8 <strrev>

00001d4c <dtoa_prf>:
    1d4c:	8f 92       	push	r8
    1d4e:	9f 92       	push	r9
    1d50:	af 92       	push	r10
    1d52:	bf 92       	push	r11
    1d54:	cf 92       	push	r12
    1d56:	df 92       	push	r13
    1d58:	ef 92       	push	r14
    1d5a:	ff 92       	push	r15
    1d5c:	0f 93       	push	r16
    1d5e:	1f 93       	push	r17
    1d60:	cf 93       	push	r28
    1d62:	df 93       	push	r29
    1d64:	cd b7       	in	r28, 0x3d	; 61
    1d66:	de b7       	in	r29, 0x3e	; 62
    1d68:	29 97       	sbiw	r28, 0x09	; 9
    1d6a:	0f b6       	in	r0, 0x3f	; 63
    1d6c:	f8 94       	cli
    1d6e:	de bf       	out	0x3e, r29	; 62
    1d70:	0f be       	out	0x3f, r0	; 63
    1d72:	cd bf       	out	0x3d, r28	; 61
    1d74:	6a 01       	movw	r12, r20
    1d76:	12 2f       	mov	r17, r18
    1d78:	b0 2e       	mov	r11, r16
    1d7a:	2b e3       	ldi	r18, 0x3B	; 59
    1d7c:	20 17       	cp	r18, r16
    1d7e:	20 f0       	brcs	.+8      	; 0x1d88 <dtoa_prf+0x3c>
    1d80:	ff 24       	eor	r15, r15
    1d82:	f3 94       	inc	r15
    1d84:	f0 0e       	add	r15, r16
    1d86:	02 c0       	rjmp	.+4      	; 0x1d8c <dtoa_prf+0x40>
    1d88:	2c e3       	ldi	r18, 0x3C	; 60
    1d8a:	f2 2e       	mov	r15, r18
    1d8c:	0f 2d       	mov	r16, r15
    1d8e:	27 e0       	ldi	r18, 0x07	; 7
    1d90:	ae 01       	movw	r20, r28
    1d92:	4f 5f       	subi	r20, 0xFF	; 255
    1d94:	5f 4f       	sbci	r21, 0xFF	; 255
    1d96:	50 d1       	rcall	.+672    	; 0x2038 <__ftoa_engine>
    1d98:	bc 01       	movw	r22, r24
    1d9a:	49 81       	ldd	r20, Y+1	; 0x01
    1d9c:	84 2f       	mov	r24, r20
    1d9e:	89 70       	andi	r24, 0x09	; 9
    1da0:	81 30       	cpi	r24, 0x01	; 1
    1da2:	31 f0       	breq	.+12     	; 0x1db0 <dtoa_prf+0x64>
    1da4:	e1 fc       	sbrc	r14, 1
    1da6:	06 c0       	rjmp	.+12     	; 0x1db4 <dtoa_prf+0x68>
    1da8:	e0 fe       	sbrs	r14, 0
    1daa:	06 c0       	rjmp	.+12     	; 0x1db8 <dtoa_prf+0x6c>
    1dac:	90 e2       	ldi	r25, 0x20	; 32
    1dae:	05 c0       	rjmp	.+10     	; 0x1dba <dtoa_prf+0x6e>
    1db0:	9d e2       	ldi	r25, 0x2D	; 45
    1db2:	03 c0       	rjmp	.+6      	; 0x1dba <dtoa_prf+0x6e>
    1db4:	9b e2       	ldi	r25, 0x2B	; 43
    1db6:	01 c0       	rjmp	.+2      	; 0x1dba <dtoa_prf+0x6e>
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	5e 2d       	mov	r21, r14
    1dbc:	50 71       	andi	r21, 0x10	; 16
    1dbe:	43 ff       	sbrs	r20, 3
    1dc0:	3c c0       	rjmp	.+120    	; 0x1e3a <dtoa_prf+0xee>
    1dc2:	91 11       	cpse	r25, r1
    1dc4:	02 c0       	rjmp	.+4      	; 0x1dca <dtoa_prf+0x7e>
    1dc6:	83 e0       	ldi	r24, 0x03	; 3
    1dc8:	01 c0       	rjmp	.+2      	; 0x1dcc <dtoa_prf+0x80>
    1dca:	84 e0       	ldi	r24, 0x04	; 4
    1dcc:	81 17       	cp	r24, r17
    1dce:	18 f4       	brcc	.+6      	; 0x1dd6 <dtoa_prf+0x8a>
    1dd0:	21 2f       	mov	r18, r17
    1dd2:	28 1b       	sub	r18, r24
    1dd4:	01 c0       	rjmp	.+2      	; 0x1dd8 <dtoa_prf+0x8c>
    1dd6:	20 e0       	ldi	r18, 0x00	; 0
    1dd8:	51 11       	cpse	r21, r1
    1dda:	0b c0       	rjmp	.+22     	; 0x1df2 <dtoa_prf+0xa6>
    1ddc:	f6 01       	movw	r30, r12
    1dde:	82 2f       	mov	r24, r18
    1de0:	30 e2       	ldi	r19, 0x20	; 32
    1de2:	88 23       	and	r24, r24
    1de4:	19 f0       	breq	.+6      	; 0x1dec <dtoa_prf+0xa0>
    1de6:	31 93       	st	Z+, r19
    1de8:	81 50       	subi	r24, 0x01	; 1
    1dea:	fb cf       	rjmp	.-10     	; 0x1de2 <dtoa_prf+0x96>
    1dec:	c2 0e       	add	r12, r18
    1dee:	d1 1c       	adc	r13, r1
    1df0:	20 e0       	ldi	r18, 0x00	; 0
    1df2:	99 23       	and	r25, r25
    1df4:	29 f0       	breq	.+10     	; 0x1e00 <dtoa_prf+0xb4>
    1df6:	d6 01       	movw	r26, r12
    1df8:	9c 93       	st	X, r25
    1dfa:	f6 01       	movw	r30, r12
    1dfc:	31 96       	adiw	r30, 0x01	; 1
    1dfe:	6f 01       	movw	r12, r30
    1e00:	c6 01       	movw	r24, r12
    1e02:	03 96       	adiw	r24, 0x03	; 3
    1e04:	e2 fe       	sbrs	r14, 2
    1e06:	0a c0       	rjmp	.+20     	; 0x1e1c <dtoa_prf+0xd0>
    1e08:	3e e4       	ldi	r19, 0x4E	; 78
    1e0a:	d6 01       	movw	r26, r12
    1e0c:	3c 93       	st	X, r19
    1e0e:	41 e4       	ldi	r20, 0x41	; 65
    1e10:	11 96       	adiw	r26, 0x01	; 1
    1e12:	4c 93       	st	X, r20
    1e14:	11 97       	sbiw	r26, 0x01	; 1
    1e16:	12 96       	adiw	r26, 0x02	; 2
    1e18:	3c 93       	st	X, r19
    1e1a:	06 c0       	rjmp	.+12     	; 0x1e28 <dtoa_prf+0xdc>
    1e1c:	3e e6       	ldi	r19, 0x6E	; 110
    1e1e:	f6 01       	movw	r30, r12
    1e20:	30 83       	st	Z, r19
    1e22:	41 e6       	ldi	r20, 0x61	; 97
    1e24:	41 83       	std	Z+1, r20	; 0x01
    1e26:	32 83       	std	Z+2, r19	; 0x02
    1e28:	fc 01       	movw	r30, r24
    1e2a:	32 2f       	mov	r19, r18
    1e2c:	40 e2       	ldi	r20, 0x20	; 32
    1e2e:	33 23       	and	r19, r19
    1e30:	09 f4       	brne	.+2      	; 0x1e34 <dtoa_prf+0xe8>
    1e32:	42 c0       	rjmp	.+132    	; 0x1eb8 <dtoa_prf+0x16c>
    1e34:	41 93       	st	Z+, r20
    1e36:	31 50       	subi	r19, 0x01	; 1
    1e38:	fa cf       	rjmp	.-12     	; 0x1e2e <dtoa_prf+0xe2>
    1e3a:	42 ff       	sbrs	r20, 2
    1e3c:	44 c0       	rjmp	.+136    	; 0x1ec6 <dtoa_prf+0x17a>
    1e3e:	91 11       	cpse	r25, r1
    1e40:	02 c0       	rjmp	.+4      	; 0x1e46 <dtoa_prf+0xfa>
    1e42:	83 e0       	ldi	r24, 0x03	; 3
    1e44:	01 c0       	rjmp	.+2      	; 0x1e48 <dtoa_prf+0xfc>
    1e46:	84 e0       	ldi	r24, 0x04	; 4
    1e48:	81 17       	cp	r24, r17
    1e4a:	18 f4       	brcc	.+6      	; 0x1e52 <dtoa_prf+0x106>
    1e4c:	21 2f       	mov	r18, r17
    1e4e:	28 1b       	sub	r18, r24
    1e50:	01 c0       	rjmp	.+2      	; 0x1e54 <dtoa_prf+0x108>
    1e52:	20 e0       	ldi	r18, 0x00	; 0
    1e54:	51 11       	cpse	r21, r1
    1e56:	0b c0       	rjmp	.+22     	; 0x1e6e <dtoa_prf+0x122>
    1e58:	f6 01       	movw	r30, r12
    1e5a:	82 2f       	mov	r24, r18
    1e5c:	30 e2       	ldi	r19, 0x20	; 32
    1e5e:	88 23       	and	r24, r24
    1e60:	19 f0       	breq	.+6      	; 0x1e68 <dtoa_prf+0x11c>
    1e62:	31 93       	st	Z+, r19
    1e64:	81 50       	subi	r24, 0x01	; 1
    1e66:	fb cf       	rjmp	.-10     	; 0x1e5e <dtoa_prf+0x112>
    1e68:	c2 0e       	add	r12, r18
    1e6a:	d1 1c       	adc	r13, r1
    1e6c:	20 e0       	ldi	r18, 0x00	; 0
    1e6e:	99 23       	and	r25, r25
    1e70:	29 f0       	breq	.+10     	; 0x1e7c <dtoa_prf+0x130>
    1e72:	d6 01       	movw	r26, r12
    1e74:	9c 93       	st	X, r25
    1e76:	f6 01       	movw	r30, r12
    1e78:	31 96       	adiw	r30, 0x01	; 1
    1e7a:	6f 01       	movw	r12, r30
    1e7c:	c6 01       	movw	r24, r12
    1e7e:	03 96       	adiw	r24, 0x03	; 3
    1e80:	e2 fe       	sbrs	r14, 2
    1e82:	0b c0       	rjmp	.+22     	; 0x1e9a <dtoa_prf+0x14e>
    1e84:	39 e4       	ldi	r19, 0x49	; 73
    1e86:	d6 01       	movw	r26, r12
    1e88:	3c 93       	st	X, r19
    1e8a:	3e e4       	ldi	r19, 0x4E	; 78
    1e8c:	11 96       	adiw	r26, 0x01	; 1
    1e8e:	3c 93       	st	X, r19
    1e90:	11 97       	sbiw	r26, 0x01	; 1
    1e92:	36 e4       	ldi	r19, 0x46	; 70
    1e94:	12 96       	adiw	r26, 0x02	; 2
    1e96:	3c 93       	st	X, r19
    1e98:	07 c0       	rjmp	.+14     	; 0x1ea8 <dtoa_prf+0x15c>
    1e9a:	39 e6       	ldi	r19, 0x69	; 105
    1e9c:	f6 01       	movw	r30, r12
    1e9e:	30 83       	st	Z, r19
    1ea0:	3e e6       	ldi	r19, 0x6E	; 110
    1ea2:	31 83       	std	Z+1, r19	; 0x01
    1ea4:	36 e6       	ldi	r19, 0x66	; 102
    1ea6:	32 83       	std	Z+2, r19	; 0x02
    1ea8:	fc 01       	movw	r30, r24
    1eaa:	32 2f       	mov	r19, r18
    1eac:	40 e2       	ldi	r20, 0x20	; 32
    1eae:	33 23       	and	r19, r19
    1eb0:	19 f0       	breq	.+6      	; 0x1eb8 <dtoa_prf+0x16c>
    1eb2:	41 93       	st	Z+, r20
    1eb4:	31 50       	subi	r19, 0x01	; 1
    1eb6:	fb cf       	rjmp	.-10     	; 0x1eae <dtoa_prf+0x162>
    1eb8:	fc 01       	movw	r30, r24
    1eba:	e2 0f       	add	r30, r18
    1ebc:	f1 1d       	adc	r31, r1
    1ebe:	10 82       	st	Z, r1
    1ec0:	8e ef       	ldi	r24, 0xFE	; 254
    1ec2:	9f ef       	ldi	r25, 0xFF	; 255
    1ec4:	a6 c0       	rjmp	.+332    	; 0x2012 <dtoa_prf+0x2c6>
    1ec6:	21 e0       	ldi	r18, 0x01	; 1
    1ec8:	30 e0       	ldi	r19, 0x00	; 0
    1eca:	91 11       	cpse	r25, r1
    1ecc:	02 c0       	rjmp	.+4      	; 0x1ed2 <dtoa_prf+0x186>
    1ece:	20 e0       	ldi	r18, 0x00	; 0
    1ed0:	30 e0       	ldi	r19, 0x00	; 0
    1ed2:	16 16       	cp	r1, r22
    1ed4:	17 06       	cpc	r1, r23
    1ed6:	1c f4       	brge	.+6      	; 0x1ede <dtoa_prf+0x192>
    1ed8:	fb 01       	movw	r30, r22
    1eda:	31 96       	adiw	r30, 0x01	; 1
    1edc:	02 c0       	rjmp	.+4      	; 0x1ee2 <dtoa_prf+0x196>
    1ede:	e1 e0       	ldi	r30, 0x01	; 1
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	2e 0f       	add	r18, r30
    1ee4:	3f 1f       	adc	r19, r31
    1ee6:	bb 20       	and	r11, r11
    1ee8:	21 f0       	breq	.+8      	; 0x1ef2 <dtoa_prf+0x1a6>
    1eea:	eb 2d       	mov	r30, r11
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	31 96       	adiw	r30, 0x01	; 1
    1ef0:	02 c0       	rjmp	.+4      	; 0x1ef6 <dtoa_prf+0x1aa>
    1ef2:	e0 e0       	ldi	r30, 0x00	; 0
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	2e 0f       	add	r18, r30
    1ef8:	3f 1f       	adc	r19, r31
    1efa:	e1 2f       	mov	r30, r17
    1efc:	f0 e0       	ldi	r31, 0x00	; 0
    1efe:	2e 17       	cp	r18, r30
    1f00:	3f 07       	cpc	r19, r31
    1f02:	1c f4       	brge	.+6      	; 0x1f0a <dtoa_prf+0x1be>
    1f04:	12 1b       	sub	r17, r18
    1f06:	21 2f       	mov	r18, r17
    1f08:	01 c0       	rjmp	.+2      	; 0x1f0c <dtoa_prf+0x1c0>
    1f0a:	20 e0       	ldi	r18, 0x00	; 0
    1f0c:	8e 2d       	mov	r24, r14
    1f0e:	88 71       	andi	r24, 0x18	; 24
    1f10:	59 f4       	brne	.+22     	; 0x1f28 <dtoa_prf+0x1dc>
    1f12:	f6 01       	movw	r30, r12
    1f14:	82 2f       	mov	r24, r18
    1f16:	30 e2       	ldi	r19, 0x20	; 32
    1f18:	88 23       	and	r24, r24
    1f1a:	19 f0       	breq	.+6      	; 0x1f22 <dtoa_prf+0x1d6>
    1f1c:	31 93       	st	Z+, r19
    1f1e:	81 50       	subi	r24, 0x01	; 1
    1f20:	fb cf       	rjmp	.-10     	; 0x1f18 <dtoa_prf+0x1cc>
    1f22:	c2 0e       	add	r12, r18
    1f24:	d1 1c       	adc	r13, r1
    1f26:	20 e0       	ldi	r18, 0x00	; 0
    1f28:	99 23       	and	r25, r25
    1f2a:	29 f0       	breq	.+10     	; 0x1f36 <dtoa_prf+0x1ea>
    1f2c:	d6 01       	movw	r26, r12
    1f2e:	9c 93       	st	X, r25
    1f30:	f6 01       	movw	r30, r12
    1f32:	31 96       	adiw	r30, 0x01	; 1
    1f34:	6f 01       	movw	r12, r30
    1f36:	51 11       	cpse	r21, r1
    1f38:	0b c0       	rjmp	.+22     	; 0x1f50 <dtoa_prf+0x204>
    1f3a:	f6 01       	movw	r30, r12
    1f3c:	82 2f       	mov	r24, r18
    1f3e:	90 e3       	ldi	r25, 0x30	; 48
    1f40:	88 23       	and	r24, r24
    1f42:	19 f0       	breq	.+6      	; 0x1f4a <dtoa_prf+0x1fe>
    1f44:	91 93       	st	Z+, r25
    1f46:	81 50       	subi	r24, 0x01	; 1
    1f48:	fb cf       	rjmp	.-10     	; 0x1f40 <dtoa_prf+0x1f4>
    1f4a:	c2 0e       	add	r12, r18
    1f4c:	d1 1c       	adc	r13, r1
    1f4e:	20 e0       	ldi	r18, 0x00	; 0
    1f50:	0f 2d       	mov	r16, r15
    1f52:	06 0f       	add	r16, r22
    1f54:	9a 81       	ldd	r25, Y+2	; 0x02
    1f56:	34 2f       	mov	r19, r20
    1f58:	30 71       	andi	r19, 0x10	; 16
    1f5a:	44 ff       	sbrs	r20, 4
    1f5c:	03 c0       	rjmp	.+6      	; 0x1f64 <dtoa_prf+0x218>
    1f5e:	91 33       	cpi	r25, 0x31	; 49
    1f60:	09 f4       	brne	.+2      	; 0x1f64 <dtoa_prf+0x218>
    1f62:	01 50       	subi	r16, 0x01	; 1
    1f64:	10 16       	cp	r1, r16
    1f66:	24 f4       	brge	.+8      	; 0x1f70 <dtoa_prf+0x224>
    1f68:	09 30       	cpi	r16, 0x09	; 9
    1f6a:	18 f0       	brcs	.+6      	; 0x1f72 <dtoa_prf+0x226>
    1f6c:	08 e0       	ldi	r16, 0x08	; 8
    1f6e:	01 c0       	rjmp	.+2      	; 0x1f72 <dtoa_prf+0x226>
    1f70:	01 e0       	ldi	r16, 0x01	; 1
    1f72:	ab 01       	movw	r20, r22
    1f74:	77 ff       	sbrs	r23, 7
    1f76:	02 c0       	rjmp	.+4      	; 0x1f7c <dtoa_prf+0x230>
    1f78:	40 e0       	ldi	r20, 0x00	; 0
    1f7a:	50 e0       	ldi	r21, 0x00	; 0
    1f7c:	fb 01       	movw	r30, r22
    1f7e:	e4 1b       	sub	r30, r20
    1f80:	f5 0b       	sbc	r31, r21
    1f82:	a1 e0       	ldi	r26, 0x01	; 1
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	ac 0f       	add	r26, r28
    1f88:	bd 1f       	adc	r27, r29
    1f8a:	ea 0f       	add	r30, r26
    1f8c:	fb 1f       	adc	r31, r27
    1f8e:	8e e2       	ldi	r24, 0x2E	; 46
    1f90:	a8 2e       	mov	r10, r24
    1f92:	4b 01       	movw	r8, r22
    1f94:	80 1a       	sub	r8, r16
    1f96:	91 08       	sbc	r9, r1
    1f98:	0b 2d       	mov	r16, r11
    1f9a:	10 e0       	ldi	r17, 0x00	; 0
    1f9c:	11 95       	neg	r17
    1f9e:	01 95       	neg	r16
    1fa0:	11 09       	sbc	r17, r1
    1fa2:	4f 3f       	cpi	r20, 0xFF	; 255
    1fa4:	bf ef       	ldi	r27, 0xFF	; 255
    1fa6:	5b 07       	cpc	r21, r27
    1fa8:	21 f4       	brne	.+8      	; 0x1fb2 <dtoa_prf+0x266>
    1faa:	d6 01       	movw	r26, r12
    1fac:	ac 92       	st	X, r10
    1fae:	11 96       	adiw	r26, 0x01	; 1
    1fb0:	6d 01       	movw	r12, r26
    1fb2:	64 17       	cp	r22, r20
    1fb4:	75 07       	cpc	r23, r21
    1fb6:	2c f0       	brlt	.+10     	; 0x1fc2 <dtoa_prf+0x276>
    1fb8:	84 16       	cp	r8, r20
    1fba:	95 06       	cpc	r9, r21
    1fbc:	14 f4       	brge	.+4      	; 0x1fc2 <dtoa_prf+0x276>
    1fbe:	81 81       	ldd	r24, Z+1	; 0x01
    1fc0:	01 c0       	rjmp	.+2      	; 0x1fc4 <dtoa_prf+0x278>
    1fc2:	80 e3       	ldi	r24, 0x30	; 48
    1fc4:	41 50       	subi	r20, 0x01	; 1
    1fc6:	51 09       	sbc	r21, r1
    1fc8:	31 96       	adiw	r30, 0x01	; 1
    1fca:	d6 01       	movw	r26, r12
    1fcc:	11 96       	adiw	r26, 0x01	; 1
    1fce:	7d 01       	movw	r14, r26
    1fd0:	40 17       	cp	r20, r16
    1fd2:	51 07       	cpc	r21, r17
    1fd4:	24 f0       	brlt	.+8      	; 0x1fde <dtoa_prf+0x292>
    1fd6:	d6 01       	movw	r26, r12
    1fd8:	8c 93       	st	X, r24
    1fda:	67 01       	movw	r12, r14
    1fdc:	e2 cf       	rjmp	.-60     	; 0x1fa2 <dtoa_prf+0x256>
    1fde:	64 17       	cp	r22, r20
    1fe0:	75 07       	cpc	r23, r21
    1fe2:	39 f4       	brne	.+14     	; 0x1ff2 <dtoa_prf+0x2a6>
    1fe4:	96 33       	cpi	r25, 0x36	; 54
    1fe6:	20 f4       	brcc	.+8      	; 0x1ff0 <dtoa_prf+0x2a4>
    1fe8:	95 33       	cpi	r25, 0x35	; 53
    1fea:	19 f4       	brne	.+6      	; 0x1ff2 <dtoa_prf+0x2a6>
    1fec:	31 11       	cpse	r19, r1
    1fee:	01 c0       	rjmp	.+2      	; 0x1ff2 <dtoa_prf+0x2a6>
    1ff0:	81 e3       	ldi	r24, 0x31	; 49
    1ff2:	f6 01       	movw	r30, r12
    1ff4:	80 83       	st	Z, r24
    1ff6:	f7 01       	movw	r30, r14
    1ff8:	82 2f       	mov	r24, r18
    1ffa:	90 e2       	ldi	r25, 0x20	; 32
    1ffc:	88 23       	and	r24, r24
    1ffe:	19 f0       	breq	.+6      	; 0x2006 <dtoa_prf+0x2ba>
    2000:	91 93       	st	Z+, r25
    2002:	81 50       	subi	r24, 0x01	; 1
    2004:	fb cf       	rjmp	.-10     	; 0x1ffc <dtoa_prf+0x2b0>
    2006:	f7 01       	movw	r30, r14
    2008:	e2 0f       	add	r30, r18
    200a:	f1 1d       	adc	r31, r1
    200c:	10 82       	st	Z, r1
    200e:	80 e0       	ldi	r24, 0x00	; 0
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	29 96       	adiw	r28, 0x09	; 9
    2014:	0f b6       	in	r0, 0x3f	; 63
    2016:	f8 94       	cli
    2018:	de bf       	out	0x3e, r29	; 62
    201a:	0f be       	out	0x3f, r0	; 63
    201c:	cd bf       	out	0x3d, r28	; 61
    201e:	df 91       	pop	r29
    2020:	cf 91       	pop	r28
    2022:	1f 91       	pop	r17
    2024:	0f 91       	pop	r16
    2026:	ff 90       	pop	r15
    2028:	ef 90       	pop	r14
    202a:	df 90       	pop	r13
    202c:	cf 90       	pop	r12
    202e:	bf 90       	pop	r11
    2030:	af 90       	pop	r10
    2032:	9f 90       	pop	r9
    2034:	8f 90       	pop	r8
    2036:	08 95       	ret

00002038 <__ftoa_engine>:
    2038:	28 30       	cpi	r18, 0x08	; 8
    203a:	08 f0       	brcs	.+2      	; 0x203e <__ftoa_engine+0x6>
    203c:	27 e0       	ldi	r18, 0x07	; 7
    203e:	33 27       	eor	r19, r19
    2040:	da 01       	movw	r26, r20
    2042:	99 0f       	add	r25, r25
    2044:	31 1d       	adc	r19, r1
    2046:	87 fd       	sbrc	r24, 7
    2048:	91 60       	ori	r25, 0x01	; 1
    204a:	00 96       	adiw	r24, 0x00	; 0
    204c:	61 05       	cpc	r22, r1
    204e:	71 05       	cpc	r23, r1
    2050:	39 f4       	brne	.+14     	; 0x2060 <__ftoa_engine+0x28>
    2052:	32 60       	ori	r19, 0x02	; 2
    2054:	2e 5f       	subi	r18, 0xFE	; 254
    2056:	3d 93       	st	X+, r19
    2058:	30 e3       	ldi	r19, 0x30	; 48
    205a:	2a 95       	dec	r18
    205c:	e1 f7       	brne	.-8      	; 0x2056 <__ftoa_engine+0x1e>
    205e:	08 95       	ret
    2060:	9f 3f       	cpi	r25, 0xFF	; 255
    2062:	30 f0       	brcs	.+12     	; 0x2070 <__ftoa_engine+0x38>
    2064:	80 38       	cpi	r24, 0x80	; 128
    2066:	71 05       	cpc	r23, r1
    2068:	61 05       	cpc	r22, r1
    206a:	09 f0       	breq	.+2      	; 0x206e <__ftoa_engine+0x36>
    206c:	3c 5f       	subi	r19, 0xFC	; 252
    206e:	3c 5f       	subi	r19, 0xFC	; 252
    2070:	3d 93       	st	X+, r19
    2072:	91 30       	cpi	r25, 0x01	; 1
    2074:	08 f0       	brcs	.+2      	; 0x2078 <__ftoa_engine+0x40>
    2076:	80 68       	ori	r24, 0x80	; 128
    2078:	91 1d       	adc	r25, r1
    207a:	df 93       	push	r29
    207c:	cf 93       	push	r28
    207e:	1f 93       	push	r17
    2080:	0f 93       	push	r16
    2082:	ff 92       	push	r15
    2084:	ef 92       	push	r14
    2086:	19 2f       	mov	r17, r25
    2088:	98 7f       	andi	r25, 0xF8	; 248
    208a:	96 95       	lsr	r25
    208c:	e9 2f       	mov	r30, r25
    208e:	96 95       	lsr	r25
    2090:	96 95       	lsr	r25
    2092:	e9 0f       	add	r30, r25
    2094:	ff 27       	eor	r31, r31
    2096:	e0 5f       	subi	r30, 0xF0	; 240
    2098:	fe 4f       	sbci	r31, 0xFE	; 254
    209a:	99 27       	eor	r25, r25
    209c:	33 27       	eor	r19, r19
    209e:	ee 24       	eor	r14, r14
    20a0:	ff 24       	eor	r15, r15
    20a2:	a7 01       	movw	r20, r14
    20a4:	e7 01       	movw	r28, r14
    20a6:	05 90       	lpm	r0, Z+
    20a8:	08 94       	sec
    20aa:	07 94       	ror	r0
    20ac:	28 f4       	brcc	.+10     	; 0x20b8 <__ftoa_engine+0x80>
    20ae:	36 0f       	add	r19, r22
    20b0:	e7 1e       	adc	r14, r23
    20b2:	f8 1e       	adc	r15, r24
    20b4:	49 1f       	adc	r20, r25
    20b6:	51 1d       	adc	r21, r1
    20b8:	66 0f       	add	r22, r22
    20ba:	77 1f       	adc	r23, r23
    20bc:	88 1f       	adc	r24, r24
    20be:	99 1f       	adc	r25, r25
    20c0:	06 94       	lsr	r0
    20c2:	a1 f7       	brne	.-24     	; 0x20ac <__ftoa_engine+0x74>
    20c4:	05 90       	lpm	r0, Z+
    20c6:	07 94       	ror	r0
    20c8:	28 f4       	brcc	.+10     	; 0x20d4 <__ftoa_engine+0x9c>
    20ca:	e7 0e       	add	r14, r23
    20cc:	f8 1e       	adc	r15, r24
    20ce:	49 1f       	adc	r20, r25
    20d0:	56 1f       	adc	r21, r22
    20d2:	c1 1d       	adc	r28, r1
    20d4:	77 0f       	add	r23, r23
    20d6:	88 1f       	adc	r24, r24
    20d8:	99 1f       	adc	r25, r25
    20da:	66 1f       	adc	r22, r22
    20dc:	06 94       	lsr	r0
    20de:	a1 f7       	brne	.-24     	; 0x20c8 <__ftoa_engine+0x90>
    20e0:	05 90       	lpm	r0, Z+
    20e2:	07 94       	ror	r0
    20e4:	28 f4       	brcc	.+10     	; 0x20f0 <__ftoa_engine+0xb8>
    20e6:	f8 0e       	add	r15, r24
    20e8:	49 1f       	adc	r20, r25
    20ea:	56 1f       	adc	r21, r22
    20ec:	c7 1f       	adc	r28, r23
    20ee:	d1 1d       	adc	r29, r1
    20f0:	88 0f       	add	r24, r24
    20f2:	99 1f       	adc	r25, r25
    20f4:	66 1f       	adc	r22, r22
    20f6:	77 1f       	adc	r23, r23
    20f8:	06 94       	lsr	r0
    20fa:	a1 f7       	brne	.-24     	; 0x20e4 <__ftoa_engine+0xac>
    20fc:	05 90       	lpm	r0, Z+
    20fe:	07 94       	ror	r0
    2100:	20 f4       	brcc	.+8      	; 0x210a <__ftoa_engine+0xd2>
    2102:	49 0f       	add	r20, r25
    2104:	56 1f       	adc	r21, r22
    2106:	c7 1f       	adc	r28, r23
    2108:	d8 1f       	adc	r29, r24
    210a:	99 0f       	add	r25, r25
    210c:	66 1f       	adc	r22, r22
    210e:	77 1f       	adc	r23, r23
    2110:	88 1f       	adc	r24, r24
    2112:	06 94       	lsr	r0
    2114:	a9 f7       	brne	.-22     	; 0x2100 <__ftoa_engine+0xc8>
    2116:	84 91       	lpm	r24, Z
    2118:	10 95       	com	r17
    211a:	17 70       	andi	r17, 0x07	; 7
    211c:	41 f0       	breq	.+16     	; 0x212e <__ftoa_engine+0xf6>
    211e:	d6 95       	lsr	r29
    2120:	c7 95       	ror	r28
    2122:	57 95       	ror	r21
    2124:	47 95       	ror	r20
    2126:	f7 94       	ror	r15
    2128:	e7 94       	ror	r14
    212a:	1a 95       	dec	r17
    212c:	c1 f7       	brne	.-16     	; 0x211e <__ftoa_engine+0xe6>
    212e:	e6 eb       	ldi	r30, 0xB6	; 182
    2130:	f0 e0       	ldi	r31, 0x00	; 0
    2132:	68 94       	set
    2134:	15 90       	lpm	r1, Z+
    2136:	15 91       	lpm	r17, Z+
    2138:	35 91       	lpm	r19, Z+
    213a:	65 91       	lpm	r22, Z+
    213c:	95 91       	lpm	r25, Z+
    213e:	05 90       	lpm	r0, Z+
    2140:	7f e2       	ldi	r23, 0x2F	; 47
    2142:	73 95       	inc	r23
    2144:	e1 18       	sub	r14, r1
    2146:	f1 0a       	sbc	r15, r17
    2148:	43 0b       	sbc	r20, r19
    214a:	56 0b       	sbc	r21, r22
    214c:	c9 0b       	sbc	r28, r25
    214e:	d0 09       	sbc	r29, r0
    2150:	c0 f7       	brcc	.-16     	; 0x2142 <__ftoa_engine+0x10a>
    2152:	e1 0c       	add	r14, r1
    2154:	f1 1e       	adc	r15, r17
    2156:	43 1f       	adc	r20, r19
    2158:	56 1f       	adc	r21, r22
    215a:	c9 1f       	adc	r28, r25
    215c:	d0 1d       	adc	r29, r0
    215e:	7e f4       	brtc	.+30     	; 0x217e <__ftoa_engine+0x146>
    2160:	70 33       	cpi	r23, 0x30	; 48
    2162:	11 f4       	brne	.+4      	; 0x2168 <__ftoa_engine+0x130>
    2164:	8a 95       	dec	r24
    2166:	e6 cf       	rjmp	.-52     	; 0x2134 <__ftoa_engine+0xfc>
    2168:	e8 94       	clt
    216a:	01 50       	subi	r16, 0x01	; 1
    216c:	30 f0       	brcs	.+12     	; 0x217a <__ftoa_engine+0x142>
    216e:	08 0f       	add	r16, r24
    2170:	0a f4       	brpl	.+2      	; 0x2174 <__ftoa_engine+0x13c>
    2172:	00 27       	eor	r16, r16
    2174:	02 17       	cp	r16, r18
    2176:	08 f4       	brcc	.+2      	; 0x217a <__ftoa_engine+0x142>
    2178:	20 2f       	mov	r18, r16
    217a:	23 95       	inc	r18
    217c:	02 2f       	mov	r16, r18
    217e:	7a 33       	cpi	r23, 0x3A	; 58
    2180:	28 f0       	brcs	.+10     	; 0x218c <__ftoa_engine+0x154>
    2182:	79 e3       	ldi	r23, 0x39	; 57
    2184:	7d 93       	st	X+, r23
    2186:	2a 95       	dec	r18
    2188:	e9 f7       	brne	.-6      	; 0x2184 <__ftoa_engine+0x14c>
    218a:	10 c0       	rjmp	.+32     	; 0x21ac <__ftoa_engine+0x174>
    218c:	7d 93       	st	X+, r23
    218e:	2a 95       	dec	r18
    2190:	89 f6       	brne	.-94     	; 0x2134 <__ftoa_engine+0xfc>
    2192:	06 94       	lsr	r0
    2194:	97 95       	ror	r25
    2196:	67 95       	ror	r22
    2198:	37 95       	ror	r19
    219a:	17 95       	ror	r17
    219c:	17 94       	ror	r1
    219e:	e1 18       	sub	r14, r1
    21a0:	f1 0a       	sbc	r15, r17
    21a2:	43 0b       	sbc	r20, r19
    21a4:	56 0b       	sbc	r21, r22
    21a6:	c9 0b       	sbc	r28, r25
    21a8:	d0 09       	sbc	r29, r0
    21aa:	98 f0       	brcs	.+38     	; 0x21d2 <__ftoa_engine+0x19a>
    21ac:	23 95       	inc	r18
    21ae:	7e 91       	ld	r23, -X
    21b0:	73 95       	inc	r23
    21b2:	7a 33       	cpi	r23, 0x3A	; 58
    21b4:	08 f0       	brcs	.+2      	; 0x21b8 <__ftoa_engine+0x180>
    21b6:	70 e3       	ldi	r23, 0x30	; 48
    21b8:	7c 93       	st	X, r23
    21ba:	20 13       	cpse	r18, r16
    21bc:	b8 f7       	brcc	.-18     	; 0x21ac <__ftoa_engine+0x174>
    21be:	7e 91       	ld	r23, -X
    21c0:	70 61       	ori	r23, 0x10	; 16
    21c2:	7d 93       	st	X+, r23
    21c4:	30 f0       	brcs	.+12     	; 0x21d2 <__ftoa_engine+0x19a>
    21c6:	83 95       	inc	r24
    21c8:	71 e3       	ldi	r23, 0x31	; 49
    21ca:	7d 93       	st	X+, r23
    21cc:	70 e3       	ldi	r23, 0x30	; 48
    21ce:	2a 95       	dec	r18
    21d0:	e1 f7       	brne	.-8      	; 0x21ca <__ftoa_engine+0x192>
    21d2:	11 24       	eor	r1, r1
    21d4:	ef 90       	pop	r14
    21d6:	ff 90       	pop	r15
    21d8:	0f 91       	pop	r16
    21da:	1f 91       	pop	r17
    21dc:	cf 91       	pop	r28
    21de:	df 91       	pop	r29
    21e0:	99 27       	eor	r25, r25
    21e2:	87 fd       	sbrc	r24, 7
    21e4:	90 95       	com	r25
    21e6:	08 95       	ret

000021e8 <strrev>:
    21e8:	dc 01       	movw	r26, r24
    21ea:	fc 01       	movw	r30, r24
    21ec:	67 2f       	mov	r22, r23
    21ee:	71 91       	ld	r23, Z+
    21f0:	77 23       	and	r23, r23
    21f2:	e1 f7       	brne	.-8      	; 0x21ec <strrev+0x4>
    21f4:	32 97       	sbiw	r30, 0x02	; 2
    21f6:	04 c0       	rjmp	.+8      	; 0x2200 <strrev+0x18>
    21f8:	7c 91       	ld	r23, X
    21fa:	6d 93       	st	X+, r22
    21fc:	70 83       	st	Z, r23
    21fe:	62 91       	ld	r22, -Z
    2200:	ae 17       	cp	r26, r30
    2202:	bf 07       	cpc	r27, r31
    2204:	c8 f3       	brcs	.-14     	; 0x21f8 <strrev+0x10>
    2206:	08 95       	ret

00002208 <_exit>:
    2208:	f8 94       	cli

0000220a <__stop_program>:
    220a:	ff cf       	rjmp	.-2      	; 0x220a <__stop_program>
