--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf UCF_Nexys2.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.870|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |D<0>           |   12.954|
A<0>           |D<1>           |   12.256|
A<0>           |D<2>           |   13.105|
A<0>           |D<3>           |   12.864|
A<0>           |D<4>           |   12.431|
A<0>           |D<5>           |   12.259|
A<0>           |D<6>           |   12.153|
A<1>           |D<0>           |   12.552|
A<1>           |D<1>           |   11.854|
A<1>           |D<2>           |   12.703|
A<1>           |D<3>           |   12.462|
A<1>           |D<4>           |   12.029|
A<1>           |D<5>           |   11.857|
A<1>           |D<6>           |   11.751|
A<2>           |D<0>           |   11.095|
A<2>           |D<1>           |   10.397|
A<2>           |D<2>           |   11.246|
A<2>           |D<3>           |   11.005|
A<2>           |D<4>           |   10.572|
A<2>           |D<5>           |   10.400|
A<2>           |D<6>           |   10.294|
A<3>           |D<0>           |   10.290|
A<3>           |D<1>           |    9.592|
A<3>           |D<2>           |   10.441|
A<3>           |D<3>           |   10.200|
A<3>           |D<4>           |    9.767|
A<3>           |D<5>           |    9.595|
A<3>           |D<6>           |    9.489|
B<0>           |D<0>           |   13.496|
B<0>           |D<1>           |   12.798|
B<0>           |D<2>           |   13.647|
B<0>           |D<3>           |   13.406|
B<0>           |D<4>           |   12.973|
B<0>           |D<5>           |   12.801|
B<0>           |D<6>           |   12.695|
B<1>           |D<0>           |   13.261|
B<1>           |D<1>           |   12.563|
B<1>           |D<2>           |   13.412|
B<1>           |D<3>           |   13.171|
B<1>           |D<4>           |   12.738|
B<1>           |D<5>           |   12.566|
B<1>           |D<6>           |   12.460|
B<2>           |D<0>           |   12.133|
B<2>           |D<1>           |   11.435|
B<2>           |D<2>           |   12.284|
B<2>           |D<3>           |   12.043|
B<2>           |D<4>           |   11.610|
B<2>           |D<5>           |   11.438|
B<2>           |D<6>           |   11.332|
B<3>           |D<0>           |   11.243|
B<3>           |D<1>           |   10.545|
B<3>           |D<2>           |   11.394|
B<3>           |D<3>           |   11.153|
B<3>           |D<4>           |   10.720|
B<3>           |D<5>           |   10.548|
B<3>           |D<6>           |   10.442|
---------------+---------------+---------+


Analysis completed Sat Oct 12 11:21:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



