<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: I2C_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_i2_c___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">I2C_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c___peripheral__access__layer___g_r_o_u_p.html">I2C Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_c__structs___g_r_o_u_p.html">I2C struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a5f4adcc09ad475b811d37f1462e82c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">A1</a></td></tr>
<tr class="memdesc:a5f4adcc09ad475b811d37f1462e82c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Address Register 1  <a href="#a5f4adcc09ad475b811d37f1462e82c74">More...</a><br /></td></tr>
<tr class="separator:a5f4adcc09ad475b811d37f1462e82c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1063d3e6b714b02cbcbf2e51a51f20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">F</a></td></tr>
<tr class="memdesc:a4b1063d3e6b714b02cbcbf2e51a51f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">0001: Frequency Divider register  <a href="#a4b1063d3e6b714b02cbcbf2e51a51f20">More...</a><br /></td></tr>
<tr class="separator:a4b1063d3e6b714b02cbcbf2e51a51f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc1b42eab0063baa1ddb76888a51bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">C1</a></td></tr>
<tr class="memdesc:a8dc1b42eab0063baa1ddb76888a51bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0002: Control Register 1  <a href="#a8dc1b42eab0063baa1ddb76888a51bd3">More...</a><br /></td></tr>
<tr class="separator:a8dc1b42eab0063baa1ddb76888a51bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162318256d0b1b10410f02ffee1faeb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">S</a></td></tr>
<tr class="memdesc:a162318256d0b1b10410f02ffee1faeb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0003: Status Register  <a href="#a162318256d0b1b10410f02ffee1faeb3">More...</a><br /></td></tr>
<tr class="separator:a162318256d0b1b10410f02ffee1faeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545035e76e1c914229d2a60cce227fa0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">D</a></td></tr>
<tr class="memdesc:a545035e76e1c914229d2a60cce227fa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Data I/O register  <a href="#a545035e76e1c914229d2a60cce227fa0">More...</a><br /></td></tr>
<tr class="separator:a545035e76e1c914229d2a60cce227fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc523ad84714ff9fe3f28a9b2edccf7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">C2</a></td></tr>
<tr class="memdesc:a1cc523ad84714ff9fe3f28a9b2edccf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0005: Control Register 2  <a href="#a1cc523ad84714ff9fe3f28a9b2edccf7">More...</a><br /></td></tr>
<tr class="separator:a1cc523ad84714ff9fe3f28a9b2edccf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1329971804f2071ee4684b0513b7cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">FLT</a></td></tr>
<tr class="memdesc:ad1329971804f2071ee4684b0513b7cfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0006: Programmable Input Glitch Filter register  <a href="#ad1329971804f2071ee4684b0513b7cfc">More...</a><br /></td></tr>
<tr class="separator:ad1329971804f2071ee4684b0513b7cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1b24826eb462af336d49e3a1b9f8db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">RA</a></td></tr>
<tr class="memdesc:a6e1b24826eb462af336d49e3a1b9f8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">0007: Range Address register  <a href="#a6e1b24826eb462af336d49e3a1b9f8db">More...</a><br /></td></tr>
<tr class="separator:a6e1b24826eb462af336d49e3a1b9f8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148222c48ca2815cfe85c68a6cff61a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">SMB</a></td></tr>
<tr class="memdesc:a148222c48ca2815cfe85c68a6cff61a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: SMBus Control and Status register  <a href="#a148222c48ca2815cfe85c68a6cff61a7">More...</a><br /></td></tr>
<tr class="separator:a148222c48ca2815cfe85c68a6cff61a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bd966a745df11edd849836e17a2457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">A2</a></td></tr>
<tr class="memdesc:a25bd966a745df11edd849836e17a2457"><td class="mdescLeft">&#160;</td><td class="mdescRight">0009: Address Register 2  <a href="#a25bd966a745df11edd849836e17a2457">More...</a><br /></td></tr>
<tr class="separator:a25bd966a745df11edd849836e17a2457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4296f35ffa40f96e2695a8ab22177be6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">SLTH</a></td></tr>
<tr class="memdesc:a4296f35ffa40f96e2695a8ab22177be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">000A: SCL Low Timeout Register High  <a href="#a4296f35ffa40f96e2695a8ab22177be6">More...</a><br /></td></tr>
<tr class="separator:a4296f35ffa40f96e2695a8ab22177be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e601051f907649a091973dd0ab2ea27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">SLTL</a></td></tr>
<tr class="memdesc:a7e601051f907649a091973dd0ab2ea27"><td class="mdescLeft">&#160;</td><td class="mdescRight">000B: SCL Low Timeout Register Low  <a href="#a7e601051f907649a091973dd0ab2ea27">More...</a><br /></td></tr>
<tr class="separator:a7e601051f907649a091973dd0ab2ea27"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a5f4adcc09ad475b811d37f1462e82c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4adcc09ad475b811d37f1462e82c74">&#9670;&nbsp;</a></span>A1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::A1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Address Register 1 </p>

</div>
</div>
<a id="a25bd966a745df11edd849836e17a2457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bd966a745df11edd849836e17a2457">&#9670;&nbsp;</a></span>A2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::A2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0009: Address Register 2 </p>

</div>
</div>
<a id="a8dc1b42eab0063baa1ddb76888a51bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc1b42eab0063baa1ddb76888a51bd3">&#9670;&nbsp;</a></span>C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0002: Control Register 1 </p>

</div>
</div>
<a id="a1cc523ad84714ff9fe3f28a9b2edccf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc523ad84714ff9fe3f28a9b2edccf7">&#9670;&nbsp;</a></span>C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0005: Control Register 2 </p>

</div>
</div>
<a id="a545035e76e1c914229d2a60cce227fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545035e76e1c914229d2a60cce227fa0">&#9670;&nbsp;</a></span>D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Data I/O register </p>

</div>
</div>
<a id="a4b1063d3e6b714b02cbcbf2e51a51f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1063d3e6b714b02cbcbf2e51a51f20">&#9670;&nbsp;</a></span>F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0001: Frequency Divider register </p>

</div>
</div>
<a id="ad1329971804f2071ee4684b0513b7cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1329971804f2071ee4684b0513b7cfc">&#9670;&nbsp;</a></span>FLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::FLT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0006: Programmable Input Glitch Filter register </p>

</div>
</div>
<a id="a6e1b24826eb462af336d49e3a1b9f8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1b24826eb462af336d49e3a1b9f8db">&#9670;&nbsp;</a></span>RA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::RA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0007: Range Address register </p>

</div>
</div>
<a id="a162318256d0b1b10410f02ffee1faeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162318256d0b1b10410f02ffee1faeb3">&#9670;&nbsp;</a></span>S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0003: Status Register </p>

</div>
</div>
<a id="a4296f35ffa40f96e2695a8ab22177be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4296f35ffa40f96e2695a8ab22177be6">&#9670;&nbsp;</a></span>SLTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::SLTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000A: SCL Low Timeout Register High </p>

</div>
</div>
<a id="a7e601051f907649a091973dd0ab2ea27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e601051f907649a091973dd0ab2ea27">&#9670;&nbsp;</a></span>SLTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::SLTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000B: SCL Low Timeout Register Low </p>

</div>
</div>
<a id="a148222c48ca2815cfe85c68a6cff61a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148222c48ca2815cfe85c68a6cff61a7">&#9670;&nbsp;</a></span>SMB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t I2C_Type::SMB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: SMBus Control and Status register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:25 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
