<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta
      name="description"
      content="Digital System Design-Test-Verification and Fault Tolerance Research Group at UC Davis"
    />
    <title>UC Davis Research Group</title>
    <link rel="stylesheet" href="styles.css" />
  </head>

  <body>
    <header class="topnav">
      <div class="nav-container">
        <ul class="nav-menu">
          <li><a href="index.html">Home</a></li>
          <li><a href="people.html">People</a></li>
          <li>
            <a href="projects.html">Projects</a>
          </li>
          <li><a href="publication.html">Publications</a></li>
        </ul>
      </div>
    </header>

    <main class="two-column fixed-container">
      <div class="main-wrap">
        <div class="main-box">
          <p class="group-font-size remove-margin-top">
            Digital System Design-Test-Verification and Fault Tolerance Research Group
          </p>

          <h1 class="remove-margin-top">Research Interests</h1>

          <ul class="main-page-font-size add-left-padding remove-bottom-margin">
            <li>
              Reliable and safety-critical digital systems.
            </li>
            </br>
            <li>
              Scalable verification for modern processors and SoC designs.
            </li>
            </br>
            <li>
              Dependable computing platforms for academic and industrial use.
            </li>
            </br>
          </ul>

          <h1 class="remove-margin-top">Research Activities</h1>

          <p class="main-page-font-size" align="justify">
            The Digital System Design, Test, Verification, and Fault Tolerance Research Group
            researches the lifetime validation of digital systems, addressing reliability and
            correctness from design through deployment. Our work incorporates fabrication fault
            testing, simulation-based verification, and run-time validation techniques to account
            for design errors, manufacturing defects, and operational faults.
          </p>

          <h1 class="remove-margin-top">Current research efforts include:</h1>

          <ul class="main-page-font-size add-left-padding remove-bottom-margin">
            <li>
              Gate-level and high-level simulation-based techniques for efficient design verification.
            </li>
            </br>
            <li>
              Post-silicon verification methods that enhance observability of internal signals in
              complex digital systems.
            </li>
            </br>
            <li>
              Online and run-time testing techniques for detecting operational faults during normal
              system operation.
            </li>
            </br>
            <li>
              Approximate and exact global fault-collapsing methods to reduce verification and test
              complexity.
            </li>
            </br>
            <li>
              Implementation-independent functional test generation methods for high-quality
              functional test vectors.
            </li>
            </br>
          </ul>

          <h1 class="remove-margin-top">Applications and Impact</h1>

          <ul class="main-page-font-size add-left-padding ">
            <li>
              Reliable and safety-critical digital systems.
            </li>
            </br>
            <li>
              Scalable verification for modern processors and SoC designs.
            </li>
            </br>
            <li>
              Dependable computing platforms for academic and industrial use.
            </li>
            </br>
          </ul>
        </div>

        <div class="content content-main_page">
          <img
            src="images/logo-new.png"
            class="lab-logo"
            alt="Research Group"
          />
        </div>
      </div>
    </main>

    <!-- Footer -->
    <footer class="ucd-footer">
      <div class="footer-top">
        <img
          src="script.svg"
          class="script-logo"
          alt="UC Davis Script Logo"
        />
        <p>
          Digital System Design-Test-Verification and Fault Tolerance Research Group
        </p>
      </div>

      <div class="footer-links">
        <p>
          <a href="https://ucdavis.edu">University of California, Davis</a>,
          One Shields Avenue, Davis, CA 95616 | 530-752-1011
        </p>
      </div>
    </footer>
  </body>
</html>
