{
  "DESIGN_NAME": "mult",
  "VERILOG_FILES": ["mult.v"],
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 2,
  "FALLBACK_SDC_FILE": "pnr.sdc",
  "PNR_SDC_FILE": "pnr.sdc",
  "SIGNOFF_SDC_FILE": "pnr.sdc",
  "FP_CORE_UTIL": 0.6
}

