// Seed: 4169435584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd62,
    parameter id_5 = 32'd27,
    parameter id_6 = 32'd90
);
  wand id_1;
  assign id_1 = 1;
  integer [-1 : 1] id_2;
  logic _id_3;
  logic id_4;
  ;
  wire _id_5;
  wire _id_6;
  assign id_2[{1, id_6}] = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1
  );
  wire [id_3 : id_5] id_7;
endmodule
