[patches]
	trim = ecl_sigslots
	base = ea96cad
	trimbase = 
	parent = upstream
	previous = 8b6e912
