Skipping setup_environment - already set
doing: export -n PTX_SIM_USE_PTX_FILE
doing: export LD_LIBRARY_PATH=/home/runner/accel-sim/util/job_launching/../../sim_run_11.0/gpgpu-sim-builds/gpgpu-sim_git-commit-61396d8_modified_0.0:/home/runner/accel-sim/gpu-simulator/gpgpu-sim/lib/gcc-7.5.0/cuda-11000/release:
doing: cd /home/runner/accel-sim/util/job_launching/../../sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
doing: export OPENCL_CURRENT_TEST_PATH=/home/runner/accel-sim/util/job_launching/../../sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
doing: export OPENCL_REMOTE_GPU_HOST=REPLACE_REMOTE_HOST
doing 
doing: export PATH=/home/runner/accel-sim/gpu-simulator/gpgpu-sim/bin:/usr/local/cuda-11.0//bin:/usr/local/cuda-11.0//bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
doing export CUDA_LAUNCH_BLOCKING=1
doing:  /home/runner/accel-sim/gpu-app-collection/src/..//bin/11.0/release/nw-rodinia-2.0-ft 128 10 ./data/result_128_10.txt


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-61396d8_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   87 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      1 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,2,1,1 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     1 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    1 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                   32 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                   32 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains     930:930:930:1600 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block 0d5ffbbd21e96e24e2434b084e78fe5e  /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/nw-rodinia-2.0-ft
Extracting PTX file and ptxas options    1: nw-rodinia-2.1.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    2: nw-rodinia-2.2.sm_62.ptx -arch=sm_62
Extracting PTX file and ptxas options    3: nw-rodinia-2.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: nw-rodinia-2.4.sm_75.ptx -arch=sm_75
launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 930000000.000000:930000000.000000:930000000.000000:1600000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000107526881720:0.00000000107526881720:0.00000000107526881720:0.00000000062500000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/nw-rodinia-2.0-ft
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/nw-rodinia-2.0-ft
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/nw-rodinia-2.0-ft
Running md5sum using "md5sum /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/nw-rodinia-2.0-ft "
self exe links to: /home/runner/accel-sim/gpu-app-collection/bin/11.0/release/nw-rodinia-2.0-ft
Extracting specific PTX file named nw-rodinia-2.1.sm_60.ptx 
Extracting specific PTX file named nw-rodinia-2.2.sm_62.ptx 
Extracting specific PTX file named nw-rodinia-2.3.sm_70.ptx 
Extracting specific PTX file named nw-rodinia-2.4.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_2PiS_S_iiii : hostFun 0x0x5f0876e013b0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing nw-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp" from 0x0 to 0x484 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_60.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_60.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_60.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_60.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_60.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_60.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_60.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_60.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Parsing nw-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_60.ptx:29 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_60.ptx:30 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_60.ptx:31 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_60.ptx:33 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_1PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_60.ptx:35 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: Warning %p0 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p6 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p7 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p8 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p9 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p10 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p11 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p12 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p13 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p14 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p15 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p16 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p17 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p18 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p19 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p20 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p21 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p22 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p23 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p24 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p25 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p26 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p27 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p28 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p29 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p30 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p31 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %p32 was declared previous at nw-rodinia-2.1.sm_60.ptx:695 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r25 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r26 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r27 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r28 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r29 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r30 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r31 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r32 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r33 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r34 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r35 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r36 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r37 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r38 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r39 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r40 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r41 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r42 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r43 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r44 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r45 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r46 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r47 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r48 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r49 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r50 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r51 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r52 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r53 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r54 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r55 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r56 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r57 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r58 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r59 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r60 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r61 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r62 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r63 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r64 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r65 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r66 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r67 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r68 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r69 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r70 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r71 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r72 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r73 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r74 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r75 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r76 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r77 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r78 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r79 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r80 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r81 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r82 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r83 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r84 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r85 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r86 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r87 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r88 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r89 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r90 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r91 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r92 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r93 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r94 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r95 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r96 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r97 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r98 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r99 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r100 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r101 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r102 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r103 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r104 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r105 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r106 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r107 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r108 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r109 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r110 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r111 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r112 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r113 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r114 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r115 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r116 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r117 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r118 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r119 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r120 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r121 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r122 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r123 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r124 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r125 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r126 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r127 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r128 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r129 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r130 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r131 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r132 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r133 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r134 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r135 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r136 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r137 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r138 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r139 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r140 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r141 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r142 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r143 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r144 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r145 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r146 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r147 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r148 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r149 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r150 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r151 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r152 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r153 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r154 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r155 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r156 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r157 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r158 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r159 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r160 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r161 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r162 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r163 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r164 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r165 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r166 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r167 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r168 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r169 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r170 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r171 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r172 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r173 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r174 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r175 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r176 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r177 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r178 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r179 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r180 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r181 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r182 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r183 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r184 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r185 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r186 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r187 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r188 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r189 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r190 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r191 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r192 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r193 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r194 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r195 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r196 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r197 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r198 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r199 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r200 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r201 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r202 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r203 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r204 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r205 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r206 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r207 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r208 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r209 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r210 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r211 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r212 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r213 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r214 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r215 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r216 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r217 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r218 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r219 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r220 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r221 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r222 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r223 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r224 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r225 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r226 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r227 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r228 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r229 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r230 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r231 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r232 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r233 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r234 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r235 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r236 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r237 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r238 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r239 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r240 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r241 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r242 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r243 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r244 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r245 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r246 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r247 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r248 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r249 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r250 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r251 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r252 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r253 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r254 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r255 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r256 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r257 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r258 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r259 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r260 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r261 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r262 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r263 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r264 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r265 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r266 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r267 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r268 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r269 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r270 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r271 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r272 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r273 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r274 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r275 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r276 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r277 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r278 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r279 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r280 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r281 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r282 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r283 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r284 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r285 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r286 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r287 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r288 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r289 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r290 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r291 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r292 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r293 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r294 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r295 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r296 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r297 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r298 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r299 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r300 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r301 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r302 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r303 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r304 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r305 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r306 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r307 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r308 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r309 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r310 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r311 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r312 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r313 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r314 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r315 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r316 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r317 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r318 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r319 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r320 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r321 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r322 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r323 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r324 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r325 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r326 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r327 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r328 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r329 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r330 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r331 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r332 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r333 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r334 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r335 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r336 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r337 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r338 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r339 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r340 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r341 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r342 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r343 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r344 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r345 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r346 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r347 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r348 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r349 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r350 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r351 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r352 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r353 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r354 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r355 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r356 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r357 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r358 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r359 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r360 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r361 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %r362 was declared previous at nw-rodinia-2.1.sm_60.ptx:696 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd36 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd37 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd38 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd39 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd40 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd41 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd42 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd43 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd44 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd45 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd46 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd47 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning %rd48 was declared previous at nw-rodinia-2.1.sm_60.ptx:697 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE4temp was declared previous at nw-rodinia-2.1.sm_60.ptx:699 skipping new declaration
GPGPU-Sim PTX: Warning _ZZ20needle_cuda_shared_2PiS_S_iiiiE3ref was declared previous at nw-rodinia-2.1.sm_60.ptx:701 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file nw-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.1.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.2.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=32, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from nw-rodinia-2.4.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=52, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=54, lmem=0, smem=2180, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_1PiS_S_iiii : hostFun 0x0x5f0876e01260, fat_cubin_handle = 1
Start Needleman-Wunsch
Processing top-left matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_1PiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x67c0 (nw-rodinia-2.4.sm_75.ptx:54) @%p16 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x67e8 (nw-rodinia-2.4.sm_75.ptx:62) cvta.to.global.u64 %rd6, %rd2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6a88 (nw-rodinia-2.4.sm_75.ptx:146) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ae0 (nw-rodinia-2.4.sm_75.ptx:160) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6af0 (nw-rodinia-2.4.sm_75.ptx:162) @%p18 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (nw-rodinia-2.4.sm_75.ptx:176) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6b58 (nw-rodinia-2.4.sm_75.ptx:178) @%p19 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb0 (nw-rodinia-2.4.sm_75.ptx:192) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6bc0 (nw-rodinia-2.4.sm_75.ptx:194) @%p20 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c18 (nw-rodinia-2.4.sm_75.ptx:208) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6c28 (nw-rodinia-2.4.sm_75.ptx:210) @%p21 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c80 (nw-rodinia-2.4.sm_75.ptx:224) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6c90 (nw-rodinia-2.4.sm_75.ptx:226) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ce8 (nw-rodinia-2.4.sm_75.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6cf8 (nw-rodinia-2.4.sm_75.ptx:242) @%p23 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d50 (nw-rodinia-2.4.sm_75.ptx:256) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6d60 (nw-rodinia-2.4.sm_75.ptx:258) @%p24 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6db8 (nw-rodinia-2.4.sm_75.ptx:272) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6dc8 (nw-rodinia-2.4.sm_75.ptx:274) @%p25 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e20 (nw-rodinia-2.4.sm_75.ptx:288) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6e30 (nw-rodinia-2.4.sm_75.ptx:290) @%p26 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e88 (nw-rodinia-2.4.sm_75.ptx:304) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6e98 (nw-rodinia-2.4.sm_75.ptx:306) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef0 (nw-rodinia-2.4.sm_75.ptx:320) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6f00 (nw-rodinia-2.4.sm_75.ptx:322) @%p28 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f58 (nw-rodinia-2.4.sm_75.ptx:336) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6f68 (nw-rodinia-2.4.sm_75.ptx:338) @%p29 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fc0 (nw-rodinia-2.4.sm_75.ptx:352) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6fd0 (nw-rodinia-2.4.sm_75.ptx:354) @%p30 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (nw-rodinia-2.4.sm_75.ptx:368) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7038 (nw-rodinia-2.4.sm_75.ptx:370) @%p31 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7090 (nw-rodinia-2.4.sm_75.ptx:384) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x70a0 (nw-rodinia-2.4.sm_75.ptx:386) @%p32 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70f8 (nw-rodinia-2.4.sm_75.ptx:400) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x7100 (nw-rodinia-2.4.sm_75.ptx:401) @%p31 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7158 (nw-rodinia-2.4.sm_75.ptx:415) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x7160 (nw-rodinia-2.4.sm_75.ptx:416) @%p30 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (nw-rodinia-2.4.sm_75.ptx:430) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x71c0 (nw-rodinia-2.4.sm_75.ptx:431) @%p29 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7218 (nw-rodinia-2.4.sm_75.ptx:445) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x7220 (nw-rodinia-2.4.sm_75.ptx:446) @%p28 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7278 (nw-rodinia-2.4.sm_75.ptx:460) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7280 (nw-rodinia-2.4.sm_75.ptx:461) @%p27 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72d8 (nw-rodinia-2.4.sm_75.ptx:475) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x72e0 (nw-rodinia-2.4.sm_75.ptx:476) @%p26 bra BB0_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7338 (nw-rodinia-2.4.sm_75.ptx:490) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x7340 (nw-rodinia-2.4.sm_75.ptx:491) @%p25 bra BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7398 (nw-rodinia-2.4.sm_75.ptx:505) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x73a0 (nw-rodinia-2.4.sm_75.ptx:506) @%p24 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73f8 (nw-rodinia-2.4.sm_75.ptx:520) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x7400 (nw-rodinia-2.4.sm_75.ptx:521) @%p23 bra BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (nw-rodinia-2.4.sm_75.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x7460 (nw-rodinia-2.4.sm_75.ptx:536) @%p22 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74b8 (nw-rodinia-2.4.sm_75.ptx:550) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x74c0 (nw-rodinia-2.4.sm_75.ptx:551) @%p21 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7518 (nw-rodinia-2.4.sm_75.ptx:565) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x7520 (nw-rodinia-2.4.sm_75.ptx:566) @%p20 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7578 (nw-rodinia-2.4.sm_75.ptx:580) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x7580 (nw-rodinia-2.4.sm_75.ptx:581) @%p19 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75d8 (nw-rodinia-2.4.sm_75.ptx:595) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x75e0 (nw-rodinia-2.4.sm_75.ptx:596) @%p18 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7638 (nw-rodinia-2.4.sm_75.ptx:610) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x7640 (nw-rodinia-2.4.sm_75.ptx:611) @%p17 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7698 (nw-rodinia-2.4.sm_75.ptx:625) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_1PiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 5096
gpu_tot_sim_insn = 549
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 1
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
549, 
gpgpu_n_tot_thrd_icount = 17568
gpgpu_n_tot_w_icount = 549
gpgpu_n_stall_shd_mem = 159
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 577
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 2369
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 159
gmemld 97
gmemst 62
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:8	W0_Scoreboard:4538	W1:24	W2:20	W3:20	W4:20	W5:20	W6:20	W7:20	W8:20	W9:20	W10:20	W11:20	W12:20	W13:20	W14:20	W15:20	W16:10	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:235
single_issue_nums: WS0:549	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 5095 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 2292 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:194 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8766 n_nop=8766 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 8766i bk1: 0a 8766i bk2: 0a 8766i bk3: 0a 8766i bk4: 0a 8766i bk5: 0a 8766i bk6: 0a 8766i bk7: 0a 8766i bk8: 0a 8766i bk9: 0a 8766i bk10: 0a 8766i bk11: 0a 8766i bk12: 0a 8766i bk13: 0a 8766i bk14: 0a 8766i bk15: 0a 8766i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 8766 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 8766 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8766 
n_nop = 8766 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=194
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 5096
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 5096
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 274 (inst/sec)
gpgpu_simulation_rate = 2548 (cycle/sec)
gpgpu_silicon_slowdown = 364992x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
kernel_stream_id = 104490028803776
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 10192
gpu_tot_sim_insn = 1098
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 2
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 2, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1098, 
gpgpu_n_tot_thrd_icount = 35136
gpgpu_n_tot_w_icount = 1098
gpgpu_n_stall_shd_mem = 318
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1154
gpgpu_n_store_insn = 1024
gpgpu_n_shmem_insn = 4738
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 318
gmemld 194
gmemst 124
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:16	W0_Scoreboard:9076	W1:48	W2:40	W3:40	W4:40	W5:40	W6:40	W7:40	W8:40	W9:40	W10:40	W11:40	W12:40	W13:40	W14:40	W15:40	W16:20	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:470
single_issue_nums: WS0:1098	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 10191 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 4849 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:388 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17532 n_nop=17532 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 17532i bk1: 0a 17532i bk2: 0a 17532i bk3: 0a 17532i bk4: 0a 17532i bk5: 0a 17532i bk6: 0a 17532i bk7: 0a 17532i bk8: 0a 17532i bk9: 0a 17532i bk10: 0a 17532i bk11: 0a 17532i bk12: 0a 17532i bk13: 0a 17532i bk14: 0a 17532i bk15: 0a 17532i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 17532 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 17532 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17532 
n_nop = 17532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=388
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 10192
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 10192
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 366 (inst/sec)
gpgpu_simulation_rate = 3397 (cycle/sec)
gpgpu_silicon_slowdown = 273770x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 15288
gpu_tot_sim_insn = 1647
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 3
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1647, 
gpgpu_n_tot_thrd_icount = 52704
gpgpu_n_tot_w_icount = 1647
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1731
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 7107
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gmemld 291
gmemst 186
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:24	W0_Scoreboard:13614	W1:72	W2:60	W3:60	W4:60	W5:60	W6:60	W7:60	W8:60	W9:60	W10:60	W11:60	W12:60	W13:60	W14:60	W15:60	W16:30	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:705
single_issue_nums: WS0:1647	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 15287 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 7400 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=26298 n_nop=26298 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 26298i bk1: 0a 26298i bk2: 0a 26298i bk3: 0a 26298i bk4: 0a 26298i bk5: 0a 26298i bk6: 0a 26298i bk7: 0a 26298i bk8: 0a 26298i bk9: 0a 26298i bk10: 0a 26298i bk11: 0a 26298i bk12: 0a 26298i bk13: 0a 26298i bk14: 0a 26298i bk15: 0a 26298i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 26298 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 26298 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 26298 
n_nop = 26298 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=582
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 15288
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 15288
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 411 (inst/sec)
gpgpu_simulation_rate = 3822 (cycle/sec)
gpgpu_silicon_slowdown = 243328x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 20384
gpu_tot_sim_insn = 2196
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 4
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2196, 
gpgpu_n_tot_thrd_icount = 70272
gpgpu_n_tot_w_icount = 2196
gpgpu_n_stall_shd_mem = 636
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2308
gpgpu_n_store_insn = 2048
gpgpu_n_shmem_insn = 9476
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 636
gmemld 388
gmemst 248
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:32	W0_Scoreboard:18152	W1:96	W2:80	W3:80	W4:80	W5:80	W6:80	W7:80	W8:80	W9:80	W10:80	W11:80	W12:80	W13:80	W14:80	W15:80	W16:40	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:940
single_issue_nums: WS0:2196	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 20383 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 9950 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:776 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=35064 n_nop=35064 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 35064i bk1: 0a 35064i bk2: 0a 35064i bk3: 0a 35064i bk4: 0a 35064i bk5: 0a 35064i bk6: 0a 35064i bk7: 0a 35064i bk8: 0a 35064i bk9: 0a 35064i bk10: 0a 35064i bk11: 0a 35064i bk12: 0a 35064i bk13: 0a 35064i bk14: 0a 35064i bk15: 0a 35064i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35064 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35064 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35064 
n_nop = 35064 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 20384
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 20384
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 366 (inst/sec)
gpgpu_simulation_rate = 3397 (cycle/sec)
gpgpu_silicon_slowdown = 273770x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 25480
gpu_tot_sim_insn = 2745
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 5
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=392

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
2745, 
gpgpu_n_tot_thrd_icount = 87840
gpgpu_n_tot_w_icount = 2745
gpgpu_n_stall_shd_mem = 795
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2885
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 11845
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 795
gmemld 485
gmemst 310
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:40	W0_Scoreboard:22690	W1:120	W2:100	W3:100	W4:100	W5:100	W6:100	W7:100	W8:100	W9:100	W10:100	W11:100	W12:100	W13:100	W14:100	W15:100	W16:50	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1175
single_issue_nums: WS0:2745	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 25479 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 12499 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:970 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=43830 n_nop=43830 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 43830i bk1: 0a 43830i bk2: 0a 43830i bk3: 0a 43830i bk4: 0a 43830i bk5: 0a 43830i bk6: 0a 43830i bk7: 0a 43830i bk8: 0a 43830i bk9: 0a 43830i bk10: 0a 43830i bk11: 0a 43830i bk12: 0a 43830i bk13: 0a 43830i bk14: 0a 43830i bk15: 0a 43830i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 43830 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 43830 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43830 
n_nop = 43830 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=970
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 25480
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 25480
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 392 (inst/sec)
gpgpu_simulation_rate = 3640 (cycle/sec)
gpgpu_silicon_slowdown = 255494x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 30576
gpu_tot_sim_insn = 3294
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 6
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3294, 
gpgpu_n_tot_thrd_icount = 105408
gpgpu_n_tot_w_icount = 3294
gpgpu_n_stall_shd_mem = 954
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3462
gpgpu_n_store_insn = 3072
gpgpu_n_shmem_insn = 14214
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 954
gmemld 582
gmemst 372
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:48	W0_Scoreboard:27228	W1:144	W2:120	W3:120	W4:120	W5:120	W6:120	W7:120	W8:120	W9:120	W10:120	W11:120	W12:120	W13:120	W14:120	W15:120	W16:60	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1410
single_issue_nums: WS0:3294	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 30575 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 15047 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:1164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	466 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=52596 n_nop=52596 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 52596i bk1: 0a 52596i bk2: 0a 52596i bk3: 0a 52596i bk4: 0a 52596i bk5: 0a 52596i bk6: 0a 52596i bk7: 0a 52596i bk8: 0a 52596i bk9: 0a 52596i bk10: 0a 52596i bk11: 0a 52596i bk12: 0a 52596i bk13: 0a 52596i bk14: 0a 52596i bk15: 0a 52596i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 52596 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 52596 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52596 
n_nop = 52596 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=1164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 30576
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 30576
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 411 (inst/sec)
gpgpu_simulation_rate = 3822 (cycle/sec)
gpgpu_silicon_slowdown = 243328x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
kernel_stream_id = 104490028571216
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 35672
gpu_tot_sim_insn = 3843
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 7
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 7, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
3843, 
gpgpu_n_tot_thrd_icount = 122976
gpgpu_n_tot_w_icount = 3843
gpgpu_n_stall_shd_mem = 1113
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4039
gpgpu_n_store_insn = 3584
gpgpu_n_shmem_insn = 16583
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1113
gmemld 679
gmemst 434
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:56	W0_Scoreboard:31766	W1:168	W2:140	W3:140	W4:140	W5:140	W6:140	W7:140	W8:140	W9:140	W10:140	W11:140	W12:140	W13:140	W14:140	W15:140	W16:70	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1645
single_issue_nums: WS0:3843	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 35671 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 17596 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:1358 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	78 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=61362 n_nop=61362 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 61362i bk1: 0a 61362i bk2: 0a 61362i bk3: 0a 61362i bk4: 0a 61362i bk5: 0a 61362i bk6: 0a 61362i bk7: 0a 61362i bk8: 0a 61362i bk9: 0a 61362i bk10: 0a 61362i bk11: 0a 61362i bk12: 0a 61362i bk13: 0a 61362i bk14: 0a 61362i bk15: 0a 61362i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 61362 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 61362 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 61362 
n_nop = 61362 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=1358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 35672
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 35672
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 427 (inst/sec)
gpgpu_simulation_rate = 3963 (cycle/sec)
gpgpu_silicon_slowdown = 234670x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e01260 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_1PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_1PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_1PiS_S_iiii
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
kernel_stream_id = 104490028575392
gpu_sim_cycle = 5096
gpu_sim_insn = 549
gpu_ipc =       0.1077
gpu_tot_sim_cycle = 40768
gpu_tot_sim_insn = 4392
gpu_tot_ipc =       0.1077
gpu_tot_issued_cta = 8
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=439

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 8, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4392, 
gpgpu_n_tot_thrd_icount = 140544
gpgpu_n_tot_w_icount = 4392
gpgpu_n_stall_shd_mem = 1272
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4616
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 18952
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1272
gmemld 776
gmemst 496
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:64	W0_Scoreboard:36304	W1:192	W2:160	W3:160	W4:160	W5:160	W6:160	W7:160	W8:160	W9:160	W10:160	W11:160	W12:160	W13:160	W14:160	W15:160	W16:80	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1880
single_issue_nums: WS0:4392	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 40767 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 20144 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:1552 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	272 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=70128 n_nop=70128 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 70128i bk1: 0a 70128i bk2: 0a 70128i bk3: 0a 70128i bk4: 0a 70128i bk5: 0a 70128i bk6: 0a 70128i bk7: 0a 70128i bk8: 0a 70128i bk9: 0a 70128i bk10: 0a 70128i bk11: 0a 70128i bk12: 0a 70128i bk13: 0a 70128i bk14: 0a 70128i bk15: 0a 70128i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 70128 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 70128 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70128 
n_nop = 70128 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=1552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 40768
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 40768
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 439 (inst/sec)
gpgpu_simulation_rate = 4076 (cycle/sec)
gpgpu_silicon_slowdown = 228164x
Processing bottom-right matrix
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_2PiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7ac0 (nw-rodinia-2.4.sm_75.ptx:779) @%p16 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae8 (nw-rodinia-2.4.sm_75.ptx:787) ld.param.u32 %r354, [_Z20needle_cuda_shared_2PiS_S_iiii_param_3];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7bc8 (nw-rodinia-2.4.sm_75.ptx:815) @%p17 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c20 (nw-rodinia-2.4.sm_75.ptx:829) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7c30 (nw-rodinia-2.4.sm_75.ptx:831) @%p18 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c88 (nw-rodinia-2.4.sm_75.ptx:845) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7c98 (nw-rodinia-2.4.sm_75.ptx:847) @%p19 bra BB1_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cf0 (nw-rodinia-2.4.sm_75.ptx:861) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7d00 (nw-rodinia-2.4.sm_75.ptx:863) @%p20 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (nw-rodinia-2.4.sm_75.ptx:877) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7d68 (nw-rodinia-2.4.sm_75.ptx:879) @%p21 bra BB1_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7dc0 (nw-rodinia-2.4.sm_75.ptx:893) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7dd0 (nw-rodinia-2.4.sm_75.ptx:895) @%p22 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e28 (nw-rodinia-2.4.sm_75.ptx:909) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7e38 (nw-rodinia-2.4.sm_75.ptx:911) @%p23 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e90 (nw-rodinia-2.4.sm_75.ptx:925) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7ea0 (nw-rodinia-2.4.sm_75.ptx:927) @%p24 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ef8 (nw-rodinia-2.4.sm_75.ptx:941) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7f08 (nw-rodinia-2.4.sm_75.ptx:943) @%p25 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f60 (nw-rodinia-2.4.sm_75.ptx:957) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7f70 (nw-rodinia-2.4.sm_75.ptx:959) @%p26 bra BB1_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fc8 (nw-rodinia-2.4.sm_75.ptx:973) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7fd8 (nw-rodinia-2.4.sm_75.ptx:975) @%p27 bra BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8030 (nw-rodinia-2.4.sm_75.ptx:989) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x8040 (nw-rodinia-2.4.sm_75.ptx:991) @%p28 bra BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8098 (nw-rodinia-2.4.sm_75.ptx:1005) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x80a8 (nw-rodinia-2.4.sm_75.ptx:1007) @%p29 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8100 (nw-rodinia-2.4.sm_75.ptx:1021) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8110 (nw-rodinia-2.4.sm_75.ptx:1023) @%p30 bra BB1_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8168 (nw-rodinia-2.4.sm_75.ptx:1037) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8178 (nw-rodinia-2.4.sm_75.ptx:1039) @%p31 bra BB1_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81d0 (nw-rodinia-2.4.sm_75.ptx:1053) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x81e0 (nw-rodinia-2.4.sm_75.ptx:1055) @%p32 bra BB1_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (nw-rodinia-2.4.sm_75.ptx:1069) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8240 (nw-rodinia-2.4.sm_75.ptx:1070) @%p31 bra BB1_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8298 (nw-rodinia-2.4.sm_75.ptx:1084) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x82a0 (nw-rodinia-2.4.sm_75.ptx:1085) @%p30 bra BB1_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82f8 (nw-rodinia-2.4.sm_75.ptx:1099) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8300 (nw-rodinia-2.4.sm_75.ptx:1100) @%p29 bra BB1_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8358 (nw-rodinia-2.4.sm_75.ptx:1114) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x8360 (nw-rodinia-2.4.sm_75.ptx:1115) @%p28 bra BB1_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b8 (nw-rodinia-2.4.sm_75.ptx:1129) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x83c0 (nw-rodinia-2.4.sm_75.ptx:1130) @%p27 bra BB1_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8418 (nw-rodinia-2.4.sm_75.ptx:1144) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x8420 (nw-rodinia-2.4.sm_75.ptx:1145) @%p26 bra BB1_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8478 (nw-rodinia-2.4.sm_75.ptx:1159) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8480 (nw-rodinia-2.4.sm_75.ptx:1160) @%p25 bra BB1_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84d8 (nw-rodinia-2.4.sm_75.ptx:1174) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x84e0 (nw-rodinia-2.4.sm_75.ptx:1175) @%p24 bra BB1_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8538 (nw-rodinia-2.4.sm_75.ptx:1189) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x8540 (nw-rodinia-2.4.sm_75.ptx:1190) @%p23 bra BB1_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8598 (nw-rodinia-2.4.sm_75.ptx:1204) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x85a0 (nw-rodinia-2.4.sm_75.ptx:1205) @%p22 bra BB1_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85f8 (nw-rodinia-2.4.sm_75.ptx:1219) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x8600 (nw-rodinia-2.4.sm_75.ptx:1220) @%p21 bra BB1_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8658 (nw-rodinia-2.4.sm_75.ptx:1234) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x8660 (nw-rodinia-2.4.sm_75.ptx:1235) @%p20 bra BB1_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (nw-rodinia-2.4.sm_75.ptx:1249) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x86c0 (nw-rodinia-2.4.sm_75.ptx:1250) @%p19 bra BB1_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8718 (nw-rodinia-2.4.sm_75.ptx:1264) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x8720 (nw-rodinia-2.4.sm_75.ptx:1265) @%p18 bra BB1_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8778 (nw-rodinia-2.4.sm_75.ptx:1279) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x8780 (nw-rodinia-2.4.sm_75.ptx:1280) @%p17 bra BB1_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87d8 (nw-rodinia-2.4.sm_75.ptx:1294) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_2PiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 45873
gpu_tot_sim_insn = 4944
gpu_tot_ipc =       0.1078
gpu_tot_issued_cta = 9
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=449

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 9, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4944, 
gpgpu_n_tot_thrd_icount = 158208
gpgpu_n_tot_w_icount = 4944
gpgpu_n_stall_shd_mem = 1431
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5193
gpgpu_n_store_insn = 4608
gpgpu_n_shmem_insn = 21321
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1431
gmemld 873
gmemst 558
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:72	W0_Scoreboard:40848	W1:216	W2:180	W3:180	W4:180	W5:180	W6:180	W7:180	W8:180	W9:180	W10:180	W11:180	W12:180	W13:180	W14:180	W15:180	W16:90	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2118
single_issue_nums: WS0:4944	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 45872 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 22693 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:1746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	466 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=78910 n_nop=78910 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 78910i bk1: 0a 78910i bk2: 0a 78910i bk3: 0a 78910i bk4: 0a 78910i bk5: 0a 78910i bk6: 0a 78910i bk7: 0a 78910i bk8: 0a 78910i bk9: 0a 78910i bk10: 0a 78910i bk11: 0a 78910i bk12: 0a 78910i bk13: 0a 78910i bk14: 0a 78910i bk15: 0a 78910i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 78910 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 78910 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78910 
n_nop = 78910 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=1746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 45873
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 45873
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 449 (inst/sec)
gpgpu_simulation_rate = 4170 (cycle/sec)
gpgpu_silicon_slowdown = 223021x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
kernel_stream_id = 104490029491664
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 50978
gpu_tot_sim_insn = 5496
gpu_tot_ipc =       0.1078
gpu_tot_issued_cta = 10
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
5496, 
gpgpu_n_tot_thrd_icount = 175872
gpgpu_n_tot_w_icount = 5496
gpgpu_n_stall_shd_mem = 1590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5770
gpgpu_n_store_insn = 5120
gpgpu_n_shmem_insn = 23690
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1590
gmemld 970
gmemst 620
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:80	W0_Scoreboard:45392	W1:240	W2:200	W3:200	W4:200	W5:200	W6:200	W7:200	W8:200	W9:200	W10:200	W11:200	W12:200	W13:200	W14:200	W15:200	W16:100	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2356
single_issue_nums: WS0:5496	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 50977 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 25242 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:1940 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	660 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         0         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=87692 n_nop=87692 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 87692i bk1: 0a 87692i bk2: 0a 87692i bk3: 0a 87692i bk4: 0a 87692i bk5: 0a 87692i bk6: 0a 87692i bk7: 0a 87692i bk8: 0a 87692i bk9: 0a 87692i bk10: 0a 87692i bk11: 0a 87692i bk12: 0a 87692i bk13: 0a 87692i bk14: 0a 87692i bk15: 0a 87692i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 87692 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 87692 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 87692 
n_nop = 87692 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=1940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 50978
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 50978
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 458 (inst/sec)
gpgpu_simulation_rate = 4248 (cycle/sec)
gpgpu_silicon_slowdown = 218926x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
kernel_stream_id = 104490029454512
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 56083
gpu_tot_sim_insn = 6048
gpu_tot_ipc =       0.1078
gpu_tot_issued_cta = 11
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=465

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 11, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
6048, 
gpgpu_n_tot_thrd_icount = 193536
gpgpu_n_tot_w_icount = 6048
gpgpu_n_stall_shd_mem = 1749
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6347
gpgpu_n_store_insn = 5632
gpgpu_n_shmem_insn = 26059
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1749
gmemld 1067
gmemst 682
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:88	W0_Scoreboard:49936	W1:264	W2:220	W3:220	W4:220	W5:220	W6:220	W7:220	W8:220	W9:220	W10:220	W11:220	W12:220	W13:220	W14:220	W15:220	W16:110	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2594
single_issue_nums: WS0:6048	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 56082 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 27792 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:2134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	854 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=96474 n_nop=96474 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 96474i bk1: 0a 96474i bk2: 0a 96474i bk3: 0a 96474i bk4: 0a 96474i bk5: 0a 96474i bk6: 0a 96474i bk7: 0a 96474i bk8: 0a 96474i bk9: 0a 96474i bk10: 0a 96474i bk11: 0a 96474i bk12: 0a 96474i bk13: 0a 96474i bk14: 0a 96474i bk15: 0a 96474i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 96474 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 96474 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 96474 
n_nop = 96474 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=2134
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 56083
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 56083
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 465 (inst/sec)
gpgpu_simulation_rate = 4314 (cycle/sec)
gpgpu_silicon_slowdown = 215577x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
kernel_stream_id = 0
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 61188
gpu_tot_sim_insn = 6600
gpu_tot_ipc =       0.1079
gpu_tot_issued_cta = 12
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=471

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 12, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
6600, 
gpgpu_n_tot_thrd_icount = 211200
gpgpu_n_tot_w_icount = 6600
gpgpu_n_stall_shd_mem = 1908
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6924
gpgpu_n_store_insn = 6144
gpgpu_n_shmem_insn = 28428
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1908
gmemld 1164
gmemst 744
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:96	W0_Scoreboard:54480	W1:288	W2:240	W3:240	W4:240	W5:240	W6:240	W7:240	W8:240	W9:240	W10:240	W11:240	W12:240	W13:240	W14:240	W15:240	W16:120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2832
single_issue_nums: WS0:6600	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 61187 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 30343 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:2328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	1048 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=105256 n_nop=105256 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 105256i bk1: 0a 105256i bk2: 0a 105256i bk3: 0a 105256i bk4: 0a 105256i bk5: 0a 105256i bk6: 0a 105256i bk7: 0a 105256i bk8: 0a 105256i bk9: 0a 105256i bk10: 0a 105256i bk11: 0a 105256i bk12: 0a 105256i bk13: 0a 105256i bk14: 0a 105256i bk15: 0a 105256i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 105256 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 105256 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 105256 
n_nop = 105256 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=2328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 61188
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 61188
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 471 (inst/sec)
gpgpu_simulation_rate = 4370 (cycle/sec)
gpgpu_silicon_slowdown = 212814x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
kernel_stream_id = 0
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 66293
gpu_tot_sim_insn = 7152
gpu_tot_ipc =       0.1079
gpu_tot_issued_cta = 13
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=447

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
7152, 
gpgpu_n_tot_thrd_icount = 228864
gpgpu_n_tot_w_icount = 7152
gpgpu_n_stall_shd_mem = 2067
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7501
gpgpu_n_store_insn = 6656
gpgpu_n_shmem_insn = 30797
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2067
gmemld 1261
gmemst 806
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:104	W0_Scoreboard:59024	W1:312	W2:260	W3:260	W4:260	W5:260	W6:260	W7:260	W8:260	W9:260	W10:260	W11:260	W12:260	W13:260	W14:260	W15:260	W16:130	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3070
single_issue_nums: WS0:7152	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 66292 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 32894 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:2522 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	1164 	78 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         1         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=114038 n_nop=114038 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 114038i bk1: 0a 114038i bk2: 0a 114038i bk3: 0a 114038i bk4: 0a 114038i bk5: 0a 114038i bk6: 0a 114038i bk7: 0a 114038i bk8: 0a 114038i bk9: 0a 114038i bk10: 0a 114038i bk11: 0a 114038i bk12: 0a 114038i bk13: 0a 114038i bk14: 0a 114038i bk15: 0a 114038i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 114038 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 114038 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 114038 
n_nop = 114038 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=2522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 66293
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 66293
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 447 (inst/sec)
gpgpu_simulation_rate = 4143 (cycle/sec)
gpgpu_silicon_slowdown = 224475x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
kernel_stream_id = 0
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 71398
gpu_tot_sim_insn = 7704
gpu_tot_ipc =       0.1079
gpu_tot_issued_cta = 14
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
7704, 
gpgpu_n_tot_thrd_icount = 246528
gpgpu_n_tot_w_icount = 7704
gpgpu_n_stall_shd_mem = 2226
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8078
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 33166
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2226
gmemld 1358
gmemst 868
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:112	W0_Scoreboard:63568	W1:336	W2:280	W3:280	W4:280	W5:280	W6:280	W7:280	W8:280	W9:280	W10:280	W11:280	W12:280	W13:280	W14:280	W15:280	W16:140	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3308
single_issue_nums: WS0:7704	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 71397 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 35445 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:2716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	1164 	272 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=122820 n_nop=122820 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 122820i bk1: 0a 122820i bk2: 0a 122820i bk3: 0a 122820i bk4: 0a 122820i bk5: 0a 122820i bk6: 0a 122820i bk7: 0a 122820i bk8: 0a 122820i bk9: 0a 122820i bk10: 0a 122820i bk11: 0a 122820i bk12: 0a 122820i bk13: 0a 122820i bk14: 0a 122820i bk15: 0a 122820i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 122820 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 122820 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 122820 
n_nop = 122820 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=2716
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 71398
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 71398
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 453 (inst/sec)
gpgpu_simulation_rate = 4199 (cycle/sec)
gpgpu_silicon_slowdown = 221481x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffcc174c88..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c84..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174c7c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffcc174d30..

GPGPU-Sim PTX: cudaLaunch for 0x0x5f0876e013b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z20needle_cuda_shared_2PiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z20needle_cuda_shared_2PiS_S_iiii' to stream 0, gridDim= (1,1,1) blockDim = (32,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
Current position is : /home/runner/accel-sim/sim_run_11.0/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/ORIN-PTX
/home/runner/accel-sim/_Z20needle_cuda_shared_2PiS_S_iiii
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
kernel_stream_id = 0
gpu_sim_cycle = 5105
gpu_sim_insn = 552
gpu_ipc =       0.1081
gpu_tot_sim_cycle = 76503
gpu_tot_sim_insn = 8256
gpu_tot_ipc =       0.1079
gpu_tot_issued_cta = 15
gpu_occupancy = -nan% 
gpu_tot_occupancy = -nan% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=458

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
8256, 
gpgpu_n_tot_thrd_icount = 264192
gpgpu_n_tot_w_icount = 8256
gpgpu_n_stall_shd_mem = 2385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8655
gpgpu_n_store_insn = 7680
gpgpu_n_shmem_insn = 35535
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2385
gmemld 1455
gmemst 930
lmemld 0
lmemst 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:120	W0_Scoreboard:68112	W1:360	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:150	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3546
single_issue_nums: WS0:8256	
dual_issue_nums: WS0:0	
maxmflatency = 1 
max_icnt2mem_latency = 0 
maxmrqlatency = 0 
max_icnt2sh_latency = 76502 
averagemflatency = 1 
avg_icnt2mem_latency = 0 
avg_icnt2sh_latency = 37996 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:2910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	6 	34 	71 	5 	0 	0 	194 	388 	582 	1164 	466 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[1]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[2]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[3]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[4]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[5]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[6]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[7]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[8]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[9]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[10]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[11]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[12]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[13]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[14]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
dram[15]:          1         1         1         1         1         1         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=131602 n_nop=131602 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 131602i bk1: 0a 131602i bk2: 0a 131602i bk3: 0a 131602i bk4: 0a 131602i bk5: 0a 131602i bk6: 0a 131602i bk7: 0a 131602i bk8: 0a 131602i bk9: 0a 131602i bk10: 0a 131602i bk11: 0a 131602i bk12: 0a 131602i bk13: 0a 131602i bk14: 0a 131602i bk15: 0a 131602i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 131602 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 131602 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 131602 
n_nop = 131602 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=2910
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 76503
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 76503
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 458 (inst/sec)
gpgpu_simulation_rate = 4250 (cycle/sec)
gpgpu_silicon_slowdown = 218823x

FAILED
print traceback value GPU:
-17 -17 -18 -8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -145 -135 -125 -115 -105 -95 -85 -75 -70 -60 -50 -40 -30 -20 -10 -20 -150 -140 -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0 0 
GPGPU-Sim: *** exit detected ***
