Analysis & Synthesis report for hackathon
Sat Nov 26 16:09:31 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|control:main|debug_port:debug_port|state
 10. State Machine - |top|control:main|task_manager:task_manager|state
 11. State Machine - |top|control:main|task_manager:task_manager|mhp:protocol|state
 12. State Machine - |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|state
 13. State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d
 14. State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state
 15. State Machine - |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|state
 16. State Machine - |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram
 24. Source assignments for uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram
 25. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048
 26. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated
 27. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 28. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 29. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram
 30. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr
 31. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 32. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14
 33. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr
 34. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 35. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17
 36. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048
 37. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated
 38. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 39. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 40. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram
 41. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr
 42. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 43. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14
 44. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr
 45. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 46. Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17
 47. Parameter Settings for User Entity Instance: Top-level Entity: |top
 48. Parameter Settings for User Entity Instance: reset_release:reset_release
 49. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper
 50. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256
 51. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx
 52. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx
 53. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count
 54. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx
 55. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx
 56. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count
 57. Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256
 58. Parameter Settings for User Entity Instance: cdc_pipeline:reset_phy_pipe
 59. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper
 60. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_rx:mac_rx
 61. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048
 62. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048
 63. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx
 64. Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc
 65. scfifo Parameter Settings by Entity Instance
 66. dcfifo Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "control:main|debug_port:debug_port"
 68. Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc"
 69. Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx"
 70. Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:tx_fifo"
 71. Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo"
 72. Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_rx:mac_rx"
 73. Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx"
 74. Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx"
 75. Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo"
 76. Post-Synthesis Netlist Statistics for Top Partition
 77. Elapsed Time Per Partition
 78. Analysis & Synthesis Messages
 79. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 26 16:09:31 2022       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; hackathon                                   ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 586                                         ;
; Total pins                      ; 10                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 18,432                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; top                ; hackathon          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library   ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+-----------+
; ../src/top.v                     ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/top.v                                    ; hackathon ;
; ../src/eth_fifo.v                ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v                               ; hackathon ;
; ../src/uart_fifo.v               ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v                              ; hackathon ;
; ../src/cdc_pipeline.sv           ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/cdc_pipeline.sv                          ; hackathon ;
; ../src/crc.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/crc.sv                                   ; hackathon ;
; ../src/mac_rx.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv                                ; hackathon ;
; ../src/mac_tx.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv                                ; hackathon ;
; ../src/mac_wrapper.sv            ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv                           ; hackathon ;
; ../src/reset_release.sv          ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/reset_release.sv                         ; hackathon ;
; ../src/uart_counter.sv           ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/uart_counter.sv                          ; hackathon ;
; ../src/uart_rx.sv                ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv                               ; hackathon ;
; ../src/uart_tx.sv                ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv                               ; hackathon ;
; ../src/uart_wrapper.sv           ; yes             ; User SystemVerilog HDL File  ; D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv                          ; hackathon ;
; ../src/control.v                 ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/control.v                                ; hackathon ;
; ../src/debug_port.v              ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/debug_port.v                             ; hackathon ;
; ../src/mhp.v                     ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/mhp.v                                    ; hackathon ;
; ../src/task_manager.v            ; yes             ; User Verilog HDL File        ; D:/FPGAHackathon/hackathon_base-master/src/task_manager.v                           ; hackathon ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf          ;           ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc       ;           ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc        ;           ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc        ;           ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc        ;           ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc        ;           ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;           ;
; db/scfifo_s0b1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf           ;           ;
; db/a_dpfifo_foa1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf         ;           ;
; db/altsyncram_nhn1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf       ;           ;
; db/cmpr_7l8.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cmpr_7l8.tdf              ;           ;
; db/cntr_i2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_i2b.tdf              ;           ;
; db/cntr_v27.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_v27.tdf              ;           ;
; db/cntr_j2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_j2b.tdf              ;           ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf          ;           ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc     ;           ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc        ;           ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc   ;           ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc        ;           ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;           ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc         ;           ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;           ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc     ;           ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;           ;
; db/dcfifo_82q1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf           ;           ;
; db/a_graycounter_pv6.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_graycounter_pv6.tdf     ;           ;
; db/a_graycounter_ldc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_graycounter_ldc.tdf     ;           ;
; db/altsyncram_s5d1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf       ;           ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_3dc.tdf           ;           ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_apl.tdf    ;           ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_re9.tdf           ;           ;
; db/alt_synch_pipe_bpl.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_bpl.tdf    ;           ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_se9.tdf           ;           ;
; db/cmpr_b06.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cmpr_b06.tdf              ;           ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 354          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 442          ;
;     -- 7 input functions                    ; 3            ;
;     -- 6 input functions                    ; 110          ;
;     -- 5 input functions                    ; 53           ;
;     -- 4 input functions                    ; 60           ;
;     -- <=3 input functions                  ; 216          ;
;                                             ;              ;
; Dedicated logic registers                   ; 586          ;
;                                             ;              ;
; I/O pins                                    ; 10           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 18432        ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; L1_OSC~input ;
; Maximum fan-out                             ; 386          ;
; Total fan-out                               ; 3790         ;
; Average fan-out                             ; 3.56         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                         ; 442 (1)             ; 586 (0)                   ; 18432             ; 0          ; 10   ; 0            ; |top                                                                                                                                           ; top                ; hackathon    ;
;    |cdc_pipeline:reset_phy_pipe|             ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cdc_pipeline:reset_phy_pipe                                                                                                               ; cdc_pipeline       ; hackathon    ;
;    |control:main|                            ; 11 (0)              ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|control:main                                                                                                                              ; control            ; hackathon    ;
;       |debug_port:debug_port|                ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|control:main|debug_port:debug_port                                                                                                        ; debug_port         ; hackathon    ;
;       |task_manager:task_manager|            ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|control:main|task_manager:task_manager                                                                                                    ; task_manager       ; hackathon    ;
;          |mhp:protocol|                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|control:main|task_manager:task_manager|mhp:protocol                                                                                       ; mhp                ; hackathon    ;
;    |mac_wrapper:mac_wrapper|                 ; 326 (0)             ; 494 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper                                                                                                                   ; mac_wrapper        ; hackathon    ;
;       |eth_fifo:rx_fifo|                     ; 53 (0)              ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo                                                                                                  ; eth_fifo           ; hackathon    ;
;          |dcfifo:dcfifo8bx2048|              ; 53 (0)              ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048                                                                             ; dcfifo             ; work         ;
;             |dcfifo_82q1:auto_generated|     ; 53 (6)              ; 118 (36)                  ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated                                                  ; dcfifo_82q1        ; work         ;
;                |a_graycounter_ldc:wrptr_g1p| ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p                      ; a_graycounter_ldc  ; work         ;
;                |a_graycounter_pv6:rdptr_g1p| ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p                      ; a_graycounter_pv6  ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|  ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                       ; alt_synch_pipe_apl ; work         ;
;                   |dffpipe_re9:dffpipe14|    ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14 ; dffpipe_re9        ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|  ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                       ; alt_synch_pipe_bpl ; work         ;
;                   |dffpipe_se9:dffpipe17|    ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17 ; dffpipe_se9        ; work         ;
;                |cmpr_b06:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp                         ; cmpr_b06           ; work         ;
;                |cmpr_b06:wrfull_eq_comp|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:wrfull_eq_comp                          ; cmpr_b06           ; work         ;
;                |dffpipe_3dc:rdaclr|          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_3dc:wraclr|          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;       |eth_fifo:tx_fifo|                     ; 55 (0)              ; 118 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo                                                                                                  ; eth_fifo           ; hackathon    ;
;          |dcfifo:dcfifo8bx2048|              ; 55 (0)              ; 118 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048                                                                             ; dcfifo             ; work         ;
;             |dcfifo_82q1:auto_generated|     ; 55 (6)              ; 118 (36)                  ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated                                                  ; dcfifo_82q1        ; work         ;
;                |a_graycounter_ldc:wrptr_g1p| ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p                      ; a_graycounter_ldc  ; work         ;
;                |a_graycounter_pv6:rdptr_g1p| ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p                      ; a_graycounter_pv6  ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|  ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                       ; alt_synch_pipe_apl ; work         ;
;                   |dffpipe_re9:dffpipe14|    ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14 ; dffpipe_re9        ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|  ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                       ; alt_synch_pipe_bpl ; work         ;
;                   |dffpipe_se9:dffpipe17|    ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17 ; dffpipe_se9        ; work         ;
;                |altsyncram_s5d1:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram                         ; altsyncram_s5d1    ; work         ;
;                |cmpr_b06:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp                         ; cmpr_b06           ; work         ;
;                |cmpr_b06:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:wrfull_eq_comp                          ; cmpr_b06           ; work         ;
;                |dffpipe_3dc:rdaclr|          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr                               ; dffpipe_3dc        ; work         ;
;                |dffpipe_3dc:wraclr|          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
;       |mac_rx:mac_rx|                        ; 60 (60)             ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx                                                                                                     ; mac_rx             ; hackathon    ;
;       |mac_tx:mac_tx|                        ; 158 (70)            ; 142 (65)                  ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx                                                                                                     ; mac_tx             ; hackathon    ;
;          |crc:add_crc|                       ; 88 (88)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc                                                                                         ; crc                ; hackathon    ;
;    |reset_release:reset_release|             ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|reset_release:reset_release                                                                                                               ; reset_release      ; hackathon    ;
;    |uart_wrapper:uart_wrapper|               ; 86 (1)              ; 68 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper                                                                                                                 ; uart_wrapper       ; hackathon    ;
;       |uart_fifo:tx_fifo|                    ; 58 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo                                                                                               ; uart_fifo          ; hackathon    ;
;          |scfifo:scfifo8bx256|               ; 58 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256                                                                           ; scfifo             ; work         ;
;             |scfifo_s0b1:auto_generated|     ; 58 (0)              ; 39 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated                                                ; scfifo_s0b1        ; work         ;
;                |a_dpfifo_foa1:dpfifo|        ; 58 (33)             ; 39 (16)                   ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo                           ; a_dpfifo_foa1      ; work         ;
;                   |altsyncram_nhn1:FIFOram|  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram   ; altsyncram_nhn1    ; work         ;
;                   |cntr_i2b:rd_ptr_msb|      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb       ; cntr_i2b           ; work         ;
;                   |cntr_j2b:wr_ptr|          ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr           ; cntr_j2b           ; work         ;
;                   |cntr_v27:usedw_counter|   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter    ; cntr_v27           ; work         ;
;       |uart_tx:uart_tx|                      ; 27 (10)             ; 29 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx                                                                                                 ; uart_tx            ; hackathon    ;
;          |uart_counter:ctx|                  ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx                                                                                ; uart_counter       ; hackathon    ;
;          |uart_counter:data_count|           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count                                                                         ; uart_counter       ; hackathon    ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |top|control:main|debug_port:debug_port|state  ;
+-------------+------------+------------+-------------+----------+
; Name        ; state.DONE ; state.CODE ; state.START ; state.00 ;
+-------------+------------+------------+-------------+----------+
; state.00    ; 0          ; 0          ; 0           ; 0        ;
; state.START ; 0          ; 0          ; 1           ; 1        ;
; state.CODE  ; 0          ; 1          ; 0           ; 1        ;
; state.DONE  ; 1          ; 0          ; 0           ; 1        ;
+-------------+------------+------------+-------------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top|control:main|task_manager:task_manager|state ;
+-----------------+----------+--------------+-----------------------+
; Name            ; state.00 ; state.LINKED ; state.CONNECTED       ;
+-----------------+----------+--------------+-----------------------+
; state.00        ; 0        ; 0            ; 0                     ;
; state.CONNECTED ; 1        ; 0            ; 1                     ;
; state.LINKED    ; 1        ; 1            ; 0                     ;
+-----------------+----------+--------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|control:main|task_manager:task_manager|mhp:protocol|state ;
+-------------+----------+-------------+-----------------------------------------+
; Name        ; state.00 ; state.WRITE ; state.READ                              ;
+-------------+----------+-------------+-----------------------------------------+
; state.00    ; 0        ; 0           ; 0                                       ;
; state.READ  ; 1        ; 0           ; 1                                       ;
; state.WRITE ; 1        ; 1           ; 0                                       ;
+-------------+----------+-------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|state ;
+------------+------------+-----------+----------------------------------------+
; Name       ; state.IDLE ; state.ADD ; state.EVAL                             ;
+------------+------------+-----------+----------------------------------------+
; state.IDLE ; 0          ; 0         ; 0                                      ;
; state.EVAL ; 1          ; 0         ; 1                                      ;
; state.ADD  ; 1          ; 1         ; 0                                      ;
+------------+------------+-----------+----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d                                                                         ;
+--------------------+---------------+--------------+--------------------+-----------------+-----------------+----------------+--------------+
; Name               ; state_d.ERROR ; state_d.DATA ; state_d.ETHER_TYPE ; state_d.MAC_SRC ; state_d.MAC_DST ; state_d.PREAMB ; state_d.IDLE ;
+--------------------+---------------+--------------+--------------------+-----------------+-----------------+----------------+--------------+
; state_d.IDLE       ; 0             ; 0            ; 0                  ; 0               ; 0               ; 0              ; 0            ;
; state_d.PREAMB     ; 0             ; 0            ; 0                  ; 0               ; 0               ; 1              ; 1            ;
; state_d.MAC_DST    ; 0             ; 0            ; 0                  ; 0               ; 1               ; 0              ; 1            ;
; state_d.MAC_SRC    ; 0             ; 0            ; 0                  ; 1               ; 0               ; 0              ; 1            ;
; state_d.ETHER_TYPE ; 0             ; 0            ; 1                  ; 0               ; 0               ; 0              ; 1            ;
; state_d.DATA       ; 0             ; 1            ; 0                  ; 0               ; 0               ; 0              ; 1            ;
; state_d.ERROR      ; 1             ; 0            ; 0                  ; 0               ; 0               ; 0              ; 1            ;
+--------------------+---------------+--------------+--------------------+-----------------+-----------------+----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state                                                           ;
+------------------+-------------+------------+------------------+---------------+---------------+--------------+------------+
; Name             ; state.ERROR ; state.DATA ; state.ETHER_TYPE ; state.MAC_SRC ; state.MAC_DST ; state.PREAMB ; state.IDLE ;
+------------------+-------------+------------+------------------+---------------+---------------+--------------+------------+
; state.IDLE       ; 0           ; 0          ; 0                ; 0             ; 0             ; 0            ; 0          ;
; state.PREAMB     ; 0           ; 0          ; 0                ; 0             ; 0             ; 1            ; 1          ;
; state.MAC_DST    ; 0           ; 0          ; 0                ; 0             ; 1             ; 0            ; 1          ;
; state.MAC_SRC    ; 0           ; 0          ; 0                ; 1             ; 0             ; 0            ; 1          ;
; state.ETHER_TYPE ; 0           ; 0          ; 1                ; 0             ; 0             ; 0            ; 1          ;
; state.DATA       ; 0           ; 1          ; 0                ; 0             ; 0             ; 0            ; 1          ;
; state.ERROR      ; 1           ; 0          ; 0                ; 0             ; 0             ; 0            ; 1          ;
+------------------+-------------+------------+------------------+---------------+---------------+--------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|state ;
+-------------+------------+------------+-------------+----------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.WAIT     ;
+-------------+------------+------------+-------------+----------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0              ;
; state.START ; 0          ; 0          ; 1           ; 1              ;
; state.DATA  ; 0          ; 1          ; 0           ; 1              ;
; state.STOP  ; 1          ; 0          ; 0           ; 1              ;
+-------------+------------+------------+-------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|state ;
+-------------+------------+------------+-------------+----------------+
; Name        ; state.STOP ; state.DATA ; state.START ; state.WAIT     ;
+-------------+------------+------------+-------------+----------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0              ;
; state.START ; 0          ; 0          ; 1           ; 1              ;
; state.DATA  ; 0          ; 1          ; 0           ; 1              ;
; state.STOP  ; 1          ; 0          ; 0           ; 1              ;
+-------------+------------+------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[11] ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 96                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[7,10,12,15]                                                                                           ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[0..2,4,5]                                                                                             ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][2][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][1][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][0][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[5][0][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][3][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][1][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][0][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[4][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][1][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][1][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][0][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[3][0][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][2][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][2][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][1][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][0][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[2][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][3][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][2][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][2][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][1][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][1][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][0][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[1][0][0]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][2][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][1][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][0][1]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.src_mac[0][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][1][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|d_pre[0]                                                                                                               ; Stuck at VCC due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][0][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][3][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][2][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][1][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][0][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][3][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][2][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][1][0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][0][1]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[0..7]                                                                                                             ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|empty_dff                                    ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[0..7]                                                                                                         ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[3][1]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[3][0]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[2][1]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[2][0]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[1][1]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[1][0]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[0][1]                                                                                                          ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[0][0]                                                                                                          ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|full_dff                                     ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|low_addressa[0..7]                           ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|wrreq_delaya[0,1]                            ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr|counter_reg_bit[0..7]        ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|valid                                                                                                              ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[0..7]                                                                                                          ; Lost fanout                                                               ;
; control:main|uartTxByte[0]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                    ;
; control:main|uartTxByte[1]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                    ;
; control:main|uartTxByte[2]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                    ;
; control:main|uartTxByte[3,4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                    ;
; control:main|uartTxByte[5]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                    ;
; control:main|uartTxByte[6]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                    ;
; control:main|uartTxByte[7]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                    ;
; control:main|task_manager:task_manager|mhp:protocol|w_data[1..7]                                                                                             ; Merged with control:main|task_manager:task_manager|mhp:protocol|w_data[0] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][0][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][0][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][3][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][1][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][1][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[4][0][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][2][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][1][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[3][0][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][3][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][3][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][1][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[2][0][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][1][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[1][0][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][3][0]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][2][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[0][1][1]                                                                                                ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.dst_mac[5][2][1] ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|select_data                                                                                                            ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|d_pre[1]                ;
; control:main|debug_port:debug_port|wdata[2,5]                                                                                                                ; Merged with control:main|debug_port:debug_port|wdata[0]                   ;
; control:main|debug_port:debug_port|wdata[3,4]                                                                                                                ; Merged with control:main|debug_port:debug_port|wdata[1]                   ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[6,9,14]                                                                                               ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[11]    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[3,8]                                                                                                  ; Merged with mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[13]    ;
; control:main|debug_port:debug_port|wdata[1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                    ;
; control:main|task_manager:task_manager|link                                                                                                                  ; Stuck at GND due to stuck port data_in                                    ;
; control:main|task_manager:task_manager|mhp:protocol|w_data[0]                                                                                                ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[11,13]                                                                                                ; Stuck at VCC due to stuck port data_in                                    ;
; control:main|debug_port:debug_port|wdata[6]                                                                                                                  ; Stuck at GND due to stuck port data_in                                    ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.IDLE                                                                                                           ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.PREAMB                                                                                                         ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.MAC_SRC                                                                                                        ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.ETHER_TYPE                                                                                                     ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d.ERROR                                                                                                          ; Lost fanout                                                               ;
; control:main|debug_port:debug_port|state.CODE                                                                                                                ; Lost fanout                                                               ;
; control:main|debug_port:debug_port|state~6                                                                                                                   ; Lost fanout                                                               ;
; control:main|debug_port:debug_port|state~7                                                                                                                   ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~4                                                                                                              ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~5                                                                                                              ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~6                                                                                                              ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state_d~7                                                                                                              ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~4                                                                                                                ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~5                                                                                                                ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~6                                                                                                                ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|state~7                                                                                                                ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state~4                                                                                                            ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state~5                                                                                                            ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_tx:uart_tx|state~4                                                                                                            ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_tx:uart_tx|state~5                                                                                                            ; Lost fanout                                                               ;
; control:main|task_manager:task_manager|mhp:protocol|done                                                                                                     ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[0..8]                                                                                           ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data_count_ov_d                                                                                                    ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|ov                                                                                                ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|ov                                                                                         ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[0..2]                                                                                    ; Lost fanout                                                               ;
; control:main|task_manager:task_manager|state.CONNECTED                                                                                                       ; Lost fanout                                                               ;
; control:main|task_manager:task_manager|state.LINKED                                                                                                          ; Lost fanout                                                               ;
; control:main|task_manager:task_manager|state.00                                                                                                              ; Lost fanout                                                               ;
; control:main|task_manager:task_manager|mhp:protocol|state.00                                                                                                 ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.WAIT                                                                                                         ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.START                                                                                                        ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.DATA                                                                                                         ; Lost fanout                                                               ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.STOP                                                                                                         ; Lost fanout                                                               ;
; mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|cnt[4]                                                                                                     ; Lost fanout                                                               ;
; Total Number of Removed Registers = 253                                                                                                                      ;                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[0]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[0],                                                                                ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[6],                                                                 ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[3],                                                                 ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[0],                                                                 ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[4],                                                                 ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[7],                                                                 ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data_count_ov_d,                                                                       ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|ov,                                                                   ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|ov,                                                            ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[0],                                                          ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[1],                                                          ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[2],                                                          ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.WAIT                                                                             ;
; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|empty_dff ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_0_dff,  ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|usedw_is_1_dff,  ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|wrreq_delaya[1], ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|valid                                                                                  ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state~4                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.START,                                                                           ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.DATA,                                                                            ;
;                                                                                                                           ;                           ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|state.STOP                                                                             ;
; control:main|task_manager:task_manager|link                                                                               ; Stuck at GND              ; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[13],                                                                      ;
;                                                                                                                           ; due to stuck port data_in ; mac_wrapper:mac_wrapper|mac_tx:mac_tx|header.ethertype[11]                                                                       ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[0]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[0][0]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[1]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[0][1]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[2]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[1][0]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[3]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[1][1]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[4]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[2][0]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[5]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[2][1]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[6]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[3][0]                                                                              ;
; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data[7]                                                                             ; Lost Fanouts              ; mac_wrapper:mac_wrapper|mac_rx:mac_rx|data_in[3][1]                                                                              ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[1]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[1]                                                                                 ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[2]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[2]                                                                                 ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[3]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[3]                                                                                 ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[4]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[4]                                                                                 ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[5]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[5]                                                                                 ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[6]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[6]                                                                                 ;
; uart_wrapper:uart_wrapper|uart_rx:uart_rx|data[7]                                                                         ; Lost Fanouts              ; uart_wrapper:uart_wrapper|uart_rx:uart_rx|rxb[7]                                                                                 ;
; control:main|uartTxByte[1]                                                                                                ; Stuck at GND              ; control:main|debug_port:debug_port|wdata[1]                                                                                      ;
;                                                                                                                           ; due to stuck port data_in ;                                                                                                                                  ;
; control:main|uartTxByte[6]                                                                                                ; Stuck at GND              ; control:main|debug_port:debug_port|wdata[6]                                                                                      ;
;                                                                                                                           ; due to stuck port data_in ;                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 586   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 253   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 283   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; reset_release:reset_release|reset_cnt[4]                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[5]                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[6]                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[7]                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[0]                                                                                        ; 3       ;
; reset_release:reset_release|reset_cnt[1]                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[2]                                                                                        ; 2       ;
; reset_release:reset_release|reset_cnt[3]                                                                                        ; 2       ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0 ; 10      ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6    ; 2       ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0 ; 8       ;
; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9    ; 6       ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0 ; 9       ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6    ; 2       ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0 ; 9       ;
; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9    ; 2       ;
; Total number of inverted registers = 16                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|cnt[2]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx|q[0]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx|q[6]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|taddr[5]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|pre_cnt[2]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|eop_cnt[2]                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|baddr[5]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count|q[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count|ov   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|cnt[2]                           ;
; 17:1               ; 2 bits    ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc|d_out[0]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|mac_wrapper:mac_wrapper|mac_rx:mac_rx|state                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|control:main|debug_port:debug_port|state                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|control:main|task_manager:task_manager|mhp:protocol|state              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048 ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048 ;
+---------------------------------+-------+------+-------------------------------------+
; Assignment                      ; Value ; From ; To                                  ;
+---------------------------------+-------+------+-------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                   ;
+---------------------------------+-------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                       ;
+---------------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                  ;
+---------------------------------------+-------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                     ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+--------+-------------------------------------------+
; Parameter Name ; Value  ; Type                                      ;
+----------------+--------+-------------------------------------------+
; UART_BAUD      ; 115200 ; Signed Integer                            ;
+----------------+--------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reset_release:reset_release ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; F              ; 50000000 ; Signed Integer                             ;
; BAUD           ; 115200   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                              ;
; CBXI_PARAMETER          ; scfifo_s0b1 ; Untyped                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; F              ; 50000000 ; Signed Integer                                             ;
; BAUD           ; 115200   ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 434   ; Signed Integer                                                                 ;
; W              ; 9     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                        ;
; W              ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; F              ; 50000000 ; Signed Integer                                             ;
; BAUD           ; 115200   ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 434   ; Signed Integer                                                                 ;
; W              ; 9     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:data_count ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                        ;
; W              ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                       ;
; lpm_width               ; 8           ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                              ;
; CBXI_PARAMETER          ; scfifo_s0b1 ; Untyped                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_pipeline:reset_phy_pipe ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; W              ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper                ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; ETHERTYPE_MHP  ; 1000100010110101                                 ; Unsigned Binary ;
; ETHERTYPE_PING ; 1100000011011110                                 ; Unsigned Binary ;
; JUDGE_MAC      ; 011010000000010111001010001010100100111000100011 ; Unsigned Binary ;
; BOARD_MAC      ; 001010100111110100111000000001111000101000101011 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_rx:mac_rx  ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; LEN            ; 46                                               ; Signed Integer  ;
; MAC            ; 001010100111110100111000000001111000101000101011 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048 ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_82q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048 ;
+-------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                               ;
+-------------------------+-------------+--------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                            ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                     ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                     ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                            ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                            ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                            ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                            ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                            ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                            ;
; CBXI_PARAMETER          ; dcfifo_82q1 ; Untyped                                                            ;
+-------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx  ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; MAC            ; 001010100111110100111000000001111000101000101011 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                 ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 2                                                               ;
; Entity Instance            ; uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256 ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 256                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
; Entity Instance            ; uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256 ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 8                                                               ;
;     -- LPM_NUMWORDS        ; 256                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                              ;
;     -- USE_EAB             ; ON                                                              ;
+----------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                               ;
+----------------------------+---------------------------------------------------------------+
; Name                       ; Value                                                         ;
+----------------------------+---------------------------------------------------------------+
; Number of entity instances ; 2                                                             ;
; Entity Instance            ; mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048 ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
; Entity Instance            ; mac_wrapper:mac_wrapper|eth_fifo:tx_fifo|dcfifo:dcfifo8bx2048 ;
;     -- FIFO Type           ; Dual Clock                                                    ;
;     -- LPM_WIDTH           ; 8                                                             ;
;     -- LPM_NUMWORDS        ; 2048                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                           ;
;     -- USE_EAB             ; ON                                                            ;
+----------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:main|debug_port:debug_port"                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_wready     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i_wready[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc" ;
+---------+--------+----------+-------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                         ;
+---------+--------+----------+-------------------------------------------------+
; sop_out ; Output ; Info     ; Explicitly unconnected                          ;
+---------+--------+----------+-------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_tx:mac_tx" ;
+--------------------+-------+----------+---------------------------+
; Port               ; Type  ; Severity ; Details                   ;
+--------------------+-------+----------+---------------------------+
; i_dst_mac[0][3][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[0][3][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[0][2][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[0][2][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[0][1][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[0][1][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[0][0]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][3..2] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][1][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][1][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[1][0][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[1][0][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][3]    ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][2]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[2][1][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][1][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[2][0][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[2][0][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][3]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][2][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[3][2][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][1][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[3][1][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[3][0][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[3][0][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[4][3][1] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[4][3][0] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[4][2]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[4][1]    ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[4][0][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[4][0][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][3]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][2][1] ; Input ; Info     ; Stuck at VCC              ;
; i_dst_mac[5][2][0] ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][1]    ; Input ; Info     ; Stuck at GND              ;
; i_dst_mac[5][0]    ; Input ; Info     ; Stuck at VCC              ;
+--------------------+-------+----------+---------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:tx_fifo" ;
+--------+--------+----------+-----------------------------------------+
; Port   ; Type   ; Severity ; Details                                 ;
+--------+--------+----------+-----------------------------------------+
; o_full ; Output ; Info     ; Explicitly unconnected                  ;
+--------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "mac_wrapper:mac_wrapper|mac_rx:mac_rx" ;
+-----------------+-------+----------+------------------------------+
; Port            ; Type  ; Severity ; Details                      ;
+-----------------+-------+----------+------------------------------+
; i_etype[13..12] ; Input ; Info     ; Stuck at GND                 ;
; i_etype[10..8]  ; Input ; Info     ; Stuck at GND                 ;
; i_etype[15]     ; Input ; Info     ; Stuck at VCC                 ;
; i_etype[7]      ; Input ; Info     ; Stuck at VCC                 ;
; i_etype[4]      ; Input ; Info     ; Stuck at VCC                 ;
; i_etype[2]      ; Input ; Info     ; Stuck at VCC                 ;
+-----------------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_rx:uart_rx|uart_counter:crx" ;
+------+--------+----------+-------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                     ;
+------+--------+----------+-------------------------------------------------------------+
; i_ce ; Input  ; Info     ; Stuck at VCC                                                ;
; o_ov ; Output ; Info     ; Explicitly unconnected                                      ;
+------+--------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx" ;
+------+--------+----------+-------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                     ;
+------+--------+----------+-------------------------------------------------------------+
; i_ce ; Input  ; Info     ; Stuck at VCC                                                ;
; o_q  ; Output ; Info     ; Explicitly unconnected                                      ;
+------+--------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo"                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 586                         ;
;     CLR               ; 193                         ;
;     ENA               ; 169                         ;
;     ENA CLR           ; 60                          ;
;     ENA SCLR          ; 54                          ;
;     SCLR              ; 18                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 91                          ;
; arriav_lcell_comb     ; 442                         ;
;     arith             ; 67                          ;
;         1 data inputs ; 60                          ;
;         2 data inputs ; 7                           ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 372                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 60                          ;
;         5 data inputs ; 53                          ;
;         6 data inputs ; 110                         ;
; boundary_port         ; 10                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Nov 26 16:09:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hackathon -c hackathon
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/top.v
    Info (12023): Found entity 1: top File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/eth_fifo.v
    Info (12023): Found entity 1: eth_fifo File: D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/cdc_pipeline.sv
    Info (12023): Found entity 1: cdc_pipeline File: D:/FPGAHackathon/hackathon_base-master/src/cdc_pipeline.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/crc.sv
    Info (12023): Found entity 1: crc File: D:/FPGAHackathon/hackathon_base-master/src/crc.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_rx.sv
    Info (12023): Found entity 1: mac_rx File: D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_tx.sv
    Info (12023): Found entity 1: mac_tx File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mac_wrapper.sv
    Info (12023): Found entity 1: mac_wrapper File: D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/reset_release.sv
    Info (12023): Found entity 1: reset_release File: D:/FPGAHackathon/hackathon_base-master/src/reset_release.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_counter.sv
    Info (12023): Found entity 1: uart_counter File: D:/FPGAHackathon/hackathon_base-master/src/uart_counter.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/uart_wrapper.sv
    Info (12023): Found entity 1: uart_wrapper File: D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/control.v
    Info (12023): Found entity 1: control File: D:/FPGAHackathon/hackathon_base-master/src/control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/debug_port.v
    Info (12023): Found entity 1: debug_port File: D:/FPGAHackathon/hackathon_base-master/src/debug_port.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/mhp.v
    Info (12023): Found entity 1: mhp File: D:/FPGAHackathon/hackathon_base-master/src/mhp.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/task_manager.v
    Info (12023): Found entity 1: task_manager File: D:/FPGAHackathon/hackathon_base-master/src/task_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpgahackathon/hackathon_base-master/src/tb/tb_top.sv
    Info (12023): Found entity 1: tb_top File: D:/FPGAHackathon/hackathon_base-master/src/tb/tb_top.sv Line: 3
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "reset_release" for hierarchy "reset_release:reset_release" File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 26
Info (12128): Elaborating entity "uart_wrapper" for hierarchy "uart_wrapper:uart_wrapper" File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 59
Info (12128): Elaborating entity "uart_fifo" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo" File: D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv Line: 41
Info (12128): Elaborating entity "scfifo" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256" File: D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v Line: 30
Info (12130): Elaborated megafunction instantiation "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256" File: D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v Line: 30
Info (12133): Instantiated megafunction "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256" with the following parameter: File: D:/FPGAHackathon/hackathon_base-master/src/uart_fifo.v Line: 30
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s0b1.tdf
    Info (12023): Found entity 1: scfifo_s0b1 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_s0b1" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated" File: d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_foa1.tdf
    Info (12023): Found entity 1: a_dpfifo_foa1 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_foa1" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/scfifo_s0b1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf
    Info (12023): Found entity 1: altsyncram_nhn1 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nhn1" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cmpr_7l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:almost_full_comparer" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cmpr_7l8:three_comparison" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_i2b:rd_ptr_msb" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf
    Info (12023): Found entity 1: cntr_v27 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_v27.tdf Line: 26
Info (12128): Elaborating entity "cntr_v27" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_v27:usedw_counter" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf
    Info (12023): Found entity 1: cntr_j2b File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cntr_j2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_j2b" for hierarchy "uart_wrapper:uart_wrapper|uart_fifo:tx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|cntr_j2b:wr_ptr" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_dpfifo_foa1.tdf Line: 58
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_wrapper:uart_wrapper|uart_tx:uart_tx" File: D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv Line: 56
Info (10264): Verilog HDL Case Statement information at uart_tx.sv(55): all case item expressions in this case statement are onehot File: D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv Line: 55
Info (12128): Elaborating entity "uart_counter" for hierarchy "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:ctx" File: D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv Line: 68
Info (12128): Elaborating entity "uart_counter" for hierarchy "uart_wrapper:uart_wrapper|uart_tx:uart_tx|uart_counter:data_count" File: D:/FPGAHackathon/hackathon_base-master/src/uart_tx.sv Line: 77
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_wrapper:uart_wrapper|uart_rx:uart_rx" File: D:/FPGAHackathon/hackathon_base-master/src/uart_wrapper.sv Line: 78
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(42): truncated value with size 32 to match size of target (1) File: D:/FPGAHackathon/hackathon_base-master/src/uart_rx.sv Line: 42
Info (12128): Elaborating entity "cdc_pipeline" for hierarchy "cdc_pipeline:reset_phy_pipe" File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 76
Info (12128): Elaborating entity "mac_wrapper" for hierarchy "mac_wrapper:mac_wrapper" File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 97
Info (12128): Elaborating entity "mac_rx" for hierarchy "mac_wrapper:mac_wrapper|mac_rx:mac_rx" File: D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv Line: 50
Warning (10230): Verilog HDL assignment warning at mac_rx.sv(47): truncated value with size 32 to match size of target (1) File: D:/FPGAHackathon/hackathon_base-master/src/mac_rx.sv Line: 47
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "dst_mac_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "etype" into its bus
Info (12128): Elaborating entity "eth_fifo" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo" File: D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv Line: 66
Info (12128): Elaborating entity "dcfifo" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048" File: D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v Line: 33
Info (12130): Elaborated megafunction instantiation "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048" File: D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v Line: 33
Info (12133): Instantiated megafunction "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048" with the following parameter: File: D:/FPGAHackathon/hackathon_base-master/src/eth_fifo.v Line: 33
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_82q1.tdf
    Info (12023): Found entity 1: dcfifo_82q1 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_82q1" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated" File: d:/devtools/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s5d1.tdf
    Info (12023): Found entity 1: altsyncram_s5d1 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s5d1" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|dffpipe_3dc:rdaclr" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe14" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe17" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/cmpr_b06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/dcfifo_82q1.tdf Line: 65
Info (12128): Elaborating entity "mac_tx" for hierarchy "mac_wrapper:mac_wrapper|mac_tx:mac_tx" File: D:/FPGAHackathon/hackathon_base-master/src/mac_wrapper.sv Line: 106
Warning (10036): Verilog HDL or VHDL warning at mac_tx.sv(70): object "bdata" assigned a value but never read File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 70
Warning (10036): Verilog HDL or VHDL warning at mac_tx.sv(72): object "bcrc" assigned a value but never read File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 72
Warning (10036): Verilog HDL or VHDL warning at mac_tx.sv(74): object "p_bits" assigned a value but never read File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 74
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(48): truncated value with size 32 to match size of target (1) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 48
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(129): truncated value with size 32 to match size of target (1) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 129
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(130): truncated value with size 32 to match size of target (1) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 130
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(134): truncated value with size 32 to match size of target (4) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 134
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(169): truncated value with size 32 to match size of target (11) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 169
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(178): truncated value with size 32 to match size of target (4) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 178
Warning (10230): Verilog HDL assignment warning at mac_tx.sv(220): truncated value with size 2 to match size of target (1) File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 220
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_dst_mac" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "header.src_mac" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "header.dst_mac" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "i_dst_mac" into its bus
Info (12128): Elaborating entity "crc" for hierarchy "mac_wrapper:mac_wrapper|mac_tx:mac_tx|crc:add_crc" File: D:/FPGAHackathon/hackathon_base-master/src/mac_tx.sv Line: 194
Info (12128): Elaborating entity "control" for hierarchy "control:main" File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 123
Info (12128): Elaborating entity "task_manager" for hierarchy "control:main|task_manager:task_manager" File: D:/FPGAHackathon/hackathon_base-master/src/control.v Line: 53
Info (12128): Elaborating entity "mhp" for hierarchy "control:main|task_manager:task_manager|mhp:protocol" File: D:/FPGAHackathon/hackathon_base-master/src/task_manager.v Line: 70
Info (12128): Elaborating entity "debug_port" for hierarchy "control:main|debug_port:debug_port" File: D:/FPGAHackathon/hackathon_base-master/src/control.v Line: 71
Warning (10034): Output port "o_rreq" at debug_port.v(15) has no driver File: D:/FPGAHackathon/hackathon_base-master/src/debug_port.v Line: 15
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 42
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 74
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 106
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 138
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 170
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 202
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 234
        Warning (14320): Synthesized away node "mac_wrapper:mac_wrapper|eth_fifo:rx_fifo|dcfifo:dcfifo8bx2048|dcfifo_82q1:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_s5d1.tdf Line: 266
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[0]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 40
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[1]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 72
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[2]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 104
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[3]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 136
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[4]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 168
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[5]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 200
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[6]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 232
        Warning (14320): Synthesized away node "uart_wrapper:uart_wrapper|uart_fifo:rx_fifo|scfifo:scfifo8bx256|scfifo_s0b1:auto_generated|a_dpfifo_foa1:dpfifo|altsyncram_nhn1:FIFOram|q_b[7]" File: D:/FPGAHackathon/hackathon_base-master/quartus_project/db/altsyncram_nhn1.tdf Line: 264
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 117 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/FPGAHackathon/hackathon_base-master/quartus_project/output_files/hackathon.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_RX" File: D:/FPGAHackathon/hackathon_base-master/src/top.v Line: 17
Info (21057): Implemented 781 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 755 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 672 megabytes
    Info: Processing ended: Sat Nov 26 16:09:31 2022
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGAHackathon/hackathon_base-master/quartus_project/output_files/hackathon.map.smsg.


