# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../Lab9.srcs/sources_1/new/AddSub_4bit.vhd" \
"../../../../Lab9.srcs/sim_1/imports/Downloads/AddSub_4bit_tb.vhdl" \

# Do not sort compile order
nosort
