
IO_180nm_12x12_double_ring_mixed: |
Task: Generate IO ring schematic and layout design for Cadence Virtuoso.

  Design requirements:
  12 pads per side. Double ring layout. Order: counterclockwise through left side, bottom side, right side, top side.


  ======================================================================
  SIGNAL CONFIGURATION
  ======================================================================
  Signal names: VINP VINN VIP VIM VCM VREF AVDD AVSS D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 VIOL GIOL VIOH GIOH. Additionally, please insert an inner ring pad VREF_CORE between VCM and VREF, insert an inner ring pad VAMP_CORE between VINP and VINN, insert an inner ring pad IBIAS_CORE between VIP and VIM



  ======================================================================
  VOLTAGE DOMAIN CONFIGURATION
  ======================================================================
  Voltage domain requirements:
  - analog signals use analog domain voltage domain (AVDD/AVSS), digital signals use digital domain voltage domain (VIOL/GIOL/VIOH/GIOH)


  ======================================================================
  DESIGN CONFIGURATION
  ======================================================================
  Configuration:
  - Technology: 180nm process node
  - Library: LLM_Layout_Design
  - Cell name: IO_RING_12x12_double_ring_mixed
  - View: schematic and layout