// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "12/04/2023 12:00:20"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE0_CV (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	RESET_N,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SD_CLK,
	SD_CMD,
	SD_DATA,
	SW,
	VGA_B,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_VS,
	GPIO_0,
	GPIO_1);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
output 	CLOCK4_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	[3:0] KEY;
input 	RESET_N;
output 	[9:0] LEDR;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
output 	SD_CLK;
output 	SD_CMD;
output 	[3:0] SD_DATA;
input 	[9:0] SW;
output 	[3:0] VGA_B;
output 	[3:0] VGA_G;
output 	VGA_HS;
output 	[3:0] VGA_R;
output 	VGA_VS;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;

// Design Ports Information
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_CLK	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK4_50	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_CMD	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[0]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SD_DATA[3]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \RESET_N~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \CLOCK4_50~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DATA[0]~input_o ;
wire \SD_DATA[1]~input_o ;
wire \SD_DATA[2]~input_o ;
wire \SD_DATA[3]~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \top1|Add4~41_sumout ;
wire \KEY[1]~input_o ;
wire \top1|Add4~42 ;
wire \top1|Add4~37_sumout ;
wire \top1|WideOr1~0_combout ;
wire \top1|WideOr2~0_combout ;
wire \top1|WideOr0~0_combout ;
wire \top1|mar_q[2]~0_combout ;
wire \top1|Add4~38 ;
wire \top1|Add4~5_sumout ;
wire \top1|Add4~6 ;
wire \top1|Add4~1_sumout ;
wire \top1|Add4~2 ;
wire \top1|Add4~9_sumout ;
wire \top1|Add4~10 ;
wire \top1|Add4~13_sumout ;
wire \top1|Add4~14 ;
wire \top1|Add4~17_sumout ;
wire \top1|Add4~18 ;
wire \top1|Add4~33_sumout ;
wire \top1|Add4~34 ;
wire \top1|Add4~29_sumout ;
wire \top1|Add4~30 ;
wire \top1|Add4~25_sumout ;
wire \top1|Add4~26 ;
wire \top1|Add4~21_sumout ;
wire \top1|rom|Equal0~0_combout ;
wire \top1|rom|WideNor0~0_combout ;
wire \top1|ir_q[9]~0_combout ;
wire \top1|rom|Equal0~1_combout ;
wire \top1|rom|WideOr1~combout ;
wire \top1|Equal4~0_combout ;
wire \top1|rom|WideOr3~combout ;
wire \top1|Mux6~0_combout ;
wire \top1|Equal4~1_combout ;
wire \top1|ir_q~1_combout ;
wire \top1|ir_q~2_combout ;
wire \top1|Equal17~0_combout ;
wire \top1|op[2]~0_combout ;
wire \top1|Add0~37_combout ;
wire \top1|op[0]~2_combout ;
wire \top1|Add0~38_combout ;
wire \top1|op[0]~3_combout ;
wire \top1|ir_q~3_combout ;
wire \top1|ir_q~4_combout ;
wire \top1|Equal8~0_combout ;
wire \top1|Equal7~0_combout ;
wire \top1|ir_q~5_combout ;
wire \top1|ir_q~6_combout ;
wire \top1|rom|WideNor0~1_combout ;
wire \top1|ir_q~7_combout ;
wire \top1|rom|WideNor0~2_combout ;
wire \top1|Equal17~1_combout ;
wire \top1|ram_en~1_combout ;
wire \top1|ram_en~0_combout ;
wire \top1|ram_en~2_combout ;
wire \top1|ram|ram~0_combout ;
wire \top1|sel_alu~0_combout ;
wire \top1|sel_alu~1_combout ;
wire \top1|Mux7~2_combout ;
wire \top1|sel_bus~0_combout ;
wire \top1|databus[1]~1_combout ;
wire \top1|ram|ram~1_combout ;
wire \top1|op[2]~1_combout ;
wire \~GND~combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \top1|mux1_out[7]~11_combout ;
wire \top1|op[3]~4_combout ;
wire \top1|mux1_out[7]~12_combout ;
wire \top1|Mux0~0_combout ;
wire \top1|Mux0~1_combout ;
wire \top1|Mux0~2_combout ;
wire \top1|w_q[0]~0_combout ;
wire \top1|w_q[0]~1_combout ;
wire \top1|w_q[0]~2_combout ;
wire \top1|Add0~42_combout ;
wire \top1|Add0~41_combout ;
wire \top1|Mux4~0_combout ;
wire \top1|Mux4~1_combout ;
wire \top1|Add0~39_combout ;
wire \top1|mux1_out[2]~5_combout ;
wire \top1|Mux5~0_combout ;
wire \top1|Mux5~1_combout ;
wire \top1|mux1_out[0]~0_combout ;
wire \top1|Add0~32_combout ;
wire \top1|Add0~43_combout ;
wire \top1|Add0~35_cout ;
wire \top1|Add0~2 ;
wire \top1|Add0~6 ;
wire \top1|Add0~10 ;
wire \top1|Add0~14 ;
wire \top1|Add0~17_sumout ;
wire \top1|Mux3~1_combout ;
wire \top1|Add0~40_combout ;
wire \top1|Add0~18 ;
wire \top1|Add0~22 ;
wire \top1|Add0~26 ;
wire \top1|Add0~29_sumout ;
wire \top1|databus[7]~7_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \top1|mux1_out[6]~10_combout ;
wire \top1|Mux1~0_combout ;
wire \top1|Mux1~1_combout ;
wire \top1|Add0~25_sumout ;
wire \top1|Mux1~2_combout ;
wire \top1|databus[6]~6_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \top1|mux1_out[5]~8_combout ;
wire \top1|Add0~21_sumout ;
wire \top1|mux1_out[5]~9_combout ;
wire \top1|Mux2~0_combout ;
wire \top1|Mux2~1_combout ;
wire \top1|Mux2~2_combout ;
wire \top1|databus[5]~5_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \top1|mux1_out[4]~7_combout ;
wire \top1|Mux3~0_combout ;
wire \top1|Mux3~2_combout ;
wire \top1|databus[4]~4_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \top1|mux1_out[3]~6_combout ;
wire \top1|Add0~13_sumout ;
wire \top1|Mux4~2_combout ;
wire \top1|databus[3]~3_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \top1|mux1_out[2]~4_combout ;
wire \top1|Add0~9_sumout ;
wire \top1|Mux5~2_combout ;
wire \top1|databus[2]~2_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \top1|mux1_out[0]~1_combout ;
wire \top1|Mux7~0_combout ;
wire \top1|Mux7~3_combout ;
wire \top1|Add0~1_sumout ;
wire \top1|databus[0]~0_combout ;
wire \top1|ram|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \top1|mux1_out[1]~2_combout ;
wire \top1|Add0~5_sumout ;
wire \top1|Mux6~3_combout ;
wire \top1|mux1_out[1]~3_combout ;
wire \top1|Mux6~2_combout ;
wire \top1|Mux6~4_combout ;
wire \top1|Selector0~0_combout ;
wire \top1|Selector0~1_combout ;
wire \top1|Selector0~2_combout ;
wire \top1|Equal4~2_combout ;
wire \top1|Selector0~3_combout ;
wire \top1|Selector0~4_combout ;
wire \top1|PC_q[3]~0_combout ;
wire \top1|rom|WideOr2~combout ;
wire \top1|Mux6~1_combout ;
wire \top1|Mux7~1_combout ;
wire [7:0] \top1|w_q ;
wire [13:0] \top1|ir_q ;
wire [31:0] \top1|ps ;
wire [0:22] \top1|ram|ram_rtl_0_bypass ;
wire [10:0] \top1|mar_q ;
wire [10:0] \top1|PC_q ;
wire [13:0] \top1|rom|Rom_data_out ;

wire [39:0] \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a1  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a2  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a3  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a4  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a5  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a6  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \top1|ram|ram_rtl_0|auto_generated|ram_block1a7  = \top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N93
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N76
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\top1|w_q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\top1|w_q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\top1|w_q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\top1|w_q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\top1|w_q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\top1|w_q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\top1|w_q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\top1|w_q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N2
cyclonev_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
defparam \SD_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y45_N53
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N36
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y45_N53
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N19
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N36
cyclonev_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y45_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N42
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N76
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \CLOCK4_50~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLOCK4_50),
	.obar());
// synopsys translate_off
defparam \CLOCK4_50~output .bus_hold = "false";
defparam \CLOCK4_50~output .open_drain_output = "true";
defparam \CLOCK4_50~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N42
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N5
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N5
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N93
cyclonev_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CMD),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
defparam \SD_CMD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N53
cyclonev_io_obuf \SD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[0]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[0]~output .bus_hold = "false";
defparam \SD_DATA[0]~output .open_drain_output = "true";
defparam \SD_DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N42
cyclonev_io_obuf \SD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[1]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[1]~output .bus_hold = "false";
defparam \SD_DATA[1]~output .open_drain_output = "true";
defparam \SD_DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N59
cyclonev_io_obuf \SD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[2]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[2]~output .bus_hold = "false";
defparam \SD_DATA[2]~output .open_drain_output = "true";
defparam \SD_DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y45_N76
cyclonev_io_obuf \SD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_DATA[3]),
	.obar());
// synopsys translate_off
defparam \SD_DATA[3]~output .bus_hold = "false";
defparam \SD_DATA[3]~output .open_drain_output = "true";
defparam \SD_DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N36
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N2
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N39
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N56
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N56
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N96
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N39
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N39
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N56
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N5
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N22
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N22
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N22
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y21_N5
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N5
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N56
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N22
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N5
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N79
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N5
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N53
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N36
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N36
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y45_N2
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N19
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N36
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N19
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N36
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N42
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N42
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N59
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N59
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y45_N53
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y45_N19
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N36
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N53
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N0
cyclonev_lcell_comb \top1|Add4~41 (
// Equation(s):
// \top1|Add4~41_sumout  = SUM(( \top1|PC_q [0] ) + ( VCC ) + ( !VCC ))
// \top1|Add4~42  = CARRY(( \top1|PC_q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|PC_q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~41_sumout ),
	.cout(\top1|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~41 .extended_lut = "off";
defparam \top1|Add4~41 .lut_mask = 64'h0000000000000F0F;
defparam \top1|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N3
cyclonev_lcell_comb \top1|Add4~37 (
// Equation(s):
// \top1|Add4~37_sumout  = SUM(( \top1|PC_q [1] ) + ( GND ) + ( \top1|Add4~42  ))
// \top1|Add4~38  = CARRY(( \top1|PC_q [1] ) + ( GND ) + ( \top1|Add4~42  ))

	.dataa(!\top1|PC_q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~37_sumout ),
	.cout(\top1|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~37 .extended_lut = "off";
defparam \top1|Add4~37 .lut_mask = 64'h0000FFFF00005555;
defparam \top1|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N5
dffeas \top1|PC_q[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[1] .is_wysiwyg = "true";
defparam \top1|PC_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N57
cyclonev_lcell_comb \top1|WideOr1~0 (
// Equation(s):
// \top1|WideOr1~0_combout  = ( \top1|ps [0] & ( !\top1|ps [1] ) ) # ( !\top1|ps [0] & ( (!\top1|ps [2] & \top1|ps [1]) ) )

	.dataa(!\top1|ps [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\top1|ps [1]),
	.datae(gnd),
	.dataf(!\top1|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|WideOr1~0 .extended_lut = "off";
defparam \top1|WideOr1~0 .lut_mask = 64'h00AA00AAFF00FF00;
defparam \top1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N59
dffeas \top1|ps[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ps[1] .is_wysiwyg = "true";
defparam \top1|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N54
cyclonev_lcell_comb \top1|WideOr2~0 (
// Equation(s):
// \top1|WideOr2~0_combout  = (!\top1|ps [0]) # ((\top1|ps [2] & \top1|ps [1]))

	.dataa(!\top1|ps [2]),
	.datab(!\top1|ps [1]),
	.datac(gnd),
	.datad(!\top1|ps [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|WideOr2~0 .extended_lut = "off";
defparam \top1|WideOr2~0 .lut_mask = 64'hFF11FF11FF11FF11;
defparam \top1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N56
dffeas \top1|ps[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ps[0] .is_wysiwyg = "true";
defparam \top1|ps[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N0
cyclonev_lcell_comb \top1|WideOr0~0 (
// Equation(s):
// \top1|WideOr0~0_combout  = (!\top1|ps [1] & ((\top1|ps [2]))) # (\top1|ps [1] & (\top1|ps [0] & !\top1|ps [2]))

	.dataa(!\top1|ps [0]),
	.datab(!\top1|ps [1]),
	.datac(gnd),
	.datad(!\top1|ps [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|WideOr0~0 .extended_lut = "off";
defparam \top1|WideOr0~0 .lut_mask = 64'h11CC11CC11CC11CC;
defparam \top1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N2
dffeas \top1|ps[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ps [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ps[2] .is_wysiwyg = "true";
defparam \top1|ps[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N48
cyclonev_lcell_comb \top1|mar_q[2]~0 (
// Equation(s):
// \top1|mar_q[2]~0_combout  = ( \KEY[1]~input_o  & ( (!\top1|ps [2] & (!\top1|ps [1] & \top1|ps [0])) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\top1|ps [2]),
	.datab(!\top1|ps [1]),
	.datac(!\top1|ps [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mar_q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mar_q[2]~0 .extended_lut = "off";
defparam \top1|mar_q[2]~0 .lut_mask = 64'hFFFFFFFF08080808;
defparam \top1|mar_q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N56
dffeas \top1|mar_q[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[1] .is_wysiwyg = "true";
defparam \top1|mar_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N6
cyclonev_lcell_comb \top1|Add4~5 (
// Equation(s):
// \top1|Add4~5_sumout  = SUM(( \top1|PC_q [2] ) + ( GND ) + ( \top1|Add4~38  ))
// \top1|Add4~6  = CARRY(( \top1|PC_q [2] ) + ( GND ) + ( \top1|Add4~38  ))

	.dataa(gnd),
	.datab(!\top1|PC_q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~5_sumout ),
	.cout(\top1|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~5 .extended_lut = "off";
defparam \top1|Add4~5 .lut_mask = 64'h0000FFFF00003333;
defparam \top1|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N8
dffeas \top1|PC_q[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[2] .is_wysiwyg = "true";
defparam \top1|PC_q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N9
cyclonev_lcell_comb \top1|Add4~1 (
// Equation(s):
// \top1|Add4~1_sumout  = SUM(( \top1|PC_q [3] ) + ( GND ) + ( \top1|Add4~6  ))
// \top1|Add4~2  = CARRY(( \top1|PC_q [3] ) + ( GND ) + ( \top1|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|PC_q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~1_sumout ),
	.cout(\top1|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~1 .extended_lut = "off";
defparam \top1|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \top1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N11
dffeas \top1|PC_q[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[3] .is_wysiwyg = "true";
defparam \top1|PC_q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N38
dffeas \top1|mar_q[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[3] .is_wysiwyg = "true";
defparam \top1|mar_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N12
cyclonev_lcell_comb \top1|Add4~9 (
// Equation(s):
// \top1|Add4~9_sumout  = SUM(( \top1|PC_q [4] ) + ( GND ) + ( \top1|Add4~2  ))
// \top1|Add4~10  = CARRY(( \top1|PC_q [4] ) + ( GND ) + ( \top1|Add4~2  ))

	.dataa(gnd),
	.datab(!\top1|PC_q [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~9_sumout ),
	.cout(\top1|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~9 .extended_lut = "off";
defparam \top1|Add4~9 .lut_mask = 64'h0000FFFF00003333;
defparam \top1|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N14
dffeas \top1|PC_q[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[4] .is_wysiwyg = "true";
defparam \top1|PC_q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N15
cyclonev_lcell_comb \top1|Add4~13 (
// Equation(s):
// \top1|Add4~13_sumout  = SUM(( \top1|PC_q [5] ) + ( GND ) + ( \top1|Add4~10  ))
// \top1|Add4~14  = CARRY(( \top1|PC_q [5] ) + ( GND ) + ( \top1|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|PC_q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~13_sumout ),
	.cout(\top1|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~13 .extended_lut = "off";
defparam \top1|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \top1|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N17
dffeas \top1|PC_q[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[5] .is_wysiwyg = "true";
defparam \top1|PC_q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N18
cyclonev_lcell_comb \top1|Add4~17 (
// Equation(s):
// \top1|Add4~17_sumout  = SUM(( \top1|PC_q [6] ) + ( GND ) + ( \top1|Add4~14  ))
// \top1|Add4~18  = CARRY(( \top1|PC_q [6] ) + ( GND ) + ( \top1|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|PC_q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~17_sumout ),
	.cout(\top1|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~17 .extended_lut = "off";
defparam \top1|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \top1|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N20
dffeas \top1|PC_q[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[6] .is_wysiwyg = "true";
defparam \top1|PC_q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N21
cyclonev_lcell_comb \top1|Add4~33 (
// Equation(s):
// \top1|Add4~33_sumout  = SUM(( \top1|PC_q [7] ) + ( GND ) + ( \top1|Add4~18  ))
// \top1|Add4~34  = CARRY(( \top1|PC_q [7] ) + ( GND ) + ( \top1|Add4~18  ))

	.dataa(!\top1|PC_q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~33_sumout ),
	.cout(\top1|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~33 .extended_lut = "off";
defparam \top1|Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \top1|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N23
dffeas \top1|PC_q[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[7] .is_wysiwyg = "true";
defparam \top1|PC_q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N24
cyclonev_lcell_comb \top1|Add4~29 (
// Equation(s):
// \top1|Add4~29_sumout  = SUM(( \top1|PC_q [8] ) + ( GND ) + ( \top1|Add4~34  ))
// \top1|Add4~30  = CARRY(( \top1|PC_q [8] ) + ( GND ) + ( \top1|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|PC_q [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~29_sumout ),
	.cout(\top1|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~29 .extended_lut = "off";
defparam \top1|Add4~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \top1|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N26
dffeas \top1|PC_q[8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[8] .is_wysiwyg = "true";
defparam \top1|PC_q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N27
cyclonev_lcell_comb \top1|Add4~25 (
// Equation(s):
// \top1|Add4~25_sumout  = SUM(( \top1|PC_q [9] ) + ( GND ) + ( \top1|Add4~30  ))
// \top1|Add4~26  = CARRY(( \top1|PC_q [9] ) + ( GND ) + ( \top1|Add4~30  ))

	.dataa(!\top1|PC_q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~25_sumout ),
	.cout(\top1|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~25 .extended_lut = "off";
defparam \top1|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \top1|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N29
dffeas \top1|PC_q[9] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[9] .is_wysiwyg = "true";
defparam \top1|PC_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N58
dffeas \top1|mar_q[9] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[9] .is_wysiwyg = "true";
defparam \top1|mar_q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y13_N52
dffeas \top1|mar_q[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[5] .is_wysiwyg = "true";
defparam \top1|mar_q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y13_N28
dffeas \top1|mar_q[8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[8] .is_wysiwyg = "true";
defparam \top1|mar_q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N30
cyclonev_lcell_comb \top1|Add4~21 (
// Equation(s):
// \top1|Add4~21_sumout  = SUM(( \top1|PC_q [10] ) + ( GND ) + ( \top1|Add4~26  ))

	.dataa(gnd),
	.datab(!\top1|PC_q [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\top1|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add4~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add4~21 .extended_lut = "off";
defparam \top1|Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \top1|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N32
dffeas \top1|PC_q[10] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[10] .is_wysiwyg = "true";
defparam \top1|PC_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N47
dffeas \top1|mar_q[10] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[10] .is_wysiwyg = "true";
defparam \top1|mar_q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N50
dffeas \top1|mar_q[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[7] .is_wysiwyg = "true";
defparam \top1|mar_q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N53
dffeas \top1|mar_q[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[6] .is_wysiwyg = "true";
defparam \top1|mar_q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N48
cyclonev_lcell_comb \top1|rom|Equal0~0 (
// Equation(s):
// \top1|rom|Equal0~0_combout  = ( !\top1|mar_q [7] & ( !\top1|mar_q [6] & ( (!\top1|mar_q [9] & (!\top1|mar_q [5] & (!\top1|mar_q [8] & !\top1|mar_q [10]))) ) ) )

	.dataa(!\top1|mar_q [9]),
	.datab(!\top1|mar_q [5]),
	.datac(!\top1|mar_q [8]),
	.datad(!\top1|mar_q [10]),
	.datae(!\top1|mar_q [7]),
	.dataf(!\top1|mar_q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|Equal0~0 .extended_lut = "off";
defparam \top1|rom|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \top1|rom|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N44
dffeas \top1|mar_q[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[2] .is_wysiwyg = "true";
defparam \top1|mar_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y15_N14
dffeas \top1|mar_q[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[4] .is_wysiwyg = "true";
defparam \top1|mar_q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N6
cyclonev_lcell_comb \top1|rom|WideNor0~0 (
// Equation(s):
// \top1|rom|WideNor0~0_combout  = ( \top1|mar_q [2] & ( !\top1|mar_q [4] & ( (!\top1|mar_q [0] & (!\top1|mar_q [1] & \top1|rom|Equal0~0_combout )) ) ) ) # ( !\top1|mar_q [2] & ( !\top1|mar_q [4] & ( (\top1|mar_q [1] & (\top1|rom|Equal0~0_combout  & 
// (!\top1|mar_q [0] $ (\top1|mar_q [3])))) ) ) )

	.dataa(!\top1|mar_q [0]),
	.datab(!\top1|mar_q [1]),
	.datac(!\top1|mar_q [3]),
	.datad(!\top1|rom|Equal0~0_combout ),
	.datae(!\top1|mar_q [2]),
	.dataf(!\top1|mar_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|WideNor0~0 .extended_lut = "off";
defparam \top1|rom|WideNor0~0 .lut_mask = 64'h0021008800000000;
defparam \top1|rom|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N3
cyclonev_lcell_comb \top1|ir_q[9]~0 (
// Equation(s):
// \top1|ir_q[9]~0_combout  = ( \KEY[1]~input_o  & ( (\top1|ps [0] & (\top1|ps [1] & !\top1|ps [2])) ) ) # ( !\KEY[1]~input_o  )

	.dataa(!\top1|ps [0]),
	.datab(!\top1|ps [1]),
	.datac(gnd),
	.datad(!\top1|ps [2]),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q[9]~0 .extended_lut = "off";
defparam \top1|ir_q[9]~0 .lut_mask = 64'hFFFFFFFF11001100;
defparam \top1|ir_q[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N8
dffeas \top1|ir_q[12] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|rom|WideNor0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|ir_q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[12] .is_wysiwyg = "true";
defparam \top1|ir_q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N12
cyclonev_lcell_comb \top1|rom|Equal0~1 (
// Equation(s):
// \top1|rom|Equal0~1_combout  = (\top1|rom|Equal0~0_combout  & !\top1|mar_q [4])

	.dataa(gnd),
	.datab(!\top1|rom|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\top1|mar_q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|Equal0~1 .extended_lut = "off";
defparam \top1|rom|Equal0~1 .lut_mask = 64'h3300330033003300;
defparam \top1|rom|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N33
cyclonev_lcell_comb \top1|rom|WideOr1 (
// Equation(s):
// \top1|rom|WideOr1~combout  = ( \top1|mar_q [0] & ( (\top1|rom|Equal0~1_combout  & (\top1|mar_q [1] & !\top1|mar_q [2])) ) ) # ( !\top1|mar_q [0] & ( (\top1|rom|Equal0~1_combout  & ((!\top1|mar_q [3] & (\top1|mar_q [1] & \top1|mar_q [2])) # (\top1|mar_q 
// [3] & (!\top1|mar_q [1] $ (!\top1|mar_q [2]))))) ) )

	.dataa(!\top1|mar_q [3]),
	.datab(!\top1|rom|Equal0~1_combout ),
	.datac(!\top1|mar_q [1]),
	.datad(!\top1|mar_q [2]),
	.datae(gnd),
	.dataf(!\top1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|WideOr1 .extended_lut = "off";
defparam \top1|rom|WideOr1 .lut_mask = 64'h0112011203000300;
defparam \top1|rom|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N35
dffeas \top1|ir_q[10] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|rom|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|ir_q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[10] .is_wysiwyg = "true";
defparam \top1|ir_q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N51
cyclonev_lcell_comb \top1|Equal4~0 (
// Equation(s):
// \top1|Equal4~0_combout  = (\top1|ps [2] & (!\top1|ps [1] & !\top1|ps [0]))

	.dataa(!\top1|ps [2]),
	.datab(!\top1|ps [1]),
	.datac(gnd),
	.datad(!\top1|ps [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal4~0 .extended_lut = "off";
defparam \top1|Equal4~0 .lut_mask = 64'h4400440044004400;
defparam \top1|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N30
cyclonev_lcell_comb \top1|rom|WideOr3 (
// Equation(s):
// \top1|rom|WideOr3~combout  = ( \top1|mar_q [1] & ( (!\top1|mar_q [3] & (\top1|rom|Equal0~1_combout  & (\top1|mar_q [0] & !\top1|mar_q [2]))) ) ) # ( !\top1|mar_q [1] & ( (!\top1|mar_q [3] & (\top1|rom|Equal0~1_combout  & !\top1|mar_q [2])) ) )

	.dataa(!\top1|mar_q [3]),
	.datab(!\top1|rom|Equal0~1_combout ),
	.datac(!\top1|mar_q [0]),
	.datad(!\top1|mar_q [2]),
	.datae(gnd),
	.dataf(!\top1|mar_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|WideOr3 .extended_lut = "off";
defparam \top1|rom|WideOr3 .lut_mask = 64'h2200220002000200;
defparam \top1|rom|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N32
dffeas \top1|ir_q[8] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|rom|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|ir_q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[8] .is_wysiwyg = "true";
defparam \top1|ir_q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N6
cyclonev_lcell_comb \top1|Mux6~0 (
// Equation(s):
// \top1|Mux6~0_combout  = ( \top1|ir_q [8] & ( (!\top1|ir_q [9] & (!\top1|ir_q [12] & (!\top1|ir_q [10] & \top1|Equal4~0_combout ))) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [12]),
	.datac(!\top1|ir_q [10]),
	.datad(!\top1|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\top1|ir_q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux6~0 .extended_lut = "off";
defparam \top1|Mux6~0 .lut_mask = 64'h0000000000800080;
defparam \top1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N15
cyclonev_lcell_comb \top1|Equal4~1 (
// Equation(s):
// \top1|Equal4~1_combout  = (!\top1|ps [2] & (\top1|ps [1] & \top1|ps [0]))

	.dataa(!\top1|ps [2]),
	.datab(gnd),
	.datac(!\top1|ps [1]),
	.datad(!\top1|ps [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal4~1 .extended_lut = "off";
defparam \top1|Equal4~1 .lut_mask = 64'h000A000A000A000A;
defparam \top1|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N36
cyclonev_lcell_comb \top1|ir_q~1 (
// Equation(s):
// \top1|ir_q~1_combout  = ( \top1|mar_q [0] & ( (!\top1|mar_q [1] & (\top1|rom|Equal0~1_combout  & (!\top1|mar_q [2] & !\top1|mar_q [3]))) ) ) # ( !\top1|mar_q [0] & ( (\top1|mar_q [1] & (\top1|rom|Equal0~1_combout  & (!\top1|mar_q [2] & !\top1|mar_q [3]))) 
// ) )

	.dataa(!\top1|mar_q [1]),
	.datab(!\top1|rom|Equal0~1_combout ),
	.datac(!\top1|mar_q [2]),
	.datad(!\top1|mar_q [3]),
	.datae(gnd),
	.dataf(!\top1|mar_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~1 .extended_lut = "off";
defparam \top1|ir_q~1 .lut_mask = 64'h1000100020002000;
defparam \top1|ir_q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N45
cyclonev_lcell_comb \top1|ir_q~2 (
// Equation(s):
// \top1|ir_q~2_combout  = ( \top1|ir_q [1] & ( (\KEY[1]~input_o  & ((!\top1|Equal4~1_combout ) # (\top1|ir_q~1_combout ))) ) ) # ( !\top1|ir_q [1] & ( (\KEY[1]~input_o  & (\top1|Equal4~1_combout  & \top1|ir_q~1_combout )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\top1|Equal4~1_combout ),
	.datac(!\top1|ir_q~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\top1|ir_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~2 .extended_lut = "off";
defparam \top1|ir_q~2 .lut_mask = 64'h0101010145454545;
defparam \top1|ir_q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y13_N11
dffeas \top1|ir_q[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[1] .is_wysiwyg = "true";
defparam \top1|ir_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N51
cyclonev_lcell_comb \top1|Equal17~0 (
// Equation(s):
// \top1|Equal17~0_combout  = ( !\top1|ir_q [12] & ( (!\top1|ir_q [9] & (\top1|ir_q [8] & !\top1|ir_q [10])) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\top1|ir_q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal17~0 .extended_lut = "off";
defparam \top1|Equal17~0 .lut_mask = 64'h2020202000000000;
defparam \top1|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N18
cyclonev_lcell_comb \top1|rom|Rom_data_out[11] (
// Equation(s):
// \top1|rom|Rom_data_out [11] = ( \top1|rom|Equal0~1_combout  & ( (\top1|mar_q [0] & (!\top1|mar_q [1] & (!\top1|mar_q [3] $ (!\top1|mar_q [2])))) ) )

	.dataa(!\top1|mar_q [0]),
	.datab(!\top1|mar_q [1]),
	.datac(!\top1|mar_q [3]),
	.datad(!\top1|mar_q [2]),
	.datae(gnd),
	.dataf(!\top1|rom|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|Rom_data_out [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|Rom_data_out[11] .extended_lut = "off";
defparam \top1|rom|Rom_data_out[11] .lut_mask = 64'h0000000004400440;
defparam \top1|rom|Rom_data_out[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N20
dffeas \top1|ir_q[11] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|rom|Rom_data_out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|ir_q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[11] .is_wysiwyg = "true";
defparam \top1|ir_q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N27
cyclonev_lcell_comb \top1|op[2]~0 (
// Equation(s):
// \top1|op[2]~0_combout  = ( \top1|ir_q [8] & ( (!\top1|ir_q [12] & (\top1|ir_q [9] & ((!\top1|ir_q [10]) # (\top1|ir_q [11])))) ) ) # ( !\top1|ir_q [8] & ( (!\top1|ir_q [10] & (!\top1|ir_q [11] $ (((!\top1|ir_q [12]) # (\top1|ir_q [9]))))) # (\top1|ir_q 
// [10] & (!\top1|ir_q [12] & (\top1|ir_q [9] & !\top1|ir_q [11]))) ) )

	.dataa(!\top1|ir_q [10]),
	.datab(!\top1|ir_q [12]),
	.datac(!\top1|ir_q [9]),
	.datad(!\top1|ir_q [11]),
	.datae(gnd),
	.dataf(!\top1|ir_q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|op[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|op[2]~0 .extended_lut = "off";
defparam \top1|op[2]~0 .lut_mask = 64'h248A248A080C080C;
defparam \top1|op[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N21
cyclonev_lcell_comb \top1|Add0~37 (
// Equation(s):
// \top1|Add0~37_combout  = ( \top1|Equal4~0_combout  & ( (!\top1|op[2]~0_combout ) # (\top1|Equal17~0_combout ) ) ) # ( !\top1|Equal4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|Equal17~0_combout ),
	.datad(!\top1|op[2]~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~37 .extended_lut = "off";
defparam \top1|Add0~37 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \top1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N24
cyclonev_lcell_comb \top1|op[0]~2 (
// Equation(s):
// \top1|op[0]~2_combout  = ( \top1|ir_q [8] & ( (!\top1|ir_q [10] & (!\top1|ir_q [12] & ((\top1|ir_q [9]) # (\top1|ir_q [11])))) ) ) # ( !\top1|ir_q [8] & ( (!\top1|ir_q [10] & (!\top1|ir_q [9] $ (((!\top1|ir_q [12] & !\top1|ir_q [11]))))) # (\top1|ir_q 
// [10] & (!\top1|ir_q [9] & (!\top1|ir_q [12] $ (\top1|ir_q [11])))) ) )

	.dataa(!\top1|ir_q [10]),
	.datab(!\top1|ir_q [12]),
	.datac(!\top1|ir_q [11]),
	.datad(!\top1|ir_q [9]),
	.datae(gnd),
	.dataf(!\top1|ir_q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|op[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|op[0]~2 .extended_lut = "off";
defparam \top1|op[0]~2 .lut_mask = 64'h6B806B8008880888;
defparam \top1|op[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N27
cyclonev_lcell_comb \top1|Add0~38 (
// Equation(s):
// \top1|Add0~38_combout  = ( \top1|op[0]~2_combout  & ( (!\top1|Equal4~0_combout ) # (\top1|Equal17~0_combout ) ) ) # ( !\top1|op[0]~2_combout  & ( (!\top1|op[2]~0_combout ) # ((!\top1|Equal4~0_combout ) # (\top1|Equal17~0_combout )) ) )

	.dataa(!\top1|op[2]~0_combout ),
	.datab(gnd),
	.datac(!\top1|Equal4~0_combout ),
	.datad(!\top1|Equal17~0_combout ),
	.datae(gnd),
	.dataf(!\top1|op[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~38 .extended_lut = "off";
defparam \top1|Add0~38 .lut_mask = 64'hFAFFFAFFF0FFF0FF;
defparam \top1|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N57
cyclonev_lcell_comb \top1|op[0]~3 (
// Equation(s):
// \top1|op[0]~3_combout  = ( \top1|Equal4~0_combout  & ( \top1|op[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\top1|op[0]~2_combout ),
	.datae(gnd),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|op[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|op[0]~3 .extended_lut = "off";
defparam \top1|op[0]~3 .lut_mask = 64'h0000000000FF00FF;
defparam \top1|op[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N42
cyclonev_lcell_comb \top1|ir_q~3 (
// Equation(s):
// \top1|ir_q~3_combout  = ( \top1|mar_q [2] & ( \top1|rom|Equal0~1_combout  & ( (!\top1|mar_q [3] & (\top1|Equal4~1_combout  & ((!\top1|mar_q [1]) # (!\top1|mar_q [0])))) ) ) ) # ( !\top1|mar_q [2] & ( \top1|rom|Equal0~1_combout  & ( (\top1|Equal4~1_combout 
//  & ((!\top1|mar_q [1]) # (!\top1|mar_q [3]))) ) ) )

	.dataa(!\top1|mar_q [1]),
	.datab(!\top1|mar_q [0]),
	.datac(!\top1|mar_q [3]),
	.datad(!\top1|Equal4~1_combout ),
	.datae(!\top1|mar_q [2]),
	.dataf(!\top1|rom|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~3 .extended_lut = "off";
defparam \top1|ir_q~3 .lut_mask = 64'h0000000000FA00E0;
defparam \top1|ir_q~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N42
cyclonev_lcell_comb \top1|ir_q~4 (
// Equation(s):
// \top1|ir_q~4_combout  = ( \top1|ir_q~3_combout  & ( \KEY[1]~input_o  ) ) # ( !\top1|ir_q~3_combout  & ( (\KEY[1]~input_o  & (!\top1|Equal4~1_combout  & \top1|ir_q [0])) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\top1|Equal4~1_combout ),
	.datac(!\top1|ir_q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\top1|ir_q~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~4 .extended_lut = "off";
defparam \top1|ir_q~4 .lut_mask = 64'h0404040455555555;
defparam \top1|ir_q~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y13_N29
dffeas \top1|ir_q[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[0] .is_wysiwyg = "true";
defparam \top1|ir_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N14
dffeas \top1|ram|ram_rtl_0_bypass[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N5
dffeas \top1|ram|ram_rtl_0_bypass[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N40
dffeas \top1|ram|ram_rtl_0_bypass[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N20
dffeas \top1|ram|ram_rtl_0_bypass[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N33
cyclonev_lcell_comb \top1|Equal8~0 (
// Equation(s):
// \top1|Equal8~0_combout  = ( \top1|ir_q [12] & ( (\top1|ir_q [9] & (\top1|ir_q [11] & (\top1|ir_q [10] & !\top1|ir_q [8]))) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [11]),
	.datac(!\top1|ir_q [10]),
	.datad(!\top1|ir_q [8]),
	.datae(gnd),
	.dataf(!\top1|ir_q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal8~0 .extended_lut = "off";
defparam \top1|Equal8~0 .lut_mask = 64'h0000000001000100;
defparam \top1|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N0
cyclonev_lcell_comb \top1|Equal7~0 (
// Equation(s):
// \top1|Equal7~0_combout  = ( !\top1|ir_q [11] & ( (!\top1|ir_q [9] & (!\top1|ir_q [8] & (\top1|ir_q [12] & !\top1|ir_q [10]))) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [12]),
	.datad(!\top1|ir_q [10]),
	.datae(gnd),
	.dataf(!\top1|ir_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal7~0 .extended_lut = "off";
defparam \top1|Equal7~0 .lut_mask = 64'h0800080000000000;
defparam \top1|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N54
cyclonev_lcell_comb \top1|ir_q~5 (
// Equation(s):
// \top1|ir_q~5_combout  = ( \top1|mar_q [1] & ( \top1|rom|Equal0~1_combout  & ( (\top1|Equal4~1_combout  & ((!\top1|mar_q [3]) # ((!\top1|mar_q [2] & !\top1|mar_q [0])))) ) ) ) # ( !\top1|mar_q [1] & ( \top1|rom|Equal0~1_combout  & ( (\top1|Equal4~1_combout 
//  & ((!\top1|mar_q [2] & ((!\top1|mar_q [0]) # (\top1|mar_q [3]))) # (\top1|mar_q [2] & (!\top1|mar_q [3])))) ) ) )

	.dataa(!\top1|mar_q [2]),
	.datab(!\top1|Equal4~1_combout ),
	.datac(!\top1|mar_q [3]),
	.datad(!\top1|mar_q [0]),
	.datae(!\top1|mar_q [1]),
	.dataf(!\top1|rom|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~5 .extended_lut = "off";
defparam \top1|ir_q~5 .lut_mask = 64'h0000000032123230;
defparam \top1|ir_q~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N27
cyclonev_lcell_comb \top1|ir_q~6 (
// Equation(s):
// \top1|ir_q~6_combout  = ( \top1|Equal4~1_combout  & ( (\top1|ir_q~5_combout  & \KEY[1]~input_o ) ) ) # ( !\top1|Equal4~1_combout  & ( (\KEY[1]~input_o  & ((\top1|ir_q~5_combout ) # (\top1|ir_q [2]))) ) )

	.dataa(!\top1|ir_q [2]),
	.datab(gnd),
	.datac(!\top1|ir_q~5_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\top1|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~6 .extended_lut = "off";
defparam \top1|ir_q~6 .lut_mask = 64'h005F005F000F000F;
defparam \top1|ir_q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y13_N29
dffeas \top1|ir_q[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|ir_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[2] .is_wysiwyg = "true";
defparam \top1|ir_q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N39
cyclonev_lcell_comb \top1|rom|WideNor0~1 (
// Equation(s):
// \top1|rom|WideNor0~1_combout  = ( \top1|mar_q [2] & ( (!\top1|mar_q [1] & (\top1|rom|Equal0~1_combout  & (!\top1|mar_q [3] & !\top1|mar_q [0]))) ) ) # ( !\top1|mar_q [2] & ( (\top1|mar_q [1] & (\top1|rom|Equal0~1_combout  & (!\top1|mar_q [3] & 
// !\top1|mar_q [0]))) ) )

	.dataa(!\top1|mar_q [1]),
	.datab(!\top1|rom|Equal0~1_combout ),
	.datac(!\top1|mar_q [3]),
	.datad(!\top1|mar_q [0]),
	.datae(gnd),
	.dataf(!\top1|mar_q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|WideNor0~1 .extended_lut = "off";
defparam \top1|rom|WideNor0~1 .lut_mask = 64'h1000100020002000;
defparam \top1|rom|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N12
cyclonev_lcell_comb \top1|ir_q~7 (
// Equation(s):
// \top1|ir_q~7_combout  = ( \top1|ir_q [5] & ( (\KEY[1]~input_o  & ((!\top1|Equal4~1_combout ) # ((\top1|ir_q~5_combout  & !\top1|rom|WideNor0~1_combout )))) ) ) # ( !\top1|ir_q [5] & ( (\top1|ir_q~5_combout  & (\KEY[1]~input_o  & 
// !\top1|rom|WideNor0~1_combout )) ) )

	.dataa(!\top1|ir_q~5_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\top1|rom|WideNor0~1_combout ),
	.datad(!\top1|Equal4~1_combout ),
	.datae(gnd),
	.dataf(!\top1|ir_q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ir_q~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ir_q~7 .extended_lut = "off";
defparam \top1|ir_q~7 .lut_mask = 64'h1010101033103310;
defparam \top1|ir_q~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N11
dffeas \top1|ir_q[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[5] .is_wysiwyg = "true";
defparam \top1|ir_q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N36
cyclonev_lcell_comb \top1|rom|WideNor0~2 (
// Equation(s):
// \top1|rom|WideNor0~2_combout  = ( \top1|mar_q [2] & ( !\top1|mar_q [4] & ( (!\top1|mar_q [3] & (\top1|rom|Equal0~0_combout  & ((\top1|mar_q [1]) # (\top1|mar_q [0])))) ) ) ) # ( !\top1|mar_q [2] & ( !\top1|mar_q [4] & ( (\top1|rom|Equal0~0_combout  & 
// ((!\top1|mar_q [0] & (!\top1|mar_q [1] $ (\top1|mar_q [3]))) # (\top1|mar_q [0] & (\top1|mar_q [1] & !\top1|mar_q [3])))) ) ) )

	.dataa(!\top1|mar_q [0]),
	.datab(!\top1|mar_q [1]),
	.datac(!\top1|mar_q [3]),
	.datad(!\top1|rom|Equal0~0_combout ),
	.datae(!\top1|mar_q [2]),
	.dataf(!\top1|mar_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|WideNor0~2 .extended_lut = "off";
defparam \top1|rom|WideNor0~2 .lut_mask = 64'h0092007000000000;
defparam \top1|rom|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N38
dffeas \top1|ir_q[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|rom|WideNor0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|ir_q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[7] .is_wysiwyg = "true";
defparam \top1|ir_q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N24
cyclonev_lcell_comb \top1|Equal17~1 (
// Equation(s):
// \top1|Equal17~1_combout  = ( !\top1|ir_q [11] & ( (!\top1|ir_q [2] & (!\top1|ir_q [5] & (\top1|Equal17~0_combout  & !\top1|ir_q [7]))) ) )

	.dataa(!\top1|ir_q [2]),
	.datab(!\top1|ir_q [5]),
	.datac(!\top1|Equal17~0_combout ),
	.datad(!\top1|ir_q [7]),
	.datae(gnd),
	.dataf(!\top1|ir_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal17~1 .extended_lut = "off";
defparam \top1|Equal17~1 .lut_mask = 64'h0800080000000000;
defparam \top1|Equal17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N18
cyclonev_lcell_comb \top1|ram_en~1 (
// Equation(s):
// \top1|ram_en~1_combout  = ( !\top1|ir_q [10] & ( \top1|ir_q [11] & ( (!\top1|ir_q [9] & (\top1|ir_q [8] & !\top1|ir_q [12])) ) ) ) # ( !\top1|ir_q [10] & ( !\top1|ir_q [11] & ( (!\top1|ir_q [12] & ((!\top1|ir_q [9] & ((!\top1|ir_q [8]) # 
// (!\top1|Equal17~1_combout ))) # (\top1|ir_q [9] & (\top1|ir_q [8])))) ) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|Equal17~1_combout ),
	.datad(!\top1|ir_q [12]),
	.datae(!\top1|ir_q [10]),
	.dataf(!\top1|ir_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ram_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ram_en~1 .extended_lut = "off";
defparam \top1|ram_en~1 .lut_mask = 64'hB900000022000000;
defparam \top1|ram_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N42
cyclonev_lcell_comb \top1|ram_en~0 (
// Equation(s):
// \top1|ram_en~0_combout  = ( \top1|ir_q [7] & ( \top1|ir_q [11] & ( (!\top1|ir_q [12] & ((!\top1|ir_q [8] & ((!\top1|ir_q [10]))) # (\top1|ir_q [8] & (\top1|ir_q [9])))) ) ) ) # ( \top1|ir_q [7] & ( !\top1|ir_q [11] & ( (!\top1|ir_q [12] & (((!\top1|ir_q 
// [8] & \top1|ir_q [9])) # (\top1|ir_q [10]))) ) ) )

	.dataa(!\top1|ir_q [12]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [9]),
	.datad(!\top1|ir_q [10]),
	.datae(!\top1|ir_q [7]),
	.dataf(!\top1|ir_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ram_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ram_en~0 .extended_lut = "off";
defparam \top1|ram_en~0 .lut_mask = 64'h000008AA00008A02;
defparam \top1|ram_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N36
cyclonev_lcell_comb \top1|ram_en~2 (
// Equation(s):
// \top1|ram_en~2_combout  = ( \top1|Equal4~0_combout  & ( (!\top1|Equal8~0_combout  & (!\top1|Equal7~0_combout  & ((\top1|ram_en~0_combout ) # (\top1|ram_en~1_combout )))) ) )

	.dataa(!\top1|Equal8~0_combout ),
	.datab(!\top1|Equal7~0_combout ),
	.datac(!\top1|ram_en~1_combout ),
	.datad(!\top1|ram_en~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ram_en~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ram_en~2 .extended_lut = "off";
defparam \top1|ram_en~2 .lut_mask = 64'h0000000008880888;
defparam \top1|ram_en~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y13_N10
dffeas \top1|ram|ram_rtl_0_bypass[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ram_en~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N18
cyclonev_lcell_comb \top1|ram|ram~0 (
// Equation(s):
// \top1|ram|ram~0_combout  = ( \top1|ram|ram_rtl_0_bypass [2] & ( \top1|ram|ram_rtl_0_bypass [0] & ( (\top1|ram|ram_rtl_0_bypass [1] & (!\top1|ram|ram_rtl_0_bypass [3] $ (\top1|ram|ram_rtl_0_bypass [4]))) ) ) ) # ( !\top1|ram|ram_rtl_0_bypass [2] & ( 
// \top1|ram|ram_rtl_0_bypass [0] & ( (!\top1|ram|ram_rtl_0_bypass [1] & (!\top1|ram|ram_rtl_0_bypass [3] $ (\top1|ram|ram_rtl_0_bypass [4]))) ) ) )

	.dataa(gnd),
	.datab(!\top1|ram|ram_rtl_0_bypass [1]),
	.datac(!\top1|ram|ram_rtl_0_bypass [3]),
	.datad(!\top1|ram|ram_rtl_0_bypass [4]),
	.datae(!\top1|ram|ram_rtl_0_bypass [2]),
	.dataf(!\top1|ram|ram_rtl_0_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ram|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ram|ram~0 .extended_lut = "off";
defparam \top1|ram|ram~0 .lut_mask = 64'h00000000C00C3003;
defparam \top1|ram|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N3
cyclonev_lcell_comb \top1|sel_alu~0 (
// Equation(s):
// \top1|sel_alu~0_combout  = ( \top1|ir_q [11] & ( (!\top1|ir_q [12] & ((!\top1|ir_q [10]) # ((\top1|ir_q [9] & \top1|ir_q [8])))) ) ) # ( !\top1|ir_q [11] & ( (!\top1|ir_q [12] & ((\top1|ir_q [10]) # (\top1|ir_q [9]))) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [10]),
	.datad(!\top1|ir_q [12]),
	.datae(gnd),
	.dataf(!\top1|ir_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|sel_alu~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|sel_alu~0 .extended_lut = "off";
defparam \top1|sel_alu~0 .lut_mask = 64'h5F005F00F100F100;
defparam \top1|sel_alu~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N3
cyclonev_lcell_comb \top1|sel_alu~1 (
// Equation(s):
// \top1|sel_alu~1_combout  = ( \top1|Equal4~0_combout  & ( (\top1|sel_alu~0_combout  & !\top1|Equal7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|sel_alu~0_combout ),
	.datad(!\top1|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|sel_alu~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|sel_alu~1 .extended_lut = "off";
defparam \top1|sel_alu~1 .lut_mask = 64'h000000000F000F00;
defparam \top1|sel_alu~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N9
cyclonev_lcell_comb \top1|Mux7~2 (
// Equation(s):
// \top1|Mux7~2_combout  = (!\top1|Mux6~0_combout  & !\top1|Mux6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|Mux6~0_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux7~2 .extended_lut = "off";
defparam \top1|Mux7~2 .lut_mask = 64'hF000F000F000F000;
defparam \top1|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N6
cyclonev_lcell_comb \top1|sel_bus~0 (
// Equation(s):
// \top1|sel_bus~0_combout  = ( !\top1|ir_q [10] & ( \top1|Equal4~0_combout  & ( (!\top1|ir_q [12] & (!\top1|ir_q [8] & (!\top1|ir_q [9] & !\top1|ir_q [11]))) ) ) )

	.dataa(!\top1|ir_q [12]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [9]),
	.datad(!\top1|ir_q [11]),
	.datae(!\top1|ir_q [10]),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|sel_bus~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|sel_bus~0 .extended_lut = "off";
defparam \top1|sel_bus~0 .lut_mask = 64'h0000000080000000;
defparam \top1|sel_bus~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N3
cyclonev_lcell_comb \top1|databus[1]~1 (
// Equation(s):
// \top1|databus[1]~1_combout  = ( \top1|w_q [1] & ( (((\top1|Mux7~2_combout  & \top1|Add0~5_sumout )) # (\top1|Mux6~4_combout )) # (\top1|sel_bus~0_combout ) ) ) # ( !\top1|w_q [1] & ( (!\top1|sel_bus~0_combout  & (((\top1|Mux7~2_combout  & 
// \top1|Add0~5_sumout )) # (\top1|Mux6~4_combout ))) ) )

	.dataa(!\top1|Mux7~2_combout ),
	.datab(!\top1|sel_bus~0_combout ),
	.datac(!\top1|Add0~5_sumout ),
	.datad(!\top1|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\top1|w_q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[1]~1 .extended_lut = "off";
defparam \top1|databus[1]~1 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \top1|databus[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N5
dffeas \top1|ram|ram_rtl_0_bypass[16] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y13_N53
dffeas \top1|ram|ram_rtl_0_bypass[11] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y13_N17
dffeas \top1|ram|ram_rtl_0_bypass[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y13_N29
dffeas \top1|ram|ram_rtl_0_bypass[12] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y13_N8
dffeas \top1|ram|ram_rtl_0_bypass[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|ir_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N27
cyclonev_lcell_comb \top1|ram|ram~1 (
// Equation(s):
// \top1|ram|ram~1_combout  = ( \top1|ram|ram_rtl_0_bypass [5] & ( (\top1|ram|ram_rtl_0_bypass [6] & (!\top1|ram|ram_rtl_0_bypass [11] $ (\top1|ram|ram_rtl_0_bypass [12]))) ) ) # ( !\top1|ram|ram_rtl_0_bypass [5] & ( (!\top1|ram|ram_rtl_0_bypass [6] & 
// (!\top1|ram|ram_rtl_0_bypass [11] $ (\top1|ram|ram_rtl_0_bypass [12]))) ) )

	.dataa(!\top1|ram|ram_rtl_0_bypass [11]),
	.datab(gnd),
	.datac(!\top1|ram|ram_rtl_0_bypass [6]),
	.datad(!\top1|ram|ram_rtl_0_bypass [12]),
	.datae(gnd),
	.dataf(!\top1|ram|ram_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|ram|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|ram|ram~1 .extended_lut = "off";
defparam \top1|ram|ram~1 .lut_mask = 64'hA050A0500A050A05;
defparam \top1|ram|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N21
cyclonev_lcell_comb \top1|op[2]~1 (
// Equation(s):
// \top1|op[2]~1_combout  = ( \top1|Equal4~0_combout  & ( \top1|op[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|op[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|op[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|op[2]~1 .extended_lut = "off";
defparam \top1|op[2]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \top1|op[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N23
dffeas \top1|ram|ram_rtl_0_bypass[17] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N8
dffeas \top1|ram|ram_rtl_0_bypass[19] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N11
dffeas \top1|ram|ram_rtl_0_bypass[20] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\top1|ram_en~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~inputCLKENA0_outclk ),
	.clk1(\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\top1|ram_en~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\top1|databus[7]~7_combout ,\top1|databus[6]~6_combout ,\top1|databus[5]~5_combout ,\top1|databus[4]~4_combout ,\top1|databus[3]~3_combout ,
\top1|databus[2]~2_combout ,\top1|databus[1]~1_combout ,\top1|databus[0]~0_combout }),
	.portaaddr({\top1|ir_q [5],\~GND~combout ,\~GND~combout ,\top1|ir_q [2],\top1|ir_q [1],\top1|ir_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\top1|ir_q~7_combout ,\~GND~combout ,\~GND~combout ,\top1|ir_q~6_combout ,\top1|ir_q~2_combout ,\top1|ir_q~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\top1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "top:top1|single_port_ram_128x8:ram|altsyncram:ram_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \top1|ram|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X2_Y13_N20
dffeas \top1|ram|ram_rtl_0_bypass[22] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N12
cyclonev_lcell_comb \top1|mux1_out[7]~11 (
// Equation(s):
// \top1|mux1_out[7]~11_combout  = ( \top1|sel_alu~1_combout  & ( \top1|ram|ram_rtl_0_bypass [22] & ( ((\top1|ram|ram~0_combout  & \top1|ram|ram~1_combout )) # (\top1|ram|ram_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\top1|sel_alu~1_combout  & ( 
// \top1|ram|ram_rtl_0_bypass [22] & ( \top1|ir_q [7] ) ) ) # ( \top1|sel_alu~1_combout  & ( !\top1|ram|ram_rtl_0_bypass [22] & ( (\top1|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((!\top1|ram|ram~0_combout ) # (!\top1|ram|ram~1_combout ))) ) ) ) # ( 
// !\top1|sel_alu~1_combout  & ( !\top1|ram|ram_rtl_0_bypass [22] & ( \top1|ir_q [7] ) ) )

	.dataa(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\top1|ram|ram~0_combout ),
	.datac(!\top1|ram|ram~1_combout ),
	.datad(!\top1|ir_q [7]),
	.datae(!\top1|sel_alu~1_combout ),
	.dataf(!\top1|ram|ram_rtl_0_bypass [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[7]~11 .extended_lut = "off";
defparam \top1|mux1_out[7]~11 .lut_mask = 64'h00FF545400FF5757;
defparam \top1|mux1_out[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N15
cyclonev_lcell_comb \top1|op[3]~4 (
// Equation(s):
// \top1|op[3]~4_combout  = ( \top1|Equal4~0_combout  & ( \top1|Equal17~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|Equal17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|op[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|op[3]~4 .extended_lut = "off";
defparam \top1|op[3]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \top1|op[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N45
cyclonev_lcell_comb \top1|mux1_out[7]~12 (
// Equation(s):
// \top1|mux1_out[7]~12_combout  = ( \top1|ram|ram_rtl_0_bypass [22] & ( ((\top1|ram|ram~0_combout  & \top1|ram|ram~1_combout )) # (\top1|ram|ram_rtl_0|auto_generated|ram_block1a7 ) ) ) # ( !\top1|ram|ram_rtl_0_bypass [22] & ( 
// (\top1|ram|ram_rtl_0|auto_generated|ram_block1a7  & ((!\top1|ram|ram~0_combout ) # (!\top1|ram|ram~1_combout ))) ) )

	.dataa(!\top1|ram|ram~0_combout ),
	.datab(!\top1|ram|ram~1_combout ),
	.datac(gnd),
	.datad(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\top1|ram|ram_rtl_0_bypass [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[7]~12 .extended_lut = "off";
defparam \top1|mux1_out[7]~12 .lut_mask = 64'h00EE00EE11FF11FF;
defparam \top1|mux1_out[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N54
cyclonev_lcell_comb \top1|Mux0~0 (
// Equation(s):
// \top1|Mux0~0_combout  = ( \top1|mux1_out[7]~12_combout  & ( \top1|op[0]~3_combout  & ( (((\top1|w_q [7] & !\top1|op[2]~1_combout )) # (\top1|sel_alu~1_combout )) # (\top1|ir_q [7]) ) ) ) # ( !\top1|mux1_out[7]~12_combout  & ( \top1|op[0]~3_combout  & ( 
// (!\top1|ir_q [7] & (\top1|w_q [7] & ((!\top1|op[2]~1_combout )))) # (\top1|ir_q [7] & ((!\top1|sel_alu~1_combout ) # ((\top1|w_q [7] & !\top1|op[2]~1_combout )))) ) ) ) # ( \top1|mux1_out[7]~12_combout  & ( !\top1|op[0]~3_combout  & ( (!\top1|w_q [7] & 
// (\top1|op[2]~1_combout  & ((\top1|sel_alu~1_combout ) # (\top1|ir_q [7])))) # (\top1|w_q [7] & (!\top1|op[2]~1_combout  $ (((!\top1|ir_q [7] & !\top1|sel_alu~1_combout ))))) ) ) ) # ( !\top1|mux1_out[7]~12_combout  & ( !\top1|op[0]~3_combout  & ( 
// (!\top1|w_q [7] & (\top1|ir_q [7] & (!\top1|sel_alu~1_combout  & \top1|op[2]~1_combout ))) # (\top1|w_q [7] & (!\top1|op[2]~1_combout  $ (((!\top1|ir_q [7]) # (\top1|sel_alu~1_combout ))))) ) ) )

	.dataa(!\top1|ir_q [7]),
	.datab(!\top1|w_q [7]),
	.datac(!\top1|sel_alu~1_combout ),
	.datad(!\top1|op[2]~1_combout ),
	.datae(!\top1|mux1_out[7]~12_combout ),
	.dataf(!\top1|op[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux0~0 .extended_lut = "off";
defparam \top1|Mux0~0 .lut_mask = 64'h1063136C73507F5F;
defparam \top1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N30
cyclonev_lcell_comb \top1|Mux0~1 (
// Equation(s):
// \top1|Mux0~1_combout  = ( \top1|Mux0~0_combout  & ( (!\top1|Mux6~0_combout  & ((\top1|Mux6~1_combout ))) # (\top1|Mux6~0_combout  & (!\top1|mux1_out[7]~11_combout  & !\top1|Mux6~1_combout )) ) ) # ( !\top1|Mux0~0_combout  & ( 
// (!\top1|mux1_out[7]~11_combout  & (\top1|Mux6~0_combout  & !\top1|Mux6~1_combout )) ) )

	.dataa(gnd),
	.datab(!\top1|mux1_out[7]~11_combout ),
	.datac(!\top1|Mux6~0_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux0~1 .extended_lut = "off";
defparam \top1|Mux0~1 .lut_mask = 64'h0C000C000CF00CF0;
defparam \top1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N6
cyclonev_lcell_comb \top1|Mux0~2 (
// Equation(s):
// \top1|Mux0~2_combout  = ( \top1|Mux7~2_combout  & ( (\top1|Mux0~1_combout ) # (\top1|Add0~29_sumout ) ) ) # ( !\top1|Mux7~2_combout  & ( \top1|Mux0~1_combout  ) )

	.dataa(!\top1|Add0~29_sumout ),
	.datab(!\top1|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\top1|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux0~2 .extended_lut = "off";
defparam \top1|Mux0~2 .lut_mask = 64'h3333333377777777;
defparam \top1|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N30
cyclonev_lcell_comb \top1|w_q[0]~0 (
// Equation(s):
// \top1|w_q[0]~0_combout  = ( \top1|ir_q [8] & ( (!\top1|ir_q [11] & (((!\top1|ir_q [12] & \top1|ir_q [10])))) # (\top1|ir_q [11] & ((!\top1|ir_q [9] & (\top1|ir_q [12] & !\top1|ir_q [10])) # (\top1|ir_q [9] & (!\top1|ir_q [12])))) ) ) # ( !\top1|ir_q [8] & 
// ( (!\top1|ir_q [9] & (!\top1|ir_q [11] $ (((!\top1|ir_q [10]) # (\top1|ir_q [12]))))) # (\top1|ir_q [9] & ((!\top1|ir_q [11] & (!\top1|ir_q [12])) # (\top1|ir_q [11] & ((!\top1|ir_q [10]))))) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [11]),
	.datac(!\top1|ir_q [12]),
	.datad(!\top1|ir_q [10]),
	.datae(gnd),
	.dataf(!\top1|ir_q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|w_q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|w_q[0]~0 .extended_lut = "off";
defparam \top1|w_q[0]~0 .lut_mask = 64'h73C273C212D012D0;
defparam \top1|w_q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N39
cyclonev_lcell_comb \top1|w_q[0]~1 (
// Equation(s):
// \top1|w_q[0]~1_combout  = (!\top1|Equal8~0_combout  & !\top1|Equal7~0_combout )

	.dataa(!\top1|Equal8~0_combout ),
	.datab(!\top1|Equal7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|w_q[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|w_q[0]~1 .extended_lut = "off";
defparam \top1|w_q[0]~1 .lut_mask = 64'h8888888888888888;
defparam \top1|w_q[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N12
cyclonev_lcell_comb \top1|w_q[0]~2 (
// Equation(s):
// \top1|w_q[0]~2_combout  = ( \top1|ram_en~0_combout  & ( \top1|Equal4~0_combout  & ( (!\KEY[1]~input_o ) # (!\top1|w_q[0]~1_combout ) ) ) ) # ( !\top1|ram_en~0_combout  & ( \top1|Equal4~0_combout  & ( (!\KEY[1]~input_o ) # (((!\top1|w_q[0]~1_combout ) # 
// (\top1|Equal17~1_combout )) # (\top1|w_q[0]~0_combout )) ) ) ) # ( \top1|ram_en~0_combout  & ( !\top1|Equal4~0_combout  & ( !\KEY[1]~input_o  ) ) ) # ( !\top1|ram_en~0_combout  & ( !\top1|Equal4~0_combout  & ( !\KEY[1]~input_o  ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\top1|w_q[0]~0_combout ),
	.datac(!\top1|Equal17~1_combout ),
	.datad(!\top1|w_q[0]~1_combout ),
	.datae(!\top1|ram_en~0_combout ),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|w_q[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|w_q[0]~2 .extended_lut = "off";
defparam \top1|w_q[0]~2 .lut_mask = 64'hAAAAAAAAFFBFFFAA;
defparam \top1|w_q[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y13_N8
dffeas \top1|w_q[7] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[7] .is_wysiwyg = "true";
defparam \top1|w_q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N48
cyclonev_lcell_comb \top1|Add0~42 (
// Equation(s):
// \top1|Add0~42_combout  = ( \top1|mux1_out[7]~12_combout  & ( \top1|w_q [7] & ( ((\top1|op[2]~1_combout  & ((\top1|sel_alu~1_combout ) # (\top1|ir_q [7])))) # (\top1|Add0~38_combout ) ) ) ) # ( !\top1|mux1_out[7]~12_combout  & ( \top1|w_q [7] & ( 
// ((\top1|ir_q [7] & (!\top1|sel_alu~1_combout  & \top1|op[2]~1_combout ))) # (\top1|Add0~38_combout ) ) ) ) # ( \top1|mux1_out[7]~12_combout  & ( !\top1|w_q [7] & ( (!\top1|Add0~38_combout  & (((!\top1|op[2]~1_combout ) # (\top1|sel_alu~1_combout )) # 
// (\top1|ir_q [7]))) ) ) ) # ( !\top1|mux1_out[7]~12_combout  & ( !\top1|w_q [7] & ( (!\top1|Add0~38_combout  & ((!\top1|op[2]~1_combout ) # ((\top1|ir_q [7] & !\top1|sel_alu~1_combout )))) ) ) )

	.dataa(!\top1|ir_q [7]),
	.datab(!\top1|sel_alu~1_combout ),
	.datac(!\top1|Add0~38_combout ),
	.datad(!\top1|op[2]~1_combout ),
	.datae(!\top1|mux1_out[7]~12_combout ),
	.dataf(!\top1|w_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~42 .extended_lut = "off";
defparam \top1|Add0~42 .lut_mask = 64'hF040F0700F4F0F7F;
defparam \top1|Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N0
cyclonev_lcell_comb \top1|Add0~41 (
// Equation(s):
// \top1|Add0~41_combout  = ( \top1|Add0~38_combout  & ( \top1|w_q [6] ) ) # ( !\top1|Add0~38_combout  & ( (!\top1|op[2]~1_combout  & (((!\top1|w_q [6])))) # (\top1|op[2]~1_combout  & (\top1|mux1_out[6]~10_combout  & ((\top1|sel_alu~1_combout )))) ) )

	.dataa(!\top1|mux1_out[6]~10_combout ),
	.datab(!\top1|w_q [6]),
	.datac(!\top1|op[2]~1_combout ),
	.datad(!\top1|sel_alu~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~41 .extended_lut = "off";
defparam \top1|Add0~41 .lut_mask = 64'hC0C5C0C533333333;
defparam \top1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N0
cyclonev_lcell_comb \top1|Mux4~0 (
// Equation(s):
// \top1|Mux4~0_combout  = ( \top1|op[0]~2_combout  & ( \top1|Equal4~0_combout  & ( (!\top1|mux1_out[3]~6_combout  & (\top1|w_q [3] & ((!\top1|op[2]~0_combout )))) # (\top1|mux1_out[3]~6_combout  & (((\top1|w_q [3] & !\top1|op[2]~0_combout )) # 
// (\top1|sel_alu~1_combout ))) ) ) ) # ( !\top1|op[0]~2_combout  & ( \top1|Equal4~0_combout  & ( (!\top1|w_q [3] & (\top1|mux1_out[3]~6_combout  & (\top1|sel_alu~1_combout  & \top1|op[2]~0_combout ))) # (\top1|w_q [3] & (!\top1|op[2]~0_combout  $ 
// (((!\top1|mux1_out[3]~6_combout ) # (!\top1|sel_alu~1_combout ))))) ) ) ) # ( \top1|op[0]~2_combout  & ( !\top1|Equal4~0_combout  & ( (\top1|mux1_out[3]~6_combout  & (\top1|w_q [3] & \top1|sel_alu~1_combout )) ) ) ) # ( !\top1|op[0]~2_combout  & ( 
// !\top1|Equal4~0_combout  & ( (\top1|mux1_out[3]~6_combout  & (\top1|w_q [3] & \top1|sel_alu~1_combout )) ) ) )

	.dataa(!\top1|mux1_out[3]~6_combout ),
	.datab(!\top1|w_q [3]),
	.datac(!\top1|sel_alu~1_combout ),
	.datad(!\top1|op[2]~0_combout ),
	.datae(!\top1|op[0]~2_combout ),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux4~0 .extended_lut = "off";
defparam \top1|Mux4~0 .lut_mask = 64'h0101010101363705;
defparam \top1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N30
cyclonev_lcell_comb \top1|Mux4~1 (
// Equation(s):
// \top1|Mux4~1_combout  = ( \top1|Mux4~0_combout  & ( \top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & ((!\top1|mux1_out[3]~6_combout ) # (!\top1|sel_alu~1_combout ))) ) ) ) # ( !\top1|Mux4~0_combout  & ( \top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  
// & ((!\top1|mux1_out[3]~6_combout ) # (!\top1|sel_alu~1_combout ))) ) ) ) # ( \top1|Mux4~0_combout  & ( !\top1|Mux6~0_combout  & ( (\top1|Mux6~1_combout ) # (\top1|Add0~13_sumout ) ) ) ) # ( !\top1|Mux4~0_combout  & ( !\top1|Mux6~0_combout  & ( 
// (\top1|Add0~13_sumout  & !\top1|Mux6~1_combout ) ) ) )

	.dataa(!\top1|mux1_out[3]~6_combout ),
	.datab(!\top1|Add0~13_sumout ),
	.datac(!\top1|sel_alu~1_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(!\top1|Mux4~0_combout ),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux4~1 .extended_lut = "off";
defparam \top1|Mux4~1 .lut_mask = 64'h330033FFFA00FA00;
defparam \top1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N32
dffeas \top1|w_q[3] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[3] .is_wysiwyg = "true";
defparam \top1|w_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N21
cyclonev_lcell_comb \top1|Add0~39 (
// Equation(s):
// \top1|Add0~39_combout  = ( \top1|op[0]~2_combout  & ( (!\top1|Equal17~0_combout  & ((!\top1|w_q [3] & ((\top1|Equal4~0_combout ))) # (\top1|w_q [3] & ((!\top1|Equal4~0_combout ) # (\top1|op[2]~0_combout ))))) # (\top1|Equal17~0_combout  & (((\top1|w_q 
// [3])))) ) ) # ( !\top1|op[0]~2_combout  & ( (\top1|w_q [3] & ((!\top1|op[2]~0_combout ) # ((!\top1|Equal4~0_combout ) # (\top1|Equal17~0_combout )))) ) )

	.dataa(!\top1|op[2]~0_combout ),
	.datab(!\top1|Equal17~0_combout ),
	.datac(!\top1|w_q [3]),
	.datad(!\top1|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\top1|op[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~39 .extended_lut = "off";
defparam \top1|Add0~39 .lut_mask = 64'h0F0B0F0B0FC70FC7;
defparam \top1|Add0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N3
cyclonev_lcell_comb \top1|mux1_out[2]~5 (
// Equation(s):
// \top1|mux1_out[2]~5_combout  = ( \top1|ram|ram~0_combout  & ( (!\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0|auto_generated|ram_block1a2 )) # (\top1|ram|ram~1_combout  & ((\top1|ram|ram_rtl_0_bypass [17]))) ) ) # ( !\top1|ram|ram~0_combout  & ( 
// \top1|ram|ram_rtl_0|auto_generated|ram_block1a2  ) )

	.dataa(gnd),
	.datab(!\top1|ram|ram~1_combout ),
	.datac(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\top1|ram|ram_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\top1|ram|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[2]~5 .extended_lut = "off";
defparam \top1|mux1_out[2]~5 .lut_mask = 64'h0F0F0F0F0C3F0C3F;
defparam \top1|mux1_out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N54
cyclonev_lcell_comb \top1|Mux5~0 (
// Equation(s):
// \top1|Mux5~0_combout  = ( \top1|op[2]~1_combout  & ( \top1|op[0]~3_combout  & ( (!\top1|sel_alu~1_combout  & (\top1|ir_q [2])) # (\top1|sel_alu~1_combout  & ((\top1|mux1_out[2]~5_combout ))) ) ) ) # ( !\top1|op[2]~1_combout  & ( \top1|op[0]~3_combout  & ( 
// ((!\top1|sel_alu~1_combout  & (\top1|ir_q [2])) # (\top1|sel_alu~1_combout  & ((\top1|mux1_out[2]~5_combout )))) # (\top1|w_q [2]) ) ) ) # ( \top1|op[2]~1_combout  & ( !\top1|op[0]~3_combout  & ( !\top1|w_q [2] $ (((!\top1|sel_alu~1_combout  & 
// (!\top1|ir_q [2])) # (\top1|sel_alu~1_combout  & ((!\top1|mux1_out[2]~5_combout ))))) ) ) ) # ( !\top1|op[2]~1_combout  & ( !\top1|op[0]~3_combout  & ( (\top1|w_q [2] & ((!\top1|sel_alu~1_combout  & (\top1|ir_q [2])) # (\top1|sel_alu~1_combout  & 
// ((\top1|mux1_out[2]~5_combout ))))) ) ) )

	.dataa(!\top1|ir_q [2]),
	.datab(!\top1|w_q [2]),
	.datac(!\top1|mux1_out[2]~5_combout ),
	.datad(!\top1|sel_alu~1_combout ),
	.datae(!\top1|op[2]~1_combout ),
	.dataf(!\top1|op[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux5~0 .extended_lut = "off";
defparam \top1|Mux5~0 .lut_mask = 64'h1103663C773F550F;
defparam \top1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N15
cyclonev_lcell_comb \top1|Mux5~1 (
// Equation(s):
// \top1|Mux5~1_combout  = ( \top1|Add0~9_sumout  & ( (!\top1|Mux6~1_combout  & ((!\top1|mux1_out[2]~4_combout ) # ((!\top1|Mux6~0_combout )))) # (\top1|Mux6~1_combout  & (((!\top1|Mux6~0_combout  & \top1|Mux5~0_combout )))) ) ) # ( !\top1|Add0~9_sumout  & ( 
// (!\top1|Mux6~1_combout  & (!\top1|mux1_out[2]~4_combout  & (\top1|Mux6~0_combout ))) # (\top1|Mux6~1_combout  & (((!\top1|Mux6~0_combout  & \top1|Mux5~0_combout )))) ) )

	.dataa(!\top1|Mux6~1_combout ),
	.datab(!\top1|mux1_out[2]~4_combout ),
	.datac(!\top1|Mux6~0_combout ),
	.datad(!\top1|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux5~1 .extended_lut = "off";
defparam \top1|Mux5~1 .lut_mask = 64'h08580858A8F8A8F8;
defparam \top1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N17
dffeas \top1|w_q[2] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[2] .is_wysiwyg = "true";
defparam \top1|w_q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y13_N2
dffeas \top1|ram|ram_rtl_0_bypass[15] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N24
cyclonev_lcell_comb \top1|mux1_out[0]~0 (
// Equation(s):
// \top1|mux1_out[0]~0_combout  = ( \top1|ir_q [0] & ( \top1|ram|ram~1_combout  & ( (!\top1|sel_alu~1_combout ) # ((!\top1|ram|ram~0_combout  & (\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\top1|ram|ram~0_combout  & 
// ((\top1|ram|ram_rtl_0_bypass [15])))) ) ) ) # ( !\top1|ir_q [0] & ( \top1|ram|ram~1_combout  & ( (\top1|sel_alu~1_combout  & ((!\top1|ram|ram~0_combout  & (\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\top1|ram|ram~0_combout  & 
// ((\top1|ram|ram_rtl_0_bypass [15]))))) ) ) ) # ( \top1|ir_q [0] & ( !\top1|ram|ram~1_combout  & ( (!\top1|sel_alu~1_combout ) # (\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\top1|ir_q [0] & ( !\top1|ram|ram~1_combout  & ( 
// (\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & \top1|sel_alu~1_combout ) ) ) )

	.dataa(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\top1|sel_alu~1_combout ),
	.datac(!\top1|ram|ram~0_combout ),
	.datad(!\top1|ram|ram_rtl_0_bypass [15]),
	.datae(!\top1|ir_q [0]),
	.dataf(!\top1|ram|ram~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[0]~0 .extended_lut = "off";
defparam \top1|mux1_out[0]~0 .lut_mask = 64'h1111DDDD1013DCDF;
defparam \top1|mux1_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N18
cyclonev_lcell_comb \top1|Add0~32 (
// Equation(s):
// \top1|Add0~32_combout  = ( \top1|op[0]~2_combout  & ( !\top1|w_q [0] $ (((!\top1|Equal17~0_combout  & \top1|Equal4~0_combout ))) ) ) # ( !\top1|op[0]~2_combout  & ( !\top1|w_q [0] $ (((\top1|op[2]~0_combout  & (!\top1|Equal17~0_combout  & 
// \top1|Equal4~0_combout )))) ) )

	.dataa(!\top1|op[2]~0_combout ),
	.datab(!\top1|Equal17~0_combout ),
	.datac(!\top1|w_q [0]),
	.datad(!\top1|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\top1|op[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~32 .extended_lut = "off";
defparam \top1|Add0~32 .lut_mask = 64'hF0B4F0B4F03CF03C;
defparam \top1|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N54
cyclonev_lcell_comb \top1|Add0~43 (
// Equation(s):
// \top1|Add0~43_combout  = ( \top1|ir_q [10] & ( \top1|Equal4~0_combout  & ( (\top1|ir_q [12] & (!\top1|ir_q [8] & (!\top1|ir_q [9] & \top1|ir_q [11]))) ) ) ) # ( !\top1|ir_q [10] & ( \top1|Equal4~0_combout  & ( (!\top1|ir_q [12] & ((!\top1|ir_q [8] & 
// (\top1|ir_q [9] & !\top1|ir_q [11])) # (\top1|ir_q [8] & (!\top1|ir_q [9] & \top1|ir_q [11])))) ) ) )

	.dataa(!\top1|ir_q [12]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [9]),
	.datad(!\top1|ir_q [11]),
	.datae(!\top1|ir_q [10]),
	.dataf(!\top1|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~43 .extended_lut = "off";
defparam \top1|Add0~43 .lut_mask = 64'h0000000008200040;
defparam \top1|Add0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N30
cyclonev_lcell_comb \top1|Add0~35 (
// Equation(s):
// \top1|Add0~35_cout  = CARRY(( \top1|Add0~43_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|Add0~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\top1|Add0~35_cout ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~35 .extended_lut = "off";
defparam \top1|Add0~35 .lut_mask = 64'h0000000000000F0F;
defparam \top1|Add0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N33
cyclonev_lcell_comb \top1|Add0~1 (
// Equation(s):
// \top1|Add0~1_sumout  = SUM(( \top1|mux1_out[0]~0_combout  ) + ( (!\top1|Add0~32_combout ) # ((\top1|op[2]~0_combout  & (!\top1|Equal17~0_combout  & \top1|Equal4~0_combout ))) ) + ( \top1|Add0~35_cout  ))
// \top1|Add0~2  = CARRY(( \top1|mux1_out[0]~0_combout  ) + ( (!\top1|Add0~32_combout ) # ((\top1|op[2]~0_combout  & (!\top1|Equal17~0_combout  & \top1|Equal4~0_combout ))) ) + ( \top1|Add0~35_cout  ))

	.dataa(!\top1|op[2]~0_combout ),
	.datab(!\top1|Equal17~0_combout ),
	.datac(!\top1|Equal4~0_combout ),
	.datad(!\top1|mux1_out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~32_combout ),
	.datag(gnd),
	.cin(\top1|Add0~35_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~1_sumout ),
	.cout(\top1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~1 .extended_lut = "off";
defparam \top1|Add0~1 .lut_mask = 64'h000000FB000000FF;
defparam \top1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N36
cyclonev_lcell_comb \top1|Add0~5 (
// Equation(s):
// \top1|Add0~5_sumout  = SUM(( \top1|mux1_out[1]~2_combout  ) + ( (!\top1|Add0~37_combout  & (((\top1|op[0]~3_combout )))) # (\top1|Add0~37_combout  & (!\top1|Add0~38_combout  $ (((\top1|w_q [1]))))) ) + ( \top1|Add0~2  ))
// \top1|Add0~6  = CARRY(( \top1|mux1_out[1]~2_combout  ) + ( (!\top1|Add0~37_combout  & (((\top1|op[0]~3_combout )))) # (\top1|Add0~37_combout  & (!\top1|Add0~38_combout  $ (((\top1|w_q [1]))))) ) + ( \top1|Add0~2  ))

	.dataa(!\top1|Add0~37_combout ),
	.datab(!\top1|Add0~38_combout ),
	.datac(!\top1|op[0]~3_combout ),
	.datad(!\top1|mux1_out[1]~2_combout ),
	.datae(gnd),
	.dataf(!\top1|w_q [1]),
	.datag(gnd),
	.cin(\top1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~5_sumout ),
	.cout(\top1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~5 .extended_lut = "off";
defparam \top1|Add0~5 .lut_mask = 64'h0000B1E4000000FF;
defparam \top1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N39
cyclonev_lcell_comb \top1|Add0~9 (
// Equation(s):
// \top1|Add0~9_sumout  = SUM(( \top1|mux1_out[2]~4_combout  ) + ( (!\top1|Add0~37_combout  & (((\top1|op[0]~3_combout )))) # (\top1|Add0~37_combout  & (!\top1|Add0~38_combout  $ (((\top1|w_q [2]))))) ) + ( \top1|Add0~6  ))
// \top1|Add0~10  = CARRY(( \top1|mux1_out[2]~4_combout  ) + ( (!\top1|Add0~37_combout  & (((\top1|op[0]~3_combout )))) # (\top1|Add0~37_combout  & (!\top1|Add0~38_combout  $ (((\top1|w_q [2]))))) ) + ( \top1|Add0~6  ))

	.dataa(!\top1|Add0~37_combout ),
	.datab(!\top1|Add0~38_combout ),
	.datac(!\top1|op[0]~3_combout ),
	.datad(!\top1|mux1_out[2]~4_combout ),
	.datae(gnd),
	.dataf(!\top1|w_q [2]),
	.datag(gnd),
	.cin(\top1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~9_sumout ),
	.cout(\top1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~9 .extended_lut = "off";
defparam \top1|Add0~9 .lut_mask = 64'h0000B1E4000000FF;
defparam \top1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N42
cyclonev_lcell_comb \top1|Add0~13 (
// Equation(s):
// \top1|Add0~13_sumout  = SUM(( (!\top1|Equal7~0_combout  & (\top1|Equal4~0_combout  & (\top1|sel_alu~0_combout  & \top1|mux1_out[3]~6_combout ))) ) + ( \top1|Add0~39_combout  ) + ( \top1|Add0~10  ))
// \top1|Add0~14  = CARRY(( (!\top1|Equal7~0_combout  & (\top1|Equal4~0_combout  & (\top1|sel_alu~0_combout  & \top1|mux1_out[3]~6_combout ))) ) + ( \top1|Add0~39_combout  ) + ( \top1|Add0~10  ))

	.dataa(!\top1|Equal7~0_combout ),
	.datab(!\top1|Equal4~0_combout ),
	.datac(!\top1|sel_alu~0_combout ),
	.datad(!\top1|mux1_out[3]~6_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~39_combout ),
	.datag(gnd),
	.cin(\top1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~13_sumout ),
	.cout(\top1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~13 .extended_lut = "off";
defparam \top1|Add0~13 .lut_mask = 64'h0000FF0000000002;
defparam \top1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N45
cyclonev_lcell_comb \top1|Add0~17 (
// Equation(s):
// \top1|Add0~17_sumout  = SUM(( (!\top1|Equal7~0_combout  & (\top1|Equal4~0_combout  & (\top1|sel_alu~0_combout  & \top1|mux1_out[4]~7_combout ))) ) + ( \top1|Add0~40_combout  ) + ( \top1|Add0~14  ))
// \top1|Add0~18  = CARRY(( (!\top1|Equal7~0_combout  & (\top1|Equal4~0_combout  & (\top1|sel_alu~0_combout  & \top1|mux1_out[4]~7_combout ))) ) + ( \top1|Add0~40_combout  ) + ( \top1|Add0~14  ))

	.dataa(!\top1|Equal7~0_combout ),
	.datab(!\top1|Equal4~0_combout ),
	.datac(!\top1|sel_alu~0_combout ),
	.datad(!\top1|mux1_out[4]~7_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~40_combout ),
	.datag(gnd),
	.cin(\top1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~17_sumout ),
	.cout(\top1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~17 .extended_lut = "off";
defparam \top1|Add0~17 .lut_mask = 64'h0000FF0000000002;
defparam \top1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N36
cyclonev_lcell_comb \top1|Mux3~1 (
// Equation(s):
// \top1|Mux3~1_combout  = ( \top1|sel_alu~1_combout  & ( \top1|Mux6~0_combout  & ( (!\top1|mux1_out[4]~7_combout  & !\top1|Mux6~1_combout ) ) ) ) # ( !\top1|sel_alu~1_combout  & ( \top1|Mux6~0_combout  & ( !\top1|Mux6~1_combout  ) ) ) # ( 
// \top1|sel_alu~1_combout  & ( !\top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & (\top1|Add0~17_sumout )) # (\top1|Mux6~1_combout  & ((\top1|Mux3~0_combout ))) ) ) ) # ( !\top1|sel_alu~1_combout  & ( !\top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & 
// (\top1|Add0~17_sumout )) # (\top1|Mux6~1_combout  & ((\top1|Mux3~0_combout ))) ) ) )

	.dataa(!\top1|Add0~17_sumout ),
	.datab(!\top1|Mux3~0_combout ),
	.datac(!\top1|mux1_out[4]~7_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(!\top1|sel_alu~1_combout ),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux3~1 .extended_lut = "off";
defparam \top1|Mux3~1 .lut_mask = 64'h55335533FF00F000;
defparam \top1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N38
dffeas \top1|w_q[4] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[4] .is_wysiwyg = "true";
defparam \top1|w_q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N24
cyclonev_lcell_comb \top1|Add0~40 (
// Equation(s):
// \top1|Add0~40_combout  = ( \top1|op[0]~2_combout  & ( (!\top1|Equal17~0_combout  & ((!\top1|w_q [4] & ((\top1|Equal4~0_combout ))) # (\top1|w_q [4] & ((!\top1|Equal4~0_combout ) # (\top1|op[2]~0_combout ))))) # (\top1|Equal17~0_combout  & (((\top1|w_q 
// [4])))) ) ) # ( !\top1|op[0]~2_combout  & ( (\top1|w_q [4] & ((!\top1|op[2]~0_combout ) # ((!\top1|Equal4~0_combout ) # (\top1|Equal17~0_combout )))) ) )

	.dataa(!\top1|op[2]~0_combout ),
	.datab(!\top1|Equal17~0_combout ),
	.datac(!\top1|w_q [4]),
	.datad(!\top1|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\top1|op[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Add0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~40 .extended_lut = "off";
defparam \top1|Add0~40 .lut_mask = 64'h0F0B0F0B0FC70FC7;
defparam \top1|Add0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N48
cyclonev_lcell_comb \top1|Add0~21 (
// Equation(s):
// \top1|Add0~21_sumout  = SUM(( \top1|mux1_out[5]~8_combout  ) + ( (!\top1|Add0~37_combout  & (\top1|op[0]~3_combout )) # (\top1|Add0~37_combout  & ((!\top1|Add0~38_combout  $ (\top1|w_q [5])))) ) + ( \top1|Add0~18  ))
// \top1|Add0~22  = CARRY(( \top1|mux1_out[5]~8_combout  ) + ( (!\top1|Add0~37_combout  & (\top1|op[0]~3_combout )) # (\top1|Add0~37_combout  & ((!\top1|Add0~38_combout  $ (\top1|w_q [5])))) ) + ( \top1|Add0~18  ))

	.dataa(!\top1|Add0~37_combout ),
	.datab(!\top1|op[0]~3_combout ),
	.datac(!\top1|Add0~38_combout ),
	.datad(!\top1|mux1_out[5]~8_combout ),
	.datae(gnd),
	.dataf(!\top1|w_q [5]),
	.datag(gnd),
	.cin(\top1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~21_sumout ),
	.cout(\top1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~21 .extended_lut = "off";
defparam \top1|Add0~21 .lut_mask = 64'h00008DD8000000FF;
defparam \top1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N51
cyclonev_lcell_comb \top1|Add0~25 (
// Equation(s):
// \top1|Add0~25_sumout  = SUM(( \top1|Add0~41_combout  ) + ( (!\top1|Add0~37_combout  & (\top1|op[0]~3_combout )) # (\top1|Add0~37_combout  & (((\top1|sel_alu~1_combout  & \top1|mux1_out[6]~10_combout )))) ) + ( \top1|Add0~22  ))
// \top1|Add0~26  = CARRY(( \top1|Add0~41_combout  ) + ( (!\top1|Add0~37_combout  & (\top1|op[0]~3_combout )) # (\top1|Add0~37_combout  & (((\top1|sel_alu~1_combout  & \top1|mux1_out[6]~10_combout )))) ) + ( \top1|Add0~22  ))

	.dataa(!\top1|Add0~37_combout ),
	.datab(!\top1|op[0]~3_combout ),
	.datac(!\top1|sel_alu~1_combout ),
	.datad(!\top1|Add0~41_combout ),
	.datae(gnd),
	.dataf(!\top1|mux1_out[6]~10_combout ),
	.datag(gnd),
	.cin(\top1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~25_sumout ),
	.cout(\top1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~25 .extended_lut = "off";
defparam \top1|Add0~25 .lut_mask = 64'h0000DDD8000000FF;
defparam \top1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N54
cyclonev_lcell_comb \top1|Add0~29 (
// Equation(s):
// \top1|Add0~29_sumout  = SUM(( (!\top1|op[3]~4_combout  & ((!\top1|op[2]~1_combout  & (\top1|mux1_out[7]~11_combout )) # (\top1|op[2]~1_combout  & ((\top1|op[0]~3_combout ))))) # (\top1|op[3]~4_combout  & (\top1|mux1_out[7]~11_combout )) ) + ( 
// \top1|Add0~42_combout  ) + ( \top1|Add0~26  ))

	.dataa(!\top1|mux1_out[7]~11_combout ),
	.datab(!\top1|op[0]~3_combout ),
	.datac(!\top1|op[3]~4_combout ),
	.datad(!\top1|op[2]~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~42_combout ),
	.datag(gnd),
	.cin(\top1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\top1|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Add0~29 .extended_lut = "off";
defparam \top1|Add0~29 .lut_mask = 64'h0000FF0000005535;
defparam \top1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N18
cyclonev_lcell_comb \top1|databus[7]~7 (
// Equation(s):
// \top1|databus[7]~7_combout  = ( \top1|w_q [7] & ( (((\top1|Mux7~2_combout  & \top1|Add0~29_sumout )) # (\top1|Mux0~1_combout )) # (\top1|sel_bus~0_combout ) ) ) # ( !\top1|w_q [7] & ( (!\top1|sel_bus~0_combout  & (((\top1|Mux7~2_combout  & 
// \top1|Add0~29_sumout )) # (\top1|Mux0~1_combout ))) ) )

	.dataa(!\top1|sel_bus~0_combout ),
	.datab(!\top1|Mux7~2_combout ),
	.datac(!\top1|Add0~29_sumout ),
	.datad(!\top1|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\top1|w_q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[7]~7 .extended_lut = "off";
defparam \top1|databus[7]~7 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \top1|databus[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y13_N23
dffeas \top1|ram|ram_rtl_0_bypass[21] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N24
cyclonev_lcell_comb \top1|mux1_out[6]~10 (
// Equation(s):
// \top1|mux1_out[6]~10_combout  = ( \top1|ram|ram~0_combout  & ( (!\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0|auto_generated|ram_block1a6 )) # (\top1|ram|ram~1_combout  & ((\top1|ram|ram_rtl_0_bypass [21]))) ) ) # ( !\top1|ram|ram~0_combout  & ( 
// \top1|ram|ram_rtl_0|auto_generated|ram_block1a6  ) )

	.dataa(gnd),
	.datab(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\top1|ram|ram_rtl_0_bypass [21]),
	.datad(!\top1|ram|ram~1_combout ),
	.datae(gnd),
	.dataf(!\top1|ram|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[6]~10 .extended_lut = "off";
defparam \top1|mux1_out[6]~10 .lut_mask = 64'h33333333330F330F;
defparam \top1|mux1_out[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N15
cyclonev_lcell_comb \top1|Mux1~0 (
// Equation(s):
// \top1|Mux1~0_combout  = ( \top1|mux1_out[6]~10_combout  & ( \top1|w_q [6] & ( (!\top1|sel_alu~1_combout  & (\top1|Equal4~0_combout  & (!\top1|op[2]~0_combout  $ (!\top1|op[0]~2_combout )))) # (\top1|sel_alu~1_combout  & ((!\top1|op[2]~0_combout ) # 
// ((!\top1|Equal4~0_combout ) # (\top1|op[0]~2_combout )))) ) ) ) # ( !\top1|mux1_out[6]~10_combout  & ( \top1|w_q [6] & ( (\top1|Equal4~0_combout  & (!\top1|op[2]~0_combout  $ (!\top1|op[0]~2_combout ))) ) ) ) # ( \top1|mux1_out[6]~10_combout  & ( 
// !\top1|w_q [6] & ( (\top1|sel_alu~1_combout  & (\top1|Equal4~0_combout  & ((\top1|op[0]~2_combout ) # (\top1|op[2]~0_combout )))) ) ) )

	.dataa(!\top1|sel_alu~1_combout ),
	.datab(!\top1|op[2]~0_combout ),
	.datac(!\top1|Equal4~0_combout ),
	.datad(!\top1|op[0]~2_combout ),
	.datae(!\top1|mux1_out[6]~10_combout ),
	.dataf(!\top1|w_q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux1~0 .extended_lut = "off";
defparam \top1|Mux1~0 .lut_mask = 64'h00000105030C565D;
defparam \top1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N0
cyclonev_lcell_comb \top1|Mux1~1 (
// Equation(s):
// \top1|Mux1~1_combout  = ( \top1|Mux1~0_combout  & ( (!\top1|Mux6~0_combout  & (((\top1|Mux6~1_combout )))) # (\top1|Mux6~0_combout  & (!\top1|Mux6~1_combout  & ((!\top1|sel_alu~1_combout ) # (!\top1|mux1_out[6]~10_combout )))) ) ) # ( 
// !\top1|Mux1~0_combout  & ( (\top1|Mux6~0_combout  & (!\top1|Mux6~1_combout  & ((!\top1|sel_alu~1_combout ) # (!\top1|mux1_out[6]~10_combout )))) ) )

	.dataa(!\top1|Mux6~0_combout ),
	.datab(!\top1|sel_alu~1_combout ),
	.datac(!\top1|mux1_out[6]~10_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux1~1 .extended_lut = "off";
defparam \top1|Mux1~1 .lut_mask = 64'h5400540054AA54AA;
defparam \top1|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N3
cyclonev_lcell_comb \top1|Mux1~2 (
// Equation(s):
// \top1|Mux1~2_combout  = ( \top1|Add0~25_sumout  & ( (\top1|Mux1~1_combout ) # (\top1|Mux7~2_combout ) ) ) # ( !\top1|Add0~25_sumout  & ( \top1|Mux1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|Mux7~2_combout ),
	.datad(!\top1|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux1~2 .extended_lut = "off";
defparam \top1|Mux1~2 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \top1|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y13_N5
dffeas \top1|w_q[6] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[6] .is_wysiwyg = "true";
defparam \top1|w_q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N21
cyclonev_lcell_comb \top1|databus[6]~6 (
// Equation(s):
// \top1|databus[6]~6_combout  = ( \top1|Add0~25_sumout  & ( (!\top1|sel_bus~0_combout  & (((\top1|Mux1~1_combout )) # (\top1|Mux7~2_combout ))) # (\top1|sel_bus~0_combout  & (((\top1|w_q [6])))) ) ) # ( !\top1|Add0~25_sumout  & ( (!\top1|sel_bus~0_combout  
// & ((\top1|Mux1~1_combout ))) # (\top1|sel_bus~0_combout  & (\top1|w_q [6])) ) )

	.dataa(!\top1|sel_bus~0_combout ),
	.datab(!\top1|Mux7~2_combout ),
	.datac(!\top1|w_q [6]),
	.datad(!\top1|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[6]~6 .extended_lut = "off";
defparam \top1|databus[6]~6 .lut_mask = 64'h05AF05AF27AF27AF;
defparam \top1|databus[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N36
cyclonev_lcell_comb \top1|mux1_out[5]~8 (
// Equation(s):
// \top1|mux1_out[5]~8_combout  = ( \top1|sel_alu~1_combout  & ( \top1|ram|ram~0_combout  & ( (!\top1|ram|ram~1_combout  & ((\top1|ram|ram_rtl_0|auto_generated|ram_block1a5 ))) # (\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0_bypass [20])) ) ) ) # ( 
// !\top1|sel_alu~1_combout  & ( \top1|ram|ram~0_combout  & ( \top1|ir_q [5] ) ) ) # ( \top1|sel_alu~1_combout  & ( !\top1|ram|ram~0_combout  & ( \top1|ram|ram_rtl_0|auto_generated|ram_block1a5  ) ) ) # ( !\top1|sel_alu~1_combout  & ( 
// !\top1|ram|ram~0_combout  & ( \top1|ir_q [5] ) ) )

	.dataa(!\top1|ram|ram_rtl_0_bypass [20]),
	.datab(!\top1|ram|ram~1_combout ),
	.datac(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\top1|ir_q [5]),
	.datae(!\top1|sel_alu~1_combout ),
	.dataf(!\top1|ram|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[5]~8 .extended_lut = "off";
defparam \top1|mux1_out[5]~8 .lut_mask = 64'h00FF0F0F00FF1D1D;
defparam \top1|mux1_out[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N42
cyclonev_lcell_comb \top1|mux1_out[5]~9 (
// Equation(s):
// \top1|mux1_out[5]~9_combout  = ( \top1|ram|ram_rtl_0|auto_generated|ram_block1a5  & ( (!\top1|ram|ram~0_combout ) # ((!\top1|ram|ram~1_combout ) # (\top1|ram|ram_rtl_0_bypass [20])) ) ) # ( !\top1|ram|ram_rtl_0|auto_generated|ram_block1a5  & ( 
// (\top1|ram|ram~0_combout  & (\top1|ram|ram_rtl_0_bypass [20] & \top1|ram|ram~1_combout )) ) )

	.dataa(!\top1|ram|ram~0_combout ),
	.datab(gnd),
	.datac(!\top1|ram|ram_rtl_0_bypass [20]),
	.datad(!\top1|ram|ram~1_combout ),
	.datae(gnd),
	.dataf(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[5]~9 .extended_lut = "off";
defparam \top1|mux1_out[5]~9 .lut_mask = 64'h00050005FFAFFFAF;
defparam \top1|mux1_out[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N6
cyclonev_lcell_comb \top1|Mux2~0 (
// Equation(s):
// \top1|Mux2~0_combout  = ( \top1|op[2]~1_combout  & ( \top1|sel_alu~1_combout  & ( !\top1|mux1_out[5]~9_combout  $ (((!\top1|w_q [5]) # (\top1|op[0]~3_combout ))) ) ) ) # ( !\top1|op[2]~1_combout  & ( \top1|sel_alu~1_combout  & ( 
// (!\top1|mux1_out[5]~9_combout  & (\top1|op[0]~3_combout  & \top1|w_q [5])) # (\top1|mux1_out[5]~9_combout  & ((\top1|w_q [5]) # (\top1|op[0]~3_combout ))) ) ) ) # ( \top1|op[2]~1_combout  & ( !\top1|sel_alu~1_combout  & ( !\top1|ir_q [5] $ (((!\top1|w_q 
// [5]) # (\top1|op[0]~3_combout ))) ) ) ) # ( !\top1|op[2]~1_combout  & ( !\top1|sel_alu~1_combout  & ( (!\top1|op[0]~3_combout  & (\top1|w_q [5] & \top1|ir_q [5])) # (\top1|op[0]~3_combout  & ((\top1|ir_q [5]) # (\top1|w_q [5]))) ) ) )

	.dataa(!\top1|mux1_out[5]~9_combout ),
	.datab(!\top1|op[0]~3_combout ),
	.datac(!\top1|w_q [5]),
	.datad(!\top1|ir_q [5]),
	.datae(!\top1|op[2]~1_combout ),
	.dataf(!\top1|sel_alu~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux2~0 .extended_lut = "off";
defparam \top1|Mux2~0 .lut_mask = 64'h033F0CF317175959;
defparam \top1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N42
cyclonev_lcell_comb \top1|Mux2~1 (
// Equation(s):
// \top1|Mux2~1_combout  = ( \top1|Mux6~0_combout  & ( (!\top1|mux1_out[5]~8_combout  & !\top1|Mux6~1_combout ) ) ) # ( !\top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & (\top1|Add0~21_sumout )) # (\top1|Mux6~1_combout  & ((\top1|Mux2~0_combout ))) ) )

	.dataa(!\top1|mux1_out[5]~8_combout ),
	.datab(!\top1|Add0~21_sumout ),
	.datac(!\top1|Mux2~0_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux2~1 .extended_lut = "off";
defparam \top1|Mux2~1 .lut_mask = 64'h330F330FAA00AA00;
defparam \top1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N44
dffeas \top1|w_q[5] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[5] .is_wysiwyg = "true";
defparam \top1|w_q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N51
cyclonev_lcell_comb \top1|Mux2~2 (
// Equation(s):
// \top1|Mux2~2_combout  = ( \top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & !\top1|mux1_out[5]~8_combout ) ) ) # ( !\top1|Mux6~0_combout  & ( (\top1|Mux6~1_combout  & \top1|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\top1|Mux6~1_combout ),
	.datac(!\top1|mux1_out[5]~8_combout ),
	.datad(!\top1|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux2~2 .extended_lut = "off";
defparam \top1|Mux2~2 .lut_mask = 64'h00330033C0C0C0C0;
defparam \top1|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N9
cyclonev_lcell_comb \top1|databus[5]~5 (
// Equation(s):
// \top1|databus[5]~5_combout  = ( \top1|Mux2~2_combout  & ( (!\top1|sel_bus~0_combout ) # (\top1|w_q [5]) ) ) # ( !\top1|Mux2~2_combout  & ( (!\top1|sel_bus~0_combout  & (\top1|Mux7~2_combout  & ((\top1|Add0~21_sumout )))) # (\top1|sel_bus~0_combout  & 
// (((\top1|w_q [5])))) ) )

	.dataa(!\top1|sel_bus~0_combout ),
	.datab(!\top1|Mux7~2_combout ),
	.datac(!\top1|w_q [5]),
	.datad(!\top1|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\top1|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[5]~5 .extended_lut = "off";
defparam \top1|databus[5]~5 .lut_mask = 64'h05270527AFAFAFAF;
defparam \top1|databus[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N33
cyclonev_lcell_comb \top1|mux1_out[4]~7 (
// Equation(s):
// \top1|mux1_out[4]~7_combout  = ( \top1|ram|ram~0_combout  & ( (!\top1|ram|ram~1_combout  & ((\top1|ram|ram_rtl_0|auto_generated|ram_block1a4 ))) # (\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0_bypass [19])) ) ) # ( !\top1|ram|ram~0_combout  & ( 
// \top1|ram|ram_rtl_0|auto_generated|ram_block1a4  ) )

	.dataa(!\top1|ram|ram_rtl_0_bypass [19]),
	.datab(gnd),
	.datac(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\top1|ram|ram~1_combout ),
	.datae(gnd),
	.dataf(!\top1|ram|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[4]~7 .extended_lut = "off";
defparam \top1|mux1_out[4]~7 .lut_mask = 64'h0F0F0F0F0F550F55;
defparam \top1|mux1_out[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N12
cyclonev_lcell_comb \top1|Mux3~0 (
// Equation(s):
// \top1|Mux3~0_combout  = ( \top1|mux1_out[4]~7_combout  & ( \top1|w_q [4] & ( (!\top1|sel_alu~1_combout  & (\top1|Equal4~0_combout  & (!\top1|op[2]~0_combout  $ (!\top1|op[0]~2_combout )))) # (\top1|sel_alu~1_combout  & ((!\top1|op[2]~0_combout ) # 
// ((!\top1|Equal4~0_combout ) # (\top1|op[0]~2_combout )))) ) ) ) # ( !\top1|mux1_out[4]~7_combout  & ( \top1|w_q [4] & ( (\top1|Equal4~0_combout  & (!\top1|op[2]~0_combout  $ (!\top1|op[0]~2_combout ))) ) ) ) # ( \top1|mux1_out[4]~7_combout  & ( !\top1|w_q 
// [4] & ( (\top1|sel_alu~1_combout  & (\top1|Equal4~0_combout  & ((\top1|op[0]~2_combout ) # (\top1|op[2]~0_combout )))) ) ) )

	.dataa(!\top1|sel_alu~1_combout ),
	.datab(!\top1|op[2]~0_combout ),
	.datac(!\top1|op[0]~2_combout ),
	.datad(!\top1|Equal4~0_combout ),
	.datae(!\top1|mux1_out[4]~7_combout ),
	.dataf(!\top1|w_q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux3~0 .extended_lut = "off";
defparam \top1|Mux3~0 .lut_mask = 64'h00000015003C556D;
defparam \top1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N18
cyclonev_lcell_comb \top1|Mux3~2 (
// Equation(s):
// \top1|Mux3~2_combout  = ( \top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & ((!\top1|sel_alu~1_combout ) # (!\top1|mux1_out[4]~7_combout ))) ) ) # ( !\top1|Mux6~0_combout  & ( (\top1|Mux3~0_combout  & \top1|Mux6~1_combout ) ) )

	.dataa(!\top1|sel_alu~1_combout ),
	.datab(!\top1|Mux3~0_combout ),
	.datac(!\top1|mux1_out[4]~7_combout ),
	.datad(!\top1|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux3~2 .extended_lut = "off";
defparam \top1|Mux3~2 .lut_mask = 64'h00330033FA00FA00;
defparam \top1|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N6
cyclonev_lcell_comb \top1|databus[4]~4 (
// Equation(s):
// \top1|databus[4]~4_combout  = ( \top1|Add0~17_sumout  & ( (!\top1|sel_bus~0_combout  & (((\top1|Mux3~2_combout )) # (\top1|Mux7~2_combout ))) # (\top1|sel_bus~0_combout  & (((\top1|w_q [4])))) ) ) # ( !\top1|Add0~17_sumout  & ( (!\top1|sel_bus~0_combout  
// & (\top1|Mux3~2_combout )) # (\top1|sel_bus~0_combout  & ((\top1|w_q [4]))) ) )

	.dataa(!\top1|sel_bus~0_combout ),
	.datab(!\top1|Mux7~2_combout ),
	.datac(!\top1|Mux3~2_combout ),
	.datad(!\top1|w_q [4]),
	.datae(gnd),
	.dataf(!\top1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[4]~4 .extended_lut = "off";
defparam \top1|databus[4]~4 .lut_mask = 64'h0A5F0A5F2A7F2A7F;
defparam \top1|databus[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N56
dffeas \top1|ram|ram_rtl_0_bypass[18] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|databus[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ram|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ram|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \top1|ram|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N0
cyclonev_lcell_comb \top1|mux1_out[3]~6 (
// Equation(s):
// \top1|mux1_out[3]~6_combout  = (!\top1|ram|ram~0_combout  & (((\top1|ram|ram_rtl_0|auto_generated|ram_block1a3 )))) # (\top1|ram|ram~0_combout  & ((!\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0|auto_generated|ram_block1a3 )) # (\top1|ram|ram~1_combout  
// & ((\top1|ram|ram_rtl_0_bypass [18])))))

	.dataa(!\top1|ram|ram~0_combout ),
	.datab(!\top1|ram|ram~1_combout ),
	.datac(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\top1|ram|ram_rtl_0_bypass [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[3]~6 .extended_lut = "off";
defparam \top1|mux1_out[3]~6 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \top1|mux1_out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N48
cyclonev_lcell_comb \top1|Mux4~2 (
// Equation(s):
// \top1|Mux4~2_combout  = ( \top1|Mux6~0_combout  & ( (!\top1|Mux6~1_combout  & ((!\top1|mux1_out[3]~6_combout ) # (!\top1|sel_alu~1_combout ))) ) ) # ( !\top1|Mux6~0_combout  & ( (\top1|Mux4~0_combout  & \top1|Mux6~1_combout ) ) )

	.dataa(!\top1|Mux4~0_combout ),
	.datab(!\top1|Mux6~1_combout ),
	.datac(!\top1|mux1_out[3]~6_combout ),
	.datad(!\top1|sel_alu~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux4~2 .extended_lut = "off";
defparam \top1|Mux4~2 .lut_mask = 64'h11111111CCC0CCC0;
defparam \top1|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N54
cyclonev_lcell_comb \top1|databus[3]~3 (
// Equation(s):
// \top1|databus[3]~3_combout  = ( \top1|w_q [3] & ( (((\top1|Mux7~2_combout  & \top1|Add0~13_sumout )) # (\top1|sel_bus~0_combout )) # (\top1|Mux4~2_combout ) ) ) # ( !\top1|w_q [3] & ( (!\top1|sel_bus~0_combout  & (((\top1|Mux7~2_combout  & 
// \top1|Add0~13_sumout )) # (\top1|Mux4~2_combout ))) ) )

	.dataa(!\top1|Mux7~2_combout ),
	.datab(!\top1|Add0~13_sumout ),
	.datac(!\top1|Mux4~2_combout ),
	.datad(!\top1|sel_bus~0_combout ),
	.datae(gnd),
	.dataf(!\top1|w_q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[3]~3 .extended_lut = "off";
defparam \top1|databus[3]~3 .lut_mask = 64'h1F001F001FFF1FFF;
defparam \top1|databus[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N36
cyclonev_lcell_comb \top1|mux1_out[2]~4 (
// Equation(s):
// \top1|mux1_out[2]~4_combout  = ( \top1|ir_q [2] & ( \top1|ram|ram~0_combout  & ( (!\top1|sel_alu~1_combout ) # ((!\top1|ram|ram~1_combout  & ((\top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ))) # (\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0_bypass 
// [17]))) ) ) ) # ( !\top1|ir_q [2] & ( \top1|ram|ram~0_combout  & ( (\top1|sel_alu~1_combout  & ((!\top1|ram|ram~1_combout  & ((\top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ))) # (\top1|ram|ram~1_combout  & (\top1|ram|ram_rtl_0_bypass [17])))) ) ) ) # ( 
// \top1|ir_q [2] & ( !\top1|ram|ram~0_combout  & ( (!\top1|sel_alu~1_combout ) # (\top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\top1|ir_q [2] & ( !\top1|ram|ram~0_combout  & ( (\top1|sel_alu~1_combout  & 
// \top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ) ) ) )

	.dataa(!\top1|ram|ram_rtl_0_bypass [17]),
	.datab(!\top1|sel_alu~1_combout ),
	.datac(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\top1|ram|ram~1_combout ),
	.datae(!\top1|ir_q [2]),
	.dataf(!\top1|ram|ram~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[2]~4 .extended_lut = "off";
defparam \top1|mux1_out[2]~4 .lut_mask = 64'h0303CFCF0311CFDD;
defparam \top1|mux1_out[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N12
cyclonev_lcell_comb \top1|Mux5~2 (
// Equation(s):
// \top1|Mux5~2_combout  = ( \top1|Mux6~0_combout  & ( (!\top1|mux1_out[2]~4_combout  & !\top1|Mux6~1_combout ) ) ) # ( !\top1|Mux6~0_combout  & ( (\top1|Mux6~1_combout  & \top1|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\top1|mux1_out[2]~4_combout ),
	.datac(!\top1|Mux6~1_combout ),
	.datad(!\top1|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\top1|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux5~2 .extended_lut = "off";
defparam \top1|Mux5~2 .lut_mask = 64'h000F000FC0C0C0C0;
defparam \top1|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N21
cyclonev_lcell_comb \top1|databus[2]~2 (
// Equation(s):
// \top1|databus[2]~2_combout  = ( \top1|sel_bus~0_combout  & ( \top1|w_q [2] ) ) # ( !\top1|sel_bus~0_combout  & ( ((\top1|Add0~9_sumout  & \top1|Mux7~2_combout )) # (\top1|Mux5~2_combout ) ) )

	.dataa(!\top1|Add0~9_sumout ),
	.datab(!\top1|Mux5~2_combout ),
	.datac(!\top1|w_q [2]),
	.datad(!\top1|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\top1|sel_bus~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[2]~2 .extended_lut = "off";
defparam \top1|databus[2]~2 .lut_mask = 64'h337733770F0F0F0F;
defparam \top1|databus[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N30
cyclonev_lcell_comb \top1|mux1_out[0]~1 (
// Equation(s):
// \top1|mux1_out[0]~1_combout  = ( \top1|ram|ram_rtl_0_bypass [15] & ( ((\top1|ram|ram~0_combout  & \top1|ram|ram~1_combout )) # (\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) # ( !\top1|ram|ram_rtl_0_bypass [15] & ( 
// (\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!\top1|ram|ram~0_combout ) # (!\top1|ram|ram~1_combout ))) ) )

	.dataa(!\top1|ram|ram~0_combout ),
	.datab(gnd),
	.datac(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\top1|ram|ram~1_combout ),
	.datae(gnd),
	.dataf(!\top1|ram|ram_rtl_0_bypass [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[0]~1 .extended_lut = "off";
defparam \top1|mux1_out[0]~1 .lut_mask = 64'h0F0A0F0A0F5F0F5F;
defparam \top1|mux1_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N6
cyclonev_lcell_comb \top1|Mux7~0 (
// Equation(s):
// \top1|Mux7~0_combout  = ( \top1|ir_q [0] & ( \top1|mux1_out[0]~1_combout  & ( (!\top1|op[2]~1_combout  $ (!\top1|w_q [0])) # (\top1|op[0]~3_combout ) ) ) ) # ( !\top1|ir_q [0] & ( \top1|mux1_out[0]~1_combout  & ( (!\top1|sel_alu~1_combout  & (\top1|w_q 
// [0] & (!\top1|op[2]~1_combout  $ (!\top1|op[0]~3_combout )))) # (\top1|sel_alu~1_combout  & ((!\top1|op[2]~1_combout  $ (!\top1|w_q [0])) # (\top1|op[0]~3_combout ))) ) ) ) # ( \top1|ir_q [0] & ( !\top1|mux1_out[0]~1_combout  & ( (!\top1|sel_alu~1_combout 
//  & ((!\top1|op[2]~1_combout  $ (!\top1|w_q [0])) # (\top1|op[0]~3_combout ))) # (\top1|sel_alu~1_combout  & (\top1|w_q [0] & (!\top1|op[2]~1_combout  $ (!\top1|op[0]~3_combout )))) ) ) ) # ( !\top1|ir_q [0] & ( !\top1|mux1_out[0]~1_combout  & ( (\top1|w_q 
// [0] & (!\top1|op[2]~1_combout  $ (!\top1|op[0]~3_combout ))) ) ) )

	.dataa(!\top1|op[2]~1_combout ),
	.datab(!\top1|sel_alu~1_combout ),
	.datac(!\top1|op[0]~3_combout ),
	.datad(!\top1|w_q [0]),
	.datae(!\top1|ir_q [0]),
	.dataf(!\top1|mux1_out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux7~0 .extended_lut = "off";
defparam \top1|Mux7~0 .lut_mask = 64'h005A4C9E136B5FAF;
defparam \top1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N33
cyclonev_lcell_comb \top1|Mux7~3 (
// Equation(s):
// \top1|Mux7~3_combout  = ( \top1|mux1_out[0]~0_combout  & ( (\top1|Mux6~1_combout  & (!\top1|Mux6~0_combout  & \top1|Mux7~0_combout )) ) ) # ( !\top1|mux1_out[0]~0_combout  & ( (!\top1|Mux6~1_combout  & (\top1|Mux6~0_combout )) # (\top1|Mux6~1_combout  & 
// (!\top1|Mux6~0_combout  & \top1|Mux7~0_combout )) ) )

	.dataa(!\top1|Mux6~1_combout ),
	.datab(!\top1|Mux6~0_combout ),
	.datac(gnd),
	.datad(!\top1|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\top1|mux1_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux7~3 .extended_lut = "off";
defparam \top1|Mux7~3 .lut_mask = 64'h2266226600440044;
defparam \top1|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N0
cyclonev_lcell_comb \top1|databus[0]~0 (
// Equation(s):
// \top1|databus[0]~0_combout  = ( \top1|w_q [0] & ( (((\top1|Mux7~2_combout  & \top1|Add0~1_sumout )) # (\top1|Mux7~3_combout )) # (\top1|sel_bus~0_combout ) ) ) # ( !\top1|w_q [0] & ( (!\top1|sel_bus~0_combout  & (((\top1|Mux7~2_combout  & 
// \top1|Add0~1_sumout )) # (\top1|Mux7~3_combout ))) ) )

	.dataa(!\top1|Mux7~2_combout ),
	.datab(!\top1|sel_bus~0_combout ),
	.datac(!\top1|Mux7~3_combout ),
	.datad(!\top1|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\top1|w_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|databus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|databus[0]~0 .extended_lut = "off";
defparam \top1|databus[0]~0 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \top1|databus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N12
cyclonev_lcell_comb \top1|mux1_out[1]~2 (
// Equation(s):
// \top1|mux1_out[1]~2_combout  = ( \top1|ram|ram~1_combout  & ( \top1|ram|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\top1|sel_alu~1_combout  & (((\top1|ir_q [1])))) # (\top1|sel_alu~1_combout  & ((!\top1|ram|ram~0_combout ) # ((\top1|ram|ram_rtl_0_bypass 
// [16])))) ) ) ) # ( !\top1|ram|ram~1_combout  & ( \top1|ram|ram_rtl_0|auto_generated|ram_block1a1  & ( (\top1|ir_q [1]) # (\top1|sel_alu~1_combout ) ) ) ) # ( \top1|ram|ram~1_combout  & ( !\top1|ram|ram_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\top1|sel_alu~1_combout  & (((\top1|ir_q [1])))) # (\top1|sel_alu~1_combout  & (\top1|ram|ram~0_combout  & (\top1|ram|ram_rtl_0_bypass [16]))) ) ) ) # ( !\top1|ram|ram~1_combout  & ( !\top1|ram|ram_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\top1|sel_alu~1_combout  & \top1|ir_q [1]) ) ) )

	.dataa(!\top1|ram|ram~0_combout ),
	.datab(!\top1|sel_alu~1_combout ),
	.datac(!\top1|ram|ram_rtl_0_bypass [16]),
	.datad(!\top1|ir_q [1]),
	.datae(!\top1|ram|ram~1_combout ),
	.dataf(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[1]~2 .extended_lut = "off";
defparam \top1|mux1_out[1]~2 .lut_mask = 64'h00CC01CD33FF23EF;
defparam \top1|mux1_out[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N39
cyclonev_lcell_comb \top1|Mux6~3 (
// Equation(s):
// \top1|Mux6~3_combout  = ( \top1|mux1_out[1]~2_combout  & ( (!\top1|Mux6~0_combout  & ((!\top1|Mux6~1_combout  & (\top1|Add0~5_sumout )) # (\top1|Mux6~1_combout  & ((\top1|Mux6~2_combout ))))) ) ) # ( !\top1|mux1_out[1]~2_combout  & ( 
// (!\top1|Mux6~1_combout  & (((\top1|Add0~5_sumout )) # (\top1|Mux6~0_combout ))) # (\top1|Mux6~1_combout  & (!\top1|Mux6~0_combout  & ((\top1|Mux6~2_combout )))) ) )

	.dataa(!\top1|Mux6~1_combout ),
	.datab(!\top1|Mux6~0_combout ),
	.datac(!\top1|Add0~5_sumout ),
	.datad(!\top1|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\top1|mux1_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux6~3 .extended_lut = "off";
defparam \top1|Mux6~3 .lut_mask = 64'h2A6E2A6E084C084C;
defparam \top1|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N41
dffeas \top1|w_q[1] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[1] .is_wysiwyg = "true";
defparam \top1|w_q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N33
cyclonev_lcell_comb \top1|mux1_out[1]~3 (
// Equation(s):
// \top1|mux1_out[1]~3_combout  = ( \top1|ram|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\top1|ram|ram~0_combout ) # ((!\top1|ram|ram~1_combout ) # (\top1|ram|ram_rtl_0_bypass [16])) ) ) # ( !\top1|ram|ram_rtl_0|auto_generated|ram_block1a1  & ( 
// (\top1|ram|ram~0_combout  & (\top1|ram|ram~1_combout  & \top1|ram|ram_rtl_0_bypass [16])) ) )

	.dataa(!\top1|ram|ram~0_combout ),
	.datab(!\top1|ram|ram~1_combout ),
	.datac(gnd),
	.datad(!\top1|ram|ram_rtl_0_bypass [16]),
	.datae(gnd),
	.dataf(!\top1|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|mux1_out[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|mux1_out[1]~3 .extended_lut = "off";
defparam \top1|mux1_out[1]~3 .lut_mask = 64'h00110011EEFFEEFF;
defparam \top1|mux1_out[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N42
cyclonev_lcell_comb \top1|Mux6~2 (
// Equation(s):
// \top1|Mux6~2_combout  = ( \top1|op[2]~1_combout  & ( \top1|op[0]~3_combout  & ( (!\top1|sel_alu~1_combout  & (\top1|ir_q [1])) # (\top1|sel_alu~1_combout  & ((\top1|mux1_out[1]~3_combout ))) ) ) ) # ( !\top1|op[2]~1_combout  & ( \top1|op[0]~3_combout  & ( 
// ((!\top1|sel_alu~1_combout  & (\top1|ir_q [1])) # (\top1|sel_alu~1_combout  & ((\top1|mux1_out[1]~3_combout )))) # (\top1|w_q [1]) ) ) ) # ( \top1|op[2]~1_combout  & ( !\top1|op[0]~3_combout  & ( !\top1|w_q [1] $ (((!\top1|sel_alu~1_combout  & 
// (!\top1|ir_q [1])) # (\top1|sel_alu~1_combout  & ((!\top1|mux1_out[1]~3_combout ))))) ) ) ) # ( !\top1|op[2]~1_combout  & ( !\top1|op[0]~3_combout  & ( (\top1|w_q [1] & ((!\top1|sel_alu~1_combout  & (\top1|ir_q [1])) # (\top1|sel_alu~1_combout  & 
// ((\top1|mux1_out[1]~3_combout ))))) ) ) )

	.dataa(!\top1|ir_q [1]),
	.datab(!\top1|w_q [1]),
	.datac(!\top1|mux1_out[1]~3_combout ),
	.datad(!\top1|sel_alu~1_combout ),
	.datae(!\top1|op[2]~1_combout ),
	.dataf(!\top1|op[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux6~2 .extended_lut = "off";
defparam \top1|Mux6~2 .lut_mask = 64'h1103663C773F550F;
defparam \top1|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N36
cyclonev_lcell_comb \top1|Mux6~4 (
// Equation(s):
// \top1|Mux6~4_combout  = ( \top1|mux1_out[1]~2_combout  & ( (\top1|Mux6~1_combout  & (!\top1|Mux6~0_combout  & \top1|Mux6~2_combout )) ) ) # ( !\top1|mux1_out[1]~2_combout  & ( (!\top1|Mux6~1_combout  & (\top1|Mux6~0_combout )) # (\top1|Mux6~1_combout  & 
// (!\top1|Mux6~0_combout  & \top1|Mux6~2_combout )) ) )

	.dataa(!\top1|Mux6~1_combout ),
	.datab(!\top1|Mux6~0_combout ),
	.datac(gnd),
	.datad(!\top1|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\top1|mux1_out[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux6~4 .extended_lut = "off";
defparam \top1|Mux6~4 .lut_mask = 64'h2266226600440044;
defparam \top1|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N48
cyclonev_lcell_comb \top1|Selector0~0 (
// Equation(s):
// \top1|Selector0~0_combout  = ( \top1|ir_q [11] & ( (\top1|ir_q [9] & (\top1|ir_q [8] & (!\top1|ir_q [12] & \top1|Equal4~0_combout ))) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|ir_q [12]),
	.datad(!\top1|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\top1|ir_q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Selector0~0 .extended_lut = "off";
defparam \top1|Selector0~0 .lut_mask = 64'h0000000000100010;
defparam \top1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N24
cyclonev_lcell_comb \top1|Selector0~1 (
// Equation(s):
// \top1|Selector0~1_combout  = ( \top1|Mux7~2_combout  & ( \top1|Selector0~0_combout  & ( (!\top1|Mux6~4_combout  & (!\top1|Add0~5_sumout  & (!\top1|Mux7~3_combout  & !\top1|Add0~1_sumout ))) ) ) ) # ( !\top1|Mux7~2_combout  & ( \top1|Selector0~0_combout  & 
// ( (!\top1|Mux6~4_combout  & !\top1|Mux7~3_combout ) ) ) )

	.dataa(!\top1|Mux6~4_combout ),
	.datab(!\top1|Add0~5_sumout ),
	.datac(!\top1|Mux7~3_combout ),
	.datad(!\top1|Add0~1_sumout ),
	.datae(!\top1|Mux7~2_combout ),
	.dataf(!\top1|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Selector0~1 .extended_lut = "off";
defparam \top1|Selector0~1 .lut_mask = 64'h00000000A0A08000;
defparam \top1|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N18
cyclonev_lcell_comb \top1|Selector0~2 (
// Equation(s):
// \top1|Selector0~2_combout  = ( !\top1|Mux4~2_combout  & ( (!\top1|Mux5~2_combout  & ((!\top1|Mux7~2_combout ) # ((!\top1|Add0~9_sumout  & !\top1|Add0~13_sumout )))) ) )

	.dataa(!\top1|Add0~9_sumout ),
	.datab(!\top1|Mux5~2_combout ),
	.datac(!\top1|Mux7~2_combout ),
	.datad(!\top1|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\top1|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Selector0~2 .extended_lut = "off";
defparam \top1|Selector0~2 .lut_mask = 64'hC8C0C8C000000000;
defparam \top1|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N42
cyclonev_lcell_comb \top1|Equal4~2 (
// Equation(s):
// \top1|Equal4~2_combout  = ( !\top1|ps [0] & ( (!\top1|ps [2] & \top1|ps [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\top1|ps [2]),
	.datad(!\top1|ps [1]),
	.datae(gnd),
	.dataf(!\top1|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Equal4~2 .extended_lut = "off";
defparam \top1|Equal4~2 .lut_mask = 64'h00F000F000000000;
defparam \top1|Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N27
cyclonev_lcell_comb \top1|Selector0~3 (
// Equation(s):
// \top1|Selector0~3_combout  = ( !\top1|Mux7~2_combout  & ( \top1|Add0~17_sumout  & ( (!\top1|Mux2~2_combout  & !\top1|Mux3~2_combout ) ) ) ) # ( \top1|Mux7~2_combout  & ( !\top1|Add0~17_sumout  & ( (!\top1|Mux2~2_combout  & (!\top1|Add0~21_sumout  & 
// !\top1|Mux3~2_combout )) ) ) ) # ( !\top1|Mux7~2_combout  & ( !\top1|Add0~17_sumout  & ( (!\top1|Mux2~2_combout  & !\top1|Mux3~2_combout ) ) ) )

	.dataa(!\top1|Mux2~2_combout ),
	.datab(gnd),
	.datac(!\top1|Add0~21_sumout ),
	.datad(!\top1|Mux3~2_combout ),
	.datae(!\top1|Mux7~2_combout ),
	.dataf(!\top1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Selector0~3 .extended_lut = "off";
defparam \top1|Selector0~3 .lut_mask = 64'hAA00A000AA000000;
defparam \top1|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N9
cyclonev_lcell_comb \top1|Selector0~4 (
// Equation(s):
// \top1|Selector0~4_combout  = ( \top1|Add0~25_sumout  & ( (!\top1|Mux0~1_combout  & (!\top1|Mux7~2_combout  & !\top1|Mux1~1_combout )) ) ) # ( !\top1|Add0~25_sumout  & ( (!\top1|Mux0~1_combout  & (!\top1|Mux1~1_combout  & ((!\top1|Add0~29_sumout ) # 
// (!\top1|Mux7~2_combout )))) ) )

	.dataa(!\top1|Add0~29_sumout ),
	.datab(!\top1|Mux0~1_combout ),
	.datac(!\top1|Mux7~2_combout ),
	.datad(!\top1|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\top1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Selector0~4 .extended_lut = "off";
defparam \top1|Selector0~4 .lut_mask = 64'hC800C800C000C000;
defparam \top1|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N48
cyclonev_lcell_comb \top1|PC_q[3]~0 (
// Equation(s):
// \top1|PC_q[3]~0_combout  = ( \top1|Selector0~4_combout  & ( \KEY[1]~input_o  & ( ((\top1|Selector0~1_combout  & (\top1|Selector0~2_combout  & \top1|Selector0~3_combout ))) # (\top1|Equal4~2_combout ) ) ) ) # ( !\top1|Selector0~4_combout  & ( 
// \KEY[1]~input_o  & ( \top1|Equal4~2_combout  ) ) ) # ( \top1|Selector0~4_combout  & ( !\KEY[1]~input_o  ) ) # ( !\top1|Selector0~4_combout  & ( !\KEY[1]~input_o  ) )

	.dataa(!\top1|Selector0~1_combout ),
	.datab(!\top1|Selector0~2_combout ),
	.datac(!\top1|Equal4~2_combout ),
	.datad(!\top1|Selector0~3_combout ),
	.datae(!\top1|Selector0~4_combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|PC_q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|PC_q[3]~0 .extended_lut = "off";
defparam \top1|PC_q[3]~0 .lut_mask = 64'hFFFFFFFF0F0F0F1F;
defparam \top1|PC_q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y15_N2
dffeas \top1|PC_q[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|PC_q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|PC_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|PC_q[0] .is_wysiwyg = "true";
defparam \top1|PC_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N41
dffeas \top1|mar_q[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\top1|PC_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(vcc),
	.ena(\top1|mar_q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|mar_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|mar_q[0] .is_wysiwyg = "true";
defparam \top1|mar_q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N45
cyclonev_lcell_comb \top1|rom|WideOr2 (
// Equation(s):
// \top1|rom|WideOr2~combout  = ( \top1|rom|Equal0~1_combout  & ( (!\top1|mar_q [0] & (((!\top1|mar_q [2] & \top1|mar_q [3])))) # (\top1|mar_q [0] & (!\top1|mar_q [3] & (!\top1|mar_q [1] $ (!\top1|mar_q [2])))) ) )

	.dataa(!\top1|mar_q [0]),
	.datab(!\top1|mar_q [1]),
	.datac(!\top1|mar_q [2]),
	.datad(!\top1|mar_q [3]),
	.datae(gnd),
	.dataf(!\top1|rom|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|rom|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|rom|WideOr2 .extended_lut = "off";
defparam \top1|rom|WideOr2 .lut_mask = 64'h0000000014A014A0;
defparam \top1|rom|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y15_N47
dffeas \top1|ir_q[9] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|rom|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|ir_q[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|ir_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|ir_q[9] .is_wysiwyg = "true";
defparam \top1|ir_q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N48
cyclonev_lcell_comb \top1|Mux6~1 (
// Equation(s):
// \top1|Mux6~1_combout  = ( !\top1|ir_q [11] & ( \top1|ir_q [10] & ( (\top1|Equal4~0_combout  & (!\top1|ir_q [12] & ((!\top1|ir_q [9]) # (!\top1|ir_q [8])))) ) ) ) # ( \top1|ir_q [11] & ( !\top1|ir_q [10] & ( (\top1|Equal4~0_combout  & ((!\top1|ir_q [9] & 
// ((!\top1|ir_q [8]) # (\top1|ir_q [12]))) # (\top1|ir_q [9] & (!\top1|ir_q [8] & \top1|ir_q [12])))) ) ) ) # ( !\top1|ir_q [11] & ( !\top1|ir_q [10] & ( (!\top1|ir_q [9] & (\top1|Equal4~0_combout  & (!\top1|ir_q [8] $ (!\top1|ir_q [12])))) ) ) )

	.dataa(!\top1|ir_q [9]),
	.datab(!\top1|ir_q [8]),
	.datac(!\top1|Equal4~0_combout ),
	.datad(!\top1|ir_q [12]),
	.datae(!\top1|ir_q [11]),
	.dataf(!\top1|ir_q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux6~1 .extended_lut = "off";
defparam \top1|Mux6~1 .lut_mask = 64'h0208080E0E000000;
defparam \top1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N30
cyclonev_lcell_comb \top1|Mux7~1 (
// Equation(s):
// \top1|Mux7~1_combout  = ( \top1|mux1_out[0]~0_combout  & ( (!\top1|Mux6~0_combout  & ((!\top1|Mux6~1_combout  & ((\top1|Add0~1_sumout ))) # (\top1|Mux6~1_combout  & (\top1|Mux7~0_combout )))) ) ) # ( !\top1|mux1_out[0]~0_combout  & ( 
// (!\top1|Mux6~1_combout  & (((\top1|Add0~1_sumout )) # (\top1|Mux6~0_combout ))) # (\top1|Mux6~1_combout  & (!\top1|Mux6~0_combout  & (\top1|Mux7~0_combout ))) ) )

	.dataa(!\top1|Mux6~1_combout ),
	.datab(!\top1|Mux6~0_combout ),
	.datac(!\top1|Mux7~0_combout ),
	.datad(!\top1|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\top1|mux1_out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\top1|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \top1|Mux7~1 .extended_lut = "off";
defparam \top1|Mux7~1 .lut_mask = 64'h26AE26AE048C048C;
defparam \top1|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y13_N32
dffeas \top1|w_q[0] (
	.clk(\KEY[0]~inputCLKENA0_outclk ),
	.d(\top1|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[1]~input_o ),
	.sload(gnd),
	.ena(\top1|w_q[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\top1|w_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \top1|w_q[0] .is_wysiwyg = "true";
defparam \top1|w_q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y45_N1
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N4
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N21
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N21
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N92
cyclonev_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N52
cyclonev_io_ibuf \SD_DATA[0]~input (
	.i(SD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[0]~input_o ));
// synopsys translate_off
defparam \SD_DATA[0]~input .bus_hold = "false";
defparam \SD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N41
cyclonev_io_ibuf \SD_DATA[1]~input (
	.i(SD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[1]~input_o ));
// synopsys translate_off
defparam \SD_DATA[1]~input .bus_hold = "false";
defparam \SD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N58
cyclonev_io_ibuf \SD_DATA[2]~input (
	.i(SD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[2]~input_o ));
// synopsys translate_off
defparam \SD_DATA[2]~input .bus_hold = "false";
defparam \SD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y45_N75
cyclonev_io_ibuf \SD_DATA[3]~input (
	.i(SD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SD_DATA[3]~input_o ));
// synopsys translate_off
defparam \SD_DATA[3]~input .bus_hold = "false";
defparam \SD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N44
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N35
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N1
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N1
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N38
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N38
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N55
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N95
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N55
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N38
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N38
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N78
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N4
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N38
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N55
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N21
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N4
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y19_N21
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N21
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N21
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N4
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y20_N4
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y45_N18
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N55
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N21
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N21
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N4
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N95
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N78
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N44
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y14_N61
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y15_N4
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N52
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N35
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N52
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N35
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y45_N1
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N1
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N18
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y45_N35
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N1
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N75
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y45_N18
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N35
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N18
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N1
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N41
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N41
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y45_N58
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y45_N58
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y45_N52
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y45_N35
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y45_N18
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y45_N18
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N35
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y45_N52
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
