library ieee;
use ieee.std_logic_1164.all;

entity mux is
	port (
		x,y: in std_logic_vector(7 downto 0);
		s : in std_logic;
		z : out std_logic_vector(7 downto 0)
	);
end entity;
architecture behave of mux is
	begin
		z(0) <= (s and x(0)) or (not s and y(0));
		z(1) <= (s and x(1)) or (not s and y(1));
		z(2) <= (s and x(2)) or (not s and y(2));
		z(3) <= (s and x(3)) or (not s and y(3));
		z(4) <= (s and x(4)) or (not s and y(4));
		z(5) <= (s and x(5)) or (not s and y(5));
		z(6) <= (s and x(6)) or (not s and y(6));
		z(7) <= (s and x(7)) or (not s and y(7));
end behave;