
HC-SR04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054dc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  080055f0  080055f0  000065f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059fc  080059fc  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080059fc  080059fc  000069fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a04  08005a04  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a04  08005a04  00006a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005a08  08005a08  00006a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005a0c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  200001d4  08005be0  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08005be0  000073d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b447  00000000  00000000  000071fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa9  00000000  00000000  00012644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  000140f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000996  00000000  00000000  00014d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185ac  00000000  00000000  000156ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d012  00000000  00000000  0002dc7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c1c1  00000000  00000000  0003ac8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6e4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043cc  00000000  00000000  000c6e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000cb25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080055d4 	.word	0x080055d4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080055d4 	.word	0x080055d4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
	if (ch =='\n')
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2b0a      	cmp	r3, #10
 8000a94:	d106      	bne.n	8000aa4 <__io_putchar+0x1c>
		HAL_UART_Transmit (&huart2, (uint8_t*) "\r", 1, 0xFFFF);
 8000a96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4907      	ldr	r1, [pc, #28]	@ (8000abc <__io_putchar+0x34>)
 8000a9e:	4808      	ldr	r0, [pc, #32]	@ (8000ac0 <__io_putchar+0x38>)
 8000aa0:	f001 fec4 	bl	800282c <HAL_UART_Transmit>
	HAL_UART_Transmit (&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8000aa4:	1d39      	adds	r1, r7, #4
 8000aa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aaa:	2201      	movs	r2, #1
 8000aac:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <__io_putchar+0x38>)
 8000aae:	f001 febd 	bl	800282c <HAL_UART_Transmit>

	return ch;
 8000ab2:	687b      	ldr	r3, [r7, #4]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	080055f0 	.word	0x080055f0
 8000ac0:	20000238 	.word	0x20000238

08000ac4 <timer_start>:

void timer_start(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
   HAL_TIM_Base_Start(&htim1);
 8000ac8:	4802      	ldr	r0, [pc, #8]	@ (8000ad4 <timer_start+0x10>)
 8000aca:	f001 fbeb 	bl	80022a4 <HAL_TIM_Base_Start>
}
 8000ace:	bf00      	nop
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	200001f0 	.word	0x200001f0

08000ad8 <delay_us>:

void delay_us(uint16_t us)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	80fb      	strh	r3, [r7, #6]
   __HAL_TIM_SET_COUNTER(&htim1, 0); // initislize counter to start from 0
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <delay_us+0x2c>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	625a      	str	r2, [r3, #36]	@ 0x24
   while((__HAL_TIM_GET_COUNTER(&htim1))<us); // wait count until us
 8000aea:	bf00      	nop
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <delay_us+0x2c>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000af2:	88fb      	ldrh	r3, [r7, #6]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	d3f9      	bcc.n	8000aec <delay_us+0x14>
}
 8000af8:	bf00      	nop
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr
 8000b04:	200001f0 	.word	0x200001f0

08000b08 <trig_l>:

void trig_l(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(TRIG_L_GPIO_Port, TRIG_L_Pin, 1);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2180      	movs	r1, #128	@ 0x80
 8000b10:	4806      	ldr	r0, [pc, #24]	@ (8000b2c <trig_l+0x24>)
 8000b12:	f000 ff2c 	bl	800196e <HAL_GPIO_WritePin>
   delay_us(10);
 8000b16:	200a      	movs	r0, #10
 8000b18:	f7ff ffde 	bl	8000ad8 <delay_us>
   HAL_GPIO_WritePin(TRIG_L_GPIO_Port, TRIG_L_Pin, 0);
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2180      	movs	r1, #128	@ 0x80
 8000b20:	4802      	ldr	r0, [pc, #8]	@ (8000b2c <trig_l+0x24>)
 8000b22:	f000 ff24 	bl	800196e <HAL_GPIO_WritePin>
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40011000 	.word	0x40011000

08000b30 <trig_r>:
void trig_r(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_R_GPIO_Port, TRIG_R_Pin, 1);
 8000b34:	2201      	movs	r2, #1
 8000b36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b3a:	4807      	ldr	r0, [pc, #28]	@ (8000b58 <trig_r+0x28>)
 8000b3c:	f000 ff17 	bl	800196e <HAL_GPIO_WritePin>
	delay_us(10);
 8000b40:	200a      	movs	r0, #10
 8000b42:	f7ff ffc9 	bl	8000ad8 <delay_us>
	HAL_GPIO_WritePin(TRIG_R_GPIO_Port, TRIG_R_Pin, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b4c:	4802      	ldr	r0, [pc, #8]	@ (8000b58 <trig_r+0x28>)
 8000b4e:	f000 ff0e 	bl	800196e <HAL_GPIO_WritePin>
}
 8000b52:	bf00      	nop
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40010800 	.word	0x40010800

08000b5c <echo_l>:


long unsigned int echo_l(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
    long unsigned int echo = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	607b      	str	r3, [r7, #4]

    while(HAL_GPIO_ReadPin(ECHO_L_GPIO_Port, ECHO_L_Pin) == 0){}
 8000b66:	bf00      	nop
 8000b68:	2101      	movs	r1, #1
 8000b6a:	4812      	ldr	r0, [pc, #72]	@ (8000bb4 <echo_l+0x58>)
 8000b6c:	f000 fee8 	bl	8001940 <HAL_GPIO_ReadPin>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d0f8      	beq.n	8000b68 <echo_l+0xc>
         __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000b76:	4b10      	ldr	r3, [pc, #64]	@ (8000bb8 <echo_l+0x5c>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	625a      	str	r2, [r3, #36]	@ 0x24
         while(HAL_GPIO_ReadPin(ECHO_L_GPIO_Port, ECHO_L_Pin) == 1);
 8000b7e:	bf00      	nop
 8000b80:	2101      	movs	r1, #1
 8000b82:	480c      	ldr	r0, [pc, #48]	@ (8000bb4 <echo_l+0x58>)
 8000b84:	f000 fedc 	bl	8001940 <HAL_GPIO_ReadPin>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d0f8      	beq.n	8000b80 <echo_l+0x24>
         echo = __HAL_TIM_GET_COUNTER(&htim1);
 8000b8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <echo_l+0x5c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b94:	607b      	str	r3, [r7, #4]
    if( echo >= 240 && echo <= 23000 ) return echo;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2bef      	cmp	r3, #239	@ 0xef
 8000b9a:	d906      	bls.n	8000baa <echo_l+0x4e>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f645 12d8 	movw	r2, #23000	@ 0x59d8
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d801      	bhi.n	8000baa <echo_l+0x4e>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	e000      	b.n	8000bac <echo_l+0x50>
    else return 0;
 8000baa:	2300      	movs	r3, #0
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40010c00 	.word	0x40010c00
 8000bb8:	200001f0 	.word	0x200001f0

08000bbc <echo_r>:
long unsigned int echo_r(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
	long unsigned int echo = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	607b      	str	r3, [r7, #4]

	while(HAL_GPIO_ReadPin(ECHO_R_GPIO_Port, ECHO_R_Pin) == 0){}
 8000bc6:	bf00      	nop
 8000bc8:	2110      	movs	r1, #16
 8000bca:	4812      	ldr	r0, [pc, #72]	@ (8000c14 <echo_r+0x58>)
 8000bcc:	f000 feb8 	bl	8001940 <HAL_GPIO_ReadPin>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d0f8      	beq.n	8000bc8 <echo_r+0xc>
	     __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000bd6:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <echo_r+0x5c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	625a      	str	r2, [r3, #36]	@ 0x24
	     while(HAL_GPIO_ReadPin(ECHO_R_GPIO_Port, ECHO_R_Pin) == 1);
 8000bde:	bf00      	nop
 8000be0:	2110      	movs	r1, #16
 8000be2:	480c      	ldr	r0, [pc, #48]	@ (8000c14 <echo_r+0x58>)
 8000be4:	f000 feac 	bl	8001940 <HAL_GPIO_ReadPin>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d0f8      	beq.n	8000be0 <echo_r+0x24>
	     echo = __HAL_TIM_GET_COUNTER(&htim1);
 8000bee:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <echo_r+0x5c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bf4:	607b      	str	r3, [r7, #4]
	if( echo >= 240 && echo <= 23000 ) return echo;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2bef      	cmp	r3, #239	@ 0xef
 8000bfa:	d906      	bls.n	8000c0a <echo_r+0x4e>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f645 12d8 	movw	r2, #23000	@ 0x59d8
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d801      	bhi.n	8000c0a <echo_r+0x4e>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	e000      	b.n	8000c0c <echo_r+0x50>
	else return 0;
 8000c0a:	2300      	movs	r3, #0
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	40010800 	.word	0x40010800
 8000c18:	200001f0 	.word	0x200001f0

08000c1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c22:	f000 fb75 	bl	8001310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c26:	f000 f863 	bl	8000cf0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c2a:	f000 f91d 	bl	8000e68 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c2e:	f000 f8f1 	bl	8000e14 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000c32:	f000 f89f 	bl	8000d74 <MX_TIM1_Init>

  uint16_t echo_r_time;
  uint16_t dist_r;


  timer_start();
 8000c36:	f7ff ff45 	bl	8000ac4 <timer_start>
  printf("Ranging with HC-SR04\n");
 8000c3a:	4827      	ldr	r0, [pc, #156]	@ (8000cd8 <main+0xbc>)
 8000c3c:	f002 fd4e 	bl	80036dc <puts>
  {
// HC-SR04 Serial TEST
//	  HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
//	  printf("%c\n",ch);
//	  HAL_Delay(100);
	    trig_l();
 8000c40:	f7ff ff62 	bl	8000b08 <trig_l>
	    echo_l_time = echo_l();
 8000c44:	f7ff ff8a 	bl	8000b5c <echo_l>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	80fb      	strh	r3, [r7, #6]
	    if( echo_l_time != 0)
 8000c4c:	88fb      	ldrh	r3, [r7, #6]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d014      	beq.n	8000c7c <main+0x60>
	    {
	        dist_l = (int)(17 * echo_l_time / 100);
 8000c52:	88fa      	ldrh	r2, [r7, #6]
 8000c54:	4613      	mov	r3, r2
 8000c56:	011b      	lsls	r3, r3, #4
 8000c58:	4413      	add	r3, r2
 8000c5a:	4a20      	ldr	r2, [pc, #128]	@ (8000cdc <main+0xc0>)
 8000c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8000c60:	1152      	asrs	r2, r2, #5
 8000c62:	17db      	asrs	r3, r3, #31
 8000c64:	1ad3      	subs	r3, r2, r3
 8000c66:	80bb      	strh	r3, [r7, #4]
	        printf("Distance_l = %d(mm)\n", dist_l);
 8000c68:	88bb      	ldrh	r3, [r7, #4]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	481c      	ldr	r0, [pc, #112]	@ (8000ce0 <main+0xc4>)
 8000c6e:	f002 fccd 	bl	800360c <iprintf>
	        HAL_Delay(1000);
 8000c72:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c76:	f000 fbad 	bl	80013d4 <HAL_Delay>
 8000c7a:	e006      	b.n	8000c8a <main+0x6e>
	    }
	    else
	    {
	    	printf("Out of Range!@L\n");
 8000c7c:	4819      	ldr	r0, [pc, #100]	@ (8000ce4 <main+0xc8>)
 8000c7e:	f002 fd2d 	bl	80036dc <puts>
	    	HAL_Delay(1000);
 8000c82:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c86:	f000 fba5 	bl	80013d4 <HAL_Delay>
	    }

	    trig_r();
 8000c8a:	f7ff ff51 	bl	8000b30 <trig_r>
	    echo_r_time = echo_r();
 8000c8e:	f7ff ff95 	bl	8000bbc <echo_r>
 8000c92:	4603      	mov	r3, r0
 8000c94:	807b      	strh	r3, [r7, #2]
	    if( echo_r_time != 0)
 8000c96:	887b      	ldrh	r3, [r7, #2]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d014      	beq.n	8000cc6 <main+0xaa>
	    {
	        dist_r = (int)(17 * echo_r_time / 100);
 8000c9c:	887a      	ldrh	r2, [r7, #2]
 8000c9e:	4613      	mov	r3, r2
 8000ca0:	011b      	lsls	r3, r3, #4
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cdc <main+0xc0>)
 8000ca6:	fb82 1203 	smull	r1, r2, r2, r3
 8000caa:	1152      	asrs	r2, r2, #5
 8000cac:	17db      	asrs	r3, r3, #31
 8000cae:	1ad3      	subs	r3, r2, r3
 8000cb0:	803b      	strh	r3, [r7, #0]
	        printf("Distance_r = %d(mm)\n", dist_r);
 8000cb2:	883b      	ldrh	r3, [r7, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	480c      	ldr	r0, [pc, #48]	@ (8000ce8 <main+0xcc>)
 8000cb8:	f002 fca8 	bl	800360c <iprintf>
	        HAL_Delay(1000);
 8000cbc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cc0:	f000 fb88 	bl	80013d4 <HAL_Delay>
 8000cc4:	e7bc      	b.n	8000c40 <main+0x24>
	    }
	    else
	    {
	    	printf("Out of Range!@R\n");
 8000cc6:	4809      	ldr	r0, [pc, #36]	@ (8000cec <main+0xd0>)
 8000cc8:	f002 fd08 	bl	80036dc <puts>
	    	HAL_Delay(1000);
 8000ccc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cd0:	f000 fb80 	bl	80013d4 <HAL_Delay>
	    trig_l();
 8000cd4:	e7b4      	b.n	8000c40 <main+0x24>
 8000cd6:	bf00      	nop
 8000cd8:	080055f4 	.word	0x080055f4
 8000cdc:	51eb851f 	.word	0x51eb851f
 8000ce0:	0800560c 	.word	0x0800560c
 8000ce4:	08005624 	.word	0x08005624
 8000ce8:	08005634 	.word	0x08005634
 8000cec:	0800564c 	.word	0x0800564c

08000cf0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b090      	sub	sp, #64	@ 0x40
 8000cf4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cf6:	f107 0318 	add.w	r3, r7, #24
 8000cfa:	2228      	movs	r2, #40	@ 0x28
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f002 fdcc 	bl	800389c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
 8000d10:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d16:	2301      	movs	r3, #1
 8000d18:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d1a:	2310      	movs	r3, #16
 8000d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d1e:	2302      	movs	r3, #2
 8000d20:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000d22:	2300      	movs	r3, #0
 8000d24:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000d26:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d2c:	f107 0318 	add.w	r3, r7, #24
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 fe57 	bl	80019e4 <HAL_RCC_OscConfig>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000d3c:	f000 f932 	bl	8000fa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d40:	230f      	movs	r3, #15
 8000d42:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d44:	2302      	movs	r3, #2
 8000d46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	2102      	movs	r1, #2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f001 f8c4 	bl	8001ee8 <HAL_RCC_ClockConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000d66:	f000 f91d 	bl	8000fa4 <Error_Handler>
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	3740      	adds	r7, #64	@ 0x40
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d7a:	f107 0308 	add.w	r3, r7, #8
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d88:	463b      	mov	r3, r7
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d90:	4b1e      	ldr	r3, [pc, #120]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000d92:	4a1f      	ldr	r2, [pc, #124]	@ (8000e10 <MX_TIM1_Init+0x9c>)
 8000d94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 8000d96:	4b1d      	ldr	r3, [pc, #116]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000d98:	223f      	movs	r2, #63	@ 0x3f
 8000d9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000da2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000da4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000da8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000daa:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000db6:	4b15      	ldr	r3, [pc, #84]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000dbc:	4813      	ldr	r0, [pc, #76]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000dbe:	f001 fa21 	bl	8002204 <HAL_TIM_Base_Init>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000dc8:	f000 f8ec 	bl	8000fa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dd2:	f107 0308 	add.w	r3, r7, #8
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	480c      	ldr	r0, [pc, #48]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000dda:	f001 faad 	bl	8002338 <HAL_TIM_ConfigClockSource>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000de4:	f000 f8de 	bl	8000fa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000de8:	2300      	movs	r3, #0
 8000dea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dec:	2300      	movs	r3, #0
 8000dee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000df0:	463b      	mov	r3, r7
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <MX_TIM1_Init+0x98>)
 8000df6:	f001 fc6b 	bl	80026d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000e00:	f000 f8d0 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e04:	bf00      	nop
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	200001f0 	.word	0x200001f0
 8000e10:	40012c00 	.word	0x40012c00

08000e14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e18:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e1a:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <MX_USART2_UART_Init+0x50>)
 8000e1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e1e:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e32:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e38:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e3e:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e44:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e4a:	4805      	ldr	r0, [pc, #20]	@ (8000e60 <MX_USART2_UART_Init+0x4c>)
 8000e4c:	f001 fc9e 	bl	800278c <HAL_UART_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e56:	f000 f8a5 	bl	8000fa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000238 	.word	0x20000238
 8000e64:	40004400 	.word	0x40004400

08000e68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7c:	4b44      	ldr	r3, [pc, #272]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000e7e:	699b      	ldr	r3, [r3, #24]
 8000e80:	4a43      	ldr	r2, [pc, #268]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000e82:	f043 0310 	orr.w	r3, r3, #16
 8000e86:	6193      	str	r3, [r2, #24]
 8000e88:	4b41      	ldr	r3, [pc, #260]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000e8a:	699b      	ldr	r3, [r3, #24]
 8000e8c:	f003 0310 	and.w	r3, r3, #16
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e94:	4b3e      	ldr	r3, [pc, #248]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	4a3d      	ldr	r2, [pc, #244]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000e9a:	f043 0320 	orr.w	r3, r3, #32
 8000e9e:	6193      	str	r3, [r2, #24]
 8000ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000ea2:	699b      	ldr	r3, [r3, #24]
 8000ea4:	f003 0320 	and.w	r3, r3, #32
 8000ea8:	60bb      	str	r3, [r7, #8]
 8000eaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eac:	4b38      	ldr	r3, [pc, #224]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	4a37      	ldr	r2, [pc, #220]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	6193      	str	r3, [r2, #24]
 8000eb8:	4b35      	ldr	r3, [pc, #212]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	f003 0304 	and.w	r3, r3, #4
 8000ec0:	607b      	str	r3, [r7, #4]
 8000ec2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec4:	4b32      	ldr	r3, [pc, #200]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a31      	ldr	r2, [pc, #196]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000eca:	f043 0308 	orr.w	r3, r3, #8
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b2f      	ldr	r3, [pc, #188]	@ (8000f90 <MX_GPIO_Init+0x128>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f003 0308 	and.w	r3, r3, #8
 8000ed8:	603b      	str	r3, [r7, #0]
 8000eda:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG_R_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8000ee2:	482c      	ldr	r0, [pc, #176]	@ (8000f94 <MX_GPIO_Init+0x12c>)
 8000ee4:	f000 fd43 	bl	800196e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_L_GPIO_Port, TRIG_L_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2180      	movs	r1, #128	@ 0x80
 8000eec:	482a      	ldr	r0, [pc, #168]	@ (8000f98 <MX_GPIO_Init+0x130>)
 8000eee:	f000 fd3e 	bl	800196e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ef2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ef6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ef8:	4b28      	ldr	r3, [pc, #160]	@ (8000f9c <MX_GPIO_Init+0x134>)
 8000efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4619      	mov	r1, r3
 8000f06:	4824      	ldr	r0, [pc, #144]	@ (8000f98 <MX_GPIO_Init+0x130>)
 8000f08:	f000 fb96 	bl	8001638 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_R_Pin */
  GPIO_InitStruct.Pin = ECHO_R_Pin;
 8000f0c:	2310      	movs	r3, #16
 8000f0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_R_GPIO_Port, &GPIO_InitStruct);
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	481d      	ldr	r0, [pc, #116]	@ (8000f94 <MX_GPIO_Init+0x12c>)
 8000f20:	f000 fb8a 	bl	8001638 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TRIG_R_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TRIG_R_Pin;
 8000f24:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8000f28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2302      	movs	r3, #2
 8000f34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f36:	f107 0310 	add.w	r3, r7, #16
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4815      	ldr	r0, [pc, #84]	@ (8000f94 <MX_GPIO_Init+0x12c>)
 8000f3e:	f000 fb7b 	bl	8001638 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_L_Pin */
  GPIO_InitStruct.Pin = ECHO_L_Pin;
 8000f42:	2301      	movs	r3, #1
 8000f44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_L_GPIO_Port, &GPIO_InitStruct);
 8000f4e:	f107 0310 	add.w	r3, r7, #16
 8000f52:	4619      	mov	r1, r3
 8000f54:	4812      	ldr	r0, [pc, #72]	@ (8000fa0 <MX_GPIO_Init+0x138>)
 8000f56:	f000 fb6f 	bl	8001638 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_L_Pin */
  GPIO_InitStruct.Pin = TRIG_L_Pin;
 8000f5a:	2380      	movs	r3, #128	@ 0x80
 8000f5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2302      	movs	r3, #2
 8000f68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_L_GPIO_Port, &GPIO_InitStruct);
 8000f6a:	f107 0310 	add.w	r3, r7, #16
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4809      	ldr	r0, [pc, #36]	@ (8000f98 <MX_GPIO_Init+0x130>)
 8000f72:	f000 fb61 	bl	8001638 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2028      	movs	r0, #40	@ 0x28
 8000f7c:	f000 fb25 	bl	80015ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f80:	2028      	movs	r0, #40	@ 0x28
 8000f82:	f000 fb3e 	bl	8001602 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f86:	bf00      	nop
 8000f88:	3720      	adds	r7, #32
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40010800 	.word	0x40010800
 8000f98:	40011000 	.word	0x40011000
 8000f9c:	10110000 	.word	0x10110000
 8000fa0:	40010c00 	.word	0x40010c00

08000fa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa8:	b672      	cpsid	i
}
 8000faa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <Error_Handler+0x8>

08000fb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <HAL_MspInit+0x5c>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	4a14      	ldr	r2, [pc, #80]	@ (800100c <HAL_MspInit+0x5c>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6193      	str	r3, [r2, #24]
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <HAL_MspInit+0x5c>)
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fce:	4b0f      	ldr	r3, [pc, #60]	@ (800100c <HAL_MspInit+0x5c>)
 8000fd0:	69db      	ldr	r3, [r3, #28]
 8000fd2:	4a0e      	ldr	r2, [pc, #56]	@ (800100c <HAL_MspInit+0x5c>)
 8000fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd8:	61d3      	str	r3, [r2, #28]
 8000fda:	4b0c      	ldr	r3, [pc, #48]	@ (800100c <HAL_MspInit+0x5c>)
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8001010 <HAL_MspInit+0x60>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	60fb      	str	r3, [r7, #12]
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	4a04      	ldr	r2, [pc, #16]	@ (8001010 <HAL_MspInit+0x60>)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001002:	bf00      	nop
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr
 800100c:	40021000 	.word	0x40021000
 8001010:	40010000 	.word	0x40010000

08001014 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a09      	ldr	r2, [pc, #36]	@ (8001048 <HAL_TIM_Base_MspInit+0x34>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d10b      	bne.n	800103e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001026:	4b09      	ldr	r3, [pc, #36]	@ (800104c <HAL_TIM_Base_MspInit+0x38>)
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	4a08      	ldr	r2, [pc, #32]	@ (800104c <HAL_TIM_Base_MspInit+0x38>)
 800102c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001030:	6193      	str	r3, [r2, #24]
 8001032:	4b06      	ldr	r3, [pc, #24]	@ (800104c <HAL_TIM_Base_MspInit+0x38>)
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	40012c00 	.word	0x40012c00
 800104c:	40021000 	.word	0x40021000

08001050 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b088      	sub	sp, #32
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001058:	f107 0310 	add.w	r3, r7, #16
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4a15      	ldr	r2, [pc, #84]	@ (80010c0 <HAL_UART_MspInit+0x70>)
 800106c:	4293      	cmp	r3, r2
 800106e:	d123      	bne.n	80010b8 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001070:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <HAL_UART_MspInit+0x74>)
 8001072:	69db      	ldr	r3, [r3, #28]
 8001074:	4a13      	ldr	r2, [pc, #76]	@ (80010c4 <HAL_UART_MspInit+0x74>)
 8001076:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800107a:	61d3      	str	r3, [r2, #28]
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <HAL_UART_MspInit+0x74>)
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001088:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <HAL_UART_MspInit+0x74>)
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	4a0d      	ldr	r2, [pc, #52]	@ (80010c4 <HAL_UART_MspInit+0x74>)
 800108e:	f043 0304 	orr.w	r3, r3, #4
 8001092:	6193      	str	r3, [r2, #24]
 8001094:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <HAL_UART_MspInit+0x74>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	f003 0304 	and.w	r3, r3, #4
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010a0:	230c      	movs	r3, #12
 80010a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a4:	2302      	movs	r3, #2
 80010a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2302      	movs	r3, #2
 80010aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ac:	f107 0310 	add.w	r3, r7, #16
 80010b0:	4619      	mov	r1, r3
 80010b2:	4805      	ldr	r0, [pc, #20]	@ (80010c8 <HAL_UART_MspInit+0x78>)
 80010b4:	f000 fac0 	bl	8001638 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80010b8:	bf00      	nop
 80010ba:	3720      	adds	r7, #32
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40004400 	.word	0x40004400
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40010800 	.word	0x40010800

080010cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <NMI_Handler+0x4>

080010d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <HardFault_Handler+0x4>

080010dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <MemManage_Handler+0x4>

080010e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <BusFault_Handler+0x4>

080010ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <UsageFault_Handler+0x4>

080010f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	bc80      	pop	{r7}
 8001116:	4770      	bx	lr

08001118 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111c:	f000 f93e 	bl	800139c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}

08001124 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001128:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800112c:	f000 fc38 	bl	80019a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  return 1;
 8001138:	2301      	movs	r3, #1
}
 800113a:	4618      	mov	r0, r3
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr

08001142 <_kill>:

int _kill(int pid, int sig)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800114c:	f002 fbf8 	bl	8003940 <__errno>
 8001150:	4603      	mov	r3, r0
 8001152:	2216      	movs	r2, #22
 8001154:	601a      	str	r2, [r3, #0]
  return -1;
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <_exit>:

void _exit (int status)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800116a:	f04f 31ff 	mov.w	r1, #4294967295
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f7ff ffe7 	bl	8001142 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <_exit+0x12>

08001178 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
 8001188:	e00a      	b.n	80011a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800118a:	f3af 8000 	nop.w
 800118e:	4601      	mov	r1, r0
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	60ba      	str	r2, [r7, #8]
 8001196:	b2ca      	uxtb	r2, r1
 8001198:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	3301      	adds	r3, #1
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	dbf0      	blt.n	800118a <_read+0x12>
  }

  return len;
 80011a8:	687b      	ldr	r3, [r7, #4]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b086      	sub	sp, #24
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	60f8      	str	r0, [r7, #12]
 80011ba:	60b9      	str	r1, [r7, #8]
 80011bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	e009      	b.n	80011d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	1c5a      	adds	r2, r3, #1
 80011c8:	60ba      	str	r2, [r7, #8]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff fc5b 	bl	8000a88 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3301      	adds	r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	429a      	cmp	r2, r3
 80011de:	dbf1      	blt.n	80011c4 <_write+0x12>
  }
  return len;
 80011e0:	687b      	ldr	r3, [r7, #4]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <_close>:

int _close(int file)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001210:	605a      	str	r2, [r3, #4]
  return 0;
 8001212:	2300      	movs	r3, #0
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr

0800121e <_isatty>:

int _isatty(int file)
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001226:	2301      	movs	r3, #1
}
 8001228:	4618      	mov	r0, r3
 800122a:	370c      	adds	r7, #12
 800122c:	46bd      	mov	sp, r7
 800122e:	bc80      	pop	{r7}
 8001230:	4770      	bx	lr

08001232 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001232:	b480      	push	{r7}
 8001234:	b085      	sub	sp, #20
 8001236:	af00      	add	r7, sp, #0
 8001238:	60f8      	str	r0, [r7, #12]
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800123e:	2300      	movs	r3, #0
}
 8001240:	4618      	mov	r0, r3
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
	...

0800124c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b086      	sub	sp, #24
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001254:	4a14      	ldr	r2, [pc, #80]	@ (80012a8 <_sbrk+0x5c>)
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <_sbrk+0x60>)
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001260:	4b13      	ldr	r3, [pc, #76]	@ (80012b0 <_sbrk+0x64>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d102      	bne.n	800126e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001268:	4b11      	ldr	r3, [pc, #68]	@ (80012b0 <_sbrk+0x64>)
 800126a:	4a12      	ldr	r2, [pc, #72]	@ (80012b4 <_sbrk+0x68>)
 800126c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800126e:	4b10      	ldr	r3, [pc, #64]	@ (80012b0 <_sbrk+0x64>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4413      	add	r3, r2
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	429a      	cmp	r2, r3
 800127a:	d207      	bcs.n	800128c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800127c:	f002 fb60 	bl	8003940 <__errno>
 8001280:	4603      	mov	r3, r0
 8001282:	220c      	movs	r2, #12
 8001284:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001286:	f04f 33ff 	mov.w	r3, #4294967295
 800128a:	e009      	b.n	80012a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <_sbrk+0x64>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001292:	4b07      	ldr	r3, [pc, #28]	@ (80012b0 <_sbrk+0x64>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4413      	add	r3, r2
 800129a:	4a05      	ldr	r2, [pc, #20]	@ (80012b0 <_sbrk+0x64>)
 800129c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800129e:	68fb      	ldr	r3, [r7, #12]
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20005000 	.word	0x20005000
 80012ac:	00000400 	.word	0x00000400
 80012b0:	20000280 	.word	0x20000280
 80012b4:	200003d8 	.word	0x200003d8

080012b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr

080012c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012c4:	f7ff fff8 	bl	80012b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c8:	480b      	ldr	r0, [pc, #44]	@ (80012f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012ca:	490c      	ldr	r1, [pc, #48]	@ (80012fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001300 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d0:	e002      	b.n	80012d8 <LoopCopyDataInit>

080012d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d6:	3304      	adds	r3, #4

080012d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012dc:	d3f9      	bcc.n	80012d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012de:	4a09      	ldr	r2, [pc, #36]	@ (8001304 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012e0:	4c09      	ldr	r4, [pc, #36]	@ (8001308 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e4:	e001      	b.n	80012ea <LoopFillZerobss>

080012e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e8:	3204      	adds	r2, #4

080012ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ec:	d3fb      	bcc.n	80012e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ee:	f002 fb2d 	bl	800394c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012f2:	f7ff fc93 	bl	8000c1c <main>
  bx lr
 80012f6:	4770      	bx	lr
  ldr r0, =_sdata
 80012f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012fc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001300:	08005a0c 	.word	0x08005a0c
  ldr r2, =_sbss
 8001304:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001308:	200003d4 	.word	0x200003d4

0800130c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC1_2_IRQHandler>
	...

08001310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <HAL_Init+0x28>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a07      	ldr	r2, [pc, #28]	@ (8001338 <HAL_Init+0x28>)
 800131a:	f043 0310 	orr.w	r3, r3, #16
 800131e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001320:	2003      	movs	r0, #3
 8001322:	f000 f947 	bl	80015b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001326:	2000      	movs	r0, #0
 8001328:	f000 f808 	bl	800133c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800132c:	f7ff fe40 	bl	8000fb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	40022000 	.word	0x40022000

0800133c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001344:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <HAL_InitTick+0x54>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	4b12      	ldr	r3, [pc, #72]	@ (8001394 <HAL_InitTick+0x58>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	4619      	mov	r1, r3
 800134e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001352:	fbb3 f3f1 	udiv	r3, r3, r1
 8001356:	fbb2 f3f3 	udiv	r3, r2, r3
 800135a:	4618      	mov	r0, r3
 800135c:	f000 f95f 	bl	800161e <HAL_SYSTICK_Config>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e00e      	b.n	8001388 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2b0f      	cmp	r3, #15
 800136e:	d80a      	bhi.n	8001386 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001370:	2200      	movs	r2, #0
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	f04f 30ff 	mov.w	r0, #4294967295
 8001378:	f000 f927 	bl	80015ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800137c:	4a06      	ldr	r2, [pc, #24]	@ (8001398 <HAL_InitTick+0x5c>)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001382:	2300      	movs	r3, #0
 8001384:	e000      	b.n	8001388 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
}
 8001388:	4618      	mov	r0, r3
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000000 	.word	0x20000000
 8001394:	20000008 	.word	0x20000008
 8001398:	20000004 	.word	0x20000004

0800139c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <HAL_IncTick+0x1c>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	461a      	mov	r2, r3
 80013a6:	4b05      	ldr	r3, [pc, #20]	@ (80013bc <HAL_IncTick+0x20>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4413      	add	r3, r2
 80013ac:	4a03      	ldr	r2, [pc, #12]	@ (80013bc <HAL_IncTick+0x20>)
 80013ae:	6013      	str	r3, [r2, #0]
}
 80013b0:	bf00      	nop
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	20000008 	.word	0x20000008
 80013bc:	20000284 	.word	0x20000284

080013c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return uwTick;
 80013c4:	4b02      	ldr	r3, [pc, #8]	@ (80013d0 <HAL_GetTick+0x10>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	20000284 	.word	0x20000284

080013d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b084      	sub	sp, #16
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013dc:	f7ff fff0 	bl	80013c0 <HAL_GetTick>
 80013e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013ec:	d005      	beq.n	80013fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001418 <HAL_Delay+0x44>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	4413      	add	r3, r2
 80013f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fa:	bf00      	nop
 80013fc:	f7ff ffe0 	bl	80013c0 <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	429a      	cmp	r2, r3
 800140a:	d8f7      	bhi.n	80013fc <HAL_Delay+0x28>
  {
  }
}
 800140c:	bf00      	nop
 800140e:	bf00      	nop
 8001410:	3710      	adds	r7, #16
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	20000008 	.word	0x20000008

0800141c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001438:	4013      	ands	r3, r2
 800143a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001444:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800144c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800144e:	4a04      	ldr	r2, [pc, #16]	@ (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	60d3      	str	r3, [r2, #12]
}
 8001454:	bf00      	nop
 8001456:	3714      	adds	r7, #20
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001468:	4b04      	ldr	r3, [pc, #16]	@ (800147c <__NVIC_GetPriorityGrouping+0x18>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	0a1b      	lsrs	r3, r3, #8
 800146e:	f003 0307 	and.w	r3, r3, #7
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	2b00      	cmp	r3, #0
 8001490:	db0b      	blt.n	80014aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 021f 	and.w	r2, r3, #31
 8001498:	4906      	ldr	r1, [pc, #24]	@ (80014b4 <__NVIC_EnableIRQ+0x34>)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	095b      	lsrs	r3, r3, #5
 80014a0:	2001      	movs	r0, #1
 80014a2:	fa00 f202 	lsl.w	r2, r0, r2
 80014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bc80      	pop	{r7}
 80014b2:	4770      	bx	lr
 80014b4:	e000e100 	.word	0xe000e100

080014b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	6039      	str	r1, [r7, #0]
 80014c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	db0a      	blt.n	80014e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	490c      	ldr	r1, [pc, #48]	@ (8001504 <__NVIC_SetPriority+0x4c>)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	0112      	lsls	r2, r2, #4
 80014d8:	b2d2      	uxtb	r2, r2
 80014da:	440b      	add	r3, r1
 80014dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014e0:	e00a      	b.n	80014f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	b2da      	uxtb	r2, r3
 80014e6:	4908      	ldr	r1, [pc, #32]	@ (8001508 <__NVIC_SetPriority+0x50>)
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	f003 030f 	and.w	r3, r3, #15
 80014ee:	3b04      	subs	r3, #4
 80014f0:	0112      	lsls	r2, r2, #4
 80014f2:	b2d2      	uxtb	r2, r2
 80014f4:	440b      	add	r3, r1
 80014f6:	761a      	strb	r2, [r3, #24]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000e100 	.word	0xe000e100
 8001508:	e000ed00 	.word	0xe000ed00

0800150c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800150c:	b480      	push	{r7}
 800150e:	b089      	sub	sp, #36	@ 0x24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	f1c3 0307 	rsb	r3, r3, #7
 8001526:	2b04      	cmp	r3, #4
 8001528:	bf28      	it	cs
 800152a:	2304      	movcs	r3, #4
 800152c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3304      	adds	r3, #4
 8001532:	2b06      	cmp	r3, #6
 8001534:	d902      	bls.n	800153c <NVIC_EncodePriority+0x30>
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	3b03      	subs	r3, #3
 800153a:	e000      	b.n	800153e <NVIC_EncodePriority+0x32>
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001540:	f04f 32ff 	mov.w	r2, #4294967295
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	43da      	mvns	r2, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	401a      	ands	r2, r3
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001554:	f04f 31ff 	mov.w	r1, #4294967295
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	fa01 f303 	lsl.w	r3, r1, r3
 800155e:	43d9      	mvns	r1, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001564:	4313      	orrs	r3, r2
         );
}
 8001566:	4618      	mov	r0, r3
 8001568:	3724      	adds	r7, #36	@ 0x24
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr

08001570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3b01      	subs	r3, #1
 800157c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001580:	d301      	bcc.n	8001586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001582:	2301      	movs	r3, #1
 8001584:	e00f      	b.n	80015a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001586:	4a0a      	ldr	r2, [pc, #40]	@ (80015b0 <SysTick_Config+0x40>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3b01      	subs	r3, #1
 800158c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800158e:	210f      	movs	r1, #15
 8001590:	f04f 30ff 	mov.w	r0, #4294967295
 8001594:	f7ff ff90 	bl	80014b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <SysTick_Config+0x40>)
 800159a:	2200      	movs	r2, #0
 800159c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800159e:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <SysTick_Config+0x40>)
 80015a0:	2207      	movs	r2, #7
 80015a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	e000e010 	.word	0xe000e010

080015b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff ff2d 	bl	800141c <__NVIC_SetPriorityGrouping>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	4603      	mov	r3, r0
 80015d2:	60b9      	str	r1, [r7, #8]
 80015d4:	607a      	str	r2, [r7, #4]
 80015d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015d8:	2300      	movs	r3, #0
 80015da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015dc:	f7ff ff42 	bl	8001464 <__NVIC_GetPriorityGrouping>
 80015e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	68b9      	ldr	r1, [r7, #8]
 80015e6:	6978      	ldr	r0, [r7, #20]
 80015e8:	f7ff ff90 	bl	800150c <NVIC_EncodePriority>
 80015ec:	4602      	mov	r2, r0
 80015ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f2:	4611      	mov	r1, r2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ff5f 	bl	80014b8 <__NVIC_SetPriority>
}
 80015fa:	bf00      	nop
 80015fc:	3718      	adds	r7, #24
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	4603      	mov	r3, r0
 800160a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800160c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff35 	bl	8001480 <__NVIC_EnableIRQ>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ffa2 	bl	8001570 <SysTick_Config>
 800162c:	4603      	mov	r3, r0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001638:	b480      	push	{r7}
 800163a:	b08b      	sub	sp, #44	@ 0x2c
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001646:	2300      	movs	r3, #0
 8001648:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800164a:	e169      	b.n	8001920 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800164c:	2201      	movs	r2, #1
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	69fa      	ldr	r2, [r7, #28]
 800165c:	4013      	ands	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001660:	69ba      	ldr	r2, [r7, #24]
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	429a      	cmp	r2, r3
 8001666:	f040 8158 	bne.w	800191a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	4a9a      	ldr	r2, [pc, #616]	@ (80018d8 <HAL_GPIO_Init+0x2a0>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d05e      	beq.n	8001732 <HAL_GPIO_Init+0xfa>
 8001674:	4a98      	ldr	r2, [pc, #608]	@ (80018d8 <HAL_GPIO_Init+0x2a0>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d875      	bhi.n	8001766 <HAL_GPIO_Init+0x12e>
 800167a:	4a98      	ldr	r2, [pc, #608]	@ (80018dc <HAL_GPIO_Init+0x2a4>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d058      	beq.n	8001732 <HAL_GPIO_Init+0xfa>
 8001680:	4a96      	ldr	r2, [pc, #600]	@ (80018dc <HAL_GPIO_Init+0x2a4>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d86f      	bhi.n	8001766 <HAL_GPIO_Init+0x12e>
 8001686:	4a96      	ldr	r2, [pc, #600]	@ (80018e0 <HAL_GPIO_Init+0x2a8>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d052      	beq.n	8001732 <HAL_GPIO_Init+0xfa>
 800168c:	4a94      	ldr	r2, [pc, #592]	@ (80018e0 <HAL_GPIO_Init+0x2a8>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d869      	bhi.n	8001766 <HAL_GPIO_Init+0x12e>
 8001692:	4a94      	ldr	r2, [pc, #592]	@ (80018e4 <HAL_GPIO_Init+0x2ac>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d04c      	beq.n	8001732 <HAL_GPIO_Init+0xfa>
 8001698:	4a92      	ldr	r2, [pc, #584]	@ (80018e4 <HAL_GPIO_Init+0x2ac>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d863      	bhi.n	8001766 <HAL_GPIO_Init+0x12e>
 800169e:	4a92      	ldr	r2, [pc, #584]	@ (80018e8 <HAL_GPIO_Init+0x2b0>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d046      	beq.n	8001732 <HAL_GPIO_Init+0xfa>
 80016a4:	4a90      	ldr	r2, [pc, #576]	@ (80018e8 <HAL_GPIO_Init+0x2b0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d85d      	bhi.n	8001766 <HAL_GPIO_Init+0x12e>
 80016aa:	2b12      	cmp	r3, #18
 80016ac:	d82a      	bhi.n	8001704 <HAL_GPIO_Init+0xcc>
 80016ae:	2b12      	cmp	r3, #18
 80016b0:	d859      	bhi.n	8001766 <HAL_GPIO_Init+0x12e>
 80016b2:	a201      	add	r2, pc, #4	@ (adr r2, 80016b8 <HAL_GPIO_Init+0x80>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	08001733 	.word	0x08001733
 80016bc:	0800170d 	.word	0x0800170d
 80016c0:	0800171f 	.word	0x0800171f
 80016c4:	08001761 	.word	0x08001761
 80016c8:	08001767 	.word	0x08001767
 80016cc:	08001767 	.word	0x08001767
 80016d0:	08001767 	.word	0x08001767
 80016d4:	08001767 	.word	0x08001767
 80016d8:	08001767 	.word	0x08001767
 80016dc:	08001767 	.word	0x08001767
 80016e0:	08001767 	.word	0x08001767
 80016e4:	08001767 	.word	0x08001767
 80016e8:	08001767 	.word	0x08001767
 80016ec:	08001767 	.word	0x08001767
 80016f0:	08001767 	.word	0x08001767
 80016f4:	08001767 	.word	0x08001767
 80016f8:	08001767 	.word	0x08001767
 80016fc:	08001715 	.word	0x08001715
 8001700:	08001729 	.word	0x08001729
 8001704:	4a79      	ldr	r2, [pc, #484]	@ (80018ec <HAL_GPIO_Init+0x2b4>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d013      	beq.n	8001732 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800170a:	e02c      	b.n	8001766 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	623b      	str	r3, [r7, #32]
          break;
 8001712:	e029      	b.n	8001768 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	3304      	adds	r3, #4
 800171a:	623b      	str	r3, [r7, #32]
          break;
 800171c:	e024      	b.n	8001768 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	3308      	adds	r3, #8
 8001724:	623b      	str	r3, [r7, #32]
          break;
 8001726:	e01f      	b.n	8001768 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	330c      	adds	r3, #12
 800172e:	623b      	str	r3, [r7, #32]
          break;
 8001730:	e01a      	b.n	8001768 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d102      	bne.n	8001740 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800173a:	2304      	movs	r3, #4
 800173c:	623b      	str	r3, [r7, #32]
          break;
 800173e:	e013      	b.n	8001768 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d105      	bne.n	8001754 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001748:	2308      	movs	r3, #8
 800174a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	69fa      	ldr	r2, [r7, #28]
 8001750:	611a      	str	r2, [r3, #16]
          break;
 8001752:	e009      	b.n	8001768 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001754:	2308      	movs	r3, #8
 8001756:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	69fa      	ldr	r2, [r7, #28]
 800175c:	615a      	str	r2, [r3, #20]
          break;
 800175e:	e003      	b.n	8001768 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001760:	2300      	movs	r3, #0
 8001762:	623b      	str	r3, [r7, #32]
          break;
 8001764:	e000      	b.n	8001768 <HAL_GPIO_Init+0x130>
          break;
 8001766:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	2bff      	cmp	r3, #255	@ 0xff
 800176c:	d801      	bhi.n	8001772 <HAL_GPIO_Init+0x13a>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	e001      	b.n	8001776 <HAL_GPIO_Init+0x13e>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3304      	adds	r3, #4
 8001776:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	2bff      	cmp	r3, #255	@ 0xff
 800177c:	d802      	bhi.n	8001784 <HAL_GPIO_Init+0x14c>
 800177e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	e002      	b.n	800178a <HAL_GPIO_Init+0x152>
 8001784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001786:	3b08      	subs	r3, #8
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	210f      	movs	r1, #15
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	fa01 f303 	lsl.w	r3, r1, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	401a      	ands	r2, r3
 800179c:	6a39      	ldr	r1, [r7, #32]
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	fa01 f303 	lsl.w	r3, r1, r3
 80017a4:	431a      	orrs	r2, r3
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	f000 80b1 	beq.w	800191a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017b8:	4b4d      	ldr	r3, [pc, #308]	@ (80018f0 <HAL_GPIO_Init+0x2b8>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	4a4c      	ldr	r2, [pc, #304]	@ (80018f0 <HAL_GPIO_Init+0x2b8>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	6193      	str	r3, [r2, #24]
 80017c4:	4b4a      	ldr	r3, [pc, #296]	@ (80018f0 <HAL_GPIO_Init+0x2b8>)
 80017c6:	699b      	ldr	r3, [r3, #24]
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017d0:	4a48      	ldr	r2, [pc, #288]	@ (80018f4 <HAL_GPIO_Init+0x2bc>)
 80017d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d4:	089b      	lsrs	r3, r3, #2
 80017d6:	3302      	adds	r3, #2
 80017d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017dc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017e0:	f003 0303 	and.w	r3, r3, #3
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	220f      	movs	r2, #15
 80017e8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ec:	43db      	mvns	r3, r3
 80017ee:	68fa      	ldr	r2, [r7, #12]
 80017f0:	4013      	ands	r3, r2
 80017f2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4a40      	ldr	r2, [pc, #256]	@ (80018f8 <HAL_GPIO_Init+0x2c0>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d013      	beq.n	8001824 <HAL_GPIO_Init+0x1ec>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4a3f      	ldr	r2, [pc, #252]	@ (80018fc <HAL_GPIO_Init+0x2c4>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d00d      	beq.n	8001820 <HAL_GPIO_Init+0x1e8>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	4a3e      	ldr	r2, [pc, #248]	@ (8001900 <HAL_GPIO_Init+0x2c8>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d007      	beq.n	800181c <HAL_GPIO_Init+0x1e4>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a3d      	ldr	r2, [pc, #244]	@ (8001904 <HAL_GPIO_Init+0x2cc>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d101      	bne.n	8001818 <HAL_GPIO_Init+0x1e0>
 8001814:	2303      	movs	r3, #3
 8001816:	e006      	b.n	8001826 <HAL_GPIO_Init+0x1ee>
 8001818:	2304      	movs	r3, #4
 800181a:	e004      	b.n	8001826 <HAL_GPIO_Init+0x1ee>
 800181c:	2302      	movs	r3, #2
 800181e:	e002      	b.n	8001826 <HAL_GPIO_Init+0x1ee>
 8001820:	2301      	movs	r3, #1
 8001822:	e000      	b.n	8001826 <HAL_GPIO_Init+0x1ee>
 8001824:	2300      	movs	r3, #0
 8001826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001828:	f002 0203 	and.w	r2, r2, #3
 800182c:	0092      	lsls	r2, r2, #2
 800182e:	4093      	lsls	r3, r2
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	4313      	orrs	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001836:	492f      	ldr	r1, [pc, #188]	@ (80018f4 <HAL_GPIO_Init+0x2bc>)
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	089b      	lsrs	r3, r3, #2
 800183c:	3302      	adds	r3, #2
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800184c:	2b00      	cmp	r3, #0
 800184e:	d006      	beq.n	800185e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001850:	4b2d      	ldr	r3, [pc, #180]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 8001852:	689a      	ldr	r2, [r3, #8]
 8001854:	492c      	ldr	r1, [pc, #176]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	4313      	orrs	r3, r2
 800185a:	608b      	str	r3, [r1, #8]
 800185c:	e006      	b.n	800186c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800185e:	4b2a      	ldr	r3, [pc, #168]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 8001860:	689a      	ldr	r2, [r3, #8]
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	43db      	mvns	r3, r3
 8001866:	4928      	ldr	r1, [pc, #160]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 8001868:	4013      	ands	r3, r2
 800186a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d006      	beq.n	8001886 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001878:	4b23      	ldr	r3, [pc, #140]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 800187a:	68da      	ldr	r2, [r3, #12]
 800187c:	4922      	ldr	r1, [pc, #136]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	4313      	orrs	r3, r2
 8001882:	60cb      	str	r3, [r1, #12]
 8001884:	e006      	b.n	8001894 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001886:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 8001888:	68da      	ldr	r2, [r3, #12]
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	43db      	mvns	r3, r3
 800188e:	491e      	ldr	r1, [pc, #120]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 8001890:	4013      	ands	r3, r2
 8001892:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d006      	beq.n	80018ae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018a0:	4b19      	ldr	r3, [pc, #100]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 80018a2:	685a      	ldr	r2, [r3, #4]
 80018a4:	4918      	ldr	r1, [pc, #96]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	604b      	str	r3, [r1, #4]
 80018ac:	e006      	b.n	80018bc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018ae:	4b16      	ldr	r3, [pc, #88]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	43db      	mvns	r3, r3
 80018b6:	4914      	ldr	r1, [pc, #80]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 80018b8:	4013      	ands	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d021      	beq.n	800190c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	490e      	ldr	r1, [pc, #56]	@ (8001908 <HAL_GPIO_Init+0x2d0>)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	600b      	str	r3, [r1, #0]
 80018d4:	e021      	b.n	800191a <HAL_GPIO_Init+0x2e2>
 80018d6:	bf00      	nop
 80018d8:	10320000 	.word	0x10320000
 80018dc:	10310000 	.word	0x10310000
 80018e0:	10220000 	.word	0x10220000
 80018e4:	10210000 	.word	0x10210000
 80018e8:	10120000 	.word	0x10120000
 80018ec:	10110000 	.word	0x10110000
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40010000 	.word	0x40010000
 80018f8:	40010800 	.word	0x40010800
 80018fc:	40010c00 	.word	0x40010c00
 8001900:	40011000 	.word	0x40011000
 8001904:	40011400 	.word	0x40011400
 8001908:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800190c:	4b0b      	ldr	r3, [pc, #44]	@ (800193c <HAL_GPIO_Init+0x304>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	43db      	mvns	r3, r3
 8001914:	4909      	ldr	r1, [pc, #36]	@ (800193c <HAL_GPIO_Init+0x304>)
 8001916:	4013      	ands	r3, r2
 8001918:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800191a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800191c:	3301      	adds	r3, #1
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001926:	fa22 f303 	lsr.w	r3, r2, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	f47f ae8e 	bne.w	800164c <HAL_GPIO_Init+0x14>
  }
}
 8001930:	bf00      	nop
 8001932:	bf00      	nop
 8001934:	372c      	adds	r7, #44	@ 0x2c
 8001936:	46bd      	mov	sp, r7
 8001938:	bc80      	pop	{r7}
 800193a:	4770      	bx	lr
 800193c:	40010400 	.word	0x40010400

08001940 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	460b      	mov	r3, r1
 800194a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	887b      	ldrh	r3, [r7, #2]
 8001952:	4013      	ands	r3, r2
 8001954:	2b00      	cmp	r3, #0
 8001956:	d002      	beq.n	800195e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001958:	2301      	movs	r3, #1
 800195a:	73fb      	strb	r3, [r7, #15]
 800195c:	e001      	b.n	8001962 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800195e:	2300      	movs	r3, #0
 8001960:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001962:	7bfb      	ldrb	r3, [r7, #15]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr

0800196e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
 8001976:	460b      	mov	r3, r1
 8001978:	807b      	strh	r3, [r7, #2]
 800197a:	4613      	mov	r3, r2
 800197c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800197e:	787b      	ldrb	r3, [r7, #1]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001984:	887a      	ldrh	r2, [r7, #2]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800198a:	e003      	b.n	8001994 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	041a      	lsls	r2, r3, #16
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	611a      	str	r2, [r3, #16]
}
 8001994:	bf00      	nop
 8001996:	370c      	adds	r7, #12
 8001998:	46bd      	mov	sp, r7
 800199a:	bc80      	pop	{r7}
 800199c:	4770      	bx	lr
	...

080019a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019ac:	695a      	ldr	r2, [r3, #20]
 80019ae:	88fb      	ldrh	r3, [r7, #6]
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d006      	beq.n	80019c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019b8:	88fb      	ldrh	r3, [r7, #6]
 80019ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 f806 	bl	80019d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80019c4:	bf00      	nop
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	40010400 	.word	0x40010400

080019d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e272      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f000 8087 	beq.w	8001b12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a04:	4b92      	ldr	r3, [pc, #584]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 030c 	and.w	r3, r3, #12
 8001a0c:	2b04      	cmp	r3, #4
 8001a0e:	d00c      	beq.n	8001a2a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a10:	4b8f      	ldr	r3, [pc, #572]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 030c 	and.w	r3, r3, #12
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	d112      	bne.n	8001a42 <HAL_RCC_OscConfig+0x5e>
 8001a1c:	4b8c      	ldr	r3, [pc, #560]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a28:	d10b      	bne.n	8001a42 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a2a:	4b89      	ldr	r3, [pc, #548]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d06c      	beq.n	8001b10 <HAL_RCC_OscConfig+0x12c>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d168      	bne.n	8001b10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e24c      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a4a:	d106      	bne.n	8001a5a <HAL_RCC_OscConfig+0x76>
 8001a4c:	4b80      	ldr	r3, [pc, #512]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a7f      	ldr	r2, [pc, #508]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a56:	6013      	str	r3, [r2, #0]
 8001a58:	e02e      	b.n	8001ab8 <HAL_RCC_OscConfig+0xd4>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10c      	bne.n	8001a7c <HAL_RCC_OscConfig+0x98>
 8001a62:	4b7b      	ldr	r3, [pc, #492]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a7a      	ldr	r2, [pc, #488]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	4b78      	ldr	r3, [pc, #480]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a77      	ldr	r2, [pc, #476]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	e01d      	b.n	8001ab8 <HAL_RCC_OscConfig+0xd4>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a84:	d10c      	bne.n	8001aa0 <HAL_RCC_OscConfig+0xbc>
 8001a86:	4b72      	ldr	r3, [pc, #456]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a71      	ldr	r2, [pc, #452]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a90:	6013      	str	r3, [r2, #0]
 8001a92:	4b6f      	ldr	r3, [pc, #444]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a6e      	ldr	r2, [pc, #440]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	e00b      	b.n	8001ab8 <HAL_RCC_OscConfig+0xd4>
 8001aa0:	4b6b      	ldr	r3, [pc, #428]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a6a      	ldr	r2, [pc, #424]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	4b68      	ldr	r3, [pc, #416]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a67      	ldr	r2, [pc, #412]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ab6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d013      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fc7e 	bl	80013c0 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac8:	f7ff fc7a 	bl	80013c0 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b64      	cmp	r3, #100	@ 0x64
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e200      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ada:	4b5d      	ldr	r3, [pc, #372]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0f0      	beq.n	8001ac8 <HAL_RCC_OscConfig+0xe4>
 8001ae6:	e014      	b.n	8001b12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fc6a 	bl	80013c0 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001af0:	f7ff fc66 	bl	80013c0 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b64      	cmp	r3, #100	@ 0x64
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e1ec      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b02:	4b53      	ldr	r3, [pc, #332]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x10c>
 8001b0e:	e000      	b.n	8001b12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d063      	beq.n	8001be6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b1e:	4b4c      	ldr	r3, [pc, #304]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f003 030c 	and.w	r3, r3, #12
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00b      	beq.n	8001b42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b2a:	4b49      	ldr	r3, [pc, #292]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b08      	cmp	r3, #8
 8001b34:	d11c      	bne.n	8001b70 <HAL_RCC_OscConfig+0x18c>
 8001b36:	4b46      	ldr	r3, [pc, #280]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d116      	bne.n	8001b70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b42:	4b43      	ldr	r3, [pc, #268]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d005      	beq.n	8001b5a <HAL_RCC_OscConfig+0x176>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d001      	beq.n	8001b5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e1c0      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	4939      	ldr	r1, [pc, #228]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b6e:	e03a      	b.n	8001be6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	691b      	ldr	r3, [r3, #16]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d020      	beq.n	8001bba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b78:	4b36      	ldr	r3, [pc, #216]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff fc1f 	bl	80013c0 <HAL_GetTick>
 8001b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b84:	e008      	b.n	8001b98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b86:	f7ff fc1b 	bl	80013c0 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e1a1      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b98:	4b2d      	ldr	r3, [pc, #180]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d0f0      	beq.n	8001b86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	4927      	ldr	r1, [pc, #156]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
 8001bb8:	e015      	b.n	8001be6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bba:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <HAL_RCC_OscConfig+0x270>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc0:	f7ff fbfe 	bl	80013c0 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bc6:	e008      	b.n	8001bda <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bc8:	f7ff fbfa 	bl	80013c0 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	2b02      	cmp	r3, #2
 8001bd4:	d901      	bls.n	8001bda <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	e180      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bda:	4b1d      	ldr	r3, [pc, #116]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d1f0      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d03a      	beq.n	8001c68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d019      	beq.n	8001c2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bfa:	4b17      	ldr	r3, [pc, #92]	@ (8001c58 <HAL_RCC_OscConfig+0x274>)
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c00:	f7ff fbde 	bl	80013c0 <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c08:	f7ff fbda 	bl	80013c0 <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e160      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c50 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f0      	beq.n	8001c08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c26:	2001      	movs	r0, #1
 8001c28:	f000 face 	bl	80021c8 <RCC_Delay>
 8001c2c:	e01c      	b.n	8001c68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c58 <HAL_RCC_OscConfig+0x274>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c34:	f7ff fbc4 	bl	80013c0 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c3a:	e00f      	b.n	8001c5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c3c:	f7ff fbc0 	bl	80013c0 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d908      	bls.n	8001c5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e146      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
 8001c4e:	bf00      	nop
 8001c50:	40021000 	.word	0x40021000
 8001c54:	42420000 	.word	0x42420000
 8001c58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c5c:	4b92      	ldr	r3, [pc, #584]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1e9      	bne.n	8001c3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f000 80a6 	beq.w	8001dc2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c76:	2300      	movs	r3, #0
 8001c78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c7a:	4b8b      	ldr	r3, [pc, #556]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d10d      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	4b88      	ldr	r3, [pc, #544]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	4a87      	ldr	r2, [pc, #540]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c90:	61d3      	str	r3, [r2, #28]
 8001c92:	4b85      	ldr	r3, [pc, #532]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca2:	4b82      	ldr	r3, [pc, #520]	@ (8001eac <HAL_RCC_OscConfig+0x4c8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d118      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cae:	4b7f      	ldr	r3, [pc, #508]	@ (8001eac <HAL_RCC_OscConfig+0x4c8>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a7e      	ldr	r2, [pc, #504]	@ (8001eac <HAL_RCC_OscConfig+0x4c8>)
 8001cb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cba:	f7ff fb81 	bl	80013c0 <HAL_GetTick>
 8001cbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc0:	e008      	b.n	8001cd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cc2:	f7ff fb7d 	bl	80013c0 <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b64      	cmp	r3, #100	@ 0x64
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e103      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4b75      	ldr	r3, [pc, #468]	@ (8001eac <HAL_RCC_OscConfig+0x4c8>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0f0      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d106      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x312>
 8001ce8:	4b6f      	ldr	r3, [pc, #444]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	4a6e      	ldr	r2, [pc, #440]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	6213      	str	r3, [r2, #32]
 8001cf4:	e02d      	b.n	8001d52 <HAL_RCC_OscConfig+0x36e>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d10c      	bne.n	8001d18 <HAL_RCC_OscConfig+0x334>
 8001cfe:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	4a69      	ldr	r2, [pc, #420]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d04:	f023 0301 	bic.w	r3, r3, #1
 8001d08:	6213      	str	r3, [r2, #32]
 8001d0a:	4b67      	ldr	r3, [pc, #412]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d0c:	6a1b      	ldr	r3, [r3, #32]
 8001d0e:	4a66      	ldr	r2, [pc, #408]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d10:	f023 0304 	bic.w	r3, r3, #4
 8001d14:	6213      	str	r3, [r2, #32]
 8001d16:	e01c      	b.n	8001d52 <HAL_RCC_OscConfig+0x36e>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	2b05      	cmp	r3, #5
 8001d1e:	d10c      	bne.n	8001d3a <HAL_RCC_OscConfig+0x356>
 8001d20:	4b61      	ldr	r3, [pc, #388]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	4a60      	ldr	r2, [pc, #384]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d26:	f043 0304 	orr.w	r3, r3, #4
 8001d2a:	6213      	str	r3, [r2, #32]
 8001d2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d2e:	6a1b      	ldr	r3, [r3, #32]
 8001d30:	4a5d      	ldr	r2, [pc, #372]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6213      	str	r3, [r2, #32]
 8001d38:	e00b      	b.n	8001d52 <HAL_RCC_OscConfig+0x36e>
 8001d3a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d3c:	6a1b      	ldr	r3, [r3, #32]
 8001d3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d40:	f023 0301 	bic.w	r3, r3, #1
 8001d44:	6213      	str	r3, [r2, #32]
 8001d46:	4b58      	ldr	r3, [pc, #352]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d48:	6a1b      	ldr	r3, [r3, #32]
 8001d4a:	4a57      	ldr	r2, [pc, #348]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d4c:	f023 0304 	bic.w	r3, r3, #4
 8001d50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d015      	beq.n	8001d86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5a:	f7ff fb31 	bl	80013c0 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d60:	e00a      	b.n	8001d78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d62:	f7ff fb2d 	bl	80013c0 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e0b1      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d78:	4b4b      	ldr	r3, [pc, #300]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d0ee      	beq.n	8001d62 <HAL_RCC_OscConfig+0x37e>
 8001d84:	e014      	b.n	8001db0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d86:	f7ff fb1b 	bl	80013c0 <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d8c:	e00a      	b.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8e:	f7ff fb17 	bl	80013c0 <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e09b      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da4:	4b40      	ldr	r3, [pc, #256]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1ee      	bne.n	8001d8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001db0:	7dfb      	ldrb	r3, [r7, #23]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d105      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	4a3b      	ldr	r2, [pc, #236]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	f000 8087 	beq.w	8001eda <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dcc:	4b36      	ldr	r3, [pc, #216]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 030c 	and.w	r3, r3, #12
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d061      	beq.n	8001e9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d146      	bne.n	8001e6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de0:	4b33      	ldr	r3, [pc, #204]	@ (8001eb0 <HAL_RCC_OscConfig+0x4cc>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de6:	f7ff faeb 	bl	80013c0 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dee:	f7ff fae7 	bl	80013c0 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e06d      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e00:	4b29      	ldr	r3, [pc, #164]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1f0      	bne.n	8001dee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e14:	d108      	bne.n	8001e28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e16:	4b24      	ldr	r3, [pc, #144]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	4921      	ldr	r1, [pc, #132]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a19      	ldr	r1, [r3, #32]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e38:	430b      	orrs	r3, r1
 8001e3a:	491b      	ldr	r1, [pc, #108]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <HAL_RCC_OscConfig+0x4cc>)
 8001e42:	2201      	movs	r2, #1
 8001e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff fabb 	bl	80013c0 <HAL_GetTick>
 8001e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e4c:	e008      	b.n	8001e60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4e:	f7ff fab7 	bl	80013c0 <HAL_GetTick>
 8001e52:	4602      	mov	r2, r0
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e03d      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e60:	4b11      	ldr	r3, [pc, #68]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f0      	beq.n	8001e4e <HAL_RCC_OscConfig+0x46a>
 8001e6c:	e035      	b.n	8001eda <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6e:	4b10      	ldr	r3, [pc, #64]	@ (8001eb0 <HAL_RCC_OscConfig+0x4cc>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e74:	f7ff faa4 	bl	80013c0 <HAL_GetTick>
 8001e78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7c:	f7ff faa0 	bl	80013c0 <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e026      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_RCC_OscConfig+0x4c4>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f0      	bne.n	8001e7c <HAL_RCC_OscConfig+0x498>
 8001e9a:	e01e      	b.n	8001eda <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	69db      	ldr	r3, [r3, #28]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d107      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e019      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40007000 	.word	0x40007000
 8001eb0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee4 <HAL_RCC_OscConfig+0x500>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6a1b      	ldr	r3, [r3, #32]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d106      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d001      	beq.n	8001eda <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3718      	adds	r7, #24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40021000 	.word	0x40021000

08001ee8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e0d0      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001efc:	4b6a      	ldr	r3, [pc, #424]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0307 	and.w	r3, r3, #7
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d910      	bls.n	8001f2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f0a:	4b67      	ldr	r3, [pc, #412]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f023 0207 	bic.w	r2, r3, #7
 8001f12:	4965      	ldr	r1, [pc, #404]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f1a:	4b63      	ldr	r3, [pc, #396]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	683a      	ldr	r2, [r7, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d001      	beq.n	8001f2c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0b8      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d020      	beq.n	8001f7a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d005      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f44:	4b59      	ldr	r3, [pc, #356]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	4a58      	ldr	r2, [pc, #352]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0308 	and.w	r3, r3, #8
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f5c:	4b53      	ldr	r3, [pc, #332]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	4a52      	ldr	r2, [pc, #328]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001f66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f68:	4b50      	ldr	r3, [pc, #320]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	494d      	ldr	r1, [pc, #308]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f76:	4313      	orrs	r3, r2
 8001f78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d040      	beq.n	8002008 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d107      	bne.n	8001f9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8e:	4b47      	ldr	r3, [pc, #284]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d115      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e07f      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2b02      	cmp	r3, #2
 8001fa4:	d107      	bne.n	8001fb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa6:	4b41      	ldr	r3, [pc, #260]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d109      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e073      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb6:	4b3d      	ldr	r3, [pc, #244]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d101      	bne.n	8001fc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	e06b      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fc6:	4b39      	ldr	r3, [pc, #228]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f023 0203 	bic.w	r2, r3, #3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	4936      	ldr	r1, [pc, #216]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fd8:	f7ff f9f2 	bl	80013c0 <HAL_GetTick>
 8001fdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fde:	e00a      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe0:	f7ff f9ee 	bl	80013c0 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e053      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ff6:	4b2d      	ldr	r3, [pc, #180]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f003 020c 	and.w	r2, r3, #12
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	429a      	cmp	r2, r3
 8002006:	d1eb      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002008:	4b27      	ldr	r3, [pc, #156]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 0307 	and.w	r3, r3, #7
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	d210      	bcs.n	8002038 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002016:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f023 0207 	bic.w	r2, r3, #7
 800201e:	4922      	ldr	r1, [pc, #136]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	4313      	orrs	r3, r2
 8002024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002026:	4b20      	ldr	r3, [pc, #128]	@ (80020a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	683a      	ldr	r2, [r7, #0]
 8002030:	429a      	cmp	r2, r3
 8002032:	d001      	beq.n	8002038 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e032      	b.n	800209e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f003 0304 	and.w	r3, r3, #4
 8002040:	2b00      	cmp	r3, #0
 8002042:	d008      	beq.n	8002056 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002044:	4b19      	ldr	r3, [pc, #100]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	4916      	ldr	r1, [pc, #88]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8002052:	4313      	orrs	r3, r2
 8002054:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d009      	beq.n	8002076 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002062:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	490e      	ldr	r1, [pc, #56]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 8002072:	4313      	orrs	r3, r2
 8002074:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002076:	f000 f821 	bl	80020bc <HAL_RCC_GetSysClockFreq>
 800207a:	4602      	mov	r2, r0
 800207c:	4b0b      	ldr	r3, [pc, #44]	@ (80020ac <HAL_RCC_ClockConfig+0x1c4>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	490a      	ldr	r1, [pc, #40]	@ (80020b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002088:	5ccb      	ldrb	r3, [r1, r3]
 800208a:	fa22 f303 	lsr.w	r3, r2, r3
 800208e:	4a09      	ldr	r2, [pc, #36]	@ (80020b4 <HAL_RCC_ClockConfig+0x1cc>)
 8002090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002092:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff f950 	bl	800133c <HAL_InitTick>

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40022000 	.word	0x40022000
 80020ac:	40021000 	.word	0x40021000
 80020b0:	0800565c 	.word	0x0800565c
 80020b4:	20000000 	.word	0x20000000
 80020b8:	20000004 	.word	0x20000004

080020bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	b087      	sub	sp, #28
 80020c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002150 <HAL_RCC_GetSysClockFreq+0x94>)
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f003 030c 	and.w	r3, r3, #12
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d002      	beq.n	80020ec <HAL_RCC_GetSysClockFreq+0x30>
 80020e6:	2b08      	cmp	r3, #8
 80020e8:	d003      	beq.n	80020f2 <HAL_RCC_GetSysClockFreq+0x36>
 80020ea:	e027      	b.n	800213c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020ec:	4b19      	ldr	r3, [pc, #100]	@ (8002154 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ee:	613b      	str	r3, [r7, #16]
      break;
 80020f0:	e027      	b.n	8002142 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	0c9b      	lsrs	r3, r3, #18
 80020f6:	f003 030f 	and.w	r3, r3, #15
 80020fa:	4a17      	ldr	r2, [pc, #92]	@ (8002158 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020fc:	5cd3      	ldrb	r3, [r2, r3]
 80020fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d010      	beq.n	800212c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800210a:	4b11      	ldr	r3, [pc, #68]	@ (8002150 <HAL_RCC_GetSysClockFreq+0x94>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	0c5b      	lsrs	r3, r3, #17
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	4a11      	ldr	r2, [pc, #68]	@ (800215c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002116:	5cd3      	ldrb	r3, [r2, r3]
 8002118:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a0d      	ldr	r2, [pc, #52]	@ (8002154 <HAL_RCC_GetSysClockFreq+0x98>)
 800211e:	fb03 f202 	mul.w	r2, r3, r2
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	fbb2 f3f3 	udiv	r3, r2, r3
 8002128:	617b      	str	r3, [r7, #20]
 800212a:	e004      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a0c      	ldr	r2, [pc, #48]	@ (8002160 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002130:	fb02 f303 	mul.w	r3, r2, r3
 8002134:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	613b      	str	r3, [r7, #16]
      break;
 800213a:	e002      	b.n	8002142 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <HAL_RCC_GetSysClockFreq+0x98>)
 800213e:	613b      	str	r3, [r7, #16]
      break;
 8002140:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002142:	693b      	ldr	r3, [r7, #16]
}
 8002144:	4618      	mov	r0, r3
 8002146:	371c      	adds	r7, #28
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	007a1200 	.word	0x007a1200
 8002158:	08005674 	.word	0x08005674
 800215c:	08005684 	.word	0x08005684
 8002160:	003d0900 	.word	0x003d0900

08002164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002168:	4b02      	ldr	r3, [pc, #8]	@ (8002174 <HAL_RCC_GetHCLKFreq+0x10>)
 800216a:	681b      	ldr	r3, [r3, #0]
}
 800216c:	4618      	mov	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	20000000 	.word	0x20000000

08002178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800217c:	f7ff fff2 	bl	8002164 <HAL_RCC_GetHCLKFreq>
 8002180:	4602      	mov	r2, r0
 8002182:	4b05      	ldr	r3, [pc, #20]	@ (8002198 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	0a1b      	lsrs	r3, r3, #8
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	4903      	ldr	r1, [pc, #12]	@ (800219c <HAL_RCC_GetPCLK1Freq+0x24>)
 800218e:	5ccb      	ldrb	r3, [r1, r3]
 8002190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002194:	4618      	mov	r0, r3
 8002196:	bd80      	pop	{r7, pc}
 8002198:	40021000 	.word	0x40021000
 800219c:	0800566c 	.word	0x0800566c

080021a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021a4:	f7ff ffde 	bl	8002164 <HAL_RCC_GetHCLKFreq>
 80021a8:	4602      	mov	r2, r0
 80021aa:	4b05      	ldr	r3, [pc, #20]	@ (80021c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	0adb      	lsrs	r3, r3, #11
 80021b0:	f003 0307 	and.w	r3, r3, #7
 80021b4:	4903      	ldr	r1, [pc, #12]	@ (80021c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021b6:	5ccb      	ldrb	r3, [r1, r3]
 80021b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021bc:	4618      	mov	r0, r3
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	40021000 	.word	0x40021000
 80021c4:	0800566c 	.word	0x0800566c

080021c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021d0:	4b0a      	ldr	r3, [pc, #40]	@ (80021fc <RCC_Delay+0x34>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <RCC_Delay+0x38>)
 80021d6:	fba2 2303 	umull	r2, r3, r2, r3
 80021da:	0a5b      	lsrs	r3, r3, #9
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021e4:	bf00      	nop
  }
  while (Delay --);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	1e5a      	subs	r2, r3, #1
 80021ea:	60fa      	str	r2, [r7, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1f9      	bne.n	80021e4 <RCC_Delay+0x1c>
}
 80021f0:	bf00      	nop
 80021f2:	bf00      	nop
 80021f4:	3714      	adds	r7, #20
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr
 80021fc:	20000000 	.word	0x20000000
 8002200:	10624dd3 	.word	0x10624dd3

08002204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d101      	bne.n	8002216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e041      	b.n	800229a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800221c:	b2db      	uxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	d106      	bne.n	8002230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7fe fef2 	bl	8001014 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2202      	movs	r2, #2
 8002234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3304      	adds	r3, #4
 8002240:	4619      	mov	r1, r3
 8002242:	4610      	mov	r0, r2
 8002244:	f000 f940 	bl	80024c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2201      	movs	r2, #1
 800227c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2201      	movs	r2, #1
 800228c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d001      	beq.n	80022bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e032      	b.n	8002322 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2202      	movs	r2, #2
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a18      	ldr	r2, [pc, #96]	@ (800232c <HAL_TIM_Base_Start+0x88>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d00e      	beq.n	80022ec <HAL_TIM_Base_Start+0x48>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022d6:	d009      	beq.n	80022ec <HAL_TIM_Base_Start+0x48>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a14      	ldr	r2, [pc, #80]	@ (8002330 <HAL_TIM_Base_Start+0x8c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d004      	beq.n	80022ec <HAL_TIM_Base_Start+0x48>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a13      	ldr	r2, [pc, #76]	@ (8002334 <HAL_TIM_Base_Start+0x90>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d111      	bne.n	8002310 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 0307 	and.w	r3, r3, #7
 80022f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2b06      	cmp	r3, #6
 80022fc:	d010      	beq.n	8002320 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f042 0201 	orr.w	r2, r2, #1
 800230c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800230e:	e007      	b.n	8002320 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	40012c00 	.word	0x40012c00
 8002330:	40000400 	.word	0x40000400
 8002334:	40000800 	.word	0x40000800

08002338 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002342:	2300      	movs	r3, #0
 8002344:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800234c:	2b01      	cmp	r3, #1
 800234e:	d101      	bne.n	8002354 <HAL_TIM_ConfigClockSource+0x1c>
 8002350:	2302      	movs	r3, #2
 8002352:	e0b4      	b.n	80024be <HAL_TIM_ConfigClockSource+0x186>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2202      	movs	r2, #2
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002372:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800237a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	68ba      	ldr	r2, [r7, #8]
 8002382:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800238c:	d03e      	beq.n	800240c <HAL_TIM_ConfigClockSource+0xd4>
 800238e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002392:	f200 8087 	bhi.w	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 8002396:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800239a:	f000 8086 	beq.w	80024aa <HAL_TIM_ConfigClockSource+0x172>
 800239e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023a2:	d87f      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023a4:	2b70      	cmp	r3, #112	@ 0x70
 80023a6:	d01a      	beq.n	80023de <HAL_TIM_ConfigClockSource+0xa6>
 80023a8:	2b70      	cmp	r3, #112	@ 0x70
 80023aa:	d87b      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023ac:	2b60      	cmp	r3, #96	@ 0x60
 80023ae:	d050      	beq.n	8002452 <HAL_TIM_ConfigClockSource+0x11a>
 80023b0:	2b60      	cmp	r3, #96	@ 0x60
 80023b2:	d877      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023b4:	2b50      	cmp	r3, #80	@ 0x50
 80023b6:	d03c      	beq.n	8002432 <HAL_TIM_ConfigClockSource+0xfa>
 80023b8:	2b50      	cmp	r3, #80	@ 0x50
 80023ba:	d873      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023bc:	2b40      	cmp	r3, #64	@ 0x40
 80023be:	d058      	beq.n	8002472 <HAL_TIM_ConfigClockSource+0x13a>
 80023c0:	2b40      	cmp	r3, #64	@ 0x40
 80023c2:	d86f      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023c4:	2b30      	cmp	r3, #48	@ 0x30
 80023c6:	d064      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x15a>
 80023c8:	2b30      	cmp	r3, #48	@ 0x30
 80023ca:	d86b      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023cc:	2b20      	cmp	r3, #32
 80023ce:	d060      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x15a>
 80023d0:	2b20      	cmp	r3, #32
 80023d2:	d867      	bhi.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d05c      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x15a>
 80023d8:	2b10      	cmp	r3, #16
 80023da:	d05a      	beq.n	8002492 <HAL_TIM_ConfigClockSource+0x15a>
 80023dc:	e062      	b.n	80024a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023ee:	f000 f950 	bl	8002692 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002400:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	609a      	str	r2, [r3, #8]
      break;
 800240a:	e04f      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800241c:	f000 f939 	bl	8002692 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	689a      	ldr	r2, [r3, #8]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800242e:	609a      	str	r2, [r3, #8]
      break;
 8002430:	e03c      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800243e:	461a      	mov	r2, r3
 8002440:	f000 f8b0 	bl	80025a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2150      	movs	r1, #80	@ 0x50
 800244a:	4618      	mov	r0, r3
 800244c:	f000 f907 	bl	800265e <TIM_ITRx_SetConfig>
      break;
 8002450:	e02c      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800245e:	461a      	mov	r2, r3
 8002460:	f000 f8ce 	bl	8002600 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2160      	movs	r1, #96	@ 0x60
 800246a:	4618      	mov	r0, r3
 800246c:	f000 f8f7 	bl	800265e <TIM_ITRx_SetConfig>
      break;
 8002470:	e01c      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800247e:	461a      	mov	r2, r3
 8002480:	f000 f890 	bl	80025a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2140      	movs	r1, #64	@ 0x40
 800248a:	4618      	mov	r0, r3
 800248c:	f000 f8e7 	bl	800265e <TIM_ITRx_SetConfig>
      break;
 8002490:	e00c      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4619      	mov	r1, r3
 800249c:	4610      	mov	r0, r2
 800249e:	f000 f8de 	bl	800265e <TIM_ITRx_SetConfig>
      break;
 80024a2:	e003      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	73fb      	strb	r3, [r7, #15]
      break;
 80024a8:	e000      	b.n	80024ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80024aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
	...

080024c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a2f      	ldr	r2, [pc, #188]	@ (8002598 <TIM_Base_SetConfig+0xd0>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d00b      	beq.n	80024f8 <TIM_Base_SetConfig+0x30>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024e6:	d007      	beq.n	80024f8 <TIM_Base_SetConfig+0x30>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a2c      	ldr	r2, [pc, #176]	@ (800259c <TIM_Base_SetConfig+0xd4>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d003      	beq.n	80024f8 <TIM_Base_SetConfig+0x30>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a2b      	ldr	r2, [pc, #172]	@ (80025a0 <TIM_Base_SetConfig+0xd8>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d108      	bne.n	800250a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	68fa      	ldr	r2, [r7, #12]
 8002506:	4313      	orrs	r3, r2
 8002508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a22      	ldr	r2, [pc, #136]	@ (8002598 <TIM_Base_SetConfig+0xd0>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00b      	beq.n	800252a <TIM_Base_SetConfig+0x62>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002518:	d007      	beq.n	800252a <TIM_Base_SetConfig+0x62>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a1f      	ldr	r2, [pc, #124]	@ (800259c <TIM_Base_SetConfig+0xd4>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d003      	beq.n	800252a <TIM_Base_SetConfig+0x62>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a1e      	ldr	r2, [pc, #120]	@ (80025a0 <TIM_Base_SetConfig+0xd8>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d108      	bne.n	800253c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002530:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4313      	orrs	r3, r2
 800253a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689a      	ldr	r2, [r3, #8]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a0d      	ldr	r2, [pc, #52]	@ (8002598 <TIM_Base_SetConfig+0xd0>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d103      	bne.n	8002570 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	f023 0201 	bic.w	r2, r3, #1
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	611a      	str	r2, [r3, #16]
  }
}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr
 8002598:	40012c00 	.word	0x40012c00
 800259c:	40000400 	.word	0x40000400
 80025a0:	40000800 	.word	0x40000800

080025a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	f023 0201 	bic.w	r2, r3, #1
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80025ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	f023 030a 	bic.w	r3, r3, #10
 80025e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	621a      	str	r2, [r3, #32]
}
 80025f6:	bf00      	nop
 80025f8:	371c      	adds	r7, #28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr

08002600 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	f023 0210 	bic.w	r2, r3, #16
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800262a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	031b      	lsls	r3, r3, #12
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800263c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	4313      	orrs	r3, r2
 8002646:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	621a      	str	r2, [r3, #32]
}
 8002654:	bf00      	nop
 8002656:	371c      	adds	r7, #28
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr

0800265e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800265e:	b480      	push	{r7}
 8002660:	b085      	sub	sp, #20
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
 8002666:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002674:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4313      	orrs	r3, r2
 800267c:	f043 0307 	orr.w	r3, r3, #7
 8002680:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	609a      	str	r2, [r3, #8]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr

08002692 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002692:	b480      	push	{r7}
 8002694:	b087      	sub	sp, #28
 8002696:	af00      	add	r7, sp, #0
 8002698:	60f8      	str	r0, [r7, #12]
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80026ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	021a      	lsls	r2, r3, #8
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	4313      	orrs	r3, r2
 80026be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	609a      	str	r2, [r3, #8]
}
 80026c6:	bf00      	nop
 80026c8:	371c      	adds	r7, #28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr

080026d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e046      	b.n	8002776 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800270e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	68fa      	ldr	r2, [r7, #12]
 8002716:	4313      	orrs	r3, r2
 8002718:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d00e      	beq.n	800274a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002734:	d009      	beq.n	800274a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a12      	ldr	r2, [pc, #72]	@ (8002784 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d004      	beq.n	800274a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a10      	ldr	r2, [pc, #64]	@ (8002788 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d10c      	bne.n	8002764 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002750:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	4313      	orrs	r3, r2
 800275a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr
 8002780:	40012c00 	.word	0x40012c00
 8002784:	40000400 	.word	0x40000400
 8002788:	40000800 	.word	0x40000800

0800278c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e042      	b.n	8002824 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7fe fc4c 	bl	8001050 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2224      	movs	r2, #36	@ 0x24
 80027bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80027ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 f971 	bl	8002ab8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	691a      	ldr	r2, [r3, #16]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695a      	ldr	r2, [r3, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68da      	ldr	r2, [r3, #12]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002804:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2220      	movs	r2, #32
 8002810:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2220      	movs	r2, #32
 8002818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08a      	sub	sp, #40	@ 0x28
 8002830:	af02      	add	r7, sp, #8
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	603b      	str	r3, [r7, #0]
 8002838:	4613      	mov	r3, r2
 800283a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b20      	cmp	r3, #32
 800284a:	d175      	bne.n	8002938 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <HAL_UART_Transmit+0x2c>
 8002852:	88fb      	ldrh	r3, [r7, #6]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e06e      	b.n	800293a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2221      	movs	r2, #33	@ 0x21
 8002866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800286a:	f7fe fda9 	bl	80013c0 <HAL_GetTick>
 800286e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	88fa      	ldrh	r2, [r7, #6]
 8002874:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	88fa      	ldrh	r2, [r7, #6]
 800287a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002884:	d108      	bne.n	8002898 <HAL_UART_Transmit+0x6c>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	691b      	ldr	r3, [r3, #16]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d104      	bne.n	8002898 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800288e:	2300      	movs	r3, #0
 8002890:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	61bb      	str	r3, [r7, #24]
 8002896:	e003      	b.n	80028a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800289c:	2300      	movs	r3, #0
 800289e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028a0:	e02e      	b.n	8002900 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	2200      	movs	r2, #0
 80028aa:	2180      	movs	r1, #128	@ 0x80
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f848 	bl	8002942 <UART_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d005      	beq.n	80028c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2220      	movs	r2, #32
 80028bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	e03a      	b.n	800293a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10b      	bne.n	80028e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	461a      	mov	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	3302      	adds	r3, #2
 80028de:	61bb      	str	r3, [r7, #24]
 80028e0:	e007      	b.n	80028f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	781a      	ldrb	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	3301      	adds	r3, #1
 80028f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002904:	b29b      	uxth	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d1cb      	bne.n	80028a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	2200      	movs	r2, #0
 8002912:	2140      	movs	r1, #64	@ 0x40
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f814 	bl	8002942 <UART_WaitOnFlagUntilTimeout>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2220      	movs	r2, #32
 8002924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e006      	b.n	800293a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2220      	movs	r2, #32
 8002930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002934:	2300      	movs	r3, #0
 8002936:	e000      	b.n	800293a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002938:	2302      	movs	r3, #2
  }
}
 800293a:	4618      	mov	r0, r3
 800293c:	3720      	adds	r7, #32
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b086      	sub	sp, #24
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	603b      	str	r3, [r7, #0]
 800294e:	4613      	mov	r3, r2
 8002950:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002952:	e03b      	b.n	80029cc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002954:	6a3b      	ldr	r3, [r7, #32]
 8002956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295a:	d037      	beq.n	80029cc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295c:	f7fe fd30 	bl	80013c0 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	6a3a      	ldr	r2, [r7, #32]
 8002968:	429a      	cmp	r2, r3
 800296a:	d302      	bcc.n	8002972 <UART_WaitOnFlagUntilTimeout+0x30>
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e03a      	b.n	80029ec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f003 0304 	and.w	r3, r3, #4
 8002980:	2b00      	cmp	r3, #0
 8002982:	d023      	beq.n	80029cc <UART_WaitOnFlagUntilTimeout+0x8a>
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2b80      	cmp	r3, #128	@ 0x80
 8002988:	d020      	beq.n	80029cc <UART_WaitOnFlagUntilTimeout+0x8a>
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b40      	cmp	r3, #64	@ 0x40
 800298e:	d01d      	beq.n	80029cc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b08      	cmp	r3, #8
 800299c:	d116      	bne.n	80029cc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	f000 f81d 	bl	80029f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2208      	movs	r2, #8
 80029be:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e00f      	b.n	80029ec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	4013      	ands	r3, r2
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	429a      	cmp	r2, r3
 80029da:	bf0c      	ite	eq
 80029dc:	2301      	moveq	r3, #1
 80029de:	2300      	movne	r3, #0
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	461a      	mov	r2, r3
 80029e4:	79fb      	ldrb	r3, [r7, #7]
 80029e6:	429a      	cmp	r2, r3
 80029e8:	d0b4      	beq.n	8002954 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b095      	sub	sp, #84	@ 0x54
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	330c      	adds	r3, #12
 8002a02:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a06:	e853 3f00 	ldrex	r3, [r3]
 8002a0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	330c      	adds	r3, #12
 8002a1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a1c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002a22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002a24:	e841 2300 	strex	r3, r2, [r1]
 8002a28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1e5      	bne.n	80029fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	3314      	adds	r3, #20
 8002a36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	e853 3f00 	ldrex	r3, [r3]
 8002a3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f023 0301 	bic.w	r3, r3, #1
 8002a46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	3314      	adds	r3, #20
 8002a4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a58:	e841 2300 	strex	r3, r2, [r1]
 8002a5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e5      	bne.n	8002a30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d119      	bne.n	8002aa0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	330c      	adds	r3, #12
 8002a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	e853 3f00 	ldrex	r3, [r3]
 8002a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	f023 0310 	bic.w	r3, r3, #16
 8002a82:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	330c      	adds	r3, #12
 8002a8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a8c:	61ba      	str	r2, [r7, #24]
 8002a8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a90:	6979      	ldr	r1, [r7, #20]
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	e841 2300 	strex	r3, r2, [r1]
 8002a98:	613b      	str	r3, [r7, #16]
   return(result);
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1e5      	bne.n	8002a6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002aae:	bf00      	nop
 8002ab0:	3754      	adds	r7, #84	@ 0x54
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68da      	ldr	r2, [r3, #12]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	689a      	ldr	r2, [r3, #8]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	691b      	ldr	r3, [r3, #16]
 8002ade:	431a      	orrs	r2, r3
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	695b      	ldr	r3, [r3, #20]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002af2:	f023 030c 	bic.w	r3, r3, #12
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6812      	ldr	r2, [r2, #0]
 8002afa:	68b9      	ldr	r1, [r7, #8]
 8002afc:	430b      	orrs	r3, r1
 8002afe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	699a      	ldr	r2, [r3, #24]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a2c      	ldr	r2, [pc, #176]	@ (8002bcc <UART_SetConfig+0x114>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d103      	bne.n	8002b28 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002b20:	f7ff fb3e 	bl	80021a0 <HAL_RCC_GetPCLK2Freq>
 8002b24:	60f8      	str	r0, [r7, #12]
 8002b26:	e002      	b.n	8002b2e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002b28:	f7ff fb26 	bl	8002178 <HAL_RCC_GetPCLK1Freq>
 8002b2c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	4613      	mov	r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	4413      	add	r3, r2
 8002b36:	009a      	lsls	r2, r3, #2
 8002b38:	441a      	add	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b44:	4a22      	ldr	r2, [pc, #136]	@ (8002bd0 <UART_SetConfig+0x118>)
 8002b46:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4a:	095b      	lsrs	r3, r3, #5
 8002b4c:	0119      	lsls	r1, r3, #4
 8002b4e:	68fa      	ldr	r2, [r7, #12]
 8002b50:	4613      	mov	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	4413      	add	r3, r2
 8002b56:	009a      	lsls	r2, r3, #2
 8002b58:	441a      	add	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b64:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd0 <UART_SetConfig+0x118>)
 8002b66:	fba3 0302 	umull	r0, r3, r3, r2
 8002b6a:	095b      	lsrs	r3, r3, #5
 8002b6c:	2064      	movs	r0, #100	@ 0x64
 8002b6e:	fb00 f303 	mul.w	r3, r0, r3
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	3332      	adds	r3, #50	@ 0x32
 8002b78:	4a15      	ldr	r2, [pc, #84]	@ (8002bd0 <UART_SetConfig+0x118>)
 8002b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7e:	095b      	lsrs	r3, r3, #5
 8002b80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b84:	4419      	add	r1, r3
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	4413      	add	r3, r2
 8002b8e:	009a      	lsls	r2, r3, #2
 8002b90:	441a      	add	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd0 <UART_SetConfig+0x118>)
 8002b9e:	fba3 0302 	umull	r0, r3, r3, r2
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	2064      	movs	r0, #100	@ 0x64
 8002ba6:	fb00 f303 	mul.w	r3, r0, r3
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	011b      	lsls	r3, r3, #4
 8002bae:	3332      	adds	r3, #50	@ 0x32
 8002bb0:	4a07      	ldr	r2, [pc, #28]	@ (8002bd0 <UART_SetConfig+0x118>)
 8002bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb6:	095b      	lsrs	r3, r3, #5
 8002bb8:	f003 020f 	and.w	r2, r3, #15
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	440a      	add	r2, r1
 8002bc2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002bc4:	bf00      	nop
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40013800 	.word	0x40013800
 8002bd0:	51eb851f 	.word	0x51eb851f

08002bd4 <__cvt>:
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bda:	461d      	mov	r5, r3
 8002bdc:	bfbb      	ittet	lt
 8002bde:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002be2:	461d      	movlt	r5, r3
 8002be4:	2300      	movge	r3, #0
 8002be6:	232d      	movlt	r3, #45	@ 0x2d
 8002be8:	b088      	sub	sp, #32
 8002bea:	4614      	mov	r4, r2
 8002bec:	bfb8      	it	lt
 8002bee:	4614      	movlt	r4, r2
 8002bf0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002bf2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002bf4:	7013      	strb	r3, [r2, #0]
 8002bf6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002bf8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002bfc:	f023 0820 	bic.w	r8, r3, #32
 8002c00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002c04:	d005      	beq.n	8002c12 <__cvt+0x3e>
 8002c06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002c0a:	d100      	bne.n	8002c0e <__cvt+0x3a>
 8002c0c:	3601      	adds	r6, #1
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e000      	b.n	8002c14 <__cvt+0x40>
 8002c12:	2303      	movs	r3, #3
 8002c14:	aa07      	add	r2, sp, #28
 8002c16:	9204      	str	r2, [sp, #16]
 8002c18:	aa06      	add	r2, sp, #24
 8002c1a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002c1e:	e9cd 3600 	strd	r3, r6, [sp]
 8002c22:	4622      	mov	r2, r4
 8002c24:	462b      	mov	r3, r5
 8002c26:	f000 ff4f 	bl	8003ac8 <_dtoa_r>
 8002c2a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002c2e:	4607      	mov	r7, r0
 8002c30:	d119      	bne.n	8002c66 <__cvt+0x92>
 8002c32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002c34:	07db      	lsls	r3, r3, #31
 8002c36:	d50e      	bpl.n	8002c56 <__cvt+0x82>
 8002c38:	eb00 0906 	add.w	r9, r0, r6
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2300      	movs	r3, #0
 8002c40:	4620      	mov	r0, r4
 8002c42:	4629      	mov	r1, r5
 8002c44:	f7fd feb0 	bl	80009a8 <__aeabi_dcmpeq>
 8002c48:	b108      	cbz	r0, 8002c4e <__cvt+0x7a>
 8002c4a:	f8cd 901c 	str.w	r9, [sp, #28]
 8002c4e:	2230      	movs	r2, #48	@ 0x30
 8002c50:	9b07      	ldr	r3, [sp, #28]
 8002c52:	454b      	cmp	r3, r9
 8002c54:	d31e      	bcc.n	8002c94 <__cvt+0xc0>
 8002c56:	4638      	mov	r0, r7
 8002c58:	9b07      	ldr	r3, [sp, #28]
 8002c5a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002c5c:	1bdb      	subs	r3, r3, r7
 8002c5e:	6013      	str	r3, [r2, #0]
 8002c60:	b008      	add	sp, #32
 8002c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c66:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002c6a:	eb00 0906 	add.w	r9, r0, r6
 8002c6e:	d1e5      	bne.n	8002c3c <__cvt+0x68>
 8002c70:	7803      	ldrb	r3, [r0, #0]
 8002c72:	2b30      	cmp	r3, #48	@ 0x30
 8002c74:	d10a      	bne.n	8002c8c <__cvt+0xb8>
 8002c76:	2200      	movs	r2, #0
 8002c78:	2300      	movs	r3, #0
 8002c7a:	4620      	mov	r0, r4
 8002c7c:	4629      	mov	r1, r5
 8002c7e:	f7fd fe93 	bl	80009a8 <__aeabi_dcmpeq>
 8002c82:	b918      	cbnz	r0, 8002c8c <__cvt+0xb8>
 8002c84:	f1c6 0601 	rsb	r6, r6, #1
 8002c88:	f8ca 6000 	str.w	r6, [sl]
 8002c8c:	f8da 3000 	ldr.w	r3, [sl]
 8002c90:	4499      	add	r9, r3
 8002c92:	e7d3      	b.n	8002c3c <__cvt+0x68>
 8002c94:	1c59      	adds	r1, r3, #1
 8002c96:	9107      	str	r1, [sp, #28]
 8002c98:	701a      	strb	r2, [r3, #0]
 8002c9a:	e7d9      	b.n	8002c50 <__cvt+0x7c>

08002c9c <__exponent>:
 8002c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002c9e:	2900      	cmp	r1, #0
 8002ca0:	bfb6      	itet	lt
 8002ca2:	232d      	movlt	r3, #45	@ 0x2d
 8002ca4:	232b      	movge	r3, #43	@ 0x2b
 8002ca6:	4249      	neglt	r1, r1
 8002ca8:	2909      	cmp	r1, #9
 8002caa:	7002      	strb	r2, [r0, #0]
 8002cac:	7043      	strb	r3, [r0, #1]
 8002cae:	dd29      	ble.n	8002d04 <__exponent+0x68>
 8002cb0:	f10d 0307 	add.w	r3, sp, #7
 8002cb4:	461d      	mov	r5, r3
 8002cb6:	270a      	movs	r7, #10
 8002cb8:	fbb1 f6f7 	udiv	r6, r1, r7
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	fb07 1416 	mls	r4, r7, r6, r1
 8002cc2:	3430      	adds	r4, #48	@ 0x30
 8002cc4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002cc8:	460c      	mov	r4, r1
 8002cca:	2c63      	cmp	r4, #99	@ 0x63
 8002ccc:	4631      	mov	r1, r6
 8002cce:	f103 33ff 	add.w	r3, r3, #4294967295
 8002cd2:	dcf1      	bgt.n	8002cb8 <__exponent+0x1c>
 8002cd4:	3130      	adds	r1, #48	@ 0x30
 8002cd6:	1e94      	subs	r4, r2, #2
 8002cd8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002cdc:	4623      	mov	r3, r4
 8002cde:	1c41      	adds	r1, r0, #1
 8002ce0:	42ab      	cmp	r3, r5
 8002ce2:	d30a      	bcc.n	8002cfa <__exponent+0x5e>
 8002ce4:	f10d 0309 	add.w	r3, sp, #9
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	42ac      	cmp	r4, r5
 8002cec:	bf88      	it	hi
 8002cee:	2300      	movhi	r3, #0
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	4403      	add	r3, r0
 8002cf4:	1a18      	subs	r0, r3, r0
 8002cf6:	b003      	add	sp, #12
 8002cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cfa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002cfe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002d02:	e7ed      	b.n	8002ce0 <__exponent+0x44>
 8002d04:	2330      	movs	r3, #48	@ 0x30
 8002d06:	3130      	adds	r1, #48	@ 0x30
 8002d08:	7083      	strb	r3, [r0, #2]
 8002d0a:	70c1      	strb	r1, [r0, #3]
 8002d0c:	1d03      	adds	r3, r0, #4
 8002d0e:	e7f1      	b.n	8002cf4 <__exponent+0x58>

08002d10 <_printf_float>:
 8002d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d14:	b091      	sub	sp, #68	@ 0x44
 8002d16:	460c      	mov	r4, r1
 8002d18:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002d1c:	4616      	mov	r6, r2
 8002d1e:	461f      	mov	r7, r3
 8002d20:	4605      	mov	r5, r0
 8002d22:	f000 fdc3 	bl	80038ac <_localeconv_r>
 8002d26:	6803      	ldr	r3, [r0, #0]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	9308      	str	r3, [sp, #32]
 8002d2c:	f7fd fa10 	bl	8000150 <strlen>
 8002d30:	2300      	movs	r3, #0
 8002d32:	930e      	str	r3, [sp, #56]	@ 0x38
 8002d34:	f8d8 3000 	ldr.w	r3, [r8]
 8002d38:	9009      	str	r0, [sp, #36]	@ 0x24
 8002d3a:	3307      	adds	r3, #7
 8002d3c:	f023 0307 	bic.w	r3, r3, #7
 8002d40:	f103 0208 	add.w	r2, r3, #8
 8002d44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002d48:	f8d4 b000 	ldr.w	fp, [r4]
 8002d4c:	f8c8 2000 	str.w	r2, [r8]
 8002d50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002d54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002d58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002d5a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002d66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002d6a:	4b9c      	ldr	r3, [pc, #624]	@ (8002fdc <_printf_float+0x2cc>)
 8002d6c:	f7fd fe4e 	bl	8000a0c <__aeabi_dcmpun>
 8002d70:	bb70      	cbnz	r0, 8002dd0 <_printf_float+0xc0>
 8002d72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002d76:	f04f 32ff 	mov.w	r2, #4294967295
 8002d7a:	4b98      	ldr	r3, [pc, #608]	@ (8002fdc <_printf_float+0x2cc>)
 8002d7c:	f7fd fe28 	bl	80009d0 <__aeabi_dcmple>
 8002d80:	bb30      	cbnz	r0, 8002dd0 <_printf_float+0xc0>
 8002d82:	2200      	movs	r2, #0
 8002d84:	2300      	movs	r3, #0
 8002d86:	4640      	mov	r0, r8
 8002d88:	4649      	mov	r1, r9
 8002d8a:	f7fd fe17 	bl	80009bc <__aeabi_dcmplt>
 8002d8e:	b110      	cbz	r0, 8002d96 <_printf_float+0x86>
 8002d90:	232d      	movs	r3, #45	@ 0x2d
 8002d92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d96:	4a92      	ldr	r2, [pc, #584]	@ (8002fe0 <_printf_float+0x2d0>)
 8002d98:	4b92      	ldr	r3, [pc, #584]	@ (8002fe4 <_printf_float+0x2d4>)
 8002d9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002d9e:	bf8c      	ite	hi
 8002da0:	4690      	movhi	r8, r2
 8002da2:	4698      	movls	r8, r3
 8002da4:	2303      	movs	r3, #3
 8002da6:	f04f 0900 	mov.w	r9, #0
 8002daa:	6123      	str	r3, [r4, #16]
 8002dac:	f02b 0304 	bic.w	r3, fp, #4
 8002db0:	6023      	str	r3, [r4, #0]
 8002db2:	4633      	mov	r3, r6
 8002db4:	4621      	mov	r1, r4
 8002db6:	4628      	mov	r0, r5
 8002db8:	9700      	str	r7, [sp, #0]
 8002dba:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002dbc:	f000 f9d4 	bl	8003168 <_printf_common>
 8002dc0:	3001      	adds	r0, #1
 8002dc2:	f040 8090 	bne.w	8002ee6 <_printf_float+0x1d6>
 8002dc6:	f04f 30ff 	mov.w	r0, #4294967295
 8002dca:	b011      	add	sp, #68	@ 0x44
 8002dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dd0:	4642      	mov	r2, r8
 8002dd2:	464b      	mov	r3, r9
 8002dd4:	4640      	mov	r0, r8
 8002dd6:	4649      	mov	r1, r9
 8002dd8:	f7fd fe18 	bl	8000a0c <__aeabi_dcmpun>
 8002ddc:	b148      	cbz	r0, 8002df2 <_printf_float+0xe2>
 8002dde:	464b      	mov	r3, r9
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	bfb8      	it	lt
 8002de4:	232d      	movlt	r3, #45	@ 0x2d
 8002de6:	4a80      	ldr	r2, [pc, #512]	@ (8002fe8 <_printf_float+0x2d8>)
 8002de8:	bfb8      	it	lt
 8002dea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002dee:	4b7f      	ldr	r3, [pc, #508]	@ (8002fec <_printf_float+0x2dc>)
 8002df0:	e7d3      	b.n	8002d9a <_printf_float+0x8a>
 8002df2:	6863      	ldr	r3, [r4, #4]
 8002df4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002df8:	1c5a      	adds	r2, r3, #1
 8002dfa:	d13f      	bne.n	8002e7c <_printf_float+0x16c>
 8002dfc:	2306      	movs	r3, #6
 8002dfe:	6063      	str	r3, [r4, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002e06:	6023      	str	r3, [r4, #0]
 8002e08:	9206      	str	r2, [sp, #24]
 8002e0a:	aa0e      	add	r2, sp, #56	@ 0x38
 8002e0c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002e10:	aa0d      	add	r2, sp, #52	@ 0x34
 8002e12:	9203      	str	r2, [sp, #12]
 8002e14:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002e18:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002e1c:	6863      	ldr	r3, [r4, #4]
 8002e1e:	4642      	mov	r2, r8
 8002e20:	9300      	str	r3, [sp, #0]
 8002e22:	4628      	mov	r0, r5
 8002e24:	464b      	mov	r3, r9
 8002e26:	910a      	str	r1, [sp, #40]	@ 0x28
 8002e28:	f7ff fed4 	bl	8002bd4 <__cvt>
 8002e2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002e2e:	4680      	mov	r8, r0
 8002e30:	2947      	cmp	r1, #71	@ 0x47
 8002e32:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002e34:	d128      	bne.n	8002e88 <_printf_float+0x178>
 8002e36:	1cc8      	adds	r0, r1, #3
 8002e38:	db02      	blt.n	8002e40 <_printf_float+0x130>
 8002e3a:	6863      	ldr	r3, [r4, #4]
 8002e3c:	4299      	cmp	r1, r3
 8002e3e:	dd40      	ble.n	8002ec2 <_printf_float+0x1b2>
 8002e40:	f1aa 0a02 	sub.w	sl, sl, #2
 8002e44:	fa5f fa8a 	uxtb.w	sl, sl
 8002e48:	4652      	mov	r2, sl
 8002e4a:	3901      	subs	r1, #1
 8002e4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002e50:	910d      	str	r1, [sp, #52]	@ 0x34
 8002e52:	f7ff ff23 	bl	8002c9c <__exponent>
 8002e56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002e58:	4681      	mov	r9, r0
 8002e5a:	1813      	adds	r3, r2, r0
 8002e5c:	2a01      	cmp	r2, #1
 8002e5e:	6123      	str	r3, [r4, #16]
 8002e60:	dc02      	bgt.n	8002e68 <_printf_float+0x158>
 8002e62:	6822      	ldr	r2, [r4, #0]
 8002e64:	07d2      	lsls	r2, r2, #31
 8002e66:	d501      	bpl.n	8002e6c <_printf_float+0x15c>
 8002e68:	3301      	adds	r3, #1
 8002e6a:	6123      	str	r3, [r4, #16]
 8002e6c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d09e      	beq.n	8002db2 <_printf_float+0xa2>
 8002e74:	232d      	movs	r3, #45	@ 0x2d
 8002e76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e7a:	e79a      	b.n	8002db2 <_printf_float+0xa2>
 8002e7c:	2947      	cmp	r1, #71	@ 0x47
 8002e7e:	d1bf      	bne.n	8002e00 <_printf_float+0xf0>
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1bd      	bne.n	8002e00 <_printf_float+0xf0>
 8002e84:	2301      	movs	r3, #1
 8002e86:	e7ba      	b.n	8002dfe <_printf_float+0xee>
 8002e88:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002e8c:	d9dc      	bls.n	8002e48 <_printf_float+0x138>
 8002e8e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002e92:	d118      	bne.n	8002ec6 <_printf_float+0x1b6>
 8002e94:	2900      	cmp	r1, #0
 8002e96:	6863      	ldr	r3, [r4, #4]
 8002e98:	dd0b      	ble.n	8002eb2 <_printf_float+0x1a2>
 8002e9a:	6121      	str	r1, [r4, #16]
 8002e9c:	b913      	cbnz	r3, 8002ea4 <_printf_float+0x194>
 8002e9e:	6822      	ldr	r2, [r4, #0]
 8002ea0:	07d0      	lsls	r0, r2, #31
 8002ea2:	d502      	bpl.n	8002eaa <_printf_float+0x19a>
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	440b      	add	r3, r1
 8002ea8:	6123      	str	r3, [r4, #16]
 8002eaa:	f04f 0900 	mov.w	r9, #0
 8002eae:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002eb0:	e7dc      	b.n	8002e6c <_printf_float+0x15c>
 8002eb2:	b913      	cbnz	r3, 8002eba <_printf_float+0x1aa>
 8002eb4:	6822      	ldr	r2, [r4, #0]
 8002eb6:	07d2      	lsls	r2, r2, #31
 8002eb8:	d501      	bpl.n	8002ebe <_printf_float+0x1ae>
 8002eba:	3302      	adds	r3, #2
 8002ebc:	e7f4      	b.n	8002ea8 <_printf_float+0x198>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e7f2      	b.n	8002ea8 <_printf_float+0x198>
 8002ec2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002ec6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002ec8:	4299      	cmp	r1, r3
 8002eca:	db05      	blt.n	8002ed8 <_printf_float+0x1c8>
 8002ecc:	6823      	ldr	r3, [r4, #0]
 8002ece:	6121      	str	r1, [r4, #16]
 8002ed0:	07d8      	lsls	r0, r3, #31
 8002ed2:	d5ea      	bpl.n	8002eaa <_printf_float+0x19a>
 8002ed4:	1c4b      	adds	r3, r1, #1
 8002ed6:	e7e7      	b.n	8002ea8 <_printf_float+0x198>
 8002ed8:	2900      	cmp	r1, #0
 8002eda:	bfcc      	ite	gt
 8002edc:	2201      	movgt	r2, #1
 8002ede:	f1c1 0202 	rsble	r2, r1, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	e7e0      	b.n	8002ea8 <_printf_float+0x198>
 8002ee6:	6823      	ldr	r3, [r4, #0]
 8002ee8:	055a      	lsls	r2, r3, #21
 8002eea:	d407      	bmi.n	8002efc <_printf_float+0x1ec>
 8002eec:	6923      	ldr	r3, [r4, #16]
 8002eee:	4642      	mov	r2, r8
 8002ef0:	4631      	mov	r1, r6
 8002ef2:	4628      	mov	r0, r5
 8002ef4:	47b8      	blx	r7
 8002ef6:	3001      	adds	r0, #1
 8002ef8:	d12b      	bne.n	8002f52 <_printf_float+0x242>
 8002efa:	e764      	b.n	8002dc6 <_printf_float+0xb6>
 8002efc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002f00:	f240 80dc 	bls.w	80030bc <_printf_float+0x3ac>
 8002f04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	f7fd fd4c 	bl	80009a8 <__aeabi_dcmpeq>
 8002f10:	2800      	cmp	r0, #0
 8002f12:	d033      	beq.n	8002f7c <_printf_float+0x26c>
 8002f14:	2301      	movs	r3, #1
 8002f16:	4631      	mov	r1, r6
 8002f18:	4628      	mov	r0, r5
 8002f1a:	4a35      	ldr	r2, [pc, #212]	@ (8002ff0 <_printf_float+0x2e0>)
 8002f1c:	47b8      	blx	r7
 8002f1e:	3001      	adds	r0, #1
 8002f20:	f43f af51 	beq.w	8002dc6 <_printf_float+0xb6>
 8002f24:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002f28:	4543      	cmp	r3, r8
 8002f2a:	db02      	blt.n	8002f32 <_printf_float+0x222>
 8002f2c:	6823      	ldr	r3, [r4, #0]
 8002f2e:	07d8      	lsls	r0, r3, #31
 8002f30:	d50f      	bpl.n	8002f52 <_printf_float+0x242>
 8002f32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002f36:	4631      	mov	r1, r6
 8002f38:	4628      	mov	r0, r5
 8002f3a:	47b8      	blx	r7
 8002f3c:	3001      	adds	r0, #1
 8002f3e:	f43f af42 	beq.w	8002dc6 <_printf_float+0xb6>
 8002f42:	f04f 0900 	mov.w	r9, #0
 8002f46:	f108 38ff 	add.w	r8, r8, #4294967295
 8002f4a:	f104 0a1a 	add.w	sl, r4, #26
 8002f4e:	45c8      	cmp	r8, r9
 8002f50:	dc09      	bgt.n	8002f66 <_printf_float+0x256>
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	079b      	lsls	r3, r3, #30
 8002f56:	f100 8102 	bmi.w	800315e <_printf_float+0x44e>
 8002f5a:	68e0      	ldr	r0, [r4, #12]
 8002f5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002f5e:	4298      	cmp	r0, r3
 8002f60:	bfb8      	it	lt
 8002f62:	4618      	movlt	r0, r3
 8002f64:	e731      	b.n	8002dca <_printf_float+0xba>
 8002f66:	2301      	movs	r3, #1
 8002f68:	4652      	mov	r2, sl
 8002f6a:	4631      	mov	r1, r6
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	47b8      	blx	r7
 8002f70:	3001      	adds	r0, #1
 8002f72:	f43f af28 	beq.w	8002dc6 <_printf_float+0xb6>
 8002f76:	f109 0901 	add.w	r9, r9, #1
 8002f7a:	e7e8      	b.n	8002f4e <_printf_float+0x23e>
 8002f7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	dc38      	bgt.n	8002ff4 <_printf_float+0x2e4>
 8002f82:	2301      	movs	r3, #1
 8002f84:	4631      	mov	r1, r6
 8002f86:	4628      	mov	r0, r5
 8002f88:	4a19      	ldr	r2, [pc, #100]	@ (8002ff0 <_printf_float+0x2e0>)
 8002f8a:	47b8      	blx	r7
 8002f8c:	3001      	adds	r0, #1
 8002f8e:	f43f af1a 	beq.w	8002dc6 <_printf_float+0xb6>
 8002f92:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002f96:	ea59 0303 	orrs.w	r3, r9, r3
 8002f9a:	d102      	bne.n	8002fa2 <_printf_float+0x292>
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	07d9      	lsls	r1, r3, #31
 8002fa0:	d5d7      	bpl.n	8002f52 <_printf_float+0x242>
 8002fa2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002fa6:	4631      	mov	r1, r6
 8002fa8:	4628      	mov	r0, r5
 8002faa:	47b8      	blx	r7
 8002fac:	3001      	adds	r0, #1
 8002fae:	f43f af0a 	beq.w	8002dc6 <_printf_float+0xb6>
 8002fb2:	f04f 0a00 	mov.w	sl, #0
 8002fb6:	f104 0b1a 	add.w	fp, r4, #26
 8002fba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002fbc:	425b      	negs	r3, r3
 8002fbe:	4553      	cmp	r3, sl
 8002fc0:	dc01      	bgt.n	8002fc6 <_printf_float+0x2b6>
 8002fc2:	464b      	mov	r3, r9
 8002fc4:	e793      	b.n	8002eee <_printf_float+0x1de>
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	465a      	mov	r2, fp
 8002fca:	4631      	mov	r1, r6
 8002fcc:	4628      	mov	r0, r5
 8002fce:	47b8      	blx	r7
 8002fd0:	3001      	adds	r0, #1
 8002fd2:	f43f aef8 	beq.w	8002dc6 <_printf_float+0xb6>
 8002fd6:	f10a 0a01 	add.w	sl, sl, #1
 8002fda:	e7ee      	b.n	8002fba <_printf_float+0x2aa>
 8002fdc:	7fefffff 	.word	0x7fefffff
 8002fe0:	0800568a 	.word	0x0800568a
 8002fe4:	08005686 	.word	0x08005686
 8002fe8:	08005692 	.word	0x08005692
 8002fec:	0800568e 	.word	0x0800568e
 8002ff0:	08005696 	.word	0x08005696
 8002ff4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002ff6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002ffa:	4553      	cmp	r3, sl
 8002ffc:	bfa8      	it	ge
 8002ffe:	4653      	movge	r3, sl
 8003000:	2b00      	cmp	r3, #0
 8003002:	4699      	mov	r9, r3
 8003004:	dc36      	bgt.n	8003074 <_printf_float+0x364>
 8003006:	f04f 0b00 	mov.w	fp, #0
 800300a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800300e:	f104 021a 	add.w	r2, r4, #26
 8003012:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003014:	930a      	str	r3, [sp, #40]	@ 0x28
 8003016:	eba3 0309 	sub.w	r3, r3, r9
 800301a:	455b      	cmp	r3, fp
 800301c:	dc31      	bgt.n	8003082 <_printf_float+0x372>
 800301e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003020:	459a      	cmp	sl, r3
 8003022:	dc3a      	bgt.n	800309a <_printf_float+0x38a>
 8003024:	6823      	ldr	r3, [r4, #0]
 8003026:	07da      	lsls	r2, r3, #31
 8003028:	d437      	bmi.n	800309a <_printf_float+0x38a>
 800302a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800302c:	ebaa 0903 	sub.w	r9, sl, r3
 8003030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003032:	ebaa 0303 	sub.w	r3, sl, r3
 8003036:	4599      	cmp	r9, r3
 8003038:	bfa8      	it	ge
 800303a:	4699      	movge	r9, r3
 800303c:	f1b9 0f00 	cmp.w	r9, #0
 8003040:	dc33      	bgt.n	80030aa <_printf_float+0x39a>
 8003042:	f04f 0800 	mov.w	r8, #0
 8003046:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800304a:	f104 0b1a 	add.w	fp, r4, #26
 800304e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003050:	ebaa 0303 	sub.w	r3, sl, r3
 8003054:	eba3 0309 	sub.w	r3, r3, r9
 8003058:	4543      	cmp	r3, r8
 800305a:	f77f af7a 	ble.w	8002f52 <_printf_float+0x242>
 800305e:	2301      	movs	r3, #1
 8003060:	465a      	mov	r2, fp
 8003062:	4631      	mov	r1, r6
 8003064:	4628      	mov	r0, r5
 8003066:	47b8      	blx	r7
 8003068:	3001      	adds	r0, #1
 800306a:	f43f aeac 	beq.w	8002dc6 <_printf_float+0xb6>
 800306e:	f108 0801 	add.w	r8, r8, #1
 8003072:	e7ec      	b.n	800304e <_printf_float+0x33e>
 8003074:	4642      	mov	r2, r8
 8003076:	4631      	mov	r1, r6
 8003078:	4628      	mov	r0, r5
 800307a:	47b8      	blx	r7
 800307c:	3001      	adds	r0, #1
 800307e:	d1c2      	bne.n	8003006 <_printf_float+0x2f6>
 8003080:	e6a1      	b.n	8002dc6 <_printf_float+0xb6>
 8003082:	2301      	movs	r3, #1
 8003084:	4631      	mov	r1, r6
 8003086:	4628      	mov	r0, r5
 8003088:	920a      	str	r2, [sp, #40]	@ 0x28
 800308a:	47b8      	blx	r7
 800308c:	3001      	adds	r0, #1
 800308e:	f43f ae9a 	beq.w	8002dc6 <_printf_float+0xb6>
 8003092:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003094:	f10b 0b01 	add.w	fp, fp, #1
 8003098:	e7bb      	b.n	8003012 <_printf_float+0x302>
 800309a:	4631      	mov	r1, r6
 800309c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80030a0:	4628      	mov	r0, r5
 80030a2:	47b8      	blx	r7
 80030a4:	3001      	adds	r0, #1
 80030a6:	d1c0      	bne.n	800302a <_printf_float+0x31a>
 80030a8:	e68d      	b.n	8002dc6 <_printf_float+0xb6>
 80030aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80030ac:	464b      	mov	r3, r9
 80030ae:	4631      	mov	r1, r6
 80030b0:	4628      	mov	r0, r5
 80030b2:	4442      	add	r2, r8
 80030b4:	47b8      	blx	r7
 80030b6:	3001      	adds	r0, #1
 80030b8:	d1c3      	bne.n	8003042 <_printf_float+0x332>
 80030ba:	e684      	b.n	8002dc6 <_printf_float+0xb6>
 80030bc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80030c0:	f1ba 0f01 	cmp.w	sl, #1
 80030c4:	dc01      	bgt.n	80030ca <_printf_float+0x3ba>
 80030c6:	07db      	lsls	r3, r3, #31
 80030c8:	d536      	bpl.n	8003138 <_printf_float+0x428>
 80030ca:	2301      	movs	r3, #1
 80030cc:	4642      	mov	r2, r8
 80030ce:	4631      	mov	r1, r6
 80030d0:	4628      	mov	r0, r5
 80030d2:	47b8      	blx	r7
 80030d4:	3001      	adds	r0, #1
 80030d6:	f43f ae76 	beq.w	8002dc6 <_printf_float+0xb6>
 80030da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80030de:	4631      	mov	r1, r6
 80030e0:	4628      	mov	r0, r5
 80030e2:	47b8      	blx	r7
 80030e4:	3001      	adds	r0, #1
 80030e6:	f43f ae6e 	beq.w	8002dc6 <_printf_float+0xb6>
 80030ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80030ee:	2200      	movs	r2, #0
 80030f0:	2300      	movs	r3, #0
 80030f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80030f6:	f7fd fc57 	bl	80009a8 <__aeabi_dcmpeq>
 80030fa:	b9c0      	cbnz	r0, 800312e <_printf_float+0x41e>
 80030fc:	4653      	mov	r3, sl
 80030fe:	f108 0201 	add.w	r2, r8, #1
 8003102:	4631      	mov	r1, r6
 8003104:	4628      	mov	r0, r5
 8003106:	47b8      	blx	r7
 8003108:	3001      	adds	r0, #1
 800310a:	d10c      	bne.n	8003126 <_printf_float+0x416>
 800310c:	e65b      	b.n	8002dc6 <_printf_float+0xb6>
 800310e:	2301      	movs	r3, #1
 8003110:	465a      	mov	r2, fp
 8003112:	4631      	mov	r1, r6
 8003114:	4628      	mov	r0, r5
 8003116:	47b8      	blx	r7
 8003118:	3001      	adds	r0, #1
 800311a:	f43f ae54 	beq.w	8002dc6 <_printf_float+0xb6>
 800311e:	f108 0801 	add.w	r8, r8, #1
 8003122:	45d0      	cmp	r8, sl
 8003124:	dbf3      	blt.n	800310e <_printf_float+0x3fe>
 8003126:	464b      	mov	r3, r9
 8003128:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800312c:	e6e0      	b.n	8002ef0 <_printf_float+0x1e0>
 800312e:	f04f 0800 	mov.w	r8, #0
 8003132:	f104 0b1a 	add.w	fp, r4, #26
 8003136:	e7f4      	b.n	8003122 <_printf_float+0x412>
 8003138:	2301      	movs	r3, #1
 800313a:	4642      	mov	r2, r8
 800313c:	e7e1      	b.n	8003102 <_printf_float+0x3f2>
 800313e:	2301      	movs	r3, #1
 8003140:	464a      	mov	r2, r9
 8003142:	4631      	mov	r1, r6
 8003144:	4628      	mov	r0, r5
 8003146:	47b8      	blx	r7
 8003148:	3001      	adds	r0, #1
 800314a:	f43f ae3c 	beq.w	8002dc6 <_printf_float+0xb6>
 800314e:	f108 0801 	add.w	r8, r8, #1
 8003152:	68e3      	ldr	r3, [r4, #12]
 8003154:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003156:	1a5b      	subs	r3, r3, r1
 8003158:	4543      	cmp	r3, r8
 800315a:	dcf0      	bgt.n	800313e <_printf_float+0x42e>
 800315c:	e6fd      	b.n	8002f5a <_printf_float+0x24a>
 800315e:	f04f 0800 	mov.w	r8, #0
 8003162:	f104 0919 	add.w	r9, r4, #25
 8003166:	e7f4      	b.n	8003152 <_printf_float+0x442>

08003168 <_printf_common>:
 8003168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800316c:	4616      	mov	r6, r2
 800316e:	4698      	mov	r8, r3
 8003170:	688a      	ldr	r2, [r1, #8]
 8003172:	690b      	ldr	r3, [r1, #16]
 8003174:	4607      	mov	r7, r0
 8003176:	4293      	cmp	r3, r2
 8003178:	bfb8      	it	lt
 800317a:	4613      	movlt	r3, r2
 800317c:	6033      	str	r3, [r6, #0]
 800317e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003182:	460c      	mov	r4, r1
 8003184:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003188:	b10a      	cbz	r2, 800318e <_printf_common+0x26>
 800318a:	3301      	adds	r3, #1
 800318c:	6033      	str	r3, [r6, #0]
 800318e:	6823      	ldr	r3, [r4, #0]
 8003190:	0699      	lsls	r1, r3, #26
 8003192:	bf42      	ittt	mi
 8003194:	6833      	ldrmi	r3, [r6, #0]
 8003196:	3302      	addmi	r3, #2
 8003198:	6033      	strmi	r3, [r6, #0]
 800319a:	6825      	ldr	r5, [r4, #0]
 800319c:	f015 0506 	ands.w	r5, r5, #6
 80031a0:	d106      	bne.n	80031b0 <_printf_common+0x48>
 80031a2:	f104 0a19 	add.w	sl, r4, #25
 80031a6:	68e3      	ldr	r3, [r4, #12]
 80031a8:	6832      	ldr	r2, [r6, #0]
 80031aa:	1a9b      	subs	r3, r3, r2
 80031ac:	42ab      	cmp	r3, r5
 80031ae:	dc2b      	bgt.n	8003208 <_printf_common+0xa0>
 80031b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031b4:	6822      	ldr	r2, [r4, #0]
 80031b6:	3b00      	subs	r3, #0
 80031b8:	bf18      	it	ne
 80031ba:	2301      	movne	r3, #1
 80031bc:	0692      	lsls	r2, r2, #26
 80031be:	d430      	bmi.n	8003222 <_printf_common+0xba>
 80031c0:	4641      	mov	r1, r8
 80031c2:	4638      	mov	r0, r7
 80031c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031c8:	47c8      	blx	r9
 80031ca:	3001      	adds	r0, #1
 80031cc:	d023      	beq.n	8003216 <_printf_common+0xae>
 80031ce:	6823      	ldr	r3, [r4, #0]
 80031d0:	6922      	ldr	r2, [r4, #16]
 80031d2:	f003 0306 	and.w	r3, r3, #6
 80031d6:	2b04      	cmp	r3, #4
 80031d8:	bf14      	ite	ne
 80031da:	2500      	movne	r5, #0
 80031dc:	6833      	ldreq	r3, [r6, #0]
 80031de:	f04f 0600 	mov.w	r6, #0
 80031e2:	bf08      	it	eq
 80031e4:	68e5      	ldreq	r5, [r4, #12]
 80031e6:	f104 041a 	add.w	r4, r4, #26
 80031ea:	bf08      	it	eq
 80031ec:	1aed      	subeq	r5, r5, r3
 80031ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031f2:	bf08      	it	eq
 80031f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031f8:	4293      	cmp	r3, r2
 80031fa:	bfc4      	itt	gt
 80031fc:	1a9b      	subgt	r3, r3, r2
 80031fe:	18ed      	addgt	r5, r5, r3
 8003200:	42b5      	cmp	r5, r6
 8003202:	d11a      	bne.n	800323a <_printf_common+0xd2>
 8003204:	2000      	movs	r0, #0
 8003206:	e008      	b.n	800321a <_printf_common+0xb2>
 8003208:	2301      	movs	r3, #1
 800320a:	4652      	mov	r2, sl
 800320c:	4641      	mov	r1, r8
 800320e:	4638      	mov	r0, r7
 8003210:	47c8      	blx	r9
 8003212:	3001      	adds	r0, #1
 8003214:	d103      	bne.n	800321e <_printf_common+0xb6>
 8003216:	f04f 30ff 	mov.w	r0, #4294967295
 800321a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800321e:	3501      	adds	r5, #1
 8003220:	e7c1      	b.n	80031a6 <_printf_common+0x3e>
 8003222:	2030      	movs	r0, #48	@ 0x30
 8003224:	18e1      	adds	r1, r4, r3
 8003226:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003230:	4422      	add	r2, r4
 8003232:	3302      	adds	r3, #2
 8003234:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003238:	e7c2      	b.n	80031c0 <_printf_common+0x58>
 800323a:	2301      	movs	r3, #1
 800323c:	4622      	mov	r2, r4
 800323e:	4641      	mov	r1, r8
 8003240:	4638      	mov	r0, r7
 8003242:	47c8      	blx	r9
 8003244:	3001      	adds	r0, #1
 8003246:	d0e6      	beq.n	8003216 <_printf_common+0xae>
 8003248:	3601      	adds	r6, #1
 800324a:	e7d9      	b.n	8003200 <_printf_common+0x98>

0800324c <_printf_i>:
 800324c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003250:	7e0f      	ldrb	r7, [r1, #24]
 8003252:	4691      	mov	r9, r2
 8003254:	2f78      	cmp	r7, #120	@ 0x78
 8003256:	4680      	mov	r8, r0
 8003258:	460c      	mov	r4, r1
 800325a:	469a      	mov	sl, r3
 800325c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800325e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003262:	d807      	bhi.n	8003274 <_printf_i+0x28>
 8003264:	2f62      	cmp	r7, #98	@ 0x62
 8003266:	d80a      	bhi.n	800327e <_printf_i+0x32>
 8003268:	2f00      	cmp	r7, #0
 800326a:	f000 80d1 	beq.w	8003410 <_printf_i+0x1c4>
 800326e:	2f58      	cmp	r7, #88	@ 0x58
 8003270:	f000 80b8 	beq.w	80033e4 <_printf_i+0x198>
 8003274:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003278:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800327c:	e03a      	b.n	80032f4 <_printf_i+0xa8>
 800327e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003282:	2b15      	cmp	r3, #21
 8003284:	d8f6      	bhi.n	8003274 <_printf_i+0x28>
 8003286:	a101      	add	r1, pc, #4	@ (adr r1, 800328c <_printf_i+0x40>)
 8003288:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800328c:	080032e5 	.word	0x080032e5
 8003290:	080032f9 	.word	0x080032f9
 8003294:	08003275 	.word	0x08003275
 8003298:	08003275 	.word	0x08003275
 800329c:	08003275 	.word	0x08003275
 80032a0:	08003275 	.word	0x08003275
 80032a4:	080032f9 	.word	0x080032f9
 80032a8:	08003275 	.word	0x08003275
 80032ac:	08003275 	.word	0x08003275
 80032b0:	08003275 	.word	0x08003275
 80032b4:	08003275 	.word	0x08003275
 80032b8:	080033f7 	.word	0x080033f7
 80032bc:	08003323 	.word	0x08003323
 80032c0:	080033b1 	.word	0x080033b1
 80032c4:	08003275 	.word	0x08003275
 80032c8:	08003275 	.word	0x08003275
 80032cc:	08003419 	.word	0x08003419
 80032d0:	08003275 	.word	0x08003275
 80032d4:	08003323 	.word	0x08003323
 80032d8:	08003275 	.word	0x08003275
 80032dc:	08003275 	.word	0x08003275
 80032e0:	080033b9 	.word	0x080033b9
 80032e4:	6833      	ldr	r3, [r6, #0]
 80032e6:	1d1a      	adds	r2, r3, #4
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6032      	str	r2, [r6, #0]
 80032ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032f4:	2301      	movs	r3, #1
 80032f6:	e09c      	b.n	8003432 <_printf_i+0x1e6>
 80032f8:	6833      	ldr	r3, [r6, #0]
 80032fa:	6820      	ldr	r0, [r4, #0]
 80032fc:	1d19      	adds	r1, r3, #4
 80032fe:	6031      	str	r1, [r6, #0]
 8003300:	0606      	lsls	r6, r0, #24
 8003302:	d501      	bpl.n	8003308 <_printf_i+0xbc>
 8003304:	681d      	ldr	r5, [r3, #0]
 8003306:	e003      	b.n	8003310 <_printf_i+0xc4>
 8003308:	0645      	lsls	r5, r0, #25
 800330a:	d5fb      	bpl.n	8003304 <_printf_i+0xb8>
 800330c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003310:	2d00      	cmp	r5, #0
 8003312:	da03      	bge.n	800331c <_printf_i+0xd0>
 8003314:	232d      	movs	r3, #45	@ 0x2d
 8003316:	426d      	negs	r5, r5
 8003318:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800331c:	230a      	movs	r3, #10
 800331e:	4858      	ldr	r0, [pc, #352]	@ (8003480 <_printf_i+0x234>)
 8003320:	e011      	b.n	8003346 <_printf_i+0xfa>
 8003322:	6821      	ldr	r1, [r4, #0]
 8003324:	6833      	ldr	r3, [r6, #0]
 8003326:	0608      	lsls	r0, r1, #24
 8003328:	f853 5b04 	ldr.w	r5, [r3], #4
 800332c:	d402      	bmi.n	8003334 <_printf_i+0xe8>
 800332e:	0649      	lsls	r1, r1, #25
 8003330:	bf48      	it	mi
 8003332:	b2ad      	uxthmi	r5, r5
 8003334:	2f6f      	cmp	r7, #111	@ 0x6f
 8003336:	6033      	str	r3, [r6, #0]
 8003338:	bf14      	ite	ne
 800333a:	230a      	movne	r3, #10
 800333c:	2308      	moveq	r3, #8
 800333e:	4850      	ldr	r0, [pc, #320]	@ (8003480 <_printf_i+0x234>)
 8003340:	2100      	movs	r1, #0
 8003342:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003346:	6866      	ldr	r6, [r4, #4]
 8003348:	2e00      	cmp	r6, #0
 800334a:	60a6      	str	r6, [r4, #8]
 800334c:	db05      	blt.n	800335a <_printf_i+0x10e>
 800334e:	6821      	ldr	r1, [r4, #0]
 8003350:	432e      	orrs	r6, r5
 8003352:	f021 0104 	bic.w	r1, r1, #4
 8003356:	6021      	str	r1, [r4, #0]
 8003358:	d04b      	beq.n	80033f2 <_printf_i+0x1a6>
 800335a:	4616      	mov	r6, r2
 800335c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003360:	fb03 5711 	mls	r7, r3, r1, r5
 8003364:	5dc7      	ldrb	r7, [r0, r7]
 8003366:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800336a:	462f      	mov	r7, r5
 800336c:	42bb      	cmp	r3, r7
 800336e:	460d      	mov	r5, r1
 8003370:	d9f4      	bls.n	800335c <_printf_i+0x110>
 8003372:	2b08      	cmp	r3, #8
 8003374:	d10b      	bne.n	800338e <_printf_i+0x142>
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	07df      	lsls	r7, r3, #31
 800337a:	d508      	bpl.n	800338e <_printf_i+0x142>
 800337c:	6923      	ldr	r3, [r4, #16]
 800337e:	6861      	ldr	r1, [r4, #4]
 8003380:	4299      	cmp	r1, r3
 8003382:	bfde      	ittt	le
 8003384:	2330      	movle	r3, #48	@ 0x30
 8003386:	f806 3c01 	strble.w	r3, [r6, #-1]
 800338a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800338e:	1b92      	subs	r2, r2, r6
 8003390:	6122      	str	r2, [r4, #16]
 8003392:	464b      	mov	r3, r9
 8003394:	4621      	mov	r1, r4
 8003396:	4640      	mov	r0, r8
 8003398:	f8cd a000 	str.w	sl, [sp]
 800339c:	aa03      	add	r2, sp, #12
 800339e:	f7ff fee3 	bl	8003168 <_printf_common>
 80033a2:	3001      	adds	r0, #1
 80033a4:	d14a      	bne.n	800343c <_printf_i+0x1f0>
 80033a6:	f04f 30ff 	mov.w	r0, #4294967295
 80033aa:	b004      	add	sp, #16
 80033ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	f043 0320 	orr.w	r3, r3, #32
 80033b6:	6023      	str	r3, [r4, #0]
 80033b8:	2778      	movs	r7, #120	@ 0x78
 80033ba:	4832      	ldr	r0, [pc, #200]	@ (8003484 <_printf_i+0x238>)
 80033bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	6831      	ldr	r1, [r6, #0]
 80033c4:	061f      	lsls	r7, r3, #24
 80033c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80033ca:	d402      	bmi.n	80033d2 <_printf_i+0x186>
 80033cc:	065f      	lsls	r7, r3, #25
 80033ce:	bf48      	it	mi
 80033d0:	b2ad      	uxthmi	r5, r5
 80033d2:	6031      	str	r1, [r6, #0]
 80033d4:	07d9      	lsls	r1, r3, #31
 80033d6:	bf44      	itt	mi
 80033d8:	f043 0320 	orrmi.w	r3, r3, #32
 80033dc:	6023      	strmi	r3, [r4, #0]
 80033de:	b11d      	cbz	r5, 80033e8 <_printf_i+0x19c>
 80033e0:	2310      	movs	r3, #16
 80033e2:	e7ad      	b.n	8003340 <_printf_i+0xf4>
 80033e4:	4826      	ldr	r0, [pc, #152]	@ (8003480 <_printf_i+0x234>)
 80033e6:	e7e9      	b.n	80033bc <_printf_i+0x170>
 80033e8:	6823      	ldr	r3, [r4, #0]
 80033ea:	f023 0320 	bic.w	r3, r3, #32
 80033ee:	6023      	str	r3, [r4, #0]
 80033f0:	e7f6      	b.n	80033e0 <_printf_i+0x194>
 80033f2:	4616      	mov	r6, r2
 80033f4:	e7bd      	b.n	8003372 <_printf_i+0x126>
 80033f6:	6833      	ldr	r3, [r6, #0]
 80033f8:	6825      	ldr	r5, [r4, #0]
 80033fa:	1d18      	adds	r0, r3, #4
 80033fc:	6961      	ldr	r1, [r4, #20]
 80033fe:	6030      	str	r0, [r6, #0]
 8003400:	062e      	lsls	r6, r5, #24
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	d501      	bpl.n	800340a <_printf_i+0x1be>
 8003406:	6019      	str	r1, [r3, #0]
 8003408:	e002      	b.n	8003410 <_printf_i+0x1c4>
 800340a:	0668      	lsls	r0, r5, #25
 800340c:	d5fb      	bpl.n	8003406 <_printf_i+0x1ba>
 800340e:	8019      	strh	r1, [r3, #0]
 8003410:	2300      	movs	r3, #0
 8003412:	4616      	mov	r6, r2
 8003414:	6123      	str	r3, [r4, #16]
 8003416:	e7bc      	b.n	8003392 <_printf_i+0x146>
 8003418:	6833      	ldr	r3, [r6, #0]
 800341a:	2100      	movs	r1, #0
 800341c:	1d1a      	adds	r2, r3, #4
 800341e:	6032      	str	r2, [r6, #0]
 8003420:	681e      	ldr	r6, [r3, #0]
 8003422:	6862      	ldr	r2, [r4, #4]
 8003424:	4630      	mov	r0, r6
 8003426:	f000 fab8 	bl	800399a <memchr>
 800342a:	b108      	cbz	r0, 8003430 <_printf_i+0x1e4>
 800342c:	1b80      	subs	r0, r0, r6
 800342e:	6060      	str	r0, [r4, #4]
 8003430:	6863      	ldr	r3, [r4, #4]
 8003432:	6123      	str	r3, [r4, #16]
 8003434:	2300      	movs	r3, #0
 8003436:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800343a:	e7aa      	b.n	8003392 <_printf_i+0x146>
 800343c:	4632      	mov	r2, r6
 800343e:	4649      	mov	r1, r9
 8003440:	4640      	mov	r0, r8
 8003442:	6923      	ldr	r3, [r4, #16]
 8003444:	47d0      	blx	sl
 8003446:	3001      	adds	r0, #1
 8003448:	d0ad      	beq.n	80033a6 <_printf_i+0x15a>
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	079b      	lsls	r3, r3, #30
 800344e:	d413      	bmi.n	8003478 <_printf_i+0x22c>
 8003450:	68e0      	ldr	r0, [r4, #12]
 8003452:	9b03      	ldr	r3, [sp, #12]
 8003454:	4298      	cmp	r0, r3
 8003456:	bfb8      	it	lt
 8003458:	4618      	movlt	r0, r3
 800345a:	e7a6      	b.n	80033aa <_printf_i+0x15e>
 800345c:	2301      	movs	r3, #1
 800345e:	4632      	mov	r2, r6
 8003460:	4649      	mov	r1, r9
 8003462:	4640      	mov	r0, r8
 8003464:	47d0      	blx	sl
 8003466:	3001      	adds	r0, #1
 8003468:	d09d      	beq.n	80033a6 <_printf_i+0x15a>
 800346a:	3501      	adds	r5, #1
 800346c:	68e3      	ldr	r3, [r4, #12]
 800346e:	9903      	ldr	r1, [sp, #12]
 8003470:	1a5b      	subs	r3, r3, r1
 8003472:	42ab      	cmp	r3, r5
 8003474:	dcf2      	bgt.n	800345c <_printf_i+0x210>
 8003476:	e7eb      	b.n	8003450 <_printf_i+0x204>
 8003478:	2500      	movs	r5, #0
 800347a:	f104 0619 	add.w	r6, r4, #25
 800347e:	e7f5      	b.n	800346c <_printf_i+0x220>
 8003480:	08005698 	.word	0x08005698
 8003484:	080056a9 	.word	0x080056a9

08003488 <std>:
 8003488:	2300      	movs	r3, #0
 800348a:	b510      	push	{r4, lr}
 800348c:	4604      	mov	r4, r0
 800348e:	e9c0 3300 	strd	r3, r3, [r0]
 8003492:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003496:	6083      	str	r3, [r0, #8]
 8003498:	8181      	strh	r1, [r0, #12]
 800349a:	6643      	str	r3, [r0, #100]	@ 0x64
 800349c:	81c2      	strh	r2, [r0, #14]
 800349e:	6183      	str	r3, [r0, #24]
 80034a0:	4619      	mov	r1, r3
 80034a2:	2208      	movs	r2, #8
 80034a4:	305c      	adds	r0, #92	@ 0x5c
 80034a6:	f000 f9f9 	bl	800389c <memset>
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <std+0x58>)
 80034ac:	6224      	str	r4, [r4, #32]
 80034ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <std+0x5c>)
 80034b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80034b4:	4b0c      	ldr	r3, [pc, #48]	@ (80034e8 <std+0x60>)
 80034b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80034b8:	4b0c      	ldr	r3, [pc, #48]	@ (80034ec <std+0x64>)
 80034ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80034bc:	4b0c      	ldr	r3, [pc, #48]	@ (80034f0 <std+0x68>)
 80034be:	429c      	cmp	r4, r3
 80034c0:	d006      	beq.n	80034d0 <std+0x48>
 80034c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80034c6:	4294      	cmp	r4, r2
 80034c8:	d002      	beq.n	80034d0 <std+0x48>
 80034ca:	33d0      	adds	r3, #208	@ 0xd0
 80034cc:	429c      	cmp	r4, r3
 80034ce:	d105      	bne.n	80034dc <std+0x54>
 80034d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80034d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034d8:	f000 ba5c 	b.w	8003994 <__retarget_lock_init_recursive>
 80034dc:	bd10      	pop	{r4, pc}
 80034de:	bf00      	nop
 80034e0:	080036ed 	.word	0x080036ed
 80034e4:	0800370f 	.word	0x0800370f
 80034e8:	08003747 	.word	0x08003747
 80034ec:	0800376b 	.word	0x0800376b
 80034f0:	20000288 	.word	0x20000288

080034f4 <stdio_exit_handler>:
 80034f4:	4a02      	ldr	r2, [pc, #8]	@ (8003500 <stdio_exit_handler+0xc>)
 80034f6:	4903      	ldr	r1, [pc, #12]	@ (8003504 <stdio_exit_handler+0x10>)
 80034f8:	4803      	ldr	r0, [pc, #12]	@ (8003508 <stdio_exit_handler+0x14>)
 80034fa:	f000 b869 	b.w	80035d0 <_fwalk_sglue>
 80034fe:	bf00      	nop
 8003500:	2000000c 	.word	0x2000000c
 8003504:	080052e1 	.word	0x080052e1
 8003508:	2000001c 	.word	0x2000001c

0800350c <cleanup_stdio>:
 800350c:	6841      	ldr	r1, [r0, #4]
 800350e:	4b0c      	ldr	r3, [pc, #48]	@ (8003540 <cleanup_stdio+0x34>)
 8003510:	b510      	push	{r4, lr}
 8003512:	4299      	cmp	r1, r3
 8003514:	4604      	mov	r4, r0
 8003516:	d001      	beq.n	800351c <cleanup_stdio+0x10>
 8003518:	f001 fee2 	bl	80052e0 <_fflush_r>
 800351c:	68a1      	ldr	r1, [r4, #8]
 800351e:	4b09      	ldr	r3, [pc, #36]	@ (8003544 <cleanup_stdio+0x38>)
 8003520:	4299      	cmp	r1, r3
 8003522:	d002      	beq.n	800352a <cleanup_stdio+0x1e>
 8003524:	4620      	mov	r0, r4
 8003526:	f001 fedb 	bl	80052e0 <_fflush_r>
 800352a:	68e1      	ldr	r1, [r4, #12]
 800352c:	4b06      	ldr	r3, [pc, #24]	@ (8003548 <cleanup_stdio+0x3c>)
 800352e:	4299      	cmp	r1, r3
 8003530:	d004      	beq.n	800353c <cleanup_stdio+0x30>
 8003532:	4620      	mov	r0, r4
 8003534:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003538:	f001 bed2 	b.w	80052e0 <_fflush_r>
 800353c:	bd10      	pop	{r4, pc}
 800353e:	bf00      	nop
 8003540:	20000288 	.word	0x20000288
 8003544:	200002f0 	.word	0x200002f0
 8003548:	20000358 	.word	0x20000358

0800354c <global_stdio_init.part.0>:
 800354c:	b510      	push	{r4, lr}
 800354e:	4b0b      	ldr	r3, [pc, #44]	@ (800357c <global_stdio_init.part.0+0x30>)
 8003550:	4c0b      	ldr	r4, [pc, #44]	@ (8003580 <global_stdio_init.part.0+0x34>)
 8003552:	4a0c      	ldr	r2, [pc, #48]	@ (8003584 <global_stdio_init.part.0+0x38>)
 8003554:	4620      	mov	r0, r4
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	2104      	movs	r1, #4
 800355a:	2200      	movs	r2, #0
 800355c:	f7ff ff94 	bl	8003488 <std>
 8003560:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003564:	2201      	movs	r2, #1
 8003566:	2109      	movs	r1, #9
 8003568:	f7ff ff8e 	bl	8003488 <std>
 800356c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003570:	2202      	movs	r2, #2
 8003572:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003576:	2112      	movs	r1, #18
 8003578:	f7ff bf86 	b.w	8003488 <std>
 800357c:	200003c0 	.word	0x200003c0
 8003580:	20000288 	.word	0x20000288
 8003584:	080034f5 	.word	0x080034f5

08003588 <__sfp_lock_acquire>:
 8003588:	4801      	ldr	r0, [pc, #4]	@ (8003590 <__sfp_lock_acquire+0x8>)
 800358a:	f000 ba04 	b.w	8003996 <__retarget_lock_acquire_recursive>
 800358e:	bf00      	nop
 8003590:	200003c9 	.word	0x200003c9

08003594 <__sfp_lock_release>:
 8003594:	4801      	ldr	r0, [pc, #4]	@ (800359c <__sfp_lock_release+0x8>)
 8003596:	f000 b9ff 	b.w	8003998 <__retarget_lock_release_recursive>
 800359a:	bf00      	nop
 800359c:	200003c9 	.word	0x200003c9

080035a0 <__sinit>:
 80035a0:	b510      	push	{r4, lr}
 80035a2:	4604      	mov	r4, r0
 80035a4:	f7ff fff0 	bl	8003588 <__sfp_lock_acquire>
 80035a8:	6a23      	ldr	r3, [r4, #32]
 80035aa:	b11b      	cbz	r3, 80035b4 <__sinit+0x14>
 80035ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80035b0:	f7ff bff0 	b.w	8003594 <__sfp_lock_release>
 80035b4:	4b04      	ldr	r3, [pc, #16]	@ (80035c8 <__sinit+0x28>)
 80035b6:	6223      	str	r3, [r4, #32]
 80035b8:	4b04      	ldr	r3, [pc, #16]	@ (80035cc <__sinit+0x2c>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1f5      	bne.n	80035ac <__sinit+0xc>
 80035c0:	f7ff ffc4 	bl	800354c <global_stdio_init.part.0>
 80035c4:	e7f2      	b.n	80035ac <__sinit+0xc>
 80035c6:	bf00      	nop
 80035c8:	0800350d 	.word	0x0800350d
 80035cc:	200003c0 	.word	0x200003c0

080035d0 <_fwalk_sglue>:
 80035d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035d4:	4607      	mov	r7, r0
 80035d6:	4688      	mov	r8, r1
 80035d8:	4614      	mov	r4, r2
 80035da:	2600      	movs	r6, #0
 80035dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80035e0:	f1b9 0901 	subs.w	r9, r9, #1
 80035e4:	d505      	bpl.n	80035f2 <_fwalk_sglue+0x22>
 80035e6:	6824      	ldr	r4, [r4, #0]
 80035e8:	2c00      	cmp	r4, #0
 80035ea:	d1f7      	bne.n	80035dc <_fwalk_sglue+0xc>
 80035ec:	4630      	mov	r0, r6
 80035ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035f2:	89ab      	ldrh	r3, [r5, #12]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d907      	bls.n	8003608 <_fwalk_sglue+0x38>
 80035f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80035fc:	3301      	adds	r3, #1
 80035fe:	d003      	beq.n	8003608 <_fwalk_sglue+0x38>
 8003600:	4629      	mov	r1, r5
 8003602:	4638      	mov	r0, r7
 8003604:	47c0      	blx	r8
 8003606:	4306      	orrs	r6, r0
 8003608:	3568      	adds	r5, #104	@ 0x68
 800360a:	e7e9      	b.n	80035e0 <_fwalk_sglue+0x10>

0800360c <iprintf>:
 800360c:	b40f      	push	{r0, r1, r2, r3}
 800360e:	b507      	push	{r0, r1, r2, lr}
 8003610:	4906      	ldr	r1, [pc, #24]	@ (800362c <iprintf+0x20>)
 8003612:	ab04      	add	r3, sp, #16
 8003614:	6808      	ldr	r0, [r1, #0]
 8003616:	f853 2b04 	ldr.w	r2, [r3], #4
 800361a:	6881      	ldr	r1, [r0, #8]
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	f001 fcc7 	bl	8004fb0 <_vfiprintf_r>
 8003622:	b003      	add	sp, #12
 8003624:	f85d eb04 	ldr.w	lr, [sp], #4
 8003628:	b004      	add	sp, #16
 800362a:	4770      	bx	lr
 800362c:	20000018 	.word	0x20000018

08003630 <_puts_r>:
 8003630:	6a03      	ldr	r3, [r0, #32]
 8003632:	b570      	push	{r4, r5, r6, lr}
 8003634:	4605      	mov	r5, r0
 8003636:	460e      	mov	r6, r1
 8003638:	6884      	ldr	r4, [r0, #8]
 800363a:	b90b      	cbnz	r3, 8003640 <_puts_r+0x10>
 800363c:	f7ff ffb0 	bl	80035a0 <__sinit>
 8003640:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003642:	07db      	lsls	r3, r3, #31
 8003644:	d405      	bmi.n	8003652 <_puts_r+0x22>
 8003646:	89a3      	ldrh	r3, [r4, #12]
 8003648:	0598      	lsls	r0, r3, #22
 800364a:	d402      	bmi.n	8003652 <_puts_r+0x22>
 800364c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800364e:	f000 f9a2 	bl	8003996 <__retarget_lock_acquire_recursive>
 8003652:	89a3      	ldrh	r3, [r4, #12]
 8003654:	0719      	lsls	r1, r3, #28
 8003656:	d502      	bpl.n	800365e <_puts_r+0x2e>
 8003658:	6923      	ldr	r3, [r4, #16]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d135      	bne.n	80036ca <_puts_r+0x9a>
 800365e:	4621      	mov	r1, r4
 8003660:	4628      	mov	r0, r5
 8003662:	f000 f8c5 	bl	80037f0 <__swsetup_r>
 8003666:	b380      	cbz	r0, 80036ca <_puts_r+0x9a>
 8003668:	f04f 35ff 	mov.w	r5, #4294967295
 800366c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800366e:	07da      	lsls	r2, r3, #31
 8003670:	d405      	bmi.n	800367e <_puts_r+0x4e>
 8003672:	89a3      	ldrh	r3, [r4, #12]
 8003674:	059b      	lsls	r3, r3, #22
 8003676:	d402      	bmi.n	800367e <_puts_r+0x4e>
 8003678:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800367a:	f000 f98d 	bl	8003998 <__retarget_lock_release_recursive>
 800367e:	4628      	mov	r0, r5
 8003680:	bd70      	pop	{r4, r5, r6, pc}
 8003682:	2b00      	cmp	r3, #0
 8003684:	da04      	bge.n	8003690 <_puts_r+0x60>
 8003686:	69a2      	ldr	r2, [r4, #24]
 8003688:	429a      	cmp	r2, r3
 800368a:	dc17      	bgt.n	80036bc <_puts_r+0x8c>
 800368c:	290a      	cmp	r1, #10
 800368e:	d015      	beq.n	80036bc <_puts_r+0x8c>
 8003690:	6823      	ldr	r3, [r4, #0]
 8003692:	1c5a      	adds	r2, r3, #1
 8003694:	6022      	str	r2, [r4, #0]
 8003696:	7019      	strb	r1, [r3, #0]
 8003698:	68a3      	ldr	r3, [r4, #8]
 800369a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800369e:	3b01      	subs	r3, #1
 80036a0:	60a3      	str	r3, [r4, #8]
 80036a2:	2900      	cmp	r1, #0
 80036a4:	d1ed      	bne.n	8003682 <_puts_r+0x52>
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	da11      	bge.n	80036ce <_puts_r+0x9e>
 80036aa:	4622      	mov	r2, r4
 80036ac:	210a      	movs	r1, #10
 80036ae:	4628      	mov	r0, r5
 80036b0:	f000 f85f 	bl	8003772 <__swbuf_r>
 80036b4:	3001      	adds	r0, #1
 80036b6:	d0d7      	beq.n	8003668 <_puts_r+0x38>
 80036b8:	250a      	movs	r5, #10
 80036ba:	e7d7      	b.n	800366c <_puts_r+0x3c>
 80036bc:	4622      	mov	r2, r4
 80036be:	4628      	mov	r0, r5
 80036c0:	f000 f857 	bl	8003772 <__swbuf_r>
 80036c4:	3001      	adds	r0, #1
 80036c6:	d1e7      	bne.n	8003698 <_puts_r+0x68>
 80036c8:	e7ce      	b.n	8003668 <_puts_r+0x38>
 80036ca:	3e01      	subs	r6, #1
 80036cc:	e7e4      	b.n	8003698 <_puts_r+0x68>
 80036ce:	6823      	ldr	r3, [r4, #0]
 80036d0:	1c5a      	adds	r2, r3, #1
 80036d2:	6022      	str	r2, [r4, #0]
 80036d4:	220a      	movs	r2, #10
 80036d6:	701a      	strb	r2, [r3, #0]
 80036d8:	e7ee      	b.n	80036b8 <_puts_r+0x88>
	...

080036dc <puts>:
 80036dc:	4b02      	ldr	r3, [pc, #8]	@ (80036e8 <puts+0xc>)
 80036de:	4601      	mov	r1, r0
 80036e0:	6818      	ldr	r0, [r3, #0]
 80036e2:	f7ff bfa5 	b.w	8003630 <_puts_r>
 80036e6:	bf00      	nop
 80036e8:	20000018 	.word	0x20000018

080036ec <__sread>:
 80036ec:	b510      	push	{r4, lr}
 80036ee:	460c      	mov	r4, r1
 80036f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036f4:	f000 f900 	bl	80038f8 <_read_r>
 80036f8:	2800      	cmp	r0, #0
 80036fa:	bfab      	itete	ge
 80036fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80036fe:	89a3      	ldrhlt	r3, [r4, #12]
 8003700:	181b      	addge	r3, r3, r0
 8003702:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003706:	bfac      	ite	ge
 8003708:	6563      	strge	r3, [r4, #84]	@ 0x54
 800370a:	81a3      	strhlt	r3, [r4, #12]
 800370c:	bd10      	pop	{r4, pc}

0800370e <__swrite>:
 800370e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003712:	461f      	mov	r7, r3
 8003714:	898b      	ldrh	r3, [r1, #12]
 8003716:	4605      	mov	r5, r0
 8003718:	05db      	lsls	r3, r3, #23
 800371a:	460c      	mov	r4, r1
 800371c:	4616      	mov	r6, r2
 800371e:	d505      	bpl.n	800372c <__swrite+0x1e>
 8003720:	2302      	movs	r3, #2
 8003722:	2200      	movs	r2, #0
 8003724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003728:	f000 f8d4 	bl	80038d4 <_lseek_r>
 800372c:	89a3      	ldrh	r3, [r4, #12]
 800372e:	4632      	mov	r2, r6
 8003730:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003734:	81a3      	strh	r3, [r4, #12]
 8003736:	4628      	mov	r0, r5
 8003738:	463b      	mov	r3, r7
 800373a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800373e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003742:	f000 b8eb 	b.w	800391c <_write_r>

08003746 <__sseek>:
 8003746:	b510      	push	{r4, lr}
 8003748:	460c      	mov	r4, r1
 800374a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800374e:	f000 f8c1 	bl	80038d4 <_lseek_r>
 8003752:	1c43      	adds	r3, r0, #1
 8003754:	89a3      	ldrh	r3, [r4, #12]
 8003756:	bf15      	itete	ne
 8003758:	6560      	strne	r0, [r4, #84]	@ 0x54
 800375a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800375e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003762:	81a3      	strheq	r3, [r4, #12]
 8003764:	bf18      	it	ne
 8003766:	81a3      	strhne	r3, [r4, #12]
 8003768:	bd10      	pop	{r4, pc}

0800376a <__sclose>:
 800376a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800376e:	f000 b8a1 	b.w	80038b4 <_close_r>

08003772 <__swbuf_r>:
 8003772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003774:	460e      	mov	r6, r1
 8003776:	4614      	mov	r4, r2
 8003778:	4605      	mov	r5, r0
 800377a:	b118      	cbz	r0, 8003784 <__swbuf_r+0x12>
 800377c:	6a03      	ldr	r3, [r0, #32]
 800377e:	b90b      	cbnz	r3, 8003784 <__swbuf_r+0x12>
 8003780:	f7ff ff0e 	bl	80035a0 <__sinit>
 8003784:	69a3      	ldr	r3, [r4, #24]
 8003786:	60a3      	str	r3, [r4, #8]
 8003788:	89a3      	ldrh	r3, [r4, #12]
 800378a:	071a      	lsls	r2, r3, #28
 800378c:	d501      	bpl.n	8003792 <__swbuf_r+0x20>
 800378e:	6923      	ldr	r3, [r4, #16]
 8003790:	b943      	cbnz	r3, 80037a4 <__swbuf_r+0x32>
 8003792:	4621      	mov	r1, r4
 8003794:	4628      	mov	r0, r5
 8003796:	f000 f82b 	bl	80037f0 <__swsetup_r>
 800379a:	b118      	cbz	r0, 80037a4 <__swbuf_r+0x32>
 800379c:	f04f 37ff 	mov.w	r7, #4294967295
 80037a0:	4638      	mov	r0, r7
 80037a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037a4:	6823      	ldr	r3, [r4, #0]
 80037a6:	6922      	ldr	r2, [r4, #16]
 80037a8:	b2f6      	uxtb	r6, r6
 80037aa:	1a98      	subs	r0, r3, r2
 80037ac:	6963      	ldr	r3, [r4, #20]
 80037ae:	4637      	mov	r7, r6
 80037b0:	4283      	cmp	r3, r0
 80037b2:	dc05      	bgt.n	80037c0 <__swbuf_r+0x4e>
 80037b4:	4621      	mov	r1, r4
 80037b6:	4628      	mov	r0, r5
 80037b8:	f001 fd92 	bl	80052e0 <_fflush_r>
 80037bc:	2800      	cmp	r0, #0
 80037be:	d1ed      	bne.n	800379c <__swbuf_r+0x2a>
 80037c0:	68a3      	ldr	r3, [r4, #8]
 80037c2:	3b01      	subs	r3, #1
 80037c4:	60a3      	str	r3, [r4, #8]
 80037c6:	6823      	ldr	r3, [r4, #0]
 80037c8:	1c5a      	adds	r2, r3, #1
 80037ca:	6022      	str	r2, [r4, #0]
 80037cc:	701e      	strb	r6, [r3, #0]
 80037ce:	6962      	ldr	r2, [r4, #20]
 80037d0:	1c43      	adds	r3, r0, #1
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d004      	beq.n	80037e0 <__swbuf_r+0x6e>
 80037d6:	89a3      	ldrh	r3, [r4, #12]
 80037d8:	07db      	lsls	r3, r3, #31
 80037da:	d5e1      	bpl.n	80037a0 <__swbuf_r+0x2e>
 80037dc:	2e0a      	cmp	r6, #10
 80037de:	d1df      	bne.n	80037a0 <__swbuf_r+0x2e>
 80037e0:	4621      	mov	r1, r4
 80037e2:	4628      	mov	r0, r5
 80037e4:	f001 fd7c 	bl	80052e0 <_fflush_r>
 80037e8:	2800      	cmp	r0, #0
 80037ea:	d0d9      	beq.n	80037a0 <__swbuf_r+0x2e>
 80037ec:	e7d6      	b.n	800379c <__swbuf_r+0x2a>
	...

080037f0 <__swsetup_r>:
 80037f0:	b538      	push	{r3, r4, r5, lr}
 80037f2:	4b29      	ldr	r3, [pc, #164]	@ (8003898 <__swsetup_r+0xa8>)
 80037f4:	4605      	mov	r5, r0
 80037f6:	6818      	ldr	r0, [r3, #0]
 80037f8:	460c      	mov	r4, r1
 80037fa:	b118      	cbz	r0, 8003804 <__swsetup_r+0x14>
 80037fc:	6a03      	ldr	r3, [r0, #32]
 80037fe:	b90b      	cbnz	r3, 8003804 <__swsetup_r+0x14>
 8003800:	f7ff fece 	bl	80035a0 <__sinit>
 8003804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003808:	0719      	lsls	r1, r3, #28
 800380a:	d422      	bmi.n	8003852 <__swsetup_r+0x62>
 800380c:	06da      	lsls	r2, r3, #27
 800380e:	d407      	bmi.n	8003820 <__swsetup_r+0x30>
 8003810:	2209      	movs	r2, #9
 8003812:	602a      	str	r2, [r5, #0]
 8003814:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003818:	f04f 30ff 	mov.w	r0, #4294967295
 800381c:	81a3      	strh	r3, [r4, #12]
 800381e:	e033      	b.n	8003888 <__swsetup_r+0x98>
 8003820:	0758      	lsls	r0, r3, #29
 8003822:	d512      	bpl.n	800384a <__swsetup_r+0x5a>
 8003824:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003826:	b141      	cbz	r1, 800383a <__swsetup_r+0x4a>
 8003828:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800382c:	4299      	cmp	r1, r3
 800382e:	d002      	beq.n	8003836 <__swsetup_r+0x46>
 8003830:	4628      	mov	r0, r5
 8003832:	f000 ff1d 	bl	8004670 <_free_r>
 8003836:	2300      	movs	r3, #0
 8003838:	6363      	str	r3, [r4, #52]	@ 0x34
 800383a:	89a3      	ldrh	r3, [r4, #12]
 800383c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003840:	81a3      	strh	r3, [r4, #12]
 8003842:	2300      	movs	r3, #0
 8003844:	6063      	str	r3, [r4, #4]
 8003846:	6923      	ldr	r3, [r4, #16]
 8003848:	6023      	str	r3, [r4, #0]
 800384a:	89a3      	ldrh	r3, [r4, #12]
 800384c:	f043 0308 	orr.w	r3, r3, #8
 8003850:	81a3      	strh	r3, [r4, #12]
 8003852:	6923      	ldr	r3, [r4, #16]
 8003854:	b94b      	cbnz	r3, 800386a <__swsetup_r+0x7a>
 8003856:	89a3      	ldrh	r3, [r4, #12]
 8003858:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800385c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003860:	d003      	beq.n	800386a <__swsetup_r+0x7a>
 8003862:	4621      	mov	r1, r4
 8003864:	4628      	mov	r0, r5
 8003866:	f001 fd88 	bl	800537a <__smakebuf_r>
 800386a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800386e:	f013 0201 	ands.w	r2, r3, #1
 8003872:	d00a      	beq.n	800388a <__swsetup_r+0x9a>
 8003874:	2200      	movs	r2, #0
 8003876:	60a2      	str	r2, [r4, #8]
 8003878:	6962      	ldr	r2, [r4, #20]
 800387a:	4252      	negs	r2, r2
 800387c:	61a2      	str	r2, [r4, #24]
 800387e:	6922      	ldr	r2, [r4, #16]
 8003880:	b942      	cbnz	r2, 8003894 <__swsetup_r+0xa4>
 8003882:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003886:	d1c5      	bne.n	8003814 <__swsetup_r+0x24>
 8003888:	bd38      	pop	{r3, r4, r5, pc}
 800388a:	0799      	lsls	r1, r3, #30
 800388c:	bf58      	it	pl
 800388e:	6962      	ldrpl	r2, [r4, #20]
 8003890:	60a2      	str	r2, [r4, #8]
 8003892:	e7f4      	b.n	800387e <__swsetup_r+0x8e>
 8003894:	2000      	movs	r0, #0
 8003896:	e7f7      	b.n	8003888 <__swsetup_r+0x98>
 8003898:	20000018 	.word	0x20000018

0800389c <memset>:
 800389c:	4603      	mov	r3, r0
 800389e:	4402      	add	r2, r0
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d100      	bne.n	80038a6 <memset+0xa>
 80038a4:	4770      	bx	lr
 80038a6:	f803 1b01 	strb.w	r1, [r3], #1
 80038aa:	e7f9      	b.n	80038a0 <memset+0x4>

080038ac <_localeconv_r>:
 80038ac:	4800      	ldr	r0, [pc, #0]	@ (80038b0 <_localeconv_r+0x4>)
 80038ae:	4770      	bx	lr
 80038b0:	20000158 	.word	0x20000158

080038b4 <_close_r>:
 80038b4:	b538      	push	{r3, r4, r5, lr}
 80038b6:	2300      	movs	r3, #0
 80038b8:	4d05      	ldr	r5, [pc, #20]	@ (80038d0 <_close_r+0x1c>)
 80038ba:	4604      	mov	r4, r0
 80038bc:	4608      	mov	r0, r1
 80038be:	602b      	str	r3, [r5, #0]
 80038c0:	f7fd fc93 	bl	80011ea <_close>
 80038c4:	1c43      	adds	r3, r0, #1
 80038c6:	d102      	bne.n	80038ce <_close_r+0x1a>
 80038c8:	682b      	ldr	r3, [r5, #0]
 80038ca:	b103      	cbz	r3, 80038ce <_close_r+0x1a>
 80038cc:	6023      	str	r3, [r4, #0]
 80038ce:	bd38      	pop	{r3, r4, r5, pc}
 80038d0:	200003c4 	.word	0x200003c4

080038d4 <_lseek_r>:
 80038d4:	b538      	push	{r3, r4, r5, lr}
 80038d6:	4604      	mov	r4, r0
 80038d8:	4608      	mov	r0, r1
 80038da:	4611      	mov	r1, r2
 80038dc:	2200      	movs	r2, #0
 80038de:	4d05      	ldr	r5, [pc, #20]	@ (80038f4 <_lseek_r+0x20>)
 80038e0:	602a      	str	r2, [r5, #0]
 80038e2:	461a      	mov	r2, r3
 80038e4:	f7fd fca5 	bl	8001232 <_lseek>
 80038e8:	1c43      	adds	r3, r0, #1
 80038ea:	d102      	bne.n	80038f2 <_lseek_r+0x1e>
 80038ec:	682b      	ldr	r3, [r5, #0]
 80038ee:	b103      	cbz	r3, 80038f2 <_lseek_r+0x1e>
 80038f0:	6023      	str	r3, [r4, #0]
 80038f2:	bd38      	pop	{r3, r4, r5, pc}
 80038f4:	200003c4 	.word	0x200003c4

080038f8 <_read_r>:
 80038f8:	b538      	push	{r3, r4, r5, lr}
 80038fa:	4604      	mov	r4, r0
 80038fc:	4608      	mov	r0, r1
 80038fe:	4611      	mov	r1, r2
 8003900:	2200      	movs	r2, #0
 8003902:	4d05      	ldr	r5, [pc, #20]	@ (8003918 <_read_r+0x20>)
 8003904:	602a      	str	r2, [r5, #0]
 8003906:	461a      	mov	r2, r3
 8003908:	f7fd fc36 	bl	8001178 <_read>
 800390c:	1c43      	adds	r3, r0, #1
 800390e:	d102      	bne.n	8003916 <_read_r+0x1e>
 8003910:	682b      	ldr	r3, [r5, #0]
 8003912:	b103      	cbz	r3, 8003916 <_read_r+0x1e>
 8003914:	6023      	str	r3, [r4, #0]
 8003916:	bd38      	pop	{r3, r4, r5, pc}
 8003918:	200003c4 	.word	0x200003c4

0800391c <_write_r>:
 800391c:	b538      	push	{r3, r4, r5, lr}
 800391e:	4604      	mov	r4, r0
 8003920:	4608      	mov	r0, r1
 8003922:	4611      	mov	r1, r2
 8003924:	2200      	movs	r2, #0
 8003926:	4d05      	ldr	r5, [pc, #20]	@ (800393c <_write_r+0x20>)
 8003928:	602a      	str	r2, [r5, #0]
 800392a:	461a      	mov	r2, r3
 800392c:	f7fd fc41 	bl	80011b2 <_write>
 8003930:	1c43      	adds	r3, r0, #1
 8003932:	d102      	bne.n	800393a <_write_r+0x1e>
 8003934:	682b      	ldr	r3, [r5, #0]
 8003936:	b103      	cbz	r3, 800393a <_write_r+0x1e>
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	bd38      	pop	{r3, r4, r5, pc}
 800393c:	200003c4 	.word	0x200003c4

08003940 <__errno>:
 8003940:	4b01      	ldr	r3, [pc, #4]	@ (8003948 <__errno+0x8>)
 8003942:	6818      	ldr	r0, [r3, #0]
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	20000018 	.word	0x20000018

0800394c <__libc_init_array>:
 800394c:	b570      	push	{r4, r5, r6, lr}
 800394e:	2600      	movs	r6, #0
 8003950:	4d0c      	ldr	r5, [pc, #48]	@ (8003984 <__libc_init_array+0x38>)
 8003952:	4c0d      	ldr	r4, [pc, #52]	@ (8003988 <__libc_init_array+0x3c>)
 8003954:	1b64      	subs	r4, r4, r5
 8003956:	10a4      	asrs	r4, r4, #2
 8003958:	42a6      	cmp	r6, r4
 800395a:	d109      	bne.n	8003970 <__libc_init_array+0x24>
 800395c:	f001 fe3a 	bl	80055d4 <_init>
 8003960:	2600      	movs	r6, #0
 8003962:	4d0a      	ldr	r5, [pc, #40]	@ (800398c <__libc_init_array+0x40>)
 8003964:	4c0a      	ldr	r4, [pc, #40]	@ (8003990 <__libc_init_array+0x44>)
 8003966:	1b64      	subs	r4, r4, r5
 8003968:	10a4      	asrs	r4, r4, #2
 800396a:	42a6      	cmp	r6, r4
 800396c:	d105      	bne.n	800397a <__libc_init_array+0x2e>
 800396e:	bd70      	pop	{r4, r5, r6, pc}
 8003970:	f855 3b04 	ldr.w	r3, [r5], #4
 8003974:	4798      	blx	r3
 8003976:	3601      	adds	r6, #1
 8003978:	e7ee      	b.n	8003958 <__libc_init_array+0xc>
 800397a:	f855 3b04 	ldr.w	r3, [r5], #4
 800397e:	4798      	blx	r3
 8003980:	3601      	adds	r6, #1
 8003982:	e7f2      	b.n	800396a <__libc_init_array+0x1e>
 8003984:	08005a04 	.word	0x08005a04
 8003988:	08005a04 	.word	0x08005a04
 800398c:	08005a04 	.word	0x08005a04
 8003990:	08005a08 	.word	0x08005a08

08003994 <__retarget_lock_init_recursive>:
 8003994:	4770      	bx	lr

08003996 <__retarget_lock_acquire_recursive>:
 8003996:	4770      	bx	lr

08003998 <__retarget_lock_release_recursive>:
 8003998:	4770      	bx	lr

0800399a <memchr>:
 800399a:	4603      	mov	r3, r0
 800399c:	b510      	push	{r4, lr}
 800399e:	b2c9      	uxtb	r1, r1
 80039a0:	4402      	add	r2, r0
 80039a2:	4293      	cmp	r3, r2
 80039a4:	4618      	mov	r0, r3
 80039a6:	d101      	bne.n	80039ac <memchr+0x12>
 80039a8:	2000      	movs	r0, #0
 80039aa:	e003      	b.n	80039b4 <memchr+0x1a>
 80039ac:	7804      	ldrb	r4, [r0, #0]
 80039ae:	3301      	adds	r3, #1
 80039b0:	428c      	cmp	r4, r1
 80039b2:	d1f6      	bne.n	80039a2 <memchr+0x8>
 80039b4:	bd10      	pop	{r4, pc}

080039b6 <quorem>:
 80039b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039ba:	6903      	ldr	r3, [r0, #16]
 80039bc:	690c      	ldr	r4, [r1, #16]
 80039be:	4607      	mov	r7, r0
 80039c0:	42a3      	cmp	r3, r4
 80039c2:	db7e      	blt.n	8003ac2 <quorem+0x10c>
 80039c4:	3c01      	subs	r4, #1
 80039c6:	00a3      	lsls	r3, r4, #2
 80039c8:	f100 0514 	add.w	r5, r0, #20
 80039cc:	f101 0814 	add.w	r8, r1, #20
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80039d6:	9301      	str	r3, [sp, #4]
 80039d8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80039dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80039e0:	3301      	adds	r3, #1
 80039e2:	429a      	cmp	r2, r3
 80039e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80039e8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80039ec:	d32e      	bcc.n	8003a4c <quorem+0x96>
 80039ee:	f04f 0a00 	mov.w	sl, #0
 80039f2:	46c4      	mov	ip, r8
 80039f4:	46ae      	mov	lr, r5
 80039f6:	46d3      	mov	fp, sl
 80039f8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80039fc:	b298      	uxth	r0, r3
 80039fe:	fb06 a000 	mla	r0, r6, r0, sl
 8003a02:	0c1b      	lsrs	r3, r3, #16
 8003a04:	0c02      	lsrs	r2, r0, #16
 8003a06:	fb06 2303 	mla	r3, r6, r3, r2
 8003a0a:	f8de 2000 	ldr.w	r2, [lr]
 8003a0e:	b280      	uxth	r0, r0
 8003a10:	b292      	uxth	r2, r2
 8003a12:	1a12      	subs	r2, r2, r0
 8003a14:	445a      	add	r2, fp
 8003a16:	f8de 0000 	ldr.w	r0, [lr]
 8003a1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003a24:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003a28:	b292      	uxth	r2, r2
 8003a2a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003a2e:	45e1      	cmp	r9, ip
 8003a30:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003a34:	f84e 2b04 	str.w	r2, [lr], #4
 8003a38:	d2de      	bcs.n	80039f8 <quorem+0x42>
 8003a3a:	9b00      	ldr	r3, [sp, #0]
 8003a3c:	58eb      	ldr	r3, [r5, r3]
 8003a3e:	b92b      	cbnz	r3, 8003a4c <quorem+0x96>
 8003a40:	9b01      	ldr	r3, [sp, #4]
 8003a42:	3b04      	subs	r3, #4
 8003a44:	429d      	cmp	r5, r3
 8003a46:	461a      	mov	r2, r3
 8003a48:	d32f      	bcc.n	8003aaa <quorem+0xf4>
 8003a4a:	613c      	str	r4, [r7, #16]
 8003a4c:	4638      	mov	r0, r7
 8003a4e:	f001 f97f 	bl	8004d50 <__mcmp>
 8003a52:	2800      	cmp	r0, #0
 8003a54:	db25      	blt.n	8003aa2 <quorem+0xec>
 8003a56:	4629      	mov	r1, r5
 8003a58:	2000      	movs	r0, #0
 8003a5a:	f858 2b04 	ldr.w	r2, [r8], #4
 8003a5e:	f8d1 c000 	ldr.w	ip, [r1]
 8003a62:	fa1f fe82 	uxth.w	lr, r2
 8003a66:	fa1f f38c 	uxth.w	r3, ip
 8003a6a:	eba3 030e 	sub.w	r3, r3, lr
 8003a6e:	4403      	add	r3, r0
 8003a70:	0c12      	lsrs	r2, r2, #16
 8003a72:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003a76:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003a80:	45c1      	cmp	r9, r8
 8003a82:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003a86:	f841 3b04 	str.w	r3, [r1], #4
 8003a8a:	d2e6      	bcs.n	8003a5a <quorem+0xa4>
 8003a8c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003a90:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003a94:	b922      	cbnz	r2, 8003aa0 <quorem+0xea>
 8003a96:	3b04      	subs	r3, #4
 8003a98:	429d      	cmp	r5, r3
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	d30b      	bcc.n	8003ab6 <quorem+0x100>
 8003a9e:	613c      	str	r4, [r7, #16]
 8003aa0:	3601      	adds	r6, #1
 8003aa2:	4630      	mov	r0, r6
 8003aa4:	b003      	add	sp, #12
 8003aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003aaa:	6812      	ldr	r2, [r2, #0]
 8003aac:	3b04      	subs	r3, #4
 8003aae:	2a00      	cmp	r2, #0
 8003ab0:	d1cb      	bne.n	8003a4a <quorem+0x94>
 8003ab2:	3c01      	subs	r4, #1
 8003ab4:	e7c6      	b.n	8003a44 <quorem+0x8e>
 8003ab6:	6812      	ldr	r2, [r2, #0]
 8003ab8:	3b04      	subs	r3, #4
 8003aba:	2a00      	cmp	r2, #0
 8003abc:	d1ef      	bne.n	8003a9e <quorem+0xe8>
 8003abe:	3c01      	subs	r4, #1
 8003ac0:	e7ea      	b.n	8003a98 <quorem+0xe2>
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	e7ee      	b.n	8003aa4 <quorem+0xee>
	...

08003ac8 <_dtoa_r>:
 8003ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003acc:	4614      	mov	r4, r2
 8003ace:	461d      	mov	r5, r3
 8003ad0:	69c7      	ldr	r7, [r0, #28]
 8003ad2:	b097      	sub	sp, #92	@ 0x5c
 8003ad4:	4681      	mov	r9, r0
 8003ad6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003ada:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003adc:	b97f      	cbnz	r7, 8003afe <_dtoa_r+0x36>
 8003ade:	2010      	movs	r0, #16
 8003ae0:	f000 fe0e 	bl	8004700 <malloc>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	f8c9 001c 	str.w	r0, [r9, #28]
 8003aea:	b920      	cbnz	r0, 8003af6 <_dtoa_r+0x2e>
 8003aec:	21ef      	movs	r1, #239	@ 0xef
 8003aee:	4bac      	ldr	r3, [pc, #688]	@ (8003da0 <_dtoa_r+0x2d8>)
 8003af0:	48ac      	ldr	r0, [pc, #688]	@ (8003da4 <_dtoa_r+0x2dc>)
 8003af2:	f001 fcbf 	bl	8005474 <__assert_func>
 8003af6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003afa:	6007      	str	r7, [r0, #0]
 8003afc:	60c7      	str	r7, [r0, #12]
 8003afe:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003b02:	6819      	ldr	r1, [r3, #0]
 8003b04:	b159      	cbz	r1, 8003b1e <_dtoa_r+0x56>
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	2301      	movs	r3, #1
 8003b0a:	4093      	lsls	r3, r2
 8003b0c:	604a      	str	r2, [r1, #4]
 8003b0e:	608b      	str	r3, [r1, #8]
 8003b10:	4648      	mov	r0, r9
 8003b12:	f000 feeb 	bl	80048ec <_Bfree>
 8003b16:	2200      	movs	r2, #0
 8003b18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	1e2b      	subs	r3, r5, #0
 8003b20:	bfaf      	iteee	ge
 8003b22:	2300      	movge	r3, #0
 8003b24:	2201      	movlt	r2, #1
 8003b26:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003b2a:	9307      	strlt	r3, [sp, #28]
 8003b2c:	bfa8      	it	ge
 8003b2e:	6033      	strge	r3, [r6, #0]
 8003b30:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003b34:	4b9c      	ldr	r3, [pc, #624]	@ (8003da8 <_dtoa_r+0x2e0>)
 8003b36:	bfb8      	it	lt
 8003b38:	6032      	strlt	r2, [r6, #0]
 8003b3a:	ea33 0308 	bics.w	r3, r3, r8
 8003b3e:	d112      	bne.n	8003b66 <_dtoa_r+0x9e>
 8003b40:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003b44:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003b46:	6013      	str	r3, [r2, #0]
 8003b48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003b4c:	4323      	orrs	r3, r4
 8003b4e:	f000 855e 	beq.w	800460e <_dtoa_r+0xb46>
 8003b52:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003b54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8003dac <_dtoa_r+0x2e4>
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 8560 	beq.w	800461e <_dtoa_r+0xb56>
 8003b5e:	f10a 0303 	add.w	r3, sl, #3
 8003b62:	f000 bd5a 	b.w	800461a <_dtoa_r+0xb52>
 8003b66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003b6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003b72:	2200      	movs	r2, #0
 8003b74:	2300      	movs	r3, #0
 8003b76:	f7fc ff17 	bl	80009a8 <__aeabi_dcmpeq>
 8003b7a:	4607      	mov	r7, r0
 8003b7c:	b158      	cbz	r0, 8003b96 <_dtoa_r+0xce>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003b86:	b113      	cbz	r3, 8003b8e <_dtoa_r+0xc6>
 8003b88:	4b89      	ldr	r3, [pc, #548]	@ (8003db0 <_dtoa_r+0x2e8>)
 8003b8a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8003db4 <_dtoa_r+0x2ec>
 8003b92:	f000 bd44 	b.w	800461e <_dtoa_r+0xb56>
 8003b96:	ab14      	add	r3, sp, #80	@ 0x50
 8003b98:	9301      	str	r3, [sp, #4]
 8003b9a:	ab15      	add	r3, sp, #84	@ 0x54
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	4648      	mov	r0, r9
 8003ba0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003ba4:	f001 f984 	bl	8004eb0 <__d2b>
 8003ba8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8003bac:	9003      	str	r0, [sp, #12]
 8003bae:	2e00      	cmp	r6, #0
 8003bb0:	d078      	beq.n	8003ca4 <_dtoa_r+0x1dc>
 8003bb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003bb8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003bc0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003bc4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003bc8:	9712      	str	r7, [sp, #72]	@ 0x48
 8003bca:	4619      	mov	r1, r3
 8003bcc:	2200      	movs	r2, #0
 8003bce:	4b7a      	ldr	r3, [pc, #488]	@ (8003db8 <_dtoa_r+0x2f0>)
 8003bd0:	f7fc faca 	bl	8000168 <__aeabi_dsub>
 8003bd4:	a36c      	add	r3, pc, #432	@ (adr r3, 8003d88 <_dtoa_r+0x2c0>)
 8003bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bda:	f7fc fc7d 	bl	80004d8 <__aeabi_dmul>
 8003bde:	a36c      	add	r3, pc, #432	@ (adr r3, 8003d90 <_dtoa_r+0x2c8>)
 8003be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be4:	f7fc fac2 	bl	800016c <__adddf3>
 8003be8:	4604      	mov	r4, r0
 8003bea:	4630      	mov	r0, r6
 8003bec:	460d      	mov	r5, r1
 8003bee:	f7fc fc09 	bl	8000404 <__aeabi_i2d>
 8003bf2:	a369      	add	r3, pc, #420	@ (adr r3, 8003d98 <_dtoa_r+0x2d0>)
 8003bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf8:	f7fc fc6e 	bl	80004d8 <__aeabi_dmul>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4620      	mov	r0, r4
 8003c02:	4629      	mov	r1, r5
 8003c04:	f7fc fab2 	bl	800016c <__adddf3>
 8003c08:	4604      	mov	r4, r0
 8003c0a:	460d      	mov	r5, r1
 8003c0c:	f7fc ff14 	bl	8000a38 <__aeabi_d2iz>
 8003c10:	2200      	movs	r2, #0
 8003c12:	4607      	mov	r7, r0
 8003c14:	2300      	movs	r3, #0
 8003c16:	4620      	mov	r0, r4
 8003c18:	4629      	mov	r1, r5
 8003c1a:	f7fc fecf 	bl	80009bc <__aeabi_dcmplt>
 8003c1e:	b140      	cbz	r0, 8003c32 <_dtoa_r+0x16a>
 8003c20:	4638      	mov	r0, r7
 8003c22:	f7fc fbef 	bl	8000404 <__aeabi_i2d>
 8003c26:	4622      	mov	r2, r4
 8003c28:	462b      	mov	r3, r5
 8003c2a:	f7fc febd 	bl	80009a8 <__aeabi_dcmpeq>
 8003c2e:	b900      	cbnz	r0, 8003c32 <_dtoa_r+0x16a>
 8003c30:	3f01      	subs	r7, #1
 8003c32:	2f16      	cmp	r7, #22
 8003c34:	d854      	bhi.n	8003ce0 <_dtoa_r+0x218>
 8003c36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003c3a:	4b60      	ldr	r3, [pc, #384]	@ (8003dbc <_dtoa_r+0x2f4>)
 8003c3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	f7fc feba 	bl	80009bc <__aeabi_dcmplt>
 8003c48:	2800      	cmp	r0, #0
 8003c4a:	d04b      	beq.n	8003ce4 <_dtoa_r+0x21c>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	3f01      	subs	r7, #1
 8003c50:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003c52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003c54:	1b9b      	subs	r3, r3, r6
 8003c56:	1e5a      	subs	r2, r3, #1
 8003c58:	bf49      	itett	mi
 8003c5a:	f1c3 0301 	rsbmi	r3, r3, #1
 8003c5e:	2300      	movpl	r3, #0
 8003c60:	9304      	strmi	r3, [sp, #16]
 8003c62:	2300      	movmi	r3, #0
 8003c64:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c66:	bf54      	ite	pl
 8003c68:	9304      	strpl	r3, [sp, #16]
 8003c6a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8003c6c:	2f00      	cmp	r7, #0
 8003c6e:	db3b      	blt.n	8003ce8 <_dtoa_r+0x220>
 8003c70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c72:	970e      	str	r7, [sp, #56]	@ 0x38
 8003c74:	443b      	add	r3, r7
 8003c76:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c78:	2300      	movs	r3, #0
 8003c7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c7c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003c7e:	2b09      	cmp	r3, #9
 8003c80:	d865      	bhi.n	8003d4e <_dtoa_r+0x286>
 8003c82:	2b05      	cmp	r3, #5
 8003c84:	bfc4      	itt	gt
 8003c86:	3b04      	subgt	r3, #4
 8003c88:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8003c8a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003c8c:	bfc8      	it	gt
 8003c8e:	2400      	movgt	r4, #0
 8003c90:	f1a3 0302 	sub.w	r3, r3, #2
 8003c94:	bfd8      	it	le
 8003c96:	2401      	movle	r4, #1
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d864      	bhi.n	8003d66 <_dtoa_r+0x29e>
 8003c9c:	e8df f003 	tbb	[pc, r3]
 8003ca0:	2c385553 	.word	0x2c385553
 8003ca4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003ca8:	441e      	add	r6, r3
 8003caa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003cae:	2b20      	cmp	r3, #32
 8003cb0:	bfc1      	itttt	gt
 8003cb2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003cb6:	fa08 f803 	lslgt.w	r8, r8, r3
 8003cba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003cbe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003cc2:	bfd6      	itet	le
 8003cc4:	f1c3 0320 	rsble	r3, r3, #32
 8003cc8:	ea48 0003 	orrgt.w	r0, r8, r3
 8003ccc:	fa04 f003 	lslle.w	r0, r4, r3
 8003cd0:	f7fc fb88 	bl	80003e4 <__aeabi_ui2d>
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003cda:	3e01      	subs	r6, #1
 8003cdc:	9212      	str	r2, [sp, #72]	@ 0x48
 8003cde:	e774      	b.n	8003bca <_dtoa_r+0x102>
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e7b5      	b.n	8003c50 <_dtoa_r+0x188>
 8003ce4:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003ce6:	e7b4      	b.n	8003c52 <_dtoa_r+0x18a>
 8003ce8:	9b04      	ldr	r3, [sp, #16]
 8003cea:	1bdb      	subs	r3, r3, r7
 8003cec:	9304      	str	r3, [sp, #16]
 8003cee:	427b      	negs	r3, r7
 8003cf0:	930a      	str	r3, [sp, #40]	@ 0x28
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	930e      	str	r3, [sp, #56]	@ 0x38
 8003cf6:	e7c1      	b.n	8003c7c <_dtoa_r+0x1b4>
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003cfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003cfe:	eb07 0b03 	add.w	fp, r7, r3
 8003d02:	f10b 0301 	add.w	r3, fp, #1
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	9308      	str	r3, [sp, #32]
 8003d0a:	bfb8      	it	lt
 8003d0c:	2301      	movlt	r3, #1
 8003d0e:	e006      	b.n	8003d1e <_dtoa_r+0x256>
 8003d10:	2301      	movs	r3, #1
 8003d12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	dd28      	ble.n	8003d6c <_dtoa_r+0x2a4>
 8003d1a:	469b      	mov	fp, r3
 8003d1c:	9308      	str	r3, [sp, #32]
 8003d1e:	2100      	movs	r1, #0
 8003d20:	2204      	movs	r2, #4
 8003d22:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8003d26:	f102 0514 	add.w	r5, r2, #20
 8003d2a:	429d      	cmp	r5, r3
 8003d2c:	d926      	bls.n	8003d7c <_dtoa_r+0x2b4>
 8003d2e:	6041      	str	r1, [r0, #4]
 8003d30:	4648      	mov	r0, r9
 8003d32:	f000 fd9b 	bl	800486c <_Balloc>
 8003d36:	4682      	mov	sl, r0
 8003d38:	2800      	cmp	r0, #0
 8003d3a:	d143      	bne.n	8003dc4 <_dtoa_r+0x2fc>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003d42:	4b1f      	ldr	r3, [pc, #124]	@ (8003dc0 <_dtoa_r+0x2f8>)
 8003d44:	e6d4      	b.n	8003af0 <_dtoa_r+0x28>
 8003d46:	2300      	movs	r3, #0
 8003d48:	e7e3      	b.n	8003d12 <_dtoa_r+0x24a>
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	e7d5      	b.n	8003cfa <_dtoa_r+0x232>
 8003d4e:	2401      	movs	r4, #1
 8003d50:	2300      	movs	r3, #0
 8003d52:	940b      	str	r4, [sp, #44]	@ 0x2c
 8003d54:	9320      	str	r3, [sp, #128]	@ 0x80
 8003d56:	f04f 3bff 	mov.w	fp, #4294967295
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	2312      	movs	r3, #18
 8003d5e:	f8cd b020 	str.w	fp, [sp, #32]
 8003d62:	9221      	str	r2, [sp, #132]	@ 0x84
 8003d64:	e7db      	b.n	8003d1e <_dtoa_r+0x256>
 8003d66:	2301      	movs	r3, #1
 8003d68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d6a:	e7f4      	b.n	8003d56 <_dtoa_r+0x28e>
 8003d6c:	f04f 0b01 	mov.w	fp, #1
 8003d70:	465b      	mov	r3, fp
 8003d72:	f8cd b020 	str.w	fp, [sp, #32]
 8003d76:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8003d7a:	e7d0      	b.n	8003d1e <_dtoa_r+0x256>
 8003d7c:	3101      	adds	r1, #1
 8003d7e:	0052      	lsls	r2, r2, #1
 8003d80:	e7d1      	b.n	8003d26 <_dtoa_r+0x25e>
 8003d82:	bf00      	nop
 8003d84:	f3af 8000 	nop.w
 8003d88:	636f4361 	.word	0x636f4361
 8003d8c:	3fd287a7 	.word	0x3fd287a7
 8003d90:	8b60c8b3 	.word	0x8b60c8b3
 8003d94:	3fc68a28 	.word	0x3fc68a28
 8003d98:	509f79fb 	.word	0x509f79fb
 8003d9c:	3fd34413 	.word	0x3fd34413
 8003da0:	080056c7 	.word	0x080056c7
 8003da4:	080056de 	.word	0x080056de
 8003da8:	7ff00000 	.word	0x7ff00000
 8003dac:	080056c3 	.word	0x080056c3
 8003db0:	08005697 	.word	0x08005697
 8003db4:	08005696 	.word	0x08005696
 8003db8:	3ff80000 	.word	0x3ff80000
 8003dbc:	08005830 	.word	0x08005830
 8003dc0:	08005736 	.word	0x08005736
 8003dc4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003dc8:	6018      	str	r0, [r3, #0]
 8003dca:	9b08      	ldr	r3, [sp, #32]
 8003dcc:	2b0e      	cmp	r3, #14
 8003dce:	f200 80a1 	bhi.w	8003f14 <_dtoa_r+0x44c>
 8003dd2:	2c00      	cmp	r4, #0
 8003dd4:	f000 809e 	beq.w	8003f14 <_dtoa_r+0x44c>
 8003dd8:	2f00      	cmp	r7, #0
 8003dda:	dd33      	ble.n	8003e44 <_dtoa_r+0x37c>
 8003ddc:	4b9c      	ldr	r3, [pc, #624]	@ (8004050 <_dtoa_r+0x588>)
 8003dde:	f007 020f 	and.w	r2, r7, #15
 8003de2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003de6:	05f8      	lsls	r0, r7, #23
 8003de8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003dec:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003df0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003df4:	d516      	bpl.n	8003e24 <_dtoa_r+0x35c>
 8003df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003dfa:	4b96      	ldr	r3, [pc, #600]	@ (8004054 <_dtoa_r+0x58c>)
 8003dfc:	2603      	movs	r6, #3
 8003dfe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003e02:	f7fc fc93 	bl	800072c <__aeabi_ddiv>
 8003e06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003e0a:	f004 040f 	and.w	r4, r4, #15
 8003e0e:	4d91      	ldr	r5, [pc, #580]	@ (8004054 <_dtoa_r+0x58c>)
 8003e10:	b954      	cbnz	r4, 8003e28 <_dtoa_r+0x360>
 8003e12:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003e16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e1a:	f7fc fc87 	bl	800072c <__aeabi_ddiv>
 8003e1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003e22:	e028      	b.n	8003e76 <_dtoa_r+0x3ae>
 8003e24:	2602      	movs	r6, #2
 8003e26:	e7f2      	b.n	8003e0e <_dtoa_r+0x346>
 8003e28:	07e1      	lsls	r1, r4, #31
 8003e2a:	d508      	bpl.n	8003e3e <_dtoa_r+0x376>
 8003e2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003e30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003e34:	f7fc fb50 	bl	80004d8 <__aeabi_dmul>
 8003e38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003e3c:	3601      	adds	r6, #1
 8003e3e:	1064      	asrs	r4, r4, #1
 8003e40:	3508      	adds	r5, #8
 8003e42:	e7e5      	b.n	8003e10 <_dtoa_r+0x348>
 8003e44:	f000 80af 	beq.w	8003fa6 <_dtoa_r+0x4de>
 8003e48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003e4c:	427c      	negs	r4, r7
 8003e4e:	4b80      	ldr	r3, [pc, #512]	@ (8004050 <_dtoa_r+0x588>)
 8003e50:	f004 020f 	and.w	r2, r4, #15
 8003e54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5c:	f7fc fb3c 	bl	80004d8 <__aeabi_dmul>
 8003e60:	2602      	movs	r6, #2
 8003e62:	2300      	movs	r3, #0
 8003e64:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003e68:	4d7a      	ldr	r5, [pc, #488]	@ (8004054 <_dtoa_r+0x58c>)
 8003e6a:	1124      	asrs	r4, r4, #4
 8003e6c:	2c00      	cmp	r4, #0
 8003e6e:	f040 808f 	bne.w	8003f90 <_dtoa_r+0x4c8>
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d1d3      	bne.n	8003e1e <_dtoa_r+0x356>
 8003e76:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003e7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 8094 	beq.w	8003faa <_dtoa_r+0x4e2>
 8003e82:	2200      	movs	r2, #0
 8003e84:	4620      	mov	r0, r4
 8003e86:	4629      	mov	r1, r5
 8003e88:	4b73      	ldr	r3, [pc, #460]	@ (8004058 <_dtoa_r+0x590>)
 8003e8a:	f7fc fd97 	bl	80009bc <__aeabi_dcmplt>
 8003e8e:	2800      	cmp	r0, #0
 8003e90:	f000 808b 	beq.w	8003faa <_dtoa_r+0x4e2>
 8003e94:	9b08      	ldr	r3, [sp, #32]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 8087 	beq.w	8003faa <_dtoa_r+0x4e2>
 8003e9c:	f1bb 0f00 	cmp.w	fp, #0
 8003ea0:	dd34      	ble.n	8003f0c <_dtoa_r+0x444>
 8003ea2:	4620      	mov	r0, r4
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	4b6c      	ldr	r3, [pc, #432]	@ (800405c <_dtoa_r+0x594>)
 8003eaa:	f7fc fb15 	bl	80004d8 <__aeabi_dmul>
 8003eae:	465c      	mov	r4, fp
 8003eb0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003eb4:	f107 38ff 	add.w	r8, r7, #4294967295
 8003eb8:	3601      	adds	r6, #1
 8003eba:	4630      	mov	r0, r6
 8003ebc:	f7fc faa2 	bl	8000404 <__aeabi_i2d>
 8003ec0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ec4:	f7fc fb08 	bl	80004d8 <__aeabi_dmul>
 8003ec8:	2200      	movs	r2, #0
 8003eca:	4b65      	ldr	r3, [pc, #404]	@ (8004060 <_dtoa_r+0x598>)
 8003ecc:	f7fc f94e 	bl	800016c <__adddf3>
 8003ed0:	4605      	mov	r5, r0
 8003ed2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003ed6:	2c00      	cmp	r4, #0
 8003ed8:	d16a      	bne.n	8003fb0 <_dtoa_r+0x4e8>
 8003eda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	4b60      	ldr	r3, [pc, #384]	@ (8004064 <_dtoa_r+0x59c>)
 8003ee2:	f7fc f941 	bl	8000168 <__aeabi_dsub>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	460b      	mov	r3, r1
 8003eea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003eee:	462a      	mov	r2, r5
 8003ef0:	4633      	mov	r3, r6
 8003ef2:	f7fc fd81 	bl	80009f8 <__aeabi_dcmpgt>
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	f040 8298 	bne.w	800442c <_dtoa_r+0x964>
 8003efc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003f00:	462a      	mov	r2, r5
 8003f02:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003f06:	f7fc fd59 	bl	80009bc <__aeabi_dcmplt>
 8003f0a:	bb38      	cbnz	r0, 8003f5c <_dtoa_r+0x494>
 8003f0c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003f10:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003f14:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f2c0 8157 	blt.w	80041ca <_dtoa_r+0x702>
 8003f1c:	2f0e      	cmp	r7, #14
 8003f1e:	f300 8154 	bgt.w	80041ca <_dtoa_r+0x702>
 8003f22:	4b4b      	ldr	r3, [pc, #300]	@ (8004050 <_dtoa_r+0x588>)
 8003f24:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003f28:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003f2c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003f30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f280 80e5 	bge.w	8004102 <_dtoa_r+0x63a>
 8003f38:	9b08      	ldr	r3, [sp, #32]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f300 80e1 	bgt.w	8004102 <_dtoa_r+0x63a>
 8003f40:	d10c      	bne.n	8003f5c <_dtoa_r+0x494>
 8003f42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f46:	2200      	movs	r2, #0
 8003f48:	4b46      	ldr	r3, [pc, #280]	@ (8004064 <_dtoa_r+0x59c>)
 8003f4a:	f7fc fac5 	bl	80004d8 <__aeabi_dmul>
 8003f4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f52:	f7fc fd47 	bl	80009e4 <__aeabi_dcmpge>
 8003f56:	2800      	cmp	r0, #0
 8003f58:	f000 8266 	beq.w	8004428 <_dtoa_r+0x960>
 8003f5c:	2400      	movs	r4, #0
 8003f5e:	4625      	mov	r5, r4
 8003f60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003f62:	4656      	mov	r6, sl
 8003f64:	ea6f 0803 	mvn.w	r8, r3
 8003f68:	2700      	movs	r7, #0
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	4648      	mov	r0, r9
 8003f6e:	f000 fcbd 	bl	80048ec <_Bfree>
 8003f72:	2d00      	cmp	r5, #0
 8003f74:	f000 80bd 	beq.w	80040f2 <_dtoa_r+0x62a>
 8003f78:	b12f      	cbz	r7, 8003f86 <_dtoa_r+0x4be>
 8003f7a:	42af      	cmp	r7, r5
 8003f7c:	d003      	beq.n	8003f86 <_dtoa_r+0x4be>
 8003f7e:	4639      	mov	r1, r7
 8003f80:	4648      	mov	r0, r9
 8003f82:	f000 fcb3 	bl	80048ec <_Bfree>
 8003f86:	4629      	mov	r1, r5
 8003f88:	4648      	mov	r0, r9
 8003f8a:	f000 fcaf 	bl	80048ec <_Bfree>
 8003f8e:	e0b0      	b.n	80040f2 <_dtoa_r+0x62a>
 8003f90:	07e2      	lsls	r2, r4, #31
 8003f92:	d505      	bpl.n	8003fa0 <_dtoa_r+0x4d8>
 8003f94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003f98:	f7fc fa9e 	bl	80004d8 <__aeabi_dmul>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	3601      	adds	r6, #1
 8003fa0:	1064      	asrs	r4, r4, #1
 8003fa2:	3508      	adds	r5, #8
 8003fa4:	e762      	b.n	8003e6c <_dtoa_r+0x3a4>
 8003fa6:	2602      	movs	r6, #2
 8003fa8:	e765      	b.n	8003e76 <_dtoa_r+0x3ae>
 8003faa:	46b8      	mov	r8, r7
 8003fac:	9c08      	ldr	r4, [sp, #32]
 8003fae:	e784      	b.n	8003eba <_dtoa_r+0x3f2>
 8003fb0:	4b27      	ldr	r3, [pc, #156]	@ (8004050 <_dtoa_r+0x588>)
 8003fb2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003fb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003fb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003fbc:	4454      	add	r4, sl
 8003fbe:	2900      	cmp	r1, #0
 8003fc0:	d054      	beq.n	800406c <_dtoa_r+0x5a4>
 8003fc2:	2000      	movs	r0, #0
 8003fc4:	4928      	ldr	r1, [pc, #160]	@ (8004068 <_dtoa_r+0x5a0>)
 8003fc6:	f7fc fbb1 	bl	800072c <__aeabi_ddiv>
 8003fca:	4633      	mov	r3, r6
 8003fcc:	462a      	mov	r2, r5
 8003fce:	f7fc f8cb 	bl	8000168 <__aeabi_dsub>
 8003fd2:	4656      	mov	r6, sl
 8003fd4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003fd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fdc:	f7fc fd2c 	bl	8000a38 <__aeabi_d2iz>
 8003fe0:	4605      	mov	r5, r0
 8003fe2:	f7fc fa0f 	bl	8000404 <__aeabi_i2d>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fee:	f7fc f8bb 	bl	8000168 <__aeabi_dsub>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	3530      	adds	r5, #48	@ 0x30
 8003ff8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003ffc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004000:	f806 5b01 	strb.w	r5, [r6], #1
 8004004:	f7fc fcda 	bl	80009bc <__aeabi_dcmplt>
 8004008:	2800      	cmp	r0, #0
 800400a:	d172      	bne.n	80040f2 <_dtoa_r+0x62a>
 800400c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004010:	2000      	movs	r0, #0
 8004012:	4911      	ldr	r1, [pc, #68]	@ (8004058 <_dtoa_r+0x590>)
 8004014:	f7fc f8a8 	bl	8000168 <__aeabi_dsub>
 8004018:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800401c:	f7fc fcce 	bl	80009bc <__aeabi_dcmplt>
 8004020:	2800      	cmp	r0, #0
 8004022:	f040 80b4 	bne.w	800418e <_dtoa_r+0x6c6>
 8004026:	42a6      	cmp	r6, r4
 8004028:	f43f af70 	beq.w	8003f0c <_dtoa_r+0x444>
 800402c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004030:	2200      	movs	r2, #0
 8004032:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <_dtoa_r+0x594>)
 8004034:	f7fc fa50 	bl	80004d8 <__aeabi_dmul>
 8004038:	2200      	movs	r2, #0
 800403a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800403e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004042:	4b06      	ldr	r3, [pc, #24]	@ (800405c <_dtoa_r+0x594>)
 8004044:	f7fc fa48 	bl	80004d8 <__aeabi_dmul>
 8004048:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800404c:	e7c4      	b.n	8003fd8 <_dtoa_r+0x510>
 800404e:	bf00      	nop
 8004050:	08005830 	.word	0x08005830
 8004054:	08005808 	.word	0x08005808
 8004058:	3ff00000 	.word	0x3ff00000
 800405c:	40240000 	.word	0x40240000
 8004060:	401c0000 	.word	0x401c0000
 8004064:	40140000 	.word	0x40140000
 8004068:	3fe00000 	.word	0x3fe00000
 800406c:	4631      	mov	r1, r6
 800406e:	4628      	mov	r0, r5
 8004070:	f7fc fa32 	bl	80004d8 <__aeabi_dmul>
 8004074:	4656      	mov	r6, sl
 8004076:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800407a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800407c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004080:	f7fc fcda 	bl	8000a38 <__aeabi_d2iz>
 8004084:	4605      	mov	r5, r0
 8004086:	f7fc f9bd 	bl	8000404 <__aeabi_i2d>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004092:	f7fc f869 	bl	8000168 <__aeabi_dsub>
 8004096:	4602      	mov	r2, r0
 8004098:	460b      	mov	r3, r1
 800409a:	3530      	adds	r5, #48	@ 0x30
 800409c:	f806 5b01 	strb.w	r5, [r6], #1
 80040a0:	42a6      	cmp	r6, r4
 80040a2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80040a6:	f04f 0200 	mov.w	r2, #0
 80040aa:	d124      	bne.n	80040f6 <_dtoa_r+0x62e>
 80040ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80040b0:	4bae      	ldr	r3, [pc, #696]	@ (800436c <_dtoa_r+0x8a4>)
 80040b2:	f7fc f85b 	bl	800016c <__adddf3>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040be:	f7fc fc9b 	bl	80009f8 <__aeabi_dcmpgt>
 80040c2:	2800      	cmp	r0, #0
 80040c4:	d163      	bne.n	800418e <_dtoa_r+0x6c6>
 80040c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80040ca:	2000      	movs	r0, #0
 80040cc:	49a7      	ldr	r1, [pc, #668]	@ (800436c <_dtoa_r+0x8a4>)
 80040ce:	f7fc f84b 	bl	8000168 <__aeabi_dsub>
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80040da:	f7fc fc6f 	bl	80009bc <__aeabi_dcmplt>
 80040de:	2800      	cmp	r0, #0
 80040e0:	f43f af14 	beq.w	8003f0c <_dtoa_r+0x444>
 80040e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80040e6:	1e73      	subs	r3, r6, #1
 80040e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80040ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80040ee:	2b30      	cmp	r3, #48	@ 0x30
 80040f0:	d0f8      	beq.n	80040e4 <_dtoa_r+0x61c>
 80040f2:	4647      	mov	r7, r8
 80040f4:	e03b      	b.n	800416e <_dtoa_r+0x6a6>
 80040f6:	4b9e      	ldr	r3, [pc, #632]	@ (8004370 <_dtoa_r+0x8a8>)
 80040f8:	f7fc f9ee 	bl	80004d8 <__aeabi_dmul>
 80040fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004100:	e7bc      	b.n	800407c <_dtoa_r+0x5b4>
 8004102:	4656      	mov	r6, sl
 8004104:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004108:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800410c:	4620      	mov	r0, r4
 800410e:	4629      	mov	r1, r5
 8004110:	f7fc fb0c 	bl	800072c <__aeabi_ddiv>
 8004114:	f7fc fc90 	bl	8000a38 <__aeabi_d2iz>
 8004118:	4680      	mov	r8, r0
 800411a:	f7fc f973 	bl	8000404 <__aeabi_i2d>
 800411e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004122:	f7fc f9d9 	bl	80004d8 <__aeabi_dmul>
 8004126:	4602      	mov	r2, r0
 8004128:	460b      	mov	r3, r1
 800412a:	4620      	mov	r0, r4
 800412c:	4629      	mov	r1, r5
 800412e:	f7fc f81b 	bl	8000168 <__aeabi_dsub>
 8004132:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004136:	9d08      	ldr	r5, [sp, #32]
 8004138:	f806 4b01 	strb.w	r4, [r6], #1
 800413c:	eba6 040a 	sub.w	r4, r6, sl
 8004140:	42a5      	cmp	r5, r4
 8004142:	4602      	mov	r2, r0
 8004144:	460b      	mov	r3, r1
 8004146:	d133      	bne.n	80041b0 <_dtoa_r+0x6e8>
 8004148:	f7fc f810 	bl	800016c <__adddf3>
 800414c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004150:	4604      	mov	r4, r0
 8004152:	460d      	mov	r5, r1
 8004154:	f7fc fc50 	bl	80009f8 <__aeabi_dcmpgt>
 8004158:	b9c0      	cbnz	r0, 800418c <_dtoa_r+0x6c4>
 800415a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800415e:	4620      	mov	r0, r4
 8004160:	4629      	mov	r1, r5
 8004162:	f7fc fc21 	bl	80009a8 <__aeabi_dcmpeq>
 8004166:	b110      	cbz	r0, 800416e <_dtoa_r+0x6a6>
 8004168:	f018 0f01 	tst.w	r8, #1
 800416c:	d10e      	bne.n	800418c <_dtoa_r+0x6c4>
 800416e:	4648      	mov	r0, r9
 8004170:	9903      	ldr	r1, [sp, #12]
 8004172:	f000 fbbb 	bl	80048ec <_Bfree>
 8004176:	2300      	movs	r3, #0
 8004178:	7033      	strb	r3, [r6, #0]
 800417a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800417c:	3701      	adds	r7, #1
 800417e:	601f      	str	r7, [r3, #0]
 8004180:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 824b 	beq.w	800461e <_dtoa_r+0xb56>
 8004188:	601e      	str	r6, [r3, #0]
 800418a:	e248      	b.n	800461e <_dtoa_r+0xb56>
 800418c:	46b8      	mov	r8, r7
 800418e:	4633      	mov	r3, r6
 8004190:	461e      	mov	r6, r3
 8004192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004196:	2a39      	cmp	r2, #57	@ 0x39
 8004198:	d106      	bne.n	80041a8 <_dtoa_r+0x6e0>
 800419a:	459a      	cmp	sl, r3
 800419c:	d1f8      	bne.n	8004190 <_dtoa_r+0x6c8>
 800419e:	2230      	movs	r2, #48	@ 0x30
 80041a0:	f108 0801 	add.w	r8, r8, #1
 80041a4:	f88a 2000 	strb.w	r2, [sl]
 80041a8:	781a      	ldrb	r2, [r3, #0]
 80041aa:	3201      	adds	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
 80041ae:	e7a0      	b.n	80040f2 <_dtoa_r+0x62a>
 80041b0:	2200      	movs	r2, #0
 80041b2:	4b6f      	ldr	r3, [pc, #444]	@ (8004370 <_dtoa_r+0x8a8>)
 80041b4:	f7fc f990 	bl	80004d8 <__aeabi_dmul>
 80041b8:	2200      	movs	r2, #0
 80041ba:	2300      	movs	r3, #0
 80041bc:	4604      	mov	r4, r0
 80041be:	460d      	mov	r5, r1
 80041c0:	f7fc fbf2 	bl	80009a8 <__aeabi_dcmpeq>
 80041c4:	2800      	cmp	r0, #0
 80041c6:	d09f      	beq.n	8004108 <_dtoa_r+0x640>
 80041c8:	e7d1      	b.n	800416e <_dtoa_r+0x6a6>
 80041ca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80041cc:	2a00      	cmp	r2, #0
 80041ce:	f000 80ea 	beq.w	80043a6 <_dtoa_r+0x8de>
 80041d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80041d4:	2a01      	cmp	r2, #1
 80041d6:	f300 80cd 	bgt.w	8004374 <_dtoa_r+0x8ac>
 80041da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80041dc:	2a00      	cmp	r2, #0
 80041de:	f000 80c1 	beq.w	8004364 <_dtoa_r+0x89c>
 80041e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80041e6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80041e8:	9e04      	ldr	r6, [sp, #16]
 80041ea:	9a04      	ldr	r2, [sp, #16]
 80041ec:	2101      	movs	r1, #1
 80041ee:	441a      	add	r2, r3
 80041f0:	9204      	str	r2, [sp, #16]
 80041f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041f4:	4648      	mov	r0, r9
 80041f6:	441a      	add	r2, r3
 80041f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80041fa:	f000 fc2b 	bl	8004a54 <__i2b>
 80041fe:	4605      	mov	r5, r0
 8004200:	b166      	cbz	r6, 800421c <_dtoa_r+0x754>
 8004202:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004204:	2b00      	cmp	r3, #0
 8004206:	dd09      	ble.n	800421c <_dtoa_r+0x754>
 8004208:	42b3      	cmp	r3, r6
 800420a:	bfa8      	it	ge
 800420c:	4633      	movge	r3, r6
 800420e:	9a04      	ldr	r2, [sp, #16]
 8004210:	1af6      	subs	r6, r6, r3
 8004212:	1ad2      	subs	r2, r2, r3
 8004214:	9204      	str	r2, [sp, #16]
 8004216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	9309      	str	r3, [sp, #36]	@ 0x24
 800421c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800421e:	b30b      	cbz	r3, 8004264 <_dtoa_r+0x79c>
 8004220:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	f000 80c6 	beq.w	80043b4 <_dtoa_r+0x8ec>
 8004228:	2c00      	cmp	r4, #0
 800422a:	f000 80c0 	beq.w	80043ae <_dtoa_r+0x8e6>
 800422e:	4629      	mov	r1, r5
 8004230:	4622      	mov	r2, r4
 8004232:	4648      	mov	r0, r9
 8004234:	f000 fcc6 	bl	8004bc4 <__pow5mult>
 8004238:	9a03      	ldr	r2, [sp, #12]
 800423a:	4601      	mov	r1, r0
 800423c:	4605      	mov	r5, r0
 800423e:	4648      	mov	r0, r9
 8004240:	f000 fc1e 	bl	8004a80 <__multiply>
 8004244:	9903      	ldr	r1, [sp, #12]
 8004246:	4680      	mov	r8, r0
 8004248:	4648      	mov	r0, r9
 800424a:	f000 fb4f 	bl	80048ec <_Bfree>
 800424e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004250:	1b1b      	subs	r3, r3, r4
 8004252:	930a      	str	r3, [sp, #40]	@ 0x28
 8004254:	f000 80b1 	beq.w	80043ba <_dtoa_r+0x8f2>
 8004258:	4641      	mov	r1, r8
 800425a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800425c:	4648      	mov	r0, r9
 800425e:	f000 fcb1 	bl	8004bc4 <__pow5mult>
 8004262:	9003      	str	r0, [sp, #12]
 8004264:	2101      	movs	r1, #1
 8004266:	4648      	mov	r0, r9
 8004268:	f000 fbf4 	bl	8004a54 <__i2b>
 800426c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800426e:	4604      	mov	r4, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 81d8 	beq.w	8004626 <_dtoa_r+0xb5e>
 8004276:	461a      	mov	r2, r3
 8004278:	4601      	mov	r1, r0
 800427a:	4648      	mov	r0, r9
 800427c:	f000 fca2 	bl	8004bc4 <__pow5mult>
 8004280:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004282:	4604      	mov	r4, r0
 8004284:	2b01      	cmp	r3, #1
 8004286:	f300 809f 	bgt.w	80043c8 <_dtoa_r+0x900>
 800428a:	9b06      	ldr	r3, [sp, #24]
 800428c:	2b00      	cmp	r3, #0
 800428e:	f040 8097 	bne.w	80043c0 <_dtoa_r+0x8f8>
 8004292:	9b07      	ldr	r3, [sp, #28]
 8004294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004298:	2b00      	cmp	r3, #0
 800429a:	f040 8093 	bne.w	80043c4 <_dtoa_r+0x8fc>
 800429e:	9b07      	ldr	r3, [sp, #28]
 80042a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042a4:	0d1b      	lsrs	r3, r3, #20
 80042a6:	051b      	lsls	r3, r3, #20
 80042a8:	b133      	cbz	r3, 80042b8 <_dtoa_r+0x7f0>
 80042aa:	9b04      	ldr	r3, [sp, #16]
 80042ac:	3301      	adds	r3, #1
 80042ae:	9304      	str	r3, [sp, #16]
 80042b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042b2:	3301      	adds	r3, #1
 80042b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80042b6:	2301      	movs	r3, #1
 80042b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80042ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 81b8 	beq.w	8004632 <_dtoa_r+0xb6a>
 80042c2:	6923      	ldr	r3, [r4, #16]
 80042c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80042c8:	6918      	ldr	r0, [r3, #16]
 80042ca:	f000 fb77 	bl	80049bc <__hi0bits>
 80042ce:	f1c0 0020 	rsb	r0, r0, #32
 80042d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042d4:	4418      	add	r0, r3
 80042d6:	f010 001f 	ands.w	r0, r0, #31
 80042da:	f000 8082 	beq.w	80043e2 <_dtoa_r+0x91a>
 80042de:	f1c0 0320 	rsb	r3, r0, #32
 80042e2:	2b04      	cmp	r3, #4
 80042e4:	dd73      	ble.n	80043ce <_dtoa_r+0x906>
 80042e6:	9b04      	ldr	r3, [sp, #16]
 80042e8:	f1c0 001c 	rsb	r0, r0, #28
 80042ec:	4403      	add	r3, r0
 80042ee:	9304      	str	r3, [sp, #16]
 80042f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042f2:	4406      	add	r6, r0
 80042f4:	4403      	add	r3, r0
 80042f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80042f8:	9b04      	ldr	r3, [sp, #16]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	dd05      	ble.n	800430a <_dtoa_r+0x842>
 80042fe:	461a      	mov	r2, r3
 8004300:	4648      	mov	r0, r9
 8004302:	9903      	ldr	r1, [sp, #12]
 8004304:	f000 fcb8 	bl	8004c78 <__lshift>
 8004308:	9003      	str	r0, [sp, #12]
 800430a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800430c:	2b00      	cmp	r3, #0
 800430e:	dd05      	ble.n	800431c <_dtoa_r+0x854>
 8004310:	4621      	mov	r1, r4
 8004312:	461a      	mov	r2, r3
 8004314:	4648      	mov	r0, r9
 8004316:	f000 fcaf 	bl	8004c78 <__lshift>
 800431a:	4604      	mov	r4, r0
 800431c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800431e:	2b00      	cmp	r3, #0
 8004320:	d061      	beq.n	80043e6 <_dtoa_r+0x91e>
 8004322:	4621      	mov	r1, r4
 8004324:	9803      	ldr	r0, [sp, #12]
 8004326:	f000 fd13 	bl	8004d50 <__mcmp>
 800432a:	2800      	cmp	r0, #0
 800432c:	da5b      	bge.n	80043e6 <_dtoa_r+0x91e>
 800432e:	2300      	movs	r3, #0
 8004330:	220a      	movs	r2, #10
 8004332:	4648      	mov	r0, r9
 8004334:	9903      	ldr	r1, [sp, #12]
 8004336:	f000 fafb 	bl	8004930 <__multadd>
 800433a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800433c:	f107 38ff 	add.w	r8, r7, #4294967295
 8004340:	9003      	str	r0, [sp, #12]
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 8177 	beq.w	8004636 <_dtoa_r+0xb6e>
 8004348:	4629      	mov	r1, r5
 800434a:	2300      	movs	r3, #0
 800434c:	220a      	movs	r2, #10
 800434e:	4648      	mov	r0, r9
 8004350:	f000 faee 	bl	8004930 <__multadd>
 8004354:	f1bb 0f00 	cmp.w	fp, #0
 8004358:	4605      	mov	r5, r0
 800435a:	dc6f      	bgt.n	800443c <_dtoa_r+0x974>
 800435c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800435e:	2b02      	cmp	r3, #2
 8004360:	dc49      	bgt.n	80043f6 <_dtoa_r+0x92e>
 8004362:	e06b      	b.n	800443c <_dtoa_r+0x974>
 8004364:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004366:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800436a:	e73c      	b.n	80041e6 <_dtoa_r+0x71e>
 800436c:	3fe00000 	.word	0x3fe00000
 8004370:	40240000 	.word	0x40240000
 8004374:	9b08      	ldr	r3, [sp, #32]
 8004376:	1e5c      	subs	r4, r3, #1
 8004378:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800437a:	42a3      	cmp	r3, r4
 800437c:	db09      	blt.n	8004392 <_dtoa_r+0x8ca>
 800437e:	1b1c      	subs	r4, r3, r4
 8004380:	9b08      	ldr	r3, [sp, #32]
 8004382:	2b00      	cmp	r3, #0
 8004384:	f6bf af30 	bge.w	80041e8 <_dtoa_r+0x720>
 8004388:	9b04      	ldr	r3, [sp, #16]
 800438a:	9a08      	ldr	r2, [sp, #32]
 800438c:	1a9e      	subs	r6, r3, r2
 800438e:	2300      	movs	r3, #0
 8004390:	e72b      	b.n	80041ea <_dtoa_r+0x722>
 8004392:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004394:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004396:	1ae3      	subs	r3, r4, r3
 8004398:	441a      	add	r2, r3
 800439a:	940a      	str	r4, [sp, #40]	@ 0x28
 800439c:	9e04      	ldr	r6, [sp, #16]
 800439e:	2400      	movs	r4, #0
 80043a0:	9b08      	ldr	r3, [sp, #32]
 80043a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80043a4:	e721      	b.n	80041ea <_dtoa_r+0x722>
 80043a6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80043a8:	9e04      	ldr	r6, [sp, #16]
 80043aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80043ac:	e728      	b.n	8004200 <_dtoa_r+0x738>
 80043ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80043b2:	e751      	b.n	8004258 <_dtoa_r+0x790>
 80043b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80043b6:	9903      	ldr	r1, [sp, #12]
 80043b8:	e750      	b.n	800425c <_dtoa_r+0x794>
 80043ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80043be:	e751      	b.n	8004264 <_dtoa_r+0x79c>
 80043c0:	2300      	movs	r3, #0
 80043c2:	e779      	b.n	80042b8 <_dtoa_r+0x7f0>
 80043c4:	9b06      	ldr	r3, [sp, #24]
 80043c6:	e777      	b.n	80042b8 <_dtoa_r+0x7f0>
 80043c8:	2300      	movs	r3, #0
 80043ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80043cc:	e779      	b.n	80042c2 <_dtoa_r+0x7fa>
 80043ce:	d093      	beq.n	80042f8 <_dtoa_r+0x830>
 80043d0:	9a04      	ldr	r2, [sp, #16]
 80043d2:	331c      	adds	r3, #28
 80043d4:	441a      	add	r2, r3
 80043d6:	9204      	str	r2, [sp, #16]
 80043d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80043da:	441e      	add	r6, r3
 80043dc:	441a      	add	r2, r3
 80043de:	9209      	str	r2, [sp, #36]	@ 0x24
 80043e0:	e78a      	b.n	80042f8 <_dtoa_r+0x830>
 80043e2:	4603      	mov	r3, r0
 80043e4:	e7f4      	b.n	80043d0 <_dtoa_r+0x908>
 80043e6:	9b08      	ldr	r3, [sp, #32]
 80043e8:	46b8      	mov	r8, r7
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	dc20      	bgt.n	8004430 <_dtoa_r+0x968>
 80043ee:	469b      	mov	fp, r3
 80043f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	dd1e      	ble.n	8004434 <_dtoa_r+0x96c>
 80043f6:	f1bb 0f00 	cmp.w	fp, #0
 80043fa:	f47f adb1 	bne.w	8003f60 <_dtoa_r+0x498>
 80043fe:	4621      	mov	r1, r4
 8004400:	465b      	mov	r3, fp
 8004402:	2205      	movs	r2, #5
 8004404:	4648      	mov	r0, r9
 8004406:	f000 fa93 	bl	8004930 <__multadd>
 800440a:	4601      	mov	r1, r0
 800440c:	4604      	mov	r4, r0
 800440e:	9803      	ldr	r0, [sp, #12]
 8004410:	f000 fc9e 	bl	8004d50 <__mcmp>
 8004414:	2800      	cmp	r0, #0
 8004416:	f77f ada3 	ble.w	8003f60 <_dtoa_r+0x498>
 800441a:	4656      	mov	r6, sl
 800441c:	2331      	movs	r3, #49	@ 0x31
 800441e:	f108 0801 	add.w	r8, r8, #1
 8004422:	f806 3b01 	strb.w	r3, [r6], #1
 8004426:	e59f      	b.n	8003f68 <_dtoa_r+0x4a0>
 8004428:	46b8      	mov	r8, r7
 800442a:	9c08      	ldr	r4, [sp, #32]
 800442c:	4625      	mov	r5, r4
 800442e:	e7f4      	b.n	800441a <_dtoa_r+0x952>
 8004430:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004434:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 8101 	beq.w	800463e <_dtoa_r+0xb76>
 800443c:	2e00      	cmp	r6, #0
 800443e:	dd05      	ble.n	800444c <_dtoa_r+0x984>
 8004440:	4629      	mov	r1, r5
 8004442:	4632      	mov	r2, r6
 8004444:	4648      	mov	r0, r9
 8004446:	f000 fc17 	bl	8004c78 <__lshift>
 800444a:	4605      	mov	r5, r0
 800444c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800444e:	2b00      	cmp	r3, #0
 8004450:	d05c      	beq.n	800450c <_dtoa_r+0xa44>
 8004452:	4648      	mov	r0, r9
 8004454:	6869      	ldr	r1, [r5, #4]
 8004456:	f000 fa09 	bl	800486c <_Balloc>
 800445a:	4606      	mov	r6, r0
 800445c:	b928      	cbnz	r0, 800446a <_dtoa_r+0x9a2>
 800445e:	4602      	mov	r2, r0
 8004460:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004464:	4b80      	ldr	r3, [pc, #512]	@ (8004668 <_dtoa_r+0xba0>)
 8004466:	f7ff bb43 	b.w	8003af0 <_dtoa_r+0x28>
 800446a:	692a      	ldr	r2, [r5, #16]
 800446c:	f105 010c 	add.w	r1, r5, #12
 8004470:	3202      	adds	r2, #2
 8004472:	0092      	lsls	r2, r2, #2
 8004474:	300c      	adds	r0, #12
 8004476:	f000 ffef 	bl	8005458 <memcpy>
 800447a:	2201      	movs	r2, #1
 800447c:	4631      	mov	r1, r6
 800447e:	4648      	mov	r0, r9
 8004480:	f000 fbfa 	bl	8004c78 <__lshift>
 8004484:	462f      	mov	r7, r5
 8004486:	4605      	mov	r5, r0
 8004488:	f10a 0301 	add.w	r3, sl, #1
 800448c:	9304      	str	r3, [sp, #16]
 800448e:	eb0a 030b 	add.w	r3, sl, fp
 8004492:	930a      	str	r3, [sp, #40]	@ 0x28
 8004494:	9b06      	ldr	r3, [sp, #24]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	9309      	str	r3, [sp, #36]	@ 0x24
 800449c:	9b04      	ldr	r3, [sp, #16]
 800449e:	4621      	mov	r1, r4
 80044a0:	9803      	ldr	r0, [sp, #12]
 80044a2:	f103 3bff 	add.w	fp, r3, #4294967295
 80044a6:	f7ff fa86 	bl	80039b6 <quorem>
 80044aa:	4603      	mov	r3, r0
 80044ac:	4639      	mov	r1, r7
 80044ae:	3330      	adds	r3, #48	@ 0x30
 80044b0:	9006      	str	r0, [sp, #24]
 80044b2:	9803      	ldr	r0, [sp, #12]
 80044b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80044b6:	f000 fc4b 	bl	8004d50 <__mcmp>
 80044ba:	462a      	mov	r2, r5
 80044bc:	9008      	str	r0, [sp, #32]
 80044be:	4621      	mov	r1, r4
 80044c0:	4648      	mov	r0, r9
 80044c2:	f000 fc61 	bl	8004d88 <__mdiff>
 80044c6:	68c2      	ldr	r2, [r0, #12]
 80044c8:	4606      	mov	r6, r0
 80044ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044cc:	bb02      	cbnz	r2, 8004510 <_dtoa_r+0xa48>
 80044ce:	4601      	mov	r1, r0
 80044d0:	9803      	ldr	r0, [sp, #12]
 80044d2:	f000 fc3d 	bl	8004d50 <__mcmp>
 80044d6:	4602      	mov	r2, r0
 80044d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044da:	4631      	mov	r1, r6
 80044dc:	4648      	mov	r0, r9
 80044de:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80044e2:	f000 fa03 	bl	80048ec <_Bfree>
 80044e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80044e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80044ea:	9e04      	ldr	r6, [sp, #16]
 80044ec:	ea42 0103 	orr.w	r1, r2, r3
 80044f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044f2:	4319      	orrs	r1, r3
 80044f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044f6:	d10d      	bne.n	8004514 <_dtoa_r+0xa4c>
 80044f8:	2b39      	cmp	r3, #57	@ 0x39
 80044fa:	d027      	beq.n	800454c <_dtoa_r+0xa84>
 80044fc:	9a08      	ldr	r2, [sp, #32]
 80044fe:	2a00      	cmp	r2, #0
 8004500:	dd01      	ble.n	8004506 <_dtoa_r+0xa3e>
 8004502:	9b06      	ldr	r3, [sp, #24]
 8004504:	3331      	adds	r3, #49	@ 0x31
 8004506:	f88b 3000 	strb.w	r3, [fp]
 800450a:	e52e      	b.n	8003f6a <_dtoa_r+0x4a2>
 800450c:	4628      	mov	r0, r5
 800450e:	e7b9      	b.n	8004484 <_dtoa_r+0x9bc>
 8004510:	2201      	movs	r2, #1
 8004512:	e7e2      	b.n	80044da <_dtoa_r+0xa12>
 8004514:	9908      	ldr	r1, [sp, #32]
 8004516:	2900      	cmp	r1, #0
 8004518:	db04      	blt.n	8004524 <_dtoa_r+0xa5c>
 800451a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800451c:	4301      	orrs	r1, r0
 800451e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004520:	4301      	orrs	r1, r0
 8004522:	d120      	bne.n	8004566 <_dtoa_r+0xa9e>
 8004524:	2a00      	cmp	r2, #0
 8004526:	ddee      	ble.n	8004506 <_dtoa_r+0xa3e>
 8004528:	2201      	movs	r2, #1
 800452a:	9903      	ldr	r1, [sp, #12]
 800452c:	4648      	mov	r0, r9
 800452e:	9304      	str	r3, [sp, #16]
 8004530:	f000 fba2 	bl	8004c78 <__lshift>
 8004534:	4621      	mov	r1, r4
 8004536:	9003      	str	r0, [sp, #12]
 8004538:	f000 fc0a 	bl	8004d50 <__mcmp>
 800453c:	2800      	cmp	r0, #0
 800453e:	9b04      	ldr	r3, [sp, #16]
 8004540:	dc02      	bgt.n	8004548 <_dtoa_r+0xa80>
 8004542:	d1e0      	bne.n	8004506 <_dtoa_r+0xa3e>
 8004544:	07da      	lsls	r2, r3, #31
 8004546:	d5de      	bpl.n	8004506 <_dtoa_r+0xa3e>
 8004548:	2b39      	cmp	r3, #57	@ 0x39
 800454a:	d1da      	bne.n	8004502 <_dtoa_r+0xa3a>
 800454c:	2339      	movs	r3, #57	@ 0x39
 800454e:	f88b 3000 	strb.w	r3, [fp]
 8004552:	4633      	mov	r3, r6
 8004554:	461e      	mov	r6, r3
 8004556:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800455a:	3b01      	subs	r3, #1
 800455c:	2a39      	cmp	r2, #57	@ 0x39
 800455e:	d04e      	beq.n	80045fe <_dtoa_r+0xb36>
 8004560:	3201      	adds	r2, #1
 8004562:	701a      	strb	r2, [r3, #0]
 8004564:	e501      	b.n	8003f6a <_dtoa_r+0x4a2>
 8004566:	2a00      	cmp	r2, #0
 8004568:	dd03      	ble.n	8004572 <_dtoa_r+0xaaa>
 800456a:	2b39      	cmp	r3, #57	@ 0x39
 800456c:	d0ee      	beq.n	800454c <_dtoa_r+0xa84>
 800456e:	3301      	adds	r3, #1
 8004570:	e7c9      	b.n	8004506 <_dtoa_r+0xa3e>
 8004572:	9a04      	ldr	r2, [sp, #16]
 8004574:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004576:	f802 3c01 	strb.w	r3, [r2, #-1]
 800457a:	428a      	cmp	r2, r1
 800457c:	d028      	beq.n	80045d0 <_dtoa_r+0xb08>
 800457e:	2300      	movs	r3, #0
 8004580:	220a      	movs	r2, #10
 8004582:	9903      	ldr	r1, [sp, #12]
 8004584:	4648      	mov	r0, r9
 8004586:	f000 f9d3 	bl	8004930 <__multadd>
 800458a:	42af      	cmp	r7, r5
 800458c:	9003      	str	r0, [sp, #12]
 800458e:	f04f 0300 	mov.w	r3, #0
 8004592:	f04f 020a 	mov.w	r2, #10
 8004596:	4639      	mov	r1, r7
 8004598:	4648      	mov	r0, r9
 800459a:	d107      	bne.n	80045ac <_dtoa_r+0xae4>
 800459c:	f000 f9c8 	bl	8004930 <__multadd>
 80045a0:	4607      	mov	r7, r0
 80045a2:	4605      	mov	r5, r0
 80045a4:	9b04      	ldr	r3, [sp, #16]
 80045a6:	3301      	adds	r3, #1
 80045a8:	9304      	str	r3, [sp, #16]
 80045aa:	e777      	b.n	800449c <_dtoa_r+0x9d4>
 80045ac:	f000 f9c0 	bl	8004930 <__multadd>
 80045b0:	4629      	mov	r1, r5
 80045b2:	4607      	mov	r7, r0
 80045b4:	2300      	movs	r3, #0
 80045b6:	220a      	movs	r2, #10
 80045b8:	4648      	mov	r0, r9
 80045ba:	f000 f9b9 	bl	8004930 <__multadd>
 80045be:	4605      	mov	r5, r0
 80045c0:	e7f0      	b.n	80045a4 <_dtoa_r+0xadc>
 80045c2:	f1bb 0f00 	cmp.w	fp, #0
 80045c6:	bfcc      	ite	gt
 80045c8:	465e      	movgt	r6, fp
 80045ca:	2601      	movle	r6, #1
 80045cc:	2700      	movs	r7, #0
 80045ce:	4456      	add	r6, sl
 80045d0:	2201      	movs	r2, #1
 80045d2:	9903      	ldr	r1, [sp, #12]
 80045d4:	4648      	mov	r0, r9
 80045d6:	9304      	str	r3, [sp, #16]
 80045d8:	f000 fb4e 	bl	8004c78 <__lshift>
 80045dc:	4621      	mov	r1, r4
 80045de:	9003      	str	r0, [sp, #12]
 80045e0:	f000 fbb6 	bl	8004d50 <__mcmp>
 80045e4:	2800      	cmp	r0, #0
 80045e6:	dcb4      	bgt.n	8004552 <_dtoa_r+0xa8a>
 80045e8:	d102      	bne.n	80045f0 <_dtoa_r+0xb28>
 80045ea:	9b04      	ldr	r3, [sp, #16]
 80045ec:	07db      	lsls	r3, r3, #31
 80045ee:	d4b0      	bmi.n	8004552 <_dtoa_r+0xa8a>
 80045f0:	4633      	mov	r3, r6
 80045f2:	461e      	mov	r6, r3
 80045f4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80045f8:	2a30      	cmp	r2, #48	@ 0x30
 80045fa:	d0fa      	beq.n	80045f2 <_dtoa_r+0xb2a>
 80045fc:	e4b5      	b.n	8003f6a <_dtoa_r+0x4a2>
 80045fe:	459a      	cmp	sl, r3
 8004600:	d1a8      	bne.n	8004554 <_dtoa_r+0xa8c>
 8004602:	2331      	movs	r3, #49	@ 0x31
 8004604:	f108 0801 	add.w	r8, r8, #1
 8004608:	f88a 3000 	strb.w	r3, [sl]
 800460c:	e4ad      	b.n	8003f6a <_dtoa_r+0x4a2>
 800460e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004610:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800466c <_dtoa_r+0xba4>
 8004614:	b11b      	cbz	r3, 800461e <_dtoa_r+0xb56>
 8004616:	f10a 0308 	add.w	r3, sl, #8
 800461a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	4650      	mov	r0, sl
 8004620:	b017      	add	sp, #92	@ 0x5c
 8004622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004626:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004628:	2b01      	cmp	r3, #1
 800462a:	f77f ae2e 	ble.w	800428a <_dtoa_r+0x7c2>
 800462e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004630:	930a      	str	r3, [sp, #40]	@ 0x28
 8004632:	2001      	movs	r0, #1
 8004634:	e64d      	b.n	80042d2 <_dtoa_r+0x80a>
 8004636:	f1bb 0f00 	cmp.w	fp, #0
 800463a:	f77f aed9 	ble.w	80043f0 <_dtoa_r+0x928>
 800463e:	4656      	mov	r6, sl
 8004640:	4621      	mov	r1, r4
 8004642:	9803      	ldr	r0, [sp, #12]
 8004644:	f7ff f9b7 	bl	80039b6 <quorem>
 8004648:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800464c:	f806 3b01 	strb.w	r3, [r6], #1
 8004650:	eba6 020a 	sub.w	r2, r6, sl
 8004654:	4593      	cmp	fp, r2
 8004656:	ddb4      	ble.n	80045c2 <_dtoa_r+0xafa>
 8004658:	2300      	movs	r3, #0
 800465a:	220a      	movs	r2, #10
 800465c:	4648      	mov	r0, r9
 800465e:	9903      	ldr	r1, [sp, #12]
 8004660:	f000 f966 	bl	8004930 <__multadd>
 8004664:	9003      	str	r0, [sp, #12]
 8004666:	e7eb      	b.n	8004640 <_dtoa_r+0xb78>
 8004668:	08005736 	.word	0x08005736
 800466c:	080056ba 	.word	0x080056ba

08004670 <_free_r>:
 8004670:	b538      	push	{r3, r4, r5, lr}
 8004672:	4605      	mov	r5, r0
 8004674:	2900      	cmp	r1, #0
 8004676:	d040      	beq.n	80046fa <_free_r+0x8a>
 8004678:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800467c:	1f0c      	subs	r4, r1, #4
 800467e:	2b00      	cmp	r3, #0
 8004680:	bfb8      	it	lt
 8004682:	18e4      	addlt	r4, r4, r3
 8004684:	f000 f8e6 	bl	8004854 <__malloc_lock>
 8004688:	4a1c      	ldr	r2, [pc, #112]	@ (80046fc <_free_r+0x8c>)
 800468a:	6813      	ldr	r3, [r2, #0]
 800468c:	b933      	cbnz	r3, 800469c <_free_r+0x2c>
 800468e:	6063      	str	r3, [r4, #4]
 8004690:	6014      	str	r4, [r2, #0]
 8004692:	4628      	mov	r0, r5
 8004694:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004698:	f000 b8e2 	b.w	8004860 <__malloc_unlock>
 800469c:	42a3      	cmp	r3, r4
 800469e:	d908      	bls.n	80046b2 <_free_r+0x42>
 80046a0:	6820      	ldr	r0, [r4, #0]
 80046a2:	1821      	adds	r1, r4, r0
 80046a4:	428b      	cmp	r3, r1
 80046a6:	bf01      	itttt	eq
 80046a8:	6819      	ldreq	r1, [r3, #0]
 80046aa:	685b      	ldreq	r3, [r3, #4]
 80046ac:	1809      	addeq	r1, r1, r0
 80046ae:	6021      	streq	r1, [r4, #0]
 80046b0:	e7ed      	b.n	800468e <_free_r+0x1e>
 80046b2:	461a      	mov	r2, r3
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	b10b      	cbz	r3, 80046bc <_free_r+0x4c>
 80046b8:	42a3      	cmp	r3, r4
 80046ba:	d9fa      	bls.n	80046b2 <_free_r+0x42>
 80046bc:	6811      	ldr	r1, [r2, #0]
 80046be:	1850      	adds	r0, r2, r1
 80046c0:	42a0      	cmp	r0, r4
 80046c2:	d10b      	bne.n	80046dc <_free_r+0x6c>
 80046c4:	6820      	ldr	r0, [r4, #0]
 80046c6:	4401      	add	r1, r0
 80046c8:	1850      	adds	r0, r2, r1
 80046ca:	4283      	cmp	r3, r0
 80046cc:	6011      	str	r1, [r2, #0]
 80046ce:	d1e0      	bne.n	8004692 <_free_r+0x22>
 80046d0:	6818      	ldr	r0, [r3, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	4408      	add	r0, r1
 80046d6:	6010      	str	r0, [r2, #0]
 80046d8:	6053      	str	r3, [r2, #4]
 80046da:	e7da      	b.n	8004692 <_free_r+0x22>
 80046dc:	d902      	bls.n	80046e4 <_free_r+0x74>
 80046de:	230c      	movs	r3, #12
 80046e0:	602b      	str	r3, [r5, #0]
 80046e2:	e7d6      	b.n	8004692 <_free_r+0x22>
 80046e4:	6820      	ldr	r0, [r4, #0]
 80046e6:	1821      	adds	r1, r4, r0
 80046e8:	428b      	cmp	r3, r1
 80046ea:	bf01      	itttt	eq
 80046ec:	6819      	ldreq	r1, [r3, #0]
 80046ee:	685b      	ldreq	r3, [r3, #4]
 80046f0:	1809      	addeq	r1, r1, r0
 80046f2:	6021      	streq	r1, [r4, #0]
 80046f4:	6063      	str	r3, [r4, #4]
 80046f6:	6054      	str	r4, [r2, #4]
 80046f8:	e7cb      	b.n	8004692 <_free_r+0x22>
 80046fa:	bd38      	pop	{r3, r4, r5, pc}
 80046fc:	200003d0 	.word	0x200003d0

08004700 <malloc>:
 8004700:	4b02      	ldr	r3, [pc, #8]	@ (800470c <malloc+0xc>)
 8004702:	4601      	mov	r1, r0
 8004704:	6818      	ldr	r0, [r3, #0]
 8004706:	f000 b825 	b.w	8004754 <_malloc_r>
 800470a:	bf00      	nop
 800470c:	20000018 	.word	0x20000018

08004710 <sbrk_aligned>:
 8004710:	b570      	push	{r4, r5, r6, lr}
 8004712:	4e0f      	ldr	r6, [pc, #60]	@ (8004750 <sbrk_aligned+0x40>)
 8004714:	460c      	mov	r4, r1
 8004716:	6831      	ldr	r1, [r6, #0]
 8004718:	4605      	mov	r5, r0
 800471a:	b911      	cbnz	r1, 8004722 <sbrk_aligned+0x12>
 800471c:	f000 fe8c 	bl	8005438 <_sbrk_r>
 8004720:	6030      	str	r0, [r6, #0]
 8004722:	4621      	mov	r1, r4
 8004724:	4628      	mov	r0, r5
 8004726:	f000 fe87 	bl	8005438 <_sbrk_r>
 800472a:	1c43      	adds	r3, r0, #1
 800472c:	d103      	bne.n	8004736 <sbrk_aligned+0x26>
 800472e:	f04f 34ff 	mov.w	r4, #4294967295
 8004732:	4620      	mov	r0, r4
 8004734:	bd70      	pop	{r4, r5, r6, pc}
 8004736:	1cc4      	adds	r4, r0, #3
 8004738:	f024 0403 	bic.w	r4, r4, #3
 800473c:	42a0      	cmp	r0, r4
 800473e:	d0f8      	beq.n	8004732 <sbrk_aligned+0x22>
 8004740:	1a21      	subs	r1, r4, r0
 8004742:	4628      	mov	r0, r5
 8004744:	f000 fe78 	bl	8005438 <_sbrk_r>
 8004748:	3001      	adds	r0, #1
 800474a:	d1f2      	bne.n	8004732 <sbrk_aligned+0x22>
 800474c:	e7ef      	b.n	800472e <sbrk_aligned+0x1e>
 800474e:	bf00      	nop
 8004750:	200003cc 	.word	0x200003cc

08004754 <_malloc_r>:
 8004754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004758:	1ccd      	adds	r5, r1, #3
 800475a:	f025 0503 	bic.w	r5, r5, #3
 800475e:	3508      	adds	r5, #8
 8004760:	2d0c      	cmp	r5, #12
 8004762:	bf38      	it	cc
 8004764:	250c      	movcc	r5, #12
 8004766:	2d00      	cmp	r5, #0
 8004768:	4606      	mov	r6, r0
 800476a:	db01      	blt.n	8004770 <_malloc_r+0x1c>
 800476c:	42a9      	cmp	r1, r5
 800476e:	d904      	bls.n	800477a <_malloc_r+0x26>
 8004770:	230c      	movs	r3, #12
 8004772:	6033      	str	r3, [r6, #0]
 8004774:	2000      	movs	r0, #0
 8004776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800477a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004850 <_malloc_r+0xfc>
 800477e:	f000 f869 	bl	8004854 <__malloc_lock>
 8004782:	f8d8 3000 	ldr.w	r3, [r8]
 8004786:	461c      	mov	r4, r3
 8004788:	bb44      	cbnz	r4, 80047dc <_malloc_r+0x88>
 800478a:	4629      	mov	r1, r5
 800478c:	4630      	mov	r0, r6
 800478e:	f7ff ffbf 	bl	8004710 <sbrk_aligned>
 8004792:	1c43      	adds	r3, r0, #1
 8004794:	4604      	mov	r4, r0
 8004796:	d158      	bne.n	800484a <_malloc_r+0xf6>
 8004798:	f8d8 4000 	ldr.w	r4, [r8]
 800479c:	4627      	mov	r7, r4
 800479e:	2f00      	cmp	r7, #0
 80047a0:	d143      	bne.n	800482a <_malloc_r+0xd6>
 80047a2:	2c00      	cmp	r4, #0
 80047a4:	d04b      	beq.n	800483e <_malloc_r+0xea>
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	4639      	mov	r1, r7
 80047aa:	4630      	mov	r0, r6
 80047ac:	eb04 0903 	add.w	r9, r4, r3
 80047b0:	f000 fe42 	bl	8005438 <_sbrk_r>
 80047b4:	4581      	cmp	r9, r0
 80047b6:	d142      	bne.n	800483e <_malloc_r+0xea>
 80047b8:	6821      	ldr	r1, [r4, #0]
 80047ba:	4630      	mov	r0, r6
 80047bc:	1a6d      	subs	r5, r5, r1
 80047be:	4629      	mov	r1, r5
 80047c0:	f7ff ffa6 	bl	8004710 <sbrk_aligned>
 80047c4:	3001      	adds	r0, #1
 80047c6:	d03a      	beq.n	800483e <_malloc_r+0xea>
 80047c8:	6823      	ldr	r3, [r4, #0]
 80047ca:	442b      	add	r3, r5
 80047cc:	6023      	str	r3, [r4, #0]
 80047ce:	f8d8 3000 	ldr.w	r3, [r8]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	bb62      	cbnz	r2, 8004830 <_malloc_r+0xdc>
 80047d6:	f8c8 7000 	str.w	r7, [r8]
 80047da:	e00f      	b.n	80047fc <_malloc_r+0xa8>
 80047dc:	6822      	ldr	r2, [r4, #0]
 80047de:	1b52      	subs	r2, r2, r5
 80047e0:	d420      	bmi.n	8004824 <_malloc_r+0xd0>
 80047e2:	2a0b      	cmp	r2, #11
 80047e4:	d917      	bls.n	8004816 <_malloc_r+0xc2>
 80047e6:	1961      	adds	r1, r4, r5
 80047e8:	42a3      	cmp	r3, r4
 80047ea:	6025      	str	r5, [r4, #0]
 80047ec:	bf18      	it	ne
 80047ee:	6059      	strne	r1, [r3, #4]
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	bf08      	it	eq
 80047f4:	f8c8 1000 	streq.w	r1, [r8]
 80047f8:	5162      	str	r2, [r4, r5]
 80047fa:	604b      	str	r3, [r1, #4]
 80047fc:	4630      	mov	r0, r6
 80047fe:	f000 f82f 	bl	8004860 <__malloc_unlock>
 8004802:	f104 000b 	add.w	r0, r4, #11
 8004806:	1d23      	adds	r3, r4, #4
 8004808:	f020 0007 	bic.w	r0, r0, #7
 800480c:	1ac2      	subs	r2, r0, r3
 800480e:	bf1c      	itt	ne
 8004810:	1a1b      	subne	r3, r3, r0
 8004812:	50a3      	strne	r3, [r4, r2]
 8004814:	e7af      	b.n	8004776 <_malloc_r+0x22>
 8004816:	6862      	ldr	r2, [r4, #4]
 8004818:	42a3      	cmp	r3, r4
 800481a:	bf0c      	ite	eq
 800481c:	f8c8 2000 	streq.w	r2, [r8]
 8004820:	605a      	strne	r2, [r3, #4]
 8004822:	e7eb      	b.n	80047fc <_malloc_r+0xa8>
 8004824:	4623      	mov	r3, r4
 8004826:	6864      	ldr	r4, [r4, #4]
 8004828:	e7ae      	b.n	8004788 <_malloc_r+0x34>
 800482a:	463c      	mov	r4, r7
 800482c:	687f      	ldr	r7, [r7, #4]
 800482e:	e7b6      	b.n	800479e <_malloc_r+0x4a>
 8004830:	461a      	mov	r2, r3
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	42a3      	cmp	r3, r4
 8004836:	d1fb      	bne.n	8004830 <_malloc_r+0xdc>
 8004838:	2300      	movs	r3, #0
 800483a:	6053      	str	r3, [r2, #4]
 800483c:	e7de      	b.n	80047fc <_malloc_r+0xa8>
 800483e:	230c      	movs	r3, #12
 8004840:	4630      	mov	r0, r6
 8004842:	6033      	str	r3, [r6, #0]
 8004844:	f000 f80c 	bl	8004860 <__malloc_unlock>
 8004848:	e794      	b.n	8004774 <_malloc_r+0x20>
 800484a:	6005      	str	r5, [r0, #0]
 800484c:	e7d6      	b.n	80047fc <_malloc_r+0xa8>
 800484e:	bf00      	nop
 8004850:	200003d0 	.word	0x200003d0

08004854 <__malloc_lock>:
 8004854:	4801      	ldr	r0, [pc, #4]	@ (800485c <__malloc_lock+0x8>)
 8004856:	f7ff b89e 	b.w	8003996 <__retarget_lock_acquire_recursive>
 800485a:	bf00      	nop
 800485c:	200003c8 	.word	0x200003c8

08004860 <__malloc_unlock>:
 8004860:	4801      	ldr	r0, [pc, #4]	@ (8004868 <__malloc_unlock+0x8>)
 8004862:	f7ff b899 	b.w	8003998 <__retarget_lock_release_recursive>
 8004866:	bf00      	nop
 8004868:	200003c8 	.word	0x200003c8

0800486c <_Balloc>:
 800486c:	b570      	push	{r4, r5, r6, lr}
 800486e:	69c6      	ldr	r6, [r0, #28]
 8004870:	4604      	mov	r4, r0
 8004872:	460d      	mov	r5, r1
 8004874:	b976      	cbnz	r6, 8004894 <_Balloc+0x28>
 8004876:	2010      	movs	r0, #16
 8004878:	f7ff ff42 	bl	8004700 <malloc>
 800487c:	4602      	mov	r2, r0
 800487e:	61e0      	str	r0, [r4, #28]
 8004880:	b920      	cbnz	r0, 800488c <_Balloc+0x20>
 8004882:	216b      	movs	r1, #107	@ 0x6b
 8004884:	4b17      	ldr	r3, [pc, #92]	@ (80048e4 <_Balloc+0x78>)
 8004886:	4818      	ldr	r0, [pc, #96]	@ (80048e8 <_Balloc+0x7c>)
 8004888:	f000 fdf4 	bl	8005474 <__assert_func>
 800488c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004890:	6006      	str	r6, [r0, #0]
 8004892:	60c6      	str	r6, [r0, #12]
 8004894:	69e6      	ldr	r6, [r4, #28]
 8004896:	68f3      	ldr	r3, [r6, #12]
 8004898:	b183      	cbz	r3, 80048bc <_Balloc+0x50>
 800489a:	69e3      	ldr	r3, [r4, #28]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80048a2:	b9b8      	cbnz	r0, 80048d4 <_Balloc+0x68>
 80048a4:	2101      	movs	r1, #1
 80048a6:	fa01 f605 	lsl.w	r6, r1, r5
 80048aa:	1d72      	adds	r2, r6, #5
 80048ac:	4620      	mov	r0, r4
 80048ae:	0092      	lsls	r2, r2, #2
 80048b0:	f000 fdfe 	bl	80054b0 <_calloc_r>
 80048b4:	b160      	cbz	r0, 80048d0 <_Balloc+0x64>
 80048b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80048ba:	e00e      	b.n	80048da <_Balloc+0x6e>
 80048bc:	2221      	movs	r2, #33	@ 0x21
 80048be:	2104      	movs	r1, #4
 80048c0:	4620      	mov	r0, r4
 80048c2:	f000 fdf5 	bl	80054b0 <_calloc_r>
 80048c6:	69e3      	ldr	r3, [r4, #28]
 80048c8:	60f0      	str	r0, [r6, #12]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1e4      	bne.n	800489a <_Balloc+0x2e>
 80048d0:	2000      	movs	r0, #0
 80048d2:	bd70      	pop	{r4, r5, r6, pc}
 80048d4:	6802      	ldr	r2, [r0, #0]
 80048d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80048da:	2300      	movs	r3, #0
 80048dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80048e0:	e7f7      	b.n	80048d2 <_Balloc+0x66>
 80048e2:	bf00      	nop
 80048e4:	080056c7 	.word	0x080056c7
 80048e8:	08005747 	.word	0x08005747

080048ec <_Bfree>:
 80048ec:	b570      	push	{r4, r5, r6, lr}
 80048ee:	69c6      	ldr	r6, [r0, #28]
 80048f0:	4605      	mov	r5, r0
 80048f2:	460c      	mov	r4, r1
 80048f4:	b976      	cbnz	r6, 8004914 <_Bfree+0x28>
 80048f6:	2010      	movs	r0, #16
 80048f8:	f7ff ff02 	bl	8004700 <malloc>
 80048fc:	4602      	mov	r2, r0
 80048fe:	61e8      	str	r0, [r5, #28]
 8004900:	b920      	cbnz	r0, 800490c <_Bfree+0x20>
 8004902:	218f      	movs	r1, #143	@ 0x8f
 8004904:	4b08      	ldr	r3, [pc, #32]	@ (8004928 <_Bfree+0x3c>)
 8004906:	4809      	ldr	r0, [pc, #36]	@ (800492c <_Bfree+0x40>)
 8004908:	f000 fdb4 	bl	8005474 <__assert_func>
 800490c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004910:	6006      	str	r6, [r0, #0]
 8004912:	60c6      	str	r6, [r0, #12]
 8004914:	b13c      	cbz	r4, 8004926 <_Bfree+0x3a>
 8004916:	69eb      	ldr	r3, [r5, #28]
 8004918:	6862      	ldr	r2, [r4, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004920:	6021      	str	r1, [r4, #0]
 8004922:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004926:	bd70      	pop	{r4, r5, r6, pc}
 8004928:	080056c7 	.word	0x080056c7
 800492c:	08005747 	.word	0x08005747

08004930 <__multadd>:
 8004930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004934:	4607      	mov	r7, r0
 8004936:	460c      	mov	r4, r1
 8004938:	461e      	mov	r6, r3
 800493a:	2000      	movs	r0, #0
 800493c:	690d      	ldr	r5, [r1, #16]
 800493e:	f101 0c14 	add.w	ip, r1, #20
 8004942:	f8dc 3000 	ldr.w	r3, [ip]
 8004946:	3001      	adds	r0, #1
 8004948:	b299      	uxth	r1, r3
 800494a:	fb02 6101 	mla	r1, r2, r1, r6
 800494e:	0c1e      	lsrs	r6, r3, #16
 8004950:	0c0b      	lsrs	r3, r1, #16
 8004952:	fb02 3306 	mla	r3, r2, r6, r3
 8004956:	b289      	uxth	r1, r1
 8004958:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800495c:	4285      	cmp	r5, r0
 800495e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004962:	f84c 1b04 	str.w	r1, [ip], #4
 8004966:	dcec      	bgt.n	8004942 <__multadd+0x12>
 8004968:	b30e      	cbz	r6, 80049ae <__multadd+0x7e>
 800496a:	68a3      	ldr	r3, [r4, #8]
 800496c:	42ab      	cmp	r3, r5
 800496e:	dc19      	bgt.n	80049a4 <__multadd+0x74>
 8004970:	6861      	ldr	r1, [r4, #4]
 8004972:	4638      	mov	r0, r7
 8004974:	3101      	adds	r1, #1
 8004976:	f7ff ff79 	bl	800486c <_Balloc>
 800497a:	4680      	mov	r8, r0
 800497c:	b928      	cbnz	r0, 800498a <__multadd+0x5a>
 800497e:	4602      	mov	r2, r0
 8004980:	21ba      	movs	r1, #186	@ 0xba
 8004982:	4b0c      	ldr	r3, [pc, #48]	@ (80049b4 <__multadd+0x84>)
 8004984:	480c      	ldr	r0, [pc, #48]	@ (80049b8 <__multadd+0x88>)
 8004986:	f000 fd75 	bl	8005474 <__assert_func>
 800498a:	6922      	ldr	r2, [r4, #16]
 800498c:	f104 010c 	add.w	r1, r4, #12
 8004990:	3202      	adds	r2, #2
 8004992:	0092      	lsls	r2, r2, #2
 8004994:	300c      	adds	r0, #12
 8004996:	f000 fd5f 	bl	8005458 <memcpy>
 800499a:	4621      	mov	r1, r4
 800499c:	4638      	mov	r0, r7
 800499e:	f7ff ffa5 	bl	80048ec <_Bfree>
 80049a2:	4644      	mov	r4, r8
 80049a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80049a8:	3501      	adds	r5, #1
 80049aa:	615e      	str	r6, [r3, #20]
 80049ac:	6125      	str	r5, [r4, #16]
 80049ae:	4620      	mov	r0, r4
 80049b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049b4:	08005736 	.word	0x08005736
 80049b8:	08005747 	.word	0x08005747

080049bc <__hi0bits>:
 80049bc:	4603      	mov	r3, r0
 80049be:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80049c2:	bf3a      	itte	cc
 80049c4:	0403      	lslcc	r3, r0, #16
 80049c6:	2010      	movcc	r0, #16
 80049c8:	2000      	movcs	r0, #0
 80049ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80049ce:	bf3c      	itt	cc
 80049d0:	021b      	lslcc	r3, r3, #8
 80049d2:	3008      	addcc	r0, #8
 80049d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80049d8:	bf3c      	itt	cc
 80049da:	011b      	lslcc	r3, r3, #4
 80049dc:	3004      	addcc	r0, #4
 80049de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e2:	bf3c      	itt	cc
 80049e4:	009b      	lslcc	r3, r3, #2
 80049e6:	3002      	addcc	r0, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	db05      	blt.n	80049f8 <__hi0bits+0x3c>
 80049ec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80049f0:	f100 0001 	add.w	r0, r0, #1
 80049f4:	bf08      	it	eq
 80049f6:	2020      	moveq	r0, #32
 80049f8:	4770      	bx	lr

080049fa <__lo0bits>:
 80049fa:	6803      	ldr	r3, [r0, #0]
 80049fc:	4602      	mov	r2, r0
 80049fe:	f013 0007 	ands.w	r0, r3, #7
 8004a02:	d00b      	beq.n	8004a1c <__lo0bits+0x22>
 8004a04:	07d9      	lsls	r1, r3, #31
 8004a06:	d421      	bmi.n	8004a4c <__lo0bits+0x52>
 8004a08:	0798      	lsls	r0, r3, #30
 8004a0a:	bf49      	itett	mi
 8004a0c:	085b      	lsrmi	r3, r3, #1
 8004a0e:	089b      	lsrpl	r3, r3, #2
 8004a10:	2001      	movmi	r0, #1
 8004a12:	6013      	strmi	r3, [r2, #0]
 8004a14:	bf5c      	itt	pl
 8004a16:	2002      	movpl	r0, #2
 8004a18:	6013      	strpl	r3, [r2, #0]
 8004a1a:	4770      	bx	lr
 8004a1c:	b299      	uxth	r1, r3
 8004a1e:	b909      	cbnz	r1, 8004a24 <__lo0bits+0x2a>
 8004a20:	2010      	movs	r0, #16
 8004a22:	0c1b      	lsrs	r3, r3, #16
 8004a24:	b2d9      	uxtb	r1, r3
 8004a26:	b909      	cbnz	r1, 8004a2c <__lo0bits+0x32>
 8004a28:	3008      	adds	r0, #8
 8004a2a:	0a1b      	lsrs	r3, r3, #8
 8004a2c:	0719      	lsls	r1, r3, #28
 8004a2e:	bf04      	itt	eq
 8004a30:	091b      	lsreq	r3, r3, #4
 8004a32:	3004      	addeq	r0, #4
 8004a34:	0799      	lsls	r1, r3, #30
 8004a36:	bf04      	itt	eq
 8004a38:	089b      	lsreq	r3, r3, #2
 8004a3a:	3002      	addeq	r0, #2
 8004a3c:	07d9      	lsls	r1, r3, #31
 8004a3e:	d403      	bmi.n	8004a48 <__lo0bits+0x4e>
 8004a40:	085b      	lsrs	r3, r3, #1
 8004a42:	f100 0001 	add.w	r0, r0, #1
 8004a46:	d003      	beq.n	8004a50 <__lo0bits+0x56>
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	4770      	bx	lr
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	4770      	bx	lr
 8004a50:	2020      	movs	r0, #32
 8004a52:	4770      	bx	lr

08004a54 <__i2b>:
 8004a54:	b510      	push	{r4, lr}
 8004a56:	460c      	mov	r4, r1
 8004a58:	2101      	movs	r1, #1
 8004a5a:	f7ff ff07 	bl	800486c <_Balloc>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	b928      	cbnz	r0, 8004a6e <__i2b+0x1a>
 8004a62:	f240 1145 	movw	r1, #325	@ 0x145
 8004a66:	4b04      	ldr	r3, [pc, #16]	@ (8004a78 <__i2b+0x24>)
 8004a68:	4804      	ldr	r0, [pc, #16]	@ (8004a7c <__i2b+0x28>)
 8004a6a:	f000 fd03 	bl	8005474 <__assert_func>
 8004a6e:	2301      	movs	r3, #1
 8004a70:	6144      	str	r4, [r0, #20]
 8004a72:	6103      	str	r3, [r0, #16]
 8004a74:	bd10      	pop	{r4, pc}
 8004a76:	bf00      	nop
 8004a78:	08005736 	.word	0x08005736
 8004a7c:	08005747 	.word	0x08005747

08004a80 <__multiply>:
 8004a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a84:	4617      	mov	r7, r2
 8004a86:	690a      	ldr	r2, [r1, #16]
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	4689      	mov	r9, r1
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	bfa2      	ittt	ge
 8004a90:	463b      	movge	r3, r7
 8004a92:	460f      	movge	r7, r1
 8004a94:	4699      	movge	r9, r3
 8004a96:	693d      	ldr	r5, [r7, #16]
 8004a98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	6879      	ldr	r1, [r7, #4]
 8004aa0:	eb05 060a 	add.w	r6, r5, sl
 8004aa4:	42b3      	cmp	r3, r6
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	bfb8      	it	lt
 8004aaa:	3101      	addlt	r1, #1
 8004aac:	f7ff fede 	bl	800486c <_Balloc>
 8004ab0:	b930      	cbnz	r0, 8004ac0 <__multiply+0x40>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004ab8:	4b40      	ldr	r3, [pc, #256]	@ (8004bbc <__multiply+0x13c>)
 8004aba:	4841      	ldr	r0, [pc, #260]	@ (8004bc0 <__multiply+0x140>)
 8004abc:	f000 fcda 	bl	8005474 <__assert_func>
 8004ac0:	f100 0414 	add.w	r4, r0, #20
 8004ac4:	4623      	mov	r3, r4
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004acc:	4573      	cmp	r3, lr
 8004ace:	d320      	bcc.n	8004b12 <__multiply+0x92>
 8004ad0:	f107 0814 	add.w	r8, r7, #20
 8004ad4:	f109 0114 	add.w	r1, r9, #20
 8004ad8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004adc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004ae0:	9302      	str	r3, [sp, #8]
 8004ae2:	1beb      	subs	r3, r5, r7
 8004ae4:	3b15      	subs	r3, #21
 8004ae6:	f023 0303 	bic.w	r3, r3, #3
 8004aea:	3304      	adds	r3, #4
 8004aec:	3715      	adds	r7, #21
 8004aee:	42bd      	cmp	r5, r7
 8004af0:	bf38      	it	cc
 8004af2:	2304      	movcc	r3, #4
 8004af4:	9301      	str	r3, [sp, #4]
 8004af6:	9b02      	ldr	r3, [sp, #8]
 8004af8:	9103      	str	r1, [sp, #12]
 8004afa:	428b      	cmp	r3, r1
 8004afc:	d80c      	bhi.n	8004b18 <__multiply+0x98>
 8004afe:	2e00      	cmp	r6, #0
 8004b00:	dd03      	ble.n	8004b0a <__multiply+0x8a>
 8004b02:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d055      	beq.n	8004bb6 <__multiply+0x136>
 8004b0a:	6106      	str	r6, [r0, #16]
 8004b0c:	b005      	add	sp, #20
 8004b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b12:	f843 2b04 	str.w	r2, [r3], #4
 8004b16:	e7d9      	b.n	8004acc <__multiply+0x4c>
 8004b18:	f8b1 a000 	ldrh.w	sl, [r1]
 8004b1c:	f1ba 0f00 	cmp.w	sl, #0
 8004b20:	d01f      	beq.n	8004b62 <__multiply+0xe2>
 8004b22:	46c4      	mov	ip, r8
 8004b24:	46a1      	mov	r9, r4
 8004b26:	2700      	movs	r7, #0
 8004b28:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004b2c:	f8d9 3000 	ldr.w	r3, [r9]
 8004b30:	fa1f fb82 	uxth.w	fp, r2
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	fb0a 330b 	mla	r3, sl, fp, r3
 8004b3a:	443b      	add	r3, r7
 8004b3c:	f8d9 7000 	ldr.w	r7, [r9]
 8004b40:	0c12      	lsrs	r2, r2, #16
 8004b42:	0c3f      	lsrs	r7, r7, #16
 8004b44:	fb0a 7202 	mla	r2, sl, r2, r7
 8004b48:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b52:	4565      	cmp	r5, ip
 8004b54:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004b58:	f849 3b04 	str.w	r3, [r9], #4
 8004b5c:	d8e4      	bhi.n	8004b28 <__multiply+0xa8>
 8004b5e:	9b01      	ldr	r3, [sp, #4]
 8004b60:	50e7      	str	r7, [r4, r3]
 8004b62:	9b03      	ldr	r3, [sp, #12]
 8004b64:	3104      	adds	r1, #4
 8004b66:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004b6a:	f1b9 0f00 	cmp.w	r9, #0
 8004b6e:	d020      	beq.n	8004bb2 <__multiply+0x132>
 8004b70:	4647      	mov	r7, r8
 8004b72:	46a4      	mov	ip, r4
 8004b74:	f04f 0a00 	mov.w	sl, #0
 8004b78:	6823      	ldr	r3, [r4, #0]
 8004b7a:	f8b7 b000 	ldrh.w	fp, [r7]
 8004b7e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	fb09 220b 	mla	r2, r9, fp, r2
 8004b88:	4452      	add	r2, sl
 8004b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b8e:	f84c 3b04 	str.w	r3, [ip], #4
 8004b92:	f857 3b04 	ldr.w	r3, [r7], #4
 8004b96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004b9a:	f8bc 3000 	ldrh.w	r3, [ip]
 8004b9e:	42bd      	cmp	r5, r7
 8004ba0:	fb09 330a 	mla	r3, r9, sl, r3
 8004ba4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004ba8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bac:	d8e5      	bhi.n	8004b7a <__multiply+0xfa>
 8004bae:	9a01      	ldr	r2, [sp, #4]
 8004bb0:	50a3      	str	r3, [r4, r2]
 8004bb2:	3404      	adds	r4, #4
 8004bb4:	e79f      	b.n	8004af6 <__multiply+0x76>
 8004bb6:	3e01      	subs	r6, #1
 8004bb8:	e7a1      	b.n	8004afe <__multiply+0x7e>
 8004bba:	bf00      	nop
 8004bbc:	08005736 	.word	0x08005736
 8004bc0:	08005747 	.word	0x08005747

08004bc4 <__pow5mult>:
 8004bc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bc8:	4615      	mov	r5, r2
 8004bca:	f012 0203 	ands.w	r2, r2, #3
 8004bce:	4607      	mov	r7, r0
 8004bd0:	460e      	mov	r6, r1
 8004bd2:	d007      	beq.n	8004be4 <__pow5mult+0x20>
 8004bd4:	4c25      	ldr	r4, [pc, #148]	@ (8004c6c <__pow5mult+0xa8>)
 8004bd6:	3a01      	subs	r2, #1
 8004bd8:	2300      	movs	r3, #0
 8004bda:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004bde:	f7ff fea7 	bl	8004930 <__multadd>
 8004be2:	4606      	mov	r6, r0
 8004be4:	10ad      	asrs	r5, r5, #2
 8004be6:	d03d      	beq.n	8004c64 <__pow5mult+0xa0>
 8004be8:	69fc      	ldr	r4, [r7, #28]
 8004bea:	b97c      	cbnz	r4, 8004c0c <__pow5mult+0x48>
 8004bec:	2010      	movs	r0, #16
 8004bee:	f7ff fd87 	bl	8004700 <malloc>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	61f8      	str	r0, [r7, #28]
 8004bf6:	b928      	cbnz	r0, 8004c04 <__pow5mult+0x40>
 8004bf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8004c70 <__pow5mult+0xac>)
 8004bfe:	481d      	ldr	r0, [pc, #116]	@ (8004c74 <__pow5mult+0xb0>)
 8004c00:	f000 fc38 	bl	8005474 <__assert_func>
 8004c04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004c08:	6004      	str	r4, [r0, #0]
 8004c0a:	60c4      	str	r4, [r0, #12]
 8004c0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004c10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004c14:	b94c      	cbnz	r4, 8004c2a <__pow5mult+0x66>
 8004c16:	f240 2171 	movw	r1, #625	@ 0x271
 8004c1a:	4638      	mov	r0, r7
 8004c1c:	f7ff ff1a 	bl	8004a54 <__i2b>
 8004c20:	2300      	movs	r3, #0
 8004c22:	4604      	mov	r4, r0
 8004c24:	f8c8 0008 	str.w	r0, [r8, #8]
 8004c28:	6003      	str	r3, [r0, #0]
 8004c2a:	f04f 0900 	mov.w	r9, #0
 8004c2e:	07eb      	lsls	r3, r5, #31
 8004c30:	d50a      	bpl.n	8004c48 <__pow5mult+0x84>
 8004c32:	4631      	mov	r1, r6
 8004c34:	4622      	mov	r2, r4
 8004c36:	4638      	mov	r0, r7
 8004c38:	f7ff ff22 	bl	8004a80 <__multiply>
 8004c3c:	4680      	mov	r8, r0
 8004c3e:	4631      	mov	r1, r6
 8004c40:	4638      	mov	r0, r7
 8004c42:	f7ff fe53 	bl	80048ec <_Bfree>
 8004c46:	4646      	mov	r6, r8
 8004c48:	106d      	asrs	r5, r5, #1
 8004c4a:	d00b      	beq.n	8004c64 <__pow5mult+0xa0>
 8004c4c:	6820      	ldr	r0, [r4, #0]
 8004c4e:	b938      	cbnz	r0, 8004c60 <__pow5mult+0x9c>
 8004c50:	4622      	mov	r2, r4
 8004c52:	4621      	mov	r1, r4
 8004c54:	4638      	mov	r0, r7
 8004c56:	f7ff ff13 	bl	8004a80 <__multiply>
 8004c5a:	6020      	str	r0, [r4, #0]
 8004c5c:	f8c0 9000 	str.w	r9, [r0]
 8004c60:	4604      	mov	r4, r0
 8004c62:	e7e4      	b.n	8004c2e <__pow5mult+0x6a>
 8004c64:	4630      	mov	r0, r6
 8004c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c6a:	bf00      	nop
 8004c6c:	080057f8 	.word	0x080057f8
 8004c70:	080056c7 	.word	0x080056c7
 8004c74:	08005747 	.word	0x08005747

08004c78 <__lshift>:
 8004c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c7c:	460c      	mov	r4, r1
 8004c7e:	4607      	mov	r7, r0
 8004c80:	4691      	mov	r9, r2
 8004c82:	6923      	ldr	r3, [r4, #16]
 8004c84:	6849      	ldr	r1, [r1, #4]
 8004c86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004c8a:	68a3      	ldr	r3, [r4, #8]
 8004c8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004c90:	f108 0601 	add.w	r6, r8, #1
 8004c94:	42b3      	cmp	r3, r6
 8004c96:	db0b      	blt.n	8004cb0 <__lshift+0x38>
 8004c98:	4638      	mov	r0, r7
 8004c9a:	f7ff fde7 	bl	800486c <_Balloc>
 8004c9e:	4605      	mov	r5, r0
 8004ca0:	b948      	cbnz	r0, 8004cb6 <__lshift+0x3e>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004ca8:	4b27      	ldr	r3, [pc, #156]	@ (8004d48 <__lshift+0xd0>)
 8004caa:	4828      	ldr	r0, [pc, #160]	@ (8004d4c <__lshift+0xd4>)
 8004cac:	f000 fbe2 	bl	8005474 <__assert_func>
 8004cb0:	3101      	adds	r1, #1
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	e7ee      	b.n	8004c94 <__lshift+0x1c>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f100 0114 	add.w	r1, r0, #20
 8004cbc:	f100 0210 	add.w	r2, r0, #16
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	4553      	cmp	r3, sl
 8004cc4:	db33      	blt.n	8004d2e <__lshift+0xb6>
 8004cc6:	6920      	ldr	r0, [r4, #16]
 8004cc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004ccc:	f104 0314 	add.w	r3, r4, #20
 8004cd0:	f019 091f 	ands.w	r9, r9, #31
 8004cd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004cd8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004cdc:	d02b      	beq.n	8004d36 <__lshift+0xbe>
 8004cde:	468a      	mov	sl, r1
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f1c9 0e20 	rsb	lr, r9, #32
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	fa00 f009 	lsl.w	r0, r0, r9
 8004cec:	4310      	orrs	r0, r2
 8004cee:	f84a 0b04 	str.w	r0, [sl], #4
 8004cf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cf6:	459c      	cmp	ip, r3
 8004cf8:	fa22 f20e 	lsr.w	r2, r2, lr
 8004cfc:	d8f3      	bhi.n	8004ce6 <__lshift+0x6e>
 8004cfe:	ebac 0304 	sub.w	r3, ip, r4
 8004d02:	3b15      	subs	r3, #21
 8004d04:	f023 0303 	bic.w	r3, r3, #3
 8004d08:	3304      	adds	r3, #4
 8004d0a:	f104 0015 	add.w	r0, r4, #21
 8004d0e:	4560      	cmp	r0, ip
 8004d10:	bf88      	it	hi
 8004d12:	2304      	movhi	r3, #4
 8004d14:	50ca      	str	r2, [r1, r3]
 8004d16:	b10a      	cbz	r2, 8004d1c <__lshift+0xa4>
 8004d18:	f108 0602 	add.w	r6, r8, #2
 8004d1c:	3e01      	subs	r6, #1
 8004d1e:	4638      	mov	r0, r7
 8004d20:	4621      	mov	r1, r4
 8004d22:	612e      	str	r6, [r5, #16]
 8004d24:	f7ff fde2 	bl	80048ec <_Bfree>
 8004d28:	4628      	mov	r0, r5
 8004d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d2e:	f842 0f04 	str.w	r0, [r2, #4]!
 8004d32:	3301      	adds	r3, #1
 8004d34:	e7c5      	b.n	8004cc2 <__lshift+0x4a>
 8004d36:	3904      	subs	r1, #4
 8004d38:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d3c:	459c      	cmp	ip, r3
 8004d3e:	f841 2f04 	str.w	r2, [r1, #4]!
 8004d42:	d8f9      	bhi.n	8004d38 <__lshift+0xc0>
 8004d44:	e7ea      	b.n	8004d1c <__lshift+0xa4>
 8004d46:	bf00      	nop
 8004d48:	08005736 	.word	0x08005736
 8004d4c:	08005747 	.word	0x08005747

08004d50 <__mcmp>:
 8004d50:	4603      	mov	r3, r0
 8004d52:	690a      	ldr	r2, [r1, #16]
 8004d54:	6900      	ldr	r0, [r0, #16]
 8004d56:	b530      	push	{r4, r5, lr}
 8004d58:	1a80      	subs	r0, r0, r2
 8004d5a:	d10e      	bne.n	8004d7a <__mcmp+0x2a>
 8004d5c:	3314      	adds	r3, #20
 8004d5e:	3114      	adds	r1, #20
 8004d60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004d64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004d68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004d6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004d70:	4295      	cmp	r5, r2
 8004d72:	d003      	beq.n	8004d7c <__mcmp+0x2c>
 8004d74:	d205      	bcs.n	8004d82 <__mcmp+0x32>
 8004d76:	f04f 30ff 	mov.w	r0, #4294967295
 8004d7a:	bd30      	pop	{r4, r5, pc}
 8004d7c:	42a3      	cmp	r3, r4
 8004d7e:	d3f3      	bcc.n	8004d68 <__mcmp+0x18>
 8004d80:	e7fb      	b.n	8004d7a <__mcmp+0x2a>
 8004d82:	2001      	movs	r0, #1
 8004d84:	e7f9      	b.n	8004d7a <__mcmp+0x2a>
	...

08004d88 <__mdiff>:
 8004d88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	4689      	mov	r9, r1
 8004d8e:	4606      	mov	r6, r0
 8004d90:	4611      	mov	r1, r2
 8004d92:	4648      	mov	r0, r9
 8004d94:	4614      	mov	r4, r2
 8004d96:	f7ff ffdb 	bl	8004d50 <__mcmp>
 8004d9a:	1e05      	subs	r5, r0, #0
 8004d9c:	d112      	bne.n	8004dc4 <__mdiff+0x3c>
 8004d9e:	4629      	mov	r1, r5
 8004da0:	4630      	mov	r0, r6
 8004da2:	f7ff fd63 	bl	800486c <_Balloc>
 8004da6:	4602      	mov	r2, r0
 8004da8:	b928      	cbnz	r0, 8004db6 <__mdiff+0x2e>
 8004daa:	f240 2137 	movw	r1, #567	@ 0x237
 8004dae:	4b3e      	ldr	r3, [pc, #248]	@ (8004ea8 <__mdiff+0x120>)
 8004db0:	483e      	ldr	r0, [pc, #248]	@ (8004eac <__mdiff+0x124>)
 8004db2:	f000 fb5f 	bl	8005474 <__assert_func>
 8004db6:	2301      	movs	r3, #1
 8004db8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	b003      	add	sp, #12
 8004dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dc4:	bfbc      	itt	lt
 8004dc6:	464b      	movlt	r3, r9
 8004dc8:	46a1      	movlt	r9, r4
 8004dca:	4630      	mov	r0, r6
 8004dcc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004dd0:	bfba      	itte	lt
 8004dd2:	461c      	movlt	r4, r3
 8004dd4:	2501      	movlt	r5, #1
 8004dd6:	2500      	movge	r5, #0
 8004dd8:	f7ff fd48 	bl	800486c <_Balloc>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	b918      	cbnz	r0, 8004de8 <__mdiff+0x60>
 8004de0:	f240 2145 	movw	r1, #581	@ 0x245
 8004de4:	4b30      	ldr	r3, [pc, #192]	@ (8004ea8 <__mdiff+0x120>)
 8004de6:	e7e3      	b.n	8004db0 <__mdiff+0x28>
 8004de8:	f100 0b14 	add.w	fp, r0, #20
 8004dec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004df0:	f109 0310 	add.w	r3, r9, #16
 8004df4:	60c5      	str	r5, [r0, #12]
 8004df6:	f04f 0c00 	mov.w	ip, #0
 8004dfa:	f109 0514 	add.w	r5, r9, #20
 8004dfe:	46d9      	mov	r9, fp
 8004e00:	6926      	ldr	r6, [r4, #16]
 8004e02:	f104 0e14 	add.w	lr, r4, #20
 8004e06:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004e0a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004e0e:	9301      	str	r3, [sp, #4]
 8004e10:	9b01      	ldr	r3, [sp, #4]
 8004e12:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004e16:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004e1a:	b281      	uxth	r1, r0
 8004e1c:	9301      	str	r3, [sp, #4]
 8004e1e:	fa1f f38a 	uxth.w	r3, sl
 8004e22:	1a5b      	subs	r3, r3, r1
 8004e24:	0c00      	lsrs	r0, r0, #16
 8004e26:	4463      	add	r3, ip
 8004e28:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004e2c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004e36:	4576      	cmp	r6, lr
 8004e38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004e3c:	f849 3b04 	str.w	r3, [r9], #4
 8004e40:	d8e6      	bhi.n	8004e10 <__mdiff+0x88>
 8004e42:	1b33      	subs	r3, r6, r4
 8004e44:	3b15      	subs	r3, #21
 8004e46:	f023 0303 	bic.w	r3, r3, #3
 8004e4a:	3415      	adds	r4, #21
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	42a6      	cmp	r6, r4
 8004e50:	bf38      	it	cc
 8004e52:	2304      	movcc	r3, #4
 8004e54:	441d      	add	r5, r3
 8004e56:	445b      	add	r3, fp
 8004e58:	461e      	mov	r6, r3
 8004e5a:	462c      	mov	r4, r5
 8004e5c:	4544      	cmp	r4, r8
 8004e5e:	d30e      	bcc.n	8004e7e <__mdiff+0xf6>
 8004e60:	f108 0103 	add.w	r1, r8, #3
 8004e64:	1b49      	subs	r1, r1, r5
 8004e66:	f021 0103 	bic.w	r1, r1, #3
 8004e6a:	3d03      	subs	r5, #3
 8004e6c:	45a8      	cmp	r8, r5
 8004e6e:	bf38      	it	cc
 8004e70:	2100      	movcc	r1, #0
 8004e72:	440b      	add	r3, r1
 8004e74:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004e78:	b199      	cbz	r1, 8004ea2 <__mdiff+0x11a>
 8004e7a:	6117      	str	r7, [r2, #16]
 8004e7c:	e79e      	b.n	8004dbc <__mdiff+0x34>
 8004e7e:	46e6      	mov	lr, ip
 8004e80:	f854 1b04 	ldr.w	r1, [r4], #4
 8004e84:	fa1f fc81 	uxth.w	ip, r1
 8004e88:	44f4      	add	ip, lr
 8004e8a:	0c08      	lsrs	r0, r1, #16
 8004e8c:	4471      	add	r1, lr
 8004e8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004e92:	b289      	uxth	r1, r1
 8004e94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004e98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004e9c:	f846 1b04 	str.w	r1, [r6], #4
 8004ea0:	e7dc      	b.n	8004e5c <__mdiff+0xd4>
 8004ea2:	3f01      	subs	r7, #1
 8004ea4:	e7e6      	b.n	8004e74 <__mdiff+0xec>
 8004ea6:	bf00      	nop
 8004ea8:	08005736 	.word	0x08005736
 8004eac:	08005747 	.word	0x08005747

08004eb0 <__d2b>:
 8004eb0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	4690      	mov	r8, r2
 8004eb8:	4699      	mov	r9, r3
 8004eba:	9e08      	ldr	r6, [sp, #32]
 8004ebc:	f7ff fcd6 	bl	800486c <_Balloc>
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	b930      	cbnz	r0, 8004ed2 <__d2b+0x22>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	f240 310f 	movw	r1, #783	@ 0x30f
 8004eca:	4b23      	ldr	r3, [pc, #140]	@ (8004f58 <__d2b+0xa8>)
 8004ecc:	4823      	ldr	r0, [pc, #140]	@ (8004f5c <__d2b+0xac>)
 8004ece:	f000 fad1 	bl	8005474 <__assert_func>
 8004ed2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004ed6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004eda:	b10d      	cbz	r5, 8004ee0 <__d2b+0x30>
 8004edc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ee0:	9301      	str	r3, [sp, #4]
 8004ee2:	f1b8 0300 	subs.w	r3, r8, #0
 8004ee6:	d024      	beq.n	8004f32 <__d2b+0x82>
 8004ee8:	4668      	mov	r0, sp
 8004eea:	9300      	str	r3, [sp, #0]
 8004eec:	f7ff fd85 	bl	80049fa <__lo0bits>
 8004ef0:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004ef4:	b1d8      	cbz	r0, 8004f2e <__d2b+0x7e>
 8004ef6:	f1c0 0320 	rsb	r3, r0, #32
 8004efa:	fa02 f303 	lsl.w	r3, r2, r3
 8004efe:	430b      	orrs	r3, r1
 8004f00:	40c2      	lsrs	r2, r0
 8004f02:	6163      	str	r3, [r4, #20]
 8004f04:	9201      	str	r2, [sp, #4]
 8004f06:	9b01      	ldr	r3, [sp, #4]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	bf0c      	ite	eq
 8004f0c:	2201      	moveq	r2, #1
 8004f0e:	2202      	movne	r2, #2
 8004f10:	61a3      	str	r3, [r4, #24]
 8004f12:	6122      	str	r2, [r4, #16]
 8004f14:	b1ad      	cbz	r5, 8004f42 <__d2b+0x92>
 8004f16:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004f1a:	4405      	add	r5, r0
 8004f1c:	6035      	str	r5, [r6, #0]
 8004f1e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f24:	6018      	str	r0, [r3, #0]
 8004f26:	4620      	mov	r0, r4
 8004f28:	b002      	add	sp, #8
 8004f2a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004f2e:	6161      	str	r1, [r4, #20]
 8004f30:	e7e9      	b.n	8004f06 <__d2b+0x56>
 8004f32:	a801      	add	r0, sp, #4
 8004f34:	f7ff fd61 	bl	80049fa <__lo0bits>
 8004f38:	9b01      	ldr	r3, [sp, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	6163      	str	r3, [r4, #20]
 8004f3e:	3020      	adds	r0, #32
 8004f40:	e7e7      	b.n	8004f12 <__d2b+0x62>
 8004f42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004f46:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004f4a:	6030      	str	r0, [r6, #0]
 8004f4c:	6918      	ldr	r0, [r3, #16]
 8004f4e:	f7ff fd35 	bl	80049bc <__hi0bits>
 8004f52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004f56:	e7e4      	b.n	8004f22 <__d2b+0x72>
 8004f58:	08005736 	.word	0x08005736
 8004f5c:	08005747 	.word	0x08005747

08004f60 <__sfputc_r>:
 8004f60:	6893      	ldr	r3, [r2, #8]
 8004f62:	b410      	push	{r4}
 8004f64:	3b01      	subs	r3, #1
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	6093      	str	r3, [r2, #8]
 8004f6a:	da07      	bge.n	8004f7c <__sfputc_r+0x1c>
 8004f6c:	6994      	ldr	r4, [r2, #24]
 8004f6e:	42a3      	cmp	r3, r4
 8004f70:	db01      	blt.n	8004f76 <__sfputc_r+0x16>
 8004f72:	290a      	cmp	r1, #10
 8004f74:	d102      	bne.n	8004f7c <__sfputc_r+0x1c>
 8004f76:	bc10      	pop	{r4}
 8004f78:	f7fe bbfb 	b.w	8003772 <__swbuf_r>
 8004f7c:	6813      	ldr	r3, [r2, #0]
 8004f7e:	1c58      	adds	r0, r3, #1
 8004f80:	6010      	str	r0, [r2, #0]
 8004f82:	7019      	strb	r1, [r3, #0]
 8004f84:	4608      	mov	r0, r1
 8004f86:	bc10      	pop	{r4}
 8004f88:	4770      	bx	lr

08004f8a <__sfputs_r>:
 8004f8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f8c:	4606      	mov	r6, r0
 8004f8e:	460f      	mov	r7, r1
 8004f90:	4614      	mov	r4, r2
 8004f92:	18d5      	adds	r5, r2, r3
 8004f94:	42ac      	cmp	r4, r5
 8004f96:	d101      	bne.n	8004f9c <__sfputs_r+0x12>
 8004f98:	2000      	movs	r0, #0
 8004f9a:	e007      	b.n	8004fac <__sfputs_r+0x22>
 8004f9c:	463a      	mov	r2, r7
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fa4:	f7ff ffdc 	bl	8004f60 <__sfputc_r>
 8004fa8:	1c43      	adds	r3, r0, #1
 8004faa:	d1f3      	bne.n	8004f94 <__sfputs_r+0xa>
 8004fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fb0 <_vfiprintf_r>:
 8004fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fb4:	460d      	mov	r5, r1
 8004fb6:	4614      	mov	r4, r2
 8004fb8:	4698      	mov	r8, r3
 8004fba:	4606      	mov	r6, r0
 8004fbc:	b09d      	sub	sp, #116	@ 0x74
 8004fbe:	b118      	cbz	r0, 8004fc8 <_vfiprintf_r+0x18>
 8004fc0:	6a03      	ldr	r3, [r0, #32]
 8004fc2:	b90b      	cbnz	r3, 8004fc8 <_vfiprintf_r+0x18>
 8004fc4:	f7fe faec 	bl	80035a0 <__sinit>
 8004fc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fca:	07d9      	lsls	r1, r3, #31
 8004fcc:	d405      	bmi.n	8004fda <_vfiprintf_r+0x2a>
 8004fce:	89ab      	ldrh	r3, [r5, #12]
 8004fd0:	059a      	lsls	r2, r3, #22
 8004fd2:	d402      	bmi.n	8004fda <_vfiprintf_r+0x2a>
 8004fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fd6:	f7fe fcde 	bl	8003996 <__retarget_lock_acquire_recursive>
 8004fda:	89ab      	ldrh	r3, [r5, #12]
 8004fdc:	071b      	lsls	r3, r3, #28
 8004fde:	d501      	bpl.n	8004fe4 <_vfiprintf_r+0x34>
 8004fe0:	692b      	ldr	r3, [r5, #16]
 8004fe2:	b99b      	cbnz	r3, 800500c <_vfiprintf_r+0x5c>
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	4630      	mov	r0, r6
 8004fe8:	f7fe fc02 	bl	80037f0 <__swsetup_r>
 8004fec:	b170      	cbz	r0, 800500c <_vfiprintf_r+0x5c>
 8004fee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ff0:	07dc      	lsls	r4, r3, #31
 8004ff2:	d504      	bpl.n	8004ffe <_vfiprintf_r+0x4e>
 8004ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ff8:	b01d      	add	sp, #116	@ 0x74
 8004ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ffe:	89ab      	ldrh	r3, [r5, #12]
 8005000:	0598      	lsls	r0, r3, #22
 8005002:	d4f7      	bmi.n	8004ff4 <_vfiprintf_r+0x44>
 8005004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005006:	f7fe fcc7 	bl	8003998 <__retarget_lock_release_recursive>
 800500a:	e7f3      	b.n	8004ff4 <_vfiprintf_r+0x44>
 800500c:	2300      	movs	r3, #0
 800500e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005010:	2320      	movs	r3, #32
 8005012:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005016:	2330      	movs	r3, #48	@ 0x30
 8005018:	f04f 0901 	mov.w	r9, #1
 800501c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005020:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80051cc <_vfiprintf_r+0x21c>
 8005024:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005028:	4623      	mov	r3, r4
 800502a:	469a      	mov	sl, r3
 800502c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005030:	b10a      	cbz	r2, 8005036 <_vfiprintf_r+0x86>
 8005032:	2a25      	cmp	r2, #37	@ 0x25
 8005034:	d1f9      	bne.n	800502a <_vfiprintf_r+0x7a>
 8005036:	ebba 0b04 	subs.w	fp, sl, r4
 800503a:	d00b      	beq.n	8005054 <_vfiprintf_r+0xa4>
 800503c:	465b      	mov	r3, fp
 800503e:	4622      	mov	r2, r4
 8005040:	4629      	mov	r1, r5
 8005042:	4630      	mov	r0, r6
 8005044:	f7ff ffa1 	bl	8004f8a <__sfputs_r>
 8005048:	3001      	adds	r0, #1
 800504a:	f000 80a7 	beq.w	800519c <_vfiprintf_r+0x1ec>
 800504e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005050:	445a      	add	r2, fp
 8005052:	9209      	str	r2, [sp, #36]	@ 0x24
 8005054:	f89a 3000 	ldrb.w	r3, [sl]
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 809f 	beq.w	800519c <_vfiprintf_r+0x1ec>
 800505e:	2300      	movs	r3, #0
 8005060:	f04f 32ff 	mov.w	r2, #4294967295
 8005064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005068:	f10a 0a01 	add.w	sl, sl, #1
 800506c:	9304      	str	r3, [sp, #16]
 800506e:	9307      	str	r3, [sp, #28]
 8005070:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005074:	931a      	str	r3, [sp, #104]	@ 0x68
 8005076:	4654      	mov	r4, sl
 8005078:	2205      	movs	r2, #5
 800507a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800507e:	4853      	ldr	r0, [pc, #332]	@ (80051cc <_vfiprintf_r+0x21c>)
 8005080:	f7fe fc8b 	bl	800399a <memchr>
 8005084:	9a04      	ldr	r2, [sp, #16]
 8005086:	b9d8      	cbnz	r0, 80050c0 <_vfiprintf_r+0x110>
 8005088:	06d1      	lsls	r1, r2, #27
 800508a:	bf44      	itt	mi
 800508c:	2320      	movmi	r3, #32
 800508e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005092:	0713      	lsls	r3, r2, #28
 8005094:	bf44      	itt	mi
 8005096:	232b      	movmi	r3, #43	@ 0x2b
 8005098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800509c:	f89a 3000 	ldrb.w	r3, [sl]
 80050a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80050a2:	d015      	beq.n	80050d0 <_vfiprintf_r+0x120>
 80050a4:	4654      	mov	r4, sl
 80050a6:	2000      	movs	r0, #0
 80050a8:	f04f 0c0a 	mov.w	ip, #10
 80050ac:	9a07      	ldr	r2, [sp, #28]
 80050ae:	4621      	mov	r1, r4
 80050b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050b4:	3b30      	subs	r3, #48	@ 0x30
 80050b6:	2b09      	cmp	r3, #9
 80050b8:	d94b      	bls.n	8005152 <_vfiprintf_r+0x1a2>
 80050ba:	b1b0      	cbz	r0, 80050ea <_vfiprintf_r+0x13a>
 80050bc:	9207      	str	r2, [sp, #28]
 80050be:	e014      	b.n	80050ea <_vfiprintf_r+0x13a>
 80050c0:	eba0 0308 	sub.w	r3, r0, r8
 80050c4:	fa09 f303 	lsl.w	r3, r9, r3
 80050c8:	4313      	orrs	r3, r2
 80050ca:	46a2      	mov	sl, r4
 80050cc:	9304      	str	r3, [sp, #16]
 80050ce:	e7d2      	b.n	8005076 <_vfiprintf_r+0xc6>
 80050d0:	9b03      	ldr	r3, [sp, #12]
 80050d2:	1d19      	adds	r1, r3, #4
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	9103      	str	r1, [sp, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	bfbb      	ittet	lt
 80050dc:	425b      	neglt	r3, r3
 80050de:	f042 0202 	orrlt.w	r2, r2, #2
 80050e2:	9307      	strge	r3, [sp, #28]
 80050e4:	9307      	strlt	r3, [sp, #28]
 80050e6:	bfb8      	it	lt
 80050e8:	9204      	strlt	r2, [sp, #16]
 80050ea:	7823      	ldrb	r3, [r4, #0]
 80050ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80050ee:	d10a      	bne.n	8005106 <_vfiprintf_r+0x156>
 80050f0:	7863      	ldrb	r3, [r4, #1]
 80050f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80050f4:	d132      	bne.n	800515c <_vfiprintf_r+0x1ac>
 80050f6:	9b03      	ldr	r3, [sp, #12]
 80050f8:	3402      	adds	r4, #2
 80050fa:	1d1a      	adds	r2, r3, #4
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	9203      	str	r2, [sp, #12]
 8005100:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005104:	9305      	str	r3, [sp, #20]
 8005106:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80051d0 <_vfiprintf_r+0x220>
 800510a:	2203      	movs	r2, #3
 800510c:	4650      	mov	r0, sl
 800510e:	7821      	ldrb	r1, [r4, #0]
 8005110:	f7fe fc43 	bl	800399a <memchr>
 8005114:	b138      	cbz	r0, 8005126 <_vfiprintf_r+0x176>
 8005116:	2240      	movs	r2, #64	@ 0x40
 8005118:	9b04      	ldr	r3, [sp, #16]
 800511a:	eba0 000a 	sub.w	r0, r0, sl
 800511e:	4082      	lsls	r2, r0
 8005120:	4313      	orrs	r3, r2
 8005122:	3401      	adds	r4, #1
 8005124:	9304      	str	r3, [sp, #16]
 8005126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800512a:	2206      	movs	r2, #6
 800512c:	4829      	ldr	r0, [pc, #164]	@ (80051d4 <_vfiprintf_r+0x224>)
 800512e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005132:	f7fe fc32 	bl	800399a <memchr>
 8005136:	2800      	cmp	r0, #0
 8005138:	d03f      	beq.n	80051ba <_vfiprintf_r+0x20a>
 800513a:	4b27      	ldr	r3, [pc, #156]	@ (80051d8 <_vfiprintf_r+0x228>)
 800513c:	bb1b      	cbnz	r3, 8005186 <_vfiprintf_r+0x1d6>
 800513e:	9b03      	ldr	r3, [sp, #12]
 8005140:	3307      	adds	r3, #7
 8005142:	f023 0307 	bic.w	r3, r3, #7
 8005146:	3308      	adds	r3, #8
 8005148:	9303      	str	r3, [sp, #12]
 800514a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800514c:	443b      	add	r3, r7
 800514e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005150:	e76a      	b.n	8005028 <_vfiprintf_r+0x78>
 8005152:	460c      	mov	r4, r1
 8005154:	2001      	movs	r0, #1
 8005156:	fb0c 3202 	mla	r2, ip, r2, r3
 800515a:	e7a8      	b.n	80050ae <_vfiprintf_r+0xfe>
 800515c:	2300      	movs	r3, #0
 800515e:	f04f 0c0a 	mov.w	ip, #10
 8005162:	4619      	mov	r1, r3
 8005164:	3401      	adds	r4, #1
 8005166:	9305      	str	r3, [sp, #20]
 8005168:	4620      	mov	r0, r4
 800516a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800516e:	3a30      	subs	r2, #48	@ 0x30
 8005170:	2a09      	cmp	r2, #9
 8005172:	d903      	bls.n	800517c <_vfiprintf_r+0x1cc>
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0c6      	beq.n	8005106 <_vfiprintf_r+0x156>
 8005178:	9105      	str	r1, [sp, #20]
 800517a:	e7c4      	b.n	8005106 <_vfiprintf_r+0x156>
 800517c:	4604      	mov	r4, r0
 800517e:	2301      	movs	r3, #1
 8005180:	fb0c 2101 	mla	r1, ip, r1, r2
 8005184:	e7f0      	b.n	8005168 <_vfiprintf_r+0x1b8>
 8005186:	ab03      	add	r3, sp, #12
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	462a      	mov	r2, r5
 800518c:	4630      	mov	r0, r6
 800518e:	4b13      	ldr	r3, [pc, #76]	@ (80051dc <_vfiprintf_r+0x22c>)
 8005190:	a904      	add	r1, sp, #16
 8005192:	f7fd fdbd 	bl	8002d10 <_printf_float>
 8005196:	4607      	mov	r7, r0
 8005198:	1c78      	adds	r0, r7, #1
 800519a:	d1d6      	bne.n	800514a <_vfiprintf_r+0x19a>
 800519c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800519e:	07d9      	lsls	r1, r3, #31
 80051a0:	d405      	bmi.n	80051ae <_vfiprintf_r+0x1fe>
 80051a2:	89ab      	ldrh	r3, [r5, #12]
 80051a4:	059a      	lsls	r2, r3, #22
 80051a6:	d402      	bmi.n	80051ae <_vfiprintf_r+0x1fe>
 80051a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051aa:	f7fe fbf5 	bl	8003998 <__retarget_lock_release_recursive>
 80051ae:	89ab      	ldrh	r3, [r5, #12]
 80051b0:	065b      	lsls	r3, r3, #25
 80051b2:	f53f af1f 	bmi.w	8004ff4 <_vfiprintf_r+0x44>
 80051b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051b8:	e71e      	b.n	8004ff8 <_vfiprintf_r+0x48>
 80051ba:	ab03      	add	r3, sp, #12
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	462a      	mov	r2, r5
 80051c0:	4630      	mov	r0, r6
 80051c2:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <_vfiprintf_r+0x22c>)
 80051c4:	a904      	add	r1, sp, #16
 80051c6:	f7fe f841 	bl	800324c <_printf_i>
 80051ca:	e7e4      	b.n	8005196 <_vfiprintf_r+0x1e6>
 80051cc:	080057a0 	.word	0x080057a0
 80051d0:	080057a6 	.word	0x080057a6
 80051d4:	080057aa 	.word	0x080057aa
 80051d8:	08002d11 	.word	0x08002d11
 80051dc:	08004f8b 	.word	0x08004f8b

080051e0 <__sflush_r>:
 80051e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80051e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e6:	0716      	lsls	r6, r2, #28
 80051e8:	4605      	mov	r5, r0
 80051ea:	460c      	mov	r4, r1
 80051ec:	d454      	bmi.n	8005298 <__sflush_r+0xb8>
 80051ee:	684b      	ldr	r3, [r1, #4]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	dc02      	bgt.n	80051fa <__sflush_r+0x1a>
 80051f4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	dd48      	ble.n	800528c <__sflush_r+0xac>
 80051fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80051fc:	2e00      	cmp	r6, #0
 80051fe:	d045      	beq.n	800528c <__sflush_r+0xac>
 8005200:	2300      	movs	r3, #0
 8005202:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005206:	682f      	ldr	r7, [r5, #0]
 8005208:	6a21      	ldr	r1, [r4, #32]
 800520a:	602b      	str	r3, [r5, #0]
 800520c:	d030      	beq.n	8005270 <__sflush_r+0x90>
 800520e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005210:	89a3      	ldrh	r3, [r4, #12]
 8005212:	0759      	lsls	r1, r3, #29
 8005214:	d505      	bpl.n	8005222 <__sflush_r+0x42>
 8005216:	6863      	ldr	r3, [r4, #4]
 8005218:	1ad2      	subs	r2, r2, r3
 800521a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800521c:	b10b      	cbz	r3, 8005222 <__sflush_r+0x42>
 800521e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005220:	1ad2      	subs	r2, r2, r3
 8005222:	2300      	movs	r3, #0
 8005224:	4628      	mov	r0, r5
 8005226:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005228:	6a21      	ldr	r1, [r4, #32]
 800522a:	47b0      	blx	r6
 800522c:	1c43      	adds	r3, r0, #1
 800522e:	89a3      	ldrh	r3, [r4, #12]
 8005230:	d106      	bne.n	8005240 <__sflush_r+0x60>
 8005232:	6829      	ldr	r1, [r5, #0]
 8005234:	291d      	cmp	r1, #29
 8005236:	d82b      	bhi.n	8005290 <__sflush_r+0xb0>
 8005238:	4a28      	ldr	r2, [pc, #160]	@ (80052dc <__sflush_r+0xfc>)
 800523a:	40ca      	lsrs	r2, r1
 800523c:	07d6      	lsls	r6, r2, #31
 800523e:	d527      	bpl.n	8005290 <__sflush_r+0xb0>
 8005240:	2200      	movs	r2, #0
 8005242:	6062      	str	r2, [r4, #4]
 8005244:	6922      	ldr	r2, [r4, #16]
 8005246:	04d9      	lsls	r1, r3, #19
 8005248:	6022      	str	r2, [r4, #0]
 800524a:	d504      	bpl.n	8005256 <__sflush_r+0x76>
 800524c:	1c42      	adds	r2, r0, #1
 800524e:	d101      	bne.n	8005254 <__sflush_r+0x74>
 8005250:	682b      	ldr	r3, [r5, #0]
 8005252:	b903      	cbnz	r3, 8005256 <__sflush_r+0x76>
 8005254:	6560      	str	r0, [r4, #84]	@ 0x54
 8005256:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005258:	602f      	str	r7, [r5, #0]
 800525a:	b1b9      	cbz	r1, 800528c <__sflush_r+0xac>
 800525c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005260:	4299      	cmp	r1, r3
 8005262:	d002      	beq.n	800526a <__sflush_r+0x8a>
 8005264:	4628      	mov	r0, r5
 8005266:	f7ff fa03 	bl	8004670 <_free_r>
 800526a:	2300      	movs	r3, #0
 800526c:	6363      	str	r3, [r4, #52]	@ 0x34
 800526e:	e00d      	b.n	800528c <__sflush_r+0xac>
 8005270:	2301      	movs	r3, #1
 8005272:	4628      	mov	r0, r5
 8005274:	47b0      	blx	r6
 8005276:	4602      	mov	r2, r0
 8005278:	1c50      	adds	r0, r2, #1
 800527a:	d1c9      	bne.n	8005210 <__sflush_r+0x30>
 800527c:	682b      	ldr	r3, [r5, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d0c6      	beq.n	8005210 <__sflush_r+0x30>
 8005282:	2b1d      	cmp	r3, #29
 8005284:	d001      	beq.n	800528a <__sflush_r+0xaa>
 8005286:	2b16      	cmp	r3, #22
 8005288:	d11d      	bne.n	80052c6 <__sflush_r+0xe6>
 800528a:	602f      	str	r7, [r5, #0]
 800528c:	2000      	movs	r0, #0
 800528e:	e021      	b.n	80052d4 <__sflush_r+0xf4>
 8005290:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005294:	b21b      	sxth	r3, r3
 8005296:	e01a      	b.n	80052ce <__sflush_r+0xee>
 8005298:	690f      	ldr	r7, [r1, #16]
 800529a:	2f00      	cmp	r7, #0
 800529c:	d0f6      	beq.n	800528c <__sflush_r+0xac>
 800529e:	0793      	lsls	r3, r2, #30
 80052a0:	bf18      	it	ne
 80052a2:	2300      	movne	r3, #0
 80052a4:	680e      	ldr	r6, [r1, #0]
 80052a6:	bf08      	it	eq
 80052a8:	694b      	ldreq	r3, [r1, #20]
 80052aa:	1bf6      	subs	r6, r6, r7
 80052ac:	600f      	str	r7, [r1, #0]
 80052ae:	608b      	str	r3, [r1, #8]
 80052b0:	2e00      	cmp	r6, #0
 80052b2:	ddeb      	ble.n	800528c <__sflush_r+0xac>
 80052b4:	4633      	mov	r3, r6
 80052b6:	463a      	mov	r2, r7
 80052b8:	4628      	mov	r0, r5
 80052ba:	6a21      	ldr	r1, [r4, #32]
 80052bc:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80052c0:	47e0      	blx	ip
 80052c2:	2800      	cmp	r0, #0
 80052c4:	dc07      	bgt.n	80052d6 <__sflush_r+0xf6>
 80052c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052ce:	f04f 30ff 	mov.w	r0, #4294967295
 80052d2:	81a3      	strh	r3, [r4, #12]
 80052d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052d6:	4407      	add	r7, r0
 80052d8:	1a36      	subs	r6, r6, r0
 80052da:	e7e9      	b.n	80052b0 <__sflush_r+0xd0>
 80052dc:	20400001 	.word	0x20400001

080052e0 <_fflush_r>:
 80052e0:	b538      	push	{r3, r4, r5, lr}
 80052e2:	690b      	ldr	r3, [r1, #16]
 80052e4:	4605      	mov	r5, r0
 80052e6:	460c      	mov	r4, r1
 80052e8:	b913      	cbnz	r3, 80052f0 <_fflush_r+0x10>
 80052ea:	2500      	movs	r5, #0
 80052ec:	4628      	mov	r0, r5
 80052ee:	bd38      	pop	{r3, r4, r5, pc}
 80052f0:	b118      	cbz	r0, 80052fa <_fflush_r+0x1a>
 80052f2:	6a03      	ldr	r3, [r0, #32]
 80052f4:	b90b      	cbnz	r3, 80052fa <_fflush_r+0x1a>
 80052f6:	f7fe f953 	bl	80035a0 <__sinit>
 80052fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0f3      	beq.n	80052ea <_fflush_r+0xa>
 8005302:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005304:	07d0      	lsls	r0, r2, #31
 8005306:	d404      	bmi.n	8005312 <_fflush_r+0x32>
 8005308:	0599      	lsls	r1, r3, #22
 800530a:	d402      	bmi.n	8005312 <_fflush_r+0x32>
 800530c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800530e:	f7fe fb42 	bl	8003996 <__retarget_lock_acquire_recursive>
 8005312:	4628      	mov	r0, r5
 8005314:	4621      	mov	r1, r4
 8005316:	f7ff ff63 	bl	80051e0 <__sflush_r>
 800531a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800531c:	4605      	mov	r5, r0
 800531e:	07da      	lsls	r2, r3, #31
 8005320:	d4e4      	bmi.n	80052ec <_fflush_r+0xc>
 8005322:	89a3      	ldrh	r3, [r4, #12]
 8005324:	059b      	lsls	r3, r3, #22
 8005326:	d4e1      	bmi.n	80052ec <_fflush_r+0xc>
 8005328:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800532a:	f7fe fb35 	bl	8003998 <__retarget_lock_release_recursive>
 800532e:	e7dd      	b.n	80052ec <_fflush_r+0xc>

08005330 <__swhatbuf_r>:
 8005330:	b570      	push	{r4, r5, r6, lr}
 8005332:	460c      	mov	r4, r1
 8005334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005338:	4615      	mov	r5, r2
 800533a:	2900      	cmp	r1, #0
 800533c:	461e      	mov	r6, r3
 800533e:	b096      	sub	sp, #88	@ 0x58
 8005340:	da0c      	bge.n	800535c <__swhatbuf_r+0x2c>
 8005342:	89a3      	ldrh	r3, [r4, #12]
 8005344:	2100      	movs	r1, #0
 8005346:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800534a:	bf14      	ite	ne
 800534c:	2340      	movne	r3, #64	@ 0x40
 800534e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005352:	2000      	movs	r0, #0
 8005354:	6031      	str	r1, [r6, #0]
 8005356:	602b      	str	r3, [r5, #0]
 8005358:	b016      	add	sp, #88	@ 0x58
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	466a      	mov	r2, sp
 800535e:	f000 f849 	bl	80053f4 <_fstat_r>
 8005362:	2800      	cmp	r0, #0
 8005364:	dbed      	blt.n	8005342 <__swhatbuf_r+0x12>
 8005366:	9901      	ldr	r1, [sp, #4]
 8005368:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800536c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005370:	4259      	negs	r1, r3
 8005372:	4159      	adcs	r1, r3
 8005374:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005378:	e7eb      	b.n	8005352 <__swhatbuf_r+0x22>

0800537a <__smakebuf_r>:
 800537a:	898b      	ldrh	r3, [r1, #12]
 800537c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800537e:	079d      	lsls	r5, r3, #30
 8005380:	4606      	mov	r6, r0
 8005382:	460c      	mov	r4, r1
 8005384:	d507      	bpl.n	8005396 <__smakebuf_r+0x1c>
 8005386:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800538a:	6023      	str	r3, [r4, #0]
 800538c:	6123      	str	r3, [r4, #16]
 800538e:	2301      	movs	r3, #1
 8005390:	6163      	str	r3, [r4, #20]
 8005392:	b003      	add	sp, #12
 8005394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005396:	466a      	mov	r2, sp
 8005398:	ab01      	add	r3, sp, #4
 800539a:	f7ff ffc9 	bl	8005330 <__swhatbuf_r>
 800539e:	9f00      	ldr	r7, [sp, #0]
 80053a0:	4605      	mov	r5, r0
 80053a2:	4639      	mov	r1, r7
 80053a4:	4630      	mov	r0, r6
 80053a6:	f7ff f9d5 	bl	8004754 <_malloc_r>
 80053aa:	b948      	cbnz	r0, 80053c0 <__smakebuf_r+0x46>
 80053ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053b0:	059a      	lsls	r2, r3, #22
 80053b2:	d4ee      	bmi.n	8005392 <__smakebuf_r+0x18>
 80053b4:	f023 0303 	bic.w	r3, r3, #3
 80053b8:	f043 0302 	orr.w	r3, r3, #2
 80053bc:	81a3      	strh	r3, [r4, #12]
 80053be:	e7e2      	b.n	8005386 <__smakebuf_r+0xc>
 80053c0:	89a3      	ldrh	r3, [r4, #12]
 80053c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80053c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053ca:	81a3      	strh	r3, [r4, #12]
 80053cc:	9b01      	ldr	r3, [sp, #4]
 80053ce:	6020      	str	r0, [r4, #0]
 80053d0:	b15b      	cbz	r3, 80053ea <__smakebuf_r+0x70>
 80053d2:	4630      	mov	r0, r6
 80053d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053d8:	f000 f81e 	bl	8005418 <_isatty_r>
 80053dc:	b128      	cbz	r0, 80053ea <__smakebuf_r+0x70>
 80053de:	89a3      	ldrh	r3, [r4, #12]
 80053e0:	f023 0303 	bic.w	r3, r3, #3
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	81a3      	strh	r3, [r4, #12]
 80053ea:	89a3      	ldrh	r3, [r4, #12]
 80053ec:	431d      	orrs	r5, r3
 80053ee:	81a5      	strh	r5, [r4, #12]
 80053f0:	e7cf      	b.n	8005392 <__smakebuf_r+0x18>
	...

080053f4 <_fstat_r>:
 80053f4:	b538      	push	{r3, r4, r5, lr}
 80053f6:	2300      	movs	r3, #0
 80053f8:	4d06      	ldr	r5, [pc, #24]	@ (8005414 <_fstat_r+0x20>)
 80053fa:	4604      	mov	r4, r0
 80053fc:	4608      	mov	r0, r1
 80053fe:	4611      	mov	r1, r2
 8005400:	602b      	str	r3, [r5, #0]
 8005402:	f7fb fefd 	bl	8001200 <_fstat>
 8005406:	1c43      	adds	r3, r0, #1
 8005408:	d102      	bne.n	8005410 <_fstat_r+0x1c>
 800540a:	682b      	ldr	r3, [r5, #0]
 800540c:	b103      	cbz	r3, 8005410 <_fstat_r+0x1c>
 800540e:	6023      	str	r3, [r4, #0]
 8005410:	bd38      	pop	{r3, r4, r5, pc}
 8005412:	bf00      	nop
 8005414:	200003c4 	.word	0x200003c4

08005418 <_isatty_r>:
 8005418:	b538      	push	{r3, r4, r5, lr}
 800541a:	2300      	movs	r3, #0
 800541c:	4d05      	ldr	r5, [pc, #20]	@ (8005434 <_isatty_r+0x1c>)
 800541e:	4604      	mov	r4, r0
 8005420:	4608      	mov	r0, r1
 8005422:	602b      	str	r3, [r5, #0]
 8005424:	f7fb fefb 	bl	800121e <_isatty>
 8005428:	1c43      	adds	r3, r0, #1
 800542a:	d102      	bne.n	8005432 <_isatty_r+0x1a>
 800542c:	682b      	ldr	r3, [r5, #0]
 800542e:	b103      	cbz	r3, 8005432 <_isatty_r+0x1a>
 8005430:	6023      	str	r3, [r4, #0]
 8005432:	bd38      	pop	{r3, r4, r5, pc}
 8005434:	200003c4 	.word	0x200003c4

08005438 <_sbrk_r>:
 8005438:	b538      	push	{r3, r4, r5, lr}
 800543a:	2300      	movs	r3, #0
 800543c:	4d05      	ldr	r5, [pc, #20]	@ (8005454 <_sbrk_r+0x1c>)
 800543e:	4604      	mov	r4, r0
 8005440:	4608      	mov	r0, r1
 8005442:	602b      	str	r3, [r5, #0]
 8005444:	f7fb ff02 	bl	800124c <_sbrk>
 8005448:	1c43      	adds	r3, r0, #1
 800544a:	d102      	bne.n	8005452 <_sbrk_r+0x1a>
 800544c:	682b      	ldr	r3, [r5, #0]
 800544e:	b103      	cbz	r3, 8005452 <_sbrk_r+0x1a>
 8005450:	6023      	str	r3, [r4, #0]
 8005452:	bd38      	pop	{r3, r4, r5, pc}
 8005454:	200003c4 	.word	0x200003c4

08005458 <memcpy>:
 8005458:	440a      	add	r2, r1
 800545a:	4291      	cmp	r1, r2
 800545c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005460:	d100      	bne.n	8005464 <memcpy+0xc>
 8005462:	4770      	bx	lr
 8005464:	b510      	push	{r4, lr}
 8005466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800546a:	4291      	cmp	r1, r2
 800546c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005470:	d1f9      	bne.n	8005466 <memcpy+0xe>
 8005472:	bd10      	pop	{r4, pc}

08005474 <__assert_func>:
 8005474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005476:	4614      	mov	r4, r2
 8005478:	461a      	mov	r2, r3
 800547a:	4b09      	ldr	r3, [pc, #36]	@ (80054a0 <__assert_func+0x2c>)
 800547c:	4605      	mov	r5, r0
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	68d8      	ldr	r0, [r3, #12]
 8005482:	b14c      	cbz	r4, 8005498 <__assert_func+0x24>
 8005484:	4b07      	ldr	r3, [pc, #28]	@ (80054a4 <__assert_func+0x30>)
 8005486:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800548a:	9100      	str	r1, [sp, #0]
 800548c:	462b      	mov	r3, r5
 800548e:	4906      	ldr	r1, [pc, #24]	@ (80054a8 <__assert_func+0x34>)
 8005490:	f000 f842 	bl	8005518 <fiprintf>
 8005494:	f000 f852 	bl	800553c <abort>
 8005498:	4b04      	ldr	r3, [pc, #16]	@ (80054ac <__assert_func+0x38>)
 800549a:	461c      	mov	r4, r3
 800549c:	e7f3      	b.n	8005486 <__assert_func+0x12>
 800549e:	bf00      	nop
 80054a0:	20000018 	.word	0x20000018
 80054a4:	080057bb 	.word	0x080057bb
 80054a8:	080057c8 	.word	0x080057c8
 80054ac:	080057f6 	.word	0x080057f6

080054b0 <_calloc_r>:
 80054b0:	b570      	push	{r4, r5, r6, lr}
 80054b2:	fba1 5402 	umull	r5, r4, r1, r2
 80054b6:	b934      	cbnz	r4, 80054c6 <_calloc_r+0x16>
 80054b8:	4629      	mov	r1, r5
 80054ba:	f7ff f94b 	bl	8004754 <_malloc_r>
 80054be:	4606      	mov	r6, r0
 80054c0:	b928      	cbnz	r0, 80054ce <_calloc_r+0x1e>
 80054c2:	4630      	mov	r0, r6
 80054c4:	bd70      	pop	{r4, r5, r6, pc}
 80054c6:	220c      	movs	r2, #12
 80054c8:	2600      	movs	r6, #0
 80054ca:	6002      	str	r2, [r0, #0]
 80054cc:	e7f9      	b.n	80054c2 <_calloc_r+0x12>
 80054ce:	462a      	mov	r2, r5
 80054d0:	4621      	mov	r1, r4
 80054d2:	f7fe f9e3 	bl	800389c <memset>
 80054d6:	e7f4      	b.n	80054c2 <_calloc_r+0x12>

080054d8 <__ascii_mbtowc>:
 80054d8:	b082      	sub	sp, #8
 80054da:	b901      	cbnz	r1, 80054de <__ascii_mbtowc+0x6>
 80054dc:	a901      	add	r1, sp, #4
 80054de:	b142      	cbz	r2, 80054f2 <__ascii_mbtowc+0x1a>
 80054e0:	b14b      	cbz	r3, 80054f6 <__ascii_mbtowc+0x1e>
 80054e2:	7813      	ldrb	r3, [r2, #0]
 80054e4:	600b      	str	r3, [r1, #0]
 80054e6:	7812      	ldrb	r2, [r2, #0]
 80054e8:	1e10      	subs	r0, r2, #0
 80054ea:	bf18      	it	ne
 80054ec:	2001      	movne	r0, #1
 80054ee:	b002      	add	sp, #8
 80054f0:	4770      	bx	lr
 80054f2:	4610      	mov	r0, r2
 80054f4:	e7fb      	b.n	80054ee <__ascii_mbtowc+0x16>
 80054f6:	f06f 0001 	mvn.w	r0, #1
 80054fa:	e7f8      	b.n	80054ee <__ascii_mbtowc+0x16>

080054fc <__ascii_wctomb>:
 80054fc:	4603      	mov	r3, r0
 80054fe:	4608      	mov	r0, r1
 8005500:	b141      	cbz	r1, 8005514 <__ascii_wctomb+0x18>
 8005502:	2aff      	cmp	r2, #255	@ 0xff
 8005504:	d904      	bls.n	8005510 <__ascii_wctomb+0x14>
 8005506:	228a      	movs	r2, #138	@ 0x8a
 8005508:	f04f 30ff 	mov.w	r0, #4294967295
 800550c:	601a      	str	r2, [r3, #0]
 800550e:	4770      	bx	lr
 8005510:	2001      	movs	r0, #1
 8005512:	700a      	strb	r2, [r1, #0]
 8005514:	4770      	bx	lr
	...

08005518 <fiprintf>:
 8005518:	b40e      	push	{r1, r2, r3}
 800551a:	b503      	push	{r0, r1, lr}
 800551c:	4601      	mov	r1, r0
 800551e:	ab03      	add	r3, sp, #12
 8005520:	4805      	ldr	r0, [pc, #20]	@ (8005538 <fiprintf+0x20>)
 8005522:	f853 2b04 	ldr.w	r2, [r3], #4
 8005526:	6800      	ldr	r0, [r0, #0]
 8005528:	9301      	str	r3, [sp, #4]
 800552a:	f7ff fd41 	bl	8004fb0 <_vfiprintf_r>
 800552e:	b002      	add	sp, #8
 8005530:	f85d eb04 	ldr.w	lr, [sp], #4
 8005534:	b003      	add	sp, #12
 8005536:	4770      	bx	lr
 8005538:	20000018 	.word	0x20000018

0800553c <abort>:
 800553c:	2006      	movs	r0, #6
 800553e:	b508      	push	{r3, lr}
 8005540:	f000 f82c 	bl	800559c <raise>
 8005544:	2001      	movs	r0, #1
 8005546:	f7fb fe0c 	bl	8001162 <_exit>

0800554a <_raise_r>:
 800554a:	291f      	cmp	r1, #31
 800554c:	b538      	push	{r3, r4, r5, lr}
 800554e:	4605      	mov	r5, r0
 8005550:	460c      	mov	r4, r1
 8005552:	d904      	bls.n	800555e <_raise_r+0x14>
 8005554:	2316      	movs	r3, #22
 8005556:	6003      	str	r3, [r0, #0]
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	bd38      	pop	{r3, r4, r5, pc}
 800555e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005560:	b112      	cbz	r2, 8005568 <_raise_r+0x1e>
 8005562:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005566:	b94b      	cbnz	r3, 800557c <_raise_r+0x32>
 8005568:	4628      	mov	r0, r5
 800556a:	f000 f831 	bl	80055d0 <_getpid_r>
 800556e:	4622      	mov	r2, r4
 8005570:	4601      	mov	r1, r0
 8005572:	4628      	mov	r0, r5
 8005574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005578:	f000 b818 	b.w	80055ac <_kill_r>
 800557c:	2b01      	cmp	r3, #1
 800557e:	d00a      	beq.n	8005596 <_raise_r+0x4c>
 8005580:	1c59      	adds	r1, r3, #1
 8005582:	d103      	bne.n	800558c <_raise_r+0x42>
 8005584:	2316      	movs	r3, #22
 8005586:	6003      	str	r3, [r0, #0]
 8005588:	2001      	movs	r0, #1
 800558a:	e7e7      	b.n	800555c <_raise_r+0x12>
 800558c:	2100      	movs	r1, #0
 800558e:	4620      	mov	r0, r4
 8005590:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005594:	4798      	blx	r3
 8005596:	2000      	movs	r0, #0
 8005598:	e7e0      	b.n	800555c <_raise_r+0x12>
	...

0800559c <raise>:
 800559c:	4b02      	ldr	r3, [pc, #8]	@ (80055a8 <raise+0xc>)
 800559e:	4601      	mov	r1, r0
 80055a0:	6818      	ldr	r0, [r3, #0]
 80055a2:	f7ff bfd2 	b.w	800554a <_raise_r>
 80055a6:	bf00      	nop
 80055a8:	20000018 	.word	0x20000018

080055ac <_kill_r>:
 80055ac:	b538      	push	{r3, r4, r5, lr}
 80055ae:	2300      	movs	r3, #0
 80055b0:	4d06      	ldr	r5, [pc, #24]	@ (80055cc <_kill_r+0x20>)
 80055b2:	4604      	mov	r4, r0
 80055b4:	4608      	mov	r0, r1
 80055b6:	4611      	mov	r1, r2
 80055b8:	602b      	str	r3, [r5, #0]
 80055ba:	f7fb fdc2 	bl	8001142 <_kill>
 80055be:	1c43      	adds	r3, r0, #1
 80055c0:	d102      	bne.n	80055c8 <_kill_r+0x1c>
 80055c2:	682b      	ldr	r3, [r5, #0]
 80055c4:	b103      	cbz	r3, 80055c8 <_kill_r+0x1c>
 80055c6:	6023      	str	r3, [r4, #0]
 80055c8:	bd38      	pop	{r3, r4, r5, pc}
 80055ca:	bf00      	nop
 80055cc:	200003c4 	.word	0x200003c4

080055d0 <_getpid_r>:
 80055d0:	f7fb bdb0 	b.w	8001134 <_getpid>

080055d4 <_init>:
 80055d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d6:	bf00      	nop
 80055d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055da:	bc08      	pop	{r3}
 80055dc:	469e      	mov	lr, r3
 80055de:	4770      	bx	lr

080055e0 <_fini>:
 80055e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055e2:	bf00      	nop
 80055e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055e6:	bc08      	pop	{r3}
 80055e8:	469e      	mov	lr, r3
 80055ea:	4770      	bx	lr
