$comment
	File created using the following command:
		vcd file ULA.msim.vcd -direction
$end
$date
	Wed Oct 31 14:58:42 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module SignExtent_vlg_vec_tst $end
$var reg 16 ! in [15:0] $end
$var wire 1 " out [31] $end
$var wire 1 # out [30] $end
$var wire 1 $ out [29] $end
$var wire 1 % out [28] $end
$var wire 1 & out [27] $end
$var wire 1 ' out [26] $end
$var wire 1 ( out [25] $end
$var wire 1 ) out [24] $end
$var wire 1 * out [23] $end
$var wire 1 + out [22] $end
$var wire 1 , out [21] $end
$var wire 1 - out [20] $end
$var wire 1 . out [19] $end
$var wire 1 / out [18] $end
$var wire 1 0 out [17] $end
$var wire 1 1 out [16] $end
$var wire 1 2 out [15] $end
$var wire 1 3 out [14] $end
$var wire 1 4 out [13] $end
$var wire 1 5 out [12] $end
$var wire 1 6 out [11] $end
$var wire 1 7 out [10] $end
$var wire 1 8 out [9] $end
$var wire 1 9 out [8] $end
$var wire 1 : out [7] $end
$var wire 1 ; out [6] $end
$var wire 1 < out [5] $end
$var wire 1 = out [4] $end
$var wire 1 > out [3] $end
$var wire 1 ? out [2] $end
$var wire 1 @ out [1] $end
$var wire 1 A out [0] $end
$var wire 1 B sampler $end
$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var tri1 1 F devclrn $end
$var tri1 1 G devpor $end
$var tri1 1 H devoe $end
$var wire 1 I out[31]~output_o $end
$var wire 1 J out[30]~output_o $end
$var wire 1 K out[29]~output_o $end
$var wire 1 L out[28]~output_o $end
$var wire 1 M out[27]~output_o $end
$var wire 1 N out[26]~output_o $end
$var wire 1 O out[25]~output_o $end
$var wire 1 P out[24]~output_o $end
$var wire 1 Q out[23]~output_o $end
$var wire 1 R out[22]~output_o $end
$var wire 1 S out[21]~output_o $end
$var wire 1 T out[20]~output_o $end
$var wire 1 U out[19]~output_o $end
$var wire 1 V out[18]~output_o $end
$var wire 1 W out[17]~output_o $end
$var wire 1 X out[16]~output_o $end
$var wire 1 Y out[15]~output_o $end
$var wire 1 Z out[14]~output_o $end
$var wire 1 [ out[13]~output_o $end
$var wire 1 \ out[12]~output_o $end
$var wire 1 ] out[11]~output_o $end
$var wire 1 ^ out[10]~output_o $end
$var wire 1 _ out[9]~output_o $end
$var wire 1 ` out[8]~output_o $end
$var wire 1 a out[7]~output_o $end
$var wire 1 b out[6]~output_o $end
$var wire 1 c out[5]~output_o $end
$var wire 1 d out[4]~output_o $end
$var wire 1 e out[3]~output_o $end
$var wire 1 f out[2]~output_o $end
$var wire 1 g out[1]~output_o $end
$var wire 1 h out[0]~output_o $end
$var wire 1 i in[15]~input_o $end
$var wire 1 j in[14]~input_o $end
$var wire 1 k in[13]~input_o $end
$var wire 1 l in[12]~input_o $end
$var wire 1 m in[11]~input_o $end
$var wire 1 n in[10]~input_o $end
$var wire 1 o in[9]~input_o $end
$var wire 1 p in[8]~input_o $end
$var wire 1 q in[7]~input_o $end
$var wire 1 r in[6]~input_o $end
$var wire 1 s in[5]~input_o $end
$var wire 1 t in[4]~input_o $end
$var wire 1 u in[3]~input_o $end
$var wire 1 v in[2]~input_o $end
$var wire 1 w in[1]~input_o $end
$var wire 1 x in[0]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111100100010011 !
1A
1@
0?
0>
1=
0<
0;
0:
19
08
07
16
15
14
13
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
xB
0C
1D
xE
1F
1G
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
1[
1\
1]
0^
0_
1`
0a
0b
0c
1d
0e
0f
1g
1h
0i
1j
1k
1l
1m
0n
0o
1p
0q
0r
0s
1t
0u
0v
1w
1x
$end
#1000000
