<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>VHDL和Verilog生成(VHDL and Verilog generation) &mdash; SpinalHDL_Chinese 1.0.0 文档</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/translations.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="Libraries(库)" href="../%E5%BA%93/index.html" />
    <link rel="prev" title="Analog and inout (模拟与IO口)" href="%E6%A8%A1%E6%8B%9F%E4%B8%8EIO%E5%8F%A3.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../../index.html" class="icon icon-home"> SpinalHDL_Chinese
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../%E5%85%B3%E4%BA%8ESpinalHDL/index.html">关于SpinalHDL(About SpinalHDL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BC%80%E5%A7%8B%E5%85%A5%E9%97%A8/index.html">开始入门(Getting Started)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B/index.html">数据类型(Data Types)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E7%BB%93%E6%9E%84/index.html">结构(Structuring)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E8%AF%AD%E4%B9%89/index.html">语义(Semantic)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91/index.html">时序逻辑(Sequential logic)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E8%AE%BE%E8%AE%A1%E9%94%99%E8%AF%AF/index.html">设计错误(Design Errors)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">其他语言特征(Other language features)</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="%E7%AE%80%E4%BB%8B.html">简介</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E5%B7%A5%E5%85%B7.html">工具(Utils)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E5%AD%98%E6%A0%B9.html">Stub (存根)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E6%96%AD%E8%A8%80.html">Assertions(断言)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E6%8A%A5%E5%91%8A.html">Report(报告)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E4%BD%9C%E7%94%A8%E5%9F%9F%E5%B1%9E%E6%80%A7.html">ScopeProperty(作用域属性)</a></li>
<li class="toctree-l2"><a class="reference internal" href="%E6%A8%A1%E6%8B%9F%E4%B8%8EIO%E5%8F%A3.html">Analog and inout (模拟与IO口)</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">VHDL和Verilog生成(VHDL and Verilog generation)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#spinalhdlvhdlverilog-generate-vhdl-and-verilog-from-a-spinalhdl-component">一、从一个SpinalHDL组件生成VHDL或Verilog代码(Generate VHDL and Verilog from a SpinalHDL Component)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#vhdlverilog-generated-vhdl-and-verilog">二、已生成的VHDL或Verilog(Generated VHDL and Verilog)</a></li>
<li class="toctree-l3"><a class="reference internal" href="#vhdlverilog-vhdl-and-verilog-attributes">三、VHDL与Verilog属性(VHDL and Verilog attributes)</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BA%93/index.html">Libraries(库)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E4%BB%BF%E7%9C%9F/index.html">仿真(Simulation)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81/index.html">形式验证(Formal verification)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../%E4%BE%8B%E5%AD%90/index.html">例子(Examples)</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL_Chinese</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="index.html">其他语言特征(Other language features)</a> &raquo;</li>
      <li>VHDL和Verilog生成(VHDL and Verilog generation)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/doc/其它语言特征/VHDL和Verilog生成.md.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="vhdlverilog-vhdl-and-verilog-generation">
<h1>VHDL和Verilog生成(VHDL and Verilog generation)<a class="headerlink" href="#vhdlverilog-vhdl-and-verilog-generation" title="此标题的永久链接"></a></h1>
<section id="spinalhdlvhdlverilog-generate-vhdl-and-verilog-from-a-spinalhdl-component">
<h2>一、从一个SpinalHDL组件生成VHDL或Verilog代码(Generate VHDL and Verilog from a SpinalHDL Component)<a class="headerlink" href="#spinalhdlvhdlverilog-generate-vhdl-and-verilog-from-a-spinalhdl-component" title="此标题的永久链接"></a></h2>
<p>为了从一个SpinalHDL组件生成VHDL, 用户需要在Scala的<code class="docutils literal notranslate"><span class="pre">main</span></code>函数中调用<code class="docutils literal notranslate"><span class="pre">SpinalVhdl(new</span> <span class="pre">YourComponent)</span></code>。 生成Verilog代码的声明是一致的, 只是需要将上述声明中的<code class="docutils literal notranslate"><span class="pre">SpinalVHD</span></code>转换为<code class="docutils literal notranslate"><span class="pre">SpinalVerilog</span></code>。</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>import spinal.core._

// 一个简单的组件定义.
class MyTopLevel extends Component {
  // 定义一些IO信号。
  val io = new Bundle {
    val a = in  Bool()
    val b = in  Bool()
    val c = out Bool()
  }

  // 定义一些异步逻辑
  io.c := io.a &amp; io.b
}

// 这是生成VHDL或是Verilog的主函数
object MyMain {
  def main(args: Array[String]) {
    SpinalVhdl(new MyTopLevel)
    SpinalVerilog(new MyTopLevel)
  }
}
</pre></div>
</div>
<blockquote>
<div><p><strong>重要：<code class="docutils literal notranslate"><span class="pre">SpinalVhdl</span></code>和<code class="docutils literal notranslate"><span class="pre">SpinalVerilog</span></code>可能需要创建组件类的多个实例, 因此第一个参数不是<code class="docutils literal notranslate"><span class="pre">component</span></code>引用, 而是返回新组件的函数。</strong></p>
</div></blockquote>
<blockquote>
<div><p><strong>重要：<code class="docutils literal notranslate"><span class="pre">SpinalVerilog</span></code>于2016年6月5日开始实施。在后端成功地通过了与VHDL相同的回归测试(RISCV CPU, 多核和流水线mandelbrot, UART RX/TX, 单时钟fifo, 双时钟fifo, 灰色计数器, …)。如果您对这个新的后端有任何问题, 请在Github上发表问题描述。</strong></p>
</div></blockquote>
<ol class="simple">
<li><p>Scala中的参数化配置(Parametrization from Scala)</p></li>
</ol>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">声明命名</th>
<th style="text-align: center;">类型</th>
<th style="text-align: center;">默值</th>
<th style="text-align: center;">描述</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;"><code>mode</code></td>
<td style="text-align: center;">SpinalMode</td>
<td style="text-align: center;">null</td>
<td style="text-align: center;">设置SpinalHDL的生成模式。可以设置为<code>VHDL</code>或者<code>Verilog</code>。</td>
</tr>
<tr>
<td style="text-align: center;"><code>defaultConfigForClockDomains</code></td>
<td style="text-align: center;">ClockDomainConfig</td>
<td style="text-align: center;">RisingEdgeClock <br> AsynchronousReset <br> ResetActiveHigh <br>ClockEnableActiveHigh</td>
<td style="text-align: center;">设置所有新时钟域使用的默认时钟配置</td>
</tr>
<tr>
<td style="text-align: center;"><code>onlyStdLogicVectorAtTopLevelIo</code></td>
<td style="text-align: center;">Boolean</td>
<td style="text-align: center;">false</td>
<td style="text-align: center;">改变所有顶层为<code>std_logic_vector</code></td>
</tr>
<tr>
<td style="text-align: center;"><code>defaultClockDomainFrequency</code></td>
<td style="text-align: center;">IClockDomainFrequency</td>
<td style="text-align: center;">UnknownFrequency</td>
<td style="text-align: center;">默认时钟频率</td>
</tr>
<tr>
<td style="text-align: center;"><code>targetDirectory</code></td>
<td style="text-align: center;">String</td>
<td style="text-align: center;">Currentdirectory</td>
<td style="text-align: center;">生成文件的存放目录</td>
</tr>
</tbody>
</table><p>指定上述配置的语法如下：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="nc">SpinalConfig</span><span class="p">(</span><span class="n">mode</span><span class="o">=</span><span class="nc">VHDL</span><span class="p">,</span><span class="w"> </span><span class="n">targetDirectory</span><span class="o">=</span><span class="s">&quot;temp/myDesign&quot;</span><span class="p">).</span><span class="n">generate</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">UartCtrl</span><span class="p">)</span><span class="w"></span>

<span class="c1">// 或对于Verilog可以用拓展性更好的格式</span>
<span class="nc">SpinalConfig</span><span class="p">(</span><span class="w"></span>
<span class="n">mode</span><span class="o">=</span><span class="nc">Verilog</span><span class="p">,</span><span class="w"></span>
<span class="n">targetDirectory</span><span class="o">=</span><span class="s">&quot;temp/myDesign&quot;</span><span class="w"></span>
<span class="p">).</span><span class="n">generate</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">UartCtrl</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<ol>
<li><p>利用Shell进行参数配置(Parametrization from shell)</p>
<p>用户同样可以使用命令行进行参数配置：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">def</span><span class="w"> </span><span class="nf">main</span><span class="p">(</span><span class="n">args</span><span class="p">:</span><span class="w"> </span><span class="nc">Array</span><span class="p">[</span><span class="nc">String</span><span class="p">]):</span><span class="w"> </span><span class="nc">Unit</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="nc">SpinalConfig</span><span class="p">.</span><span class="n">shell</span><span class="p">(</span><span class="n">args</span><span class="p">)(</span><span class="k">new</span><span class="w"> </span><span class="nc">UartCtrl</span><span class="p">)</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>命令行示例如下：</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Usage</span><span class="p">:</span> <span class="n">SpinalCore</span> <span class="p">[</span><span class="n">options</span><span class="p">]</span>

<span class="o">--</span><span class="n">vhdl</span>
        <span class="n">Select</span> <span class="n">the</span> <span class="n">VHDL</span> <span class="n">mode</span>
<span class="o">--</span><span class="n">verilog</span>
        <span class="n">Select</span> <span class="n">the</span> <span class="n">Verilog</span> <span class="n">mode</span>
<span class="o">-</span><span class="n">d</span> <span class="o">|</span> <span class="o">--</span><span class="n">debug</span>
        <span class="n">Enter</span> <span class="ow">in</span> <span class="n">debug</span> <span class="n">mode</span> <span class="n">directly</span>
<span class="o">-</span><span class="n">o</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span> <span class="o">|</span> <span class="o">--</span><span class="n">targetDirectory</span> <span class="o">&lt;</span><span class="n">value</span><span class="o">&gt;</span>
        <span class="n">Set</span> <span class="n">the</span> <span class="n">target</span> <span class="n">directory</span>
</pre></div>
</div>
</li>
</ol>
</section>
<section id="vhdlverilog-generated-vhdl-and-verilog">
<h2>二、已生成的VHDL或Verilog(Generated VHDL and Verilog)<a class="headerlink" href="#vhdlverilog-generated-vhdl-and-verilog" title="此标题的永久链接"></a></h2>
<p>最重要的是理解SpinalHDL的RTL描述是如何转换成Verilog/VHDL的：</p>
<ul class="simple">
<li><p>在Scala中的命名会保存在VHDL/Verilog中</p></li>
<li><p>Scala中<code class="docutils literal notranslate"><span class="pre">Component</span></code>的结构会保存在VHDL/Verilog中</p></li>
<li><p>Scala中<code class="docutils literal notranslate"><span class="pre">When</span></code>语句会映射为VHDL/Verilog中的if语句</p></li>
<li><p>Scala中<code class="docutils literal notranslate"><span class="pre">switch</span></code>语句会映射为VHDL/Verilog中的在所有标准情况下的Case语句</p></li>
</ul>
<ol>
<li><p>组织结构(Organization)</p>
<p>当用户使用VHDL生成器, 所有模块会被生成为包含三个部分的单个文件：</p>
<ul class="simple">
<li><p>包含对所有Enums定义的集合</p></li>
<li><p>包含被结构中的单元所使用的函数的集合</p></li>
<li><p>包含用户设计中所需的所有组件
当用户使用VHDL生成器, 所有模块会被生成为包含两个部分的单个文件：</p></li>
<li><p>所有使用的数字定义</p></li>
<li><p>用户设计中所需的所有模块</p></li>
</ul>
</li>
<li><p>组合逻辑(Combinational logic)</p>
<p>Scala：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">TopLevel</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">cond</span><span class="w">           </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w">  </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">value</span><span class="w">          </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w">  </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">withoutProcess</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">withProcess</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="n">withoutProcess</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">value</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="n">withProcess</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">0</span><span class="w"></span>
<span class="w">    </span><span class="n">when</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">cond</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="n">switch</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">value</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">            </span><span class="n">is</span><span class="p">(</span><span class="nc">U</span><span class="s">&quot;0000&quot;</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">                </span><span class="n">io</span><span class="p">.</span><span class="n">withProcess</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">8</span><span class="w"></span>
<span class="w">            </span><span class="p">}</span><span class="w"></span>
<span class="w">            </span><span class="n">is</span><span class="p">(</span><span class="nc">U</span><span class="s">&quot;0001&quot;</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">                </span><span class="n">io</span><span class="p">.</span><span class="n">withProcess</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">9</span><span class="w"></span>
<span class="w">            </span><span class="p">}</span><span class="w"></span>
<span class="w">            </span><span class="n">default</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">                </span><span class="n">io</span><span class="p">.</span><span class="n">withProcess</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">value</span><span class="o">+</span><span class="mi">1</span><span class="w"></span>
<span class="w">            </span><span class="p">}</span><span class="w"></span>
<span class="w">        </span><span class="p">}</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>VHDL：</p>
<div class="highlight-Vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">entity</span><span class="w"> </span><span class="nc">TopLevel</span><span class="w"> </span><span class="k">is</span><span class="w"></span>
<span class="w">    </span><span class="k">port</span><span class="p">(</span><span class="w"></span>
<span class="w">        </span><span class="n">io_cond</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"></span>
<span class="w">        </span><span class="n">io_value</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="n">io_withoutProcess</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="n">io_withProcess</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="p">);</span><span class="w"></span>
<span class="k">end</span><span class="w"> </span><span class="nc">TopLevel</span><span class="p">;</span><span class="w"></span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">arch</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">TopLevel</span><span class="w"> </span><span class="k">is</span><span class="w"></span>
<span class="k">begin</span><span class="w"></span>
<span class="w">    </span><span class="n">io_withoutProcess</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">io_value</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">io_cond</span><span class="p">,</span><span class="n">io_value</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="k">begin</span><span class="w"></span>
<span class="w">    </span><span class="n">io_withProcess</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">);</span><span class="w"></span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">io_cond</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w"></span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="n">io_value</span><span class="w"> </span><span class="k">is</span><span class="w"></span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">)</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"></span>
<span class="w">                </span><span class="n">io_withProcess</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;1000&quot;</span><span class="p">);</span><span class="w"></span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0001&quot;</span><span class="p">)</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"></span>
<span class="w">                </span><span class="n">io_withProcess</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;1001&quot;</span><span class="p">);</span><span class="w"></span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"></span>
<span class="w">                </span><span class="n">io_withProcess</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">io_value</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0001&quot;</span><span class="p">));</span><span class="w"></span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span><span class="w"></span>
<span class="k">end</span><span class="w"> </span><span class="nc">arch</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
</li>
<li><p>时序逻辑</p>
<p>Scala：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">TopLevel</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">cond</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">value</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">UInt</span><span class="w"> </span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">resultA</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="w">        </span><span class="kd">val</span><span class="w"> </span><span class="n">resultB</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>

<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">regWithReset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">))</span><span class="w"> </span><span class="n">init</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">regWithoutReset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bits</span><span class="p">))</span><span class="w"></span>

<span class="w">    </span><span class="n">regWithReset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">value</span><span class="w"></span>
<span class="w">    </span><span class="n">regWithoutReset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">0</span><span class="w"></span>
<span class="w">    </span><span class="n">when</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">cond</span><span class="p">)</span><span class="w"> </span><span class="p">{</span><span class="w"></span>
<span class="w">        </span><span class="n">regWithoutReset</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">value</span><span class="w"></span>
<span class="w">    </span><span class="p">}</span><span class="w"></span>

<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="n">resultA</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">regWithReset</span><span class="w"></span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="n">resultB</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">regWithoutReset</span><span class="w"></span>
<span class="p">}</span><span class="w"></span>
</pre></div>
</div>
<p>VHDL：</p>
<div class="highlight-Vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">entity</span><span class="w"> </span><span class="nc">TopLevel</span><span class="w"> </span><span class="k">is</span><span class="w"></span>
<span class="w">    </span><span class="k">port</span><span class="p">(</span><span class="w"></span>
<span class="w">        </span><span class="n">io_cond</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"></span>
<span class="w">        </span><span class="n">io_value</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="n">io_resultA</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="n">io_resultB</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="n">clk</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"></span>
<span class="w">        </span><span class="n">reset</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"></span>
<span class="w">    </span><span class="p">);</span><span class="w"></span>
<span class="k">end</span><span class="w"> </span><span class="nc">TopLevel</span><span class="p">;</span><span class="w"></span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">arch</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">TopLevel</span><span class="w"> </span><span class="k">is</span><span class="w"></span>

<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">regWithReset</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">regWithoutReset</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="k">begin</span><span class="w"></span>
<span class="w">    </span><span class="n">io_resultA</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">regWithReset</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="n">io_resultB</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">regWithoutReset</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="n">reset</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="k">begin</span><span class="w"></span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">reset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w"></span>
<span class="w">        </span><span class="n">regWithReset</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">);</span><span class="w"></span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span><span class="w"></span>
<span class="w">        </span><span class="n">regWithReset</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">io_value</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span><span class="w"></span>

<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"></span>
<span class="w">    </span><span class="k">begin</span><span class="w"></span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span><span class="w"></span>
<span class="w">        </span><span class="n">regWithoutReset</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">pkg_unsigned</span><span class="p">(</span><span class="s">&quot;0000&quot;</span><span class="p">);</span><span class="w"></span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">io_cond</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w"></span>
<span class="w">            </span><span class="n">regWithoutReset</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">io_value</span><span class="p">;</span><span class="w"></span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span><span class="w"></span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span><span class="w"></span>
<span class="k">end</span><span class="w"> </span><span class="nc">arch</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
</li>
</ol>
</section>
<section id="vhdlverilog-vhdl-and-verilog-attributes">
<h2>三、VHDL与Verilog属性(VHDL and Verilog attributes)<a class="headerlink" href="#vhdlverilog-vhdl-and-verilog-attributes" title="此标题的永久链接"></a></h2>
<p>在某些情况下, 对设计中的某些信号设置一些属性来修正他们最终的综合结果是很有用的。</p>
<p>为了实现上述效果, 用户可以对设计中的信号或者存储调用如下函数：</p>
<table border="1" class="docutils">
<thead>
<tr>
<th style="text-align: center;">句式</th>
<th style="text-align: center;">描述</th>
</tr>
</thead>
<tbody>
<tr>
<td style="text-align: center;"><code>addAttribute(name)</code></td>
<td style="text-align: center;">添加一个Boolean属性并对给定的<code>name</code>设定为true</td>
</tr>
<tr>
<td style="text-align: center;"><code>addAttribute(name, value)</code></td>
<td style="text-align: center;">添加一个String属性并对给定的<code>name</code>集合设置为<code>value</code></td>
</tr>
</tbody>
</table><p>例子：</p>
<div class="highlight-Scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">pcPlus4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">pc</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">4</span><span class="w"></span>
<span class="n">pcPlus4</span><span class="p">.</span><span class="n">addAttribute</span><span class="p">(</span><span class="s">&quot;keep&quot;</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<p>生成的VHDL解释：</p>
<div class="highlight-Vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">attribute</span><span class="w"> </span><span class="n">keep</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">boolean</span><span class="p">;</span><span class="w"></span>
<span class="k">signal</span><span class="w"> </span><span class="n">pcPlus4</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w"></span>
<span class="k">attribute</span><span class="w"> </span><span class="n">keep</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="n">pcPlus4</span><span class="o">:</span><span class="w"> </span><span class="k">signal</span><span class="w"> </span><span class="k">is</span><span class="w"> </span><span class="n">true</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
<p>生成的Verilog解释：</p>
<div class="highlight-Verilog notranslate"><div class="highlight"><pre><span></span><span class="p">(</span><span class="o">*</span><span class="w"> </span><span class="n">keep</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pcPlus4</span><span class="p">;</span><span class="w"></span>
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="%E6%A8%A1%E6%8B%9F%E4%B8%8EIO%E5%8F%A3.html" class="btn btn-neutral float-left" title="Analog and inout (模拟与IO口)" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="../%E5%BA%93/index.html" class="btn btn-neutral float-right" title="Libraries(库)" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2022, THU-CGRA.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>