load Bus4.hdl,
output-file Bus4.out,
compare-to Bus4.cmp,
output-list input%B4.1.4 output%B3.4.3;

set input 0,
eval,
output;

set input 1,
eval,
output;
