DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "OBC"
unitName "pkg_scala2hdl"
)
(DmPackageRef
library "OBC"
unitName "all"
itemName ""
)
(DmPackageRef
library "OBC"
unitName "pkg_enum"
)
]
instances [
(Instance
name "SPI1_Master"
duLibraryName "SPI"
duName "spiFifo"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "fifoDepth"
type "positive"
value "8"
e "Max nbr of sequential transfers"
)
(GiElement
name "spiClockPeriod"
type "positive"
value "1"
e "SPI clock divider"
)
(GiElement
name "spiFramePeriod"
type "positive"
value "1"
e "SPI Inter Frame Gap"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 151,0
)
(Instance
name "U_0"
duLibraryName "OBC"
duName "SPI_SlaveSelect"
elements [
]
mwi 0
uid 237,0
)
(Instance
name "U_1"
duLibraryName "OBC_test"
duName "OBC_SPI_TB"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
mwi 0
uid 391,0
)
(Instance
name "U_2"
duLibraryName "OBC"
duName "Murax"
elements [
]
mwi 0
uid 986,0
)
]
libraryRefs [
"ieee"
"OBC"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds\\@o@b@c_@s@p@i_test\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds\\@o@b@c_@s@p@i_test\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds\\@o@b@c_@s@p@i_test"
)
(vvPair
variable "d_logical"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds\\OBC_SPI_test"
)
(vvPair
variable "date"
value "21.07.2020"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "entity_name"
value "OBC_SPI_test"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "student"
)
(vvPair
variable "graphical_source_date"
value "21.07.2020"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "graphical_source_time"
value "16:32:01"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "DESKTOP-3I0F3HP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "OBC_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/OBC_test"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "OBC_SPI_test"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds\\@o@b@c_@s@p@i_test\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\OBC\\Prefs\\..\\OBC_test\\hds\\OBC_SPI_test\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:32:01"
)
(vvPair
variable "unit"
value "OBC_SPI_test"
)
(vvPair
variable "user"
value "student"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2020"
)
(vvPair
variable "yy"
value "20"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,70000,82000,71000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,70000,75000,71000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,66000,86000,67000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,66000,85200,67000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,68000,82000,69000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,68000,75200,69000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,68000,65000,69000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,68000,63300,69000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,67000,102000,71000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,67200,91600,68200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,66000,102000,67000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "86200,66000,87800,67000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,66000,82000,68000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "68000,66500,75000,67500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,69000,65000,70000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,69000,63300,70000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,70000,65000,71000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,70000,63900,71000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,69000,82000,70000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,69000,76900,70000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "61000,66000,102000,71000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 151,0
optionalChildren [
*13 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,20625,39750,21375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "36000,20400,38000,21400"
st "sClk"
ju 2
blo "38000,21200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClk"
t "std_ulogic"
o 11
)
)
)
*14 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,36625,22000,37375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "23000,36400,25200,37400"
st "clock"
blo "23000,37200"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
)
)
)
*15 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,38625,22000,39375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "23000,38400,25100,39400"
st "reset"
blo "23000,39200"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 5
)
)
)
*16 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,28625,22000,29375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "23000,28400,27800,29400"
st "slaveEmpty"
blo "23000,29200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 7
)
)
)
*17 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,22625,22000,23375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "23000,22400,27500,23400"
st "masterFull"
blo "23000,23200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
)
)
)
*18 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,30625,22000,31375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "23000,30400,26200,31400"
st "slaveRd"
blo "23000,31200"
)
)
thePort (LogicalPort
decl (Decl
n "slaveRd"
t "std_ulogic"
o 1
)
)
)
*19 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,24625,22000,25375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "23000,24400,26900,25400"
st "masterWr"
blo "23000,25200"
)
)
thePort (LogicalPort
decl (Decl
n "masterWr"
t "std_ulogic"
o 10
)
)
)
*20 (CptPort
uid 189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 190,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,26625,22000,27375"
)
tg (CPTG
uid 191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "23000,26400,26800,27400"
st "slaveData"
blo "23000,27200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 2
)
)
)
*21 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,20625,22000,21375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "23000,20400,27800,21400"
st "masterData"
blo "23000,21200"
)
)
thePort (LogicalPort
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
)
)
)
*22 (CptPort
uid 197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,22625,39750,23375"
)
tg (CPTG
uid 199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 200,0
va (VaSet
)
xt "35600,22400,38000,23400"
st "MOSI"
ju 2
blo "38000,23200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MOSI"
t "std_ulogic"
o 6
)
)
)
*23 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,24625,39750,25375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "35600,24400,38000,25400"
st "MISO"
ju 2
blo "38000,25200"
)
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_ulogic"
o 4
)
)
)
*24 (CptPort
uid 205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 206,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,32625,22000,33375"
)
tg (CPTG
uid 207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 208,0
va (VaSet
)
xt "23000,32400,27900,33400"
st "endTransfer"
blo "23000,33200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "endTransfer"
t "std_logic"
o 12
)
)
)
*25 (CptPort
uid 209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,29625,39750,30375"
)
tg (CPTG
uid 211,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 212,0
va (VaSet
)
xt "35800,29500,38000,30500"
st "SS_n"
ju 2
blo "38000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SS_n"
t "std_ulogic"
o 13
)
)
)
]
shape (Rectangle
uid 152,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,19000,39000,41000"
)
oxt "39000,8000,56000,30000"
ttg (MlTextGroup
uid 153,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 154,0
va (VaSet
font "Verdana,9,1"
)
xt "30600,36800,33000,38000"
st "SPI"
blo "30600,37800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 155,0
va (VaSet
font "Verdana,9,1"
)
xt "30600,38000,34600,39200"
st "spiFifo"
blo "30600,39000"
tm "CptNameMgr"
)
*28 (Text
uid 156,0
va (VaSet
font "Verdana,9,1"
)
xt "30600,39200,38200,40400"
st "SPI1_Master"
blo "30600,40200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 157,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 158,0
text (MLText
uid 159,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,60500,19000"
st "dataBitNb      = 8      ( positive   )                                   
fifoDepth      = 8      ( positive   ) --Max nbr of sequential transfers 
spiClockPeriod = 1      ( positive   ) --SPI clock divider               
spiFramePeriod = 1      ( positive   ) --SPI Inter Frame Gap             
cPol           = '0'    ( std_ulogic )                                   
cPha           = '0'    ( std_ulogic )                                   "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "fifoDepth"
type "positive"
value "8"
e "Max nbr of sequential transfers"
)
(GiElement
name "spiClockPeriod"
type "positive"
value "1"
e "SPI clock divider"
)
(GiElement
name "spiFramePeriod"
type "positive"
value "1"
e "SPI Inter Frame Gap"
)
(GiElement
name "cPol"
type "std_ulogic"
value "'0'"
)
(GiElement
name "cPha"
type "std_ulogic"
value "'0'"
)
]
)
viewicon (ZoomableIcon
uid 160,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,39250,23750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*29 (SaComponent
uid 237,0
optionalChildren [
*30 (CptPort
uid 247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,29625,53000,30375"
)
tg (CPTG
uid 249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 250,0
va (VaSet
)
xt "54000,29500,56200,30500"
st "SS_n"
blo "54000,30300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SS_n"
t "std_ulogic"
o 1
)
)
)
*31 (CptPort
uid 251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,29625,66750,30375"
)
tg (CPTG
uid 253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "62400,29500,65000,30500"
st "SS1_n"
ju 2
blo "65000,30300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SS1_n"
t "std_ulogic"
o 2
)
)
)
*32 (CptPort
uid 255,0
ps "OnEdgeStrategy"
shape (Triangle
uid 256,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,31625,66750,32375"
)
tg (CPTG
uid 257,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 258,0
va (VaSet
)
xt "62400,31500,65000,32500"
st "SS2_n"
ju 2
blo "65000,32300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SS2_n"
t "std_ulogic"
o 3
)
)
)
*33 (CptPort
uid 259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,33625,66750,34375"
)
tg (CPTG
uid 261,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 262,0
va (VaSet
)
xt "62400,33500,65000,34500"
st "SS3_n"
ju 2
blo "65000,34300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "SS3_n"
t "std_ulogic"
o 4
)
)
)
*34 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,31625,53000,32375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "54000,31500,58800,32500"
st "SlaveSelect"
blo "54000,32300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SlaveSelect"
t "unsigned"
b "(1 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 238,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,29000,66000,35000"
)
oxt "15000,9000,28000,15000"
ttg (MlTextGroup
uid 239,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 240,0
va (VaSet
font "Arial,8,1"
)
xt "53200,26000,55400,27000"
st "OBC"
blo "53200,26800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 241,0
va (VaSet
font "Arial,8,1"
)
xt "53200,27000,59800,28000"
st "SPI_SlaveSelect"
blo "53200,27800"
tm "CptNameMgr"
)
*37 (Text
uid 242,0
va (VaSet
font "Arial,8,1"
)
xt "53200,28000,55000,29000"
st "U_0"
blo "53200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 243,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 244,0
text (MLText
uid 245,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,35200,53000,35200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 246,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,33250,54750,34750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*38 (Net
uid 357,0
lang 11
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
declText (MLText
uid 358,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,22000,-14500,22800"
st "SIGNAL clock       : std_logic"
)
)
*39 (Net
uid 359,0
decl (Decl
n "SPI1_SS_n"
t "std_ulogic"
o 2
suid 2,0
)
declText (MLText
uid 360,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,18000,-14000,18800"
st "SIGNAL SPI1_SS_n   : std_ulogic"
)
)
*40 (Net
uid 371,0
lang 11
decl (Decl
n "reset"
t "std_logic"
o 8
suid 8,0
)
declText (MLText
uid 372,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,26000,-14500,26800"
st "SIGNAL reset       : std_logic"
)
)
*41 (Blk
uid 391,0
shape (Rectangle
uid 392,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "1000,49000,73000,56000"
)
ttg (MlTextGroup
uid 393,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 394,0
va (VaSet
font "Arial,8,1"
)
xt "7000,57500,11000,58500"
st "OBC_test"
blo "7000,58300"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 395,0
va (VaSet
font "Arial,8,1"
)
xt "7000,58500,12700,59500"
st "OBC_SPI_TB"
blo "7000,59300"
tm "BlkNameMgr"
)
*44 (Text
uid 396,0
va (VaSet
font "Arial,8,1"
)
xt "7000,59500,8800,60500"
st "U_1"
blo "7000,60300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 397,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 398,0
text (MLText
uid 399,0
va (VaSet
font "Courier New,8,0"
)
xt "14000,62500,31000,63300"
st "dataBitNb = 8    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
]
)
viewicon (ZoomableIcon
uid 400,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "1250,54250,2750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*45 (Net
uid 538,0
decl (Decl
n "MOSI"
t "std_ulogic"
o 16
suid 22,0
)
declText (MLText
uid 539,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,17200,-14000,18000"
st "SIGNAL MOSI        : std_ulogic"
)
)
*46 (Net
uid 544,0
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 23,0
)
declText (MLText
uid 545,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,23600,1000,24400"
st "SIGNAL masterData  : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*47 (Net
uid 552,0
decl (Decl
n "masterFull"
t "std_ulogic"
o 11
suid 24,0
)
declText (MLText
uid 553,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,24400,-14000,25200"
st "SIGNAL masterFull  : std_ulogic"
)
)
*48 (Net
uid 560,0
decl (Decl
n "masterWr"
t "std_ulogic"
o 12
suid 25,0
)
declText (MLText
uid 561,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,25200,-14000,26000"
st "SIGNAL masterWr    : std_ulogic"
)
)
*49 (Net
uid 568,0
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 13
suid 26,0
)
declText (MLText
uid 569,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,27600,1000,28400"
st "SIGNAL slaveData   : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*50 (Net
uid 576,0
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 14
suid 27,0
)
declText (MLText
uid 577,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,28400,-14000,29200"
st "SIGNAL slaveEmpty  : std_ulogic"
)
)
*51 (Net
uid 584,0
decl (Decl
n "slaveRd"
t "std_ulogic"
o 15
suid 28,0
)
declText (MLText
uid 585,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,29200,-14000,30000"
st "SIGNAL slaveRd     : std_ulogic"
)
)
*52 (Net
uid 592,0
decl (Decl
n "endTransfer"
t "std_logic"
o 16
suid 29,0
)
declText (MLText
uid 593,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,22800,-14500,23600"
st "SIGNAL endTransfer : std_logic"
)
)
*53 (Net
uid 608,0
decl (Decl
n "sClk"
t "std_ulogic"
o 13
suid 31,0
)
declText (MLText
uid 609,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,26800,-14000,27600"
st "SIGNAL sClk        : std_ulogic"
)
)
*54 (Net
uid 624,0
lang 11
decl (Decl
n "SS2_n"
t "std_ulogic"
o 15
suid 33,0
)
declText (MLText
uid 625,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,19600,-14000,20400"
st "SIGNAL SS2_n       : std_ulogic"
)
)
*55 (Net
uid 632,0
lang 11
decl (Decl
n "SS1_n"
t "std_ulogic"
o 16
suid 34,0
)
declText (MLText
uid 633,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,18800,-14000,19600"
st "SIGNAL SS1_n       : std_ulogic"
)
)
*56 (Net
uid 640,0
lang 11
decl (Decl
n "SS3_n"
t "std_ulogic"
o 16
suid 35,0
)
declText (MLText
uid 641,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,20400,-14000,21200"
st "SIGNAL SS3_n       : std_ulogic"
)
)
*57 (Net
uid 725,0
lang 11
decl (Decl
n "SlaveSelect"
t "unsigned"
b "(1 DOWNTO 0)"
o 16
suid 36,0
)
declText (MLText
uid 726,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,21200,-8500,22000"
st "SIGNAL SlaveSelect : unsigned(1 DOWNTO 0)"
)
)
*58 (SaComponent
uid 986,0
optionalChildren [
*59 (CptPort
uid 942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,15625,73000,16375"
)
tg (CPTG
uid 944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 945,0
va (VaSet
)
xt "74000,15500,79800,16500"
st "io_asyncReset"
blo "74000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "io_asyncReset"
t "std_logic"
o 1
)
)
)
*60 (CptPort
uid 946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,16625,73000,17375"
)
tg (CPTG
uid 948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 949,0
va (VaSet
)
xt "74000,16500,78700,17500"
st "io_mainClk"
blo "74000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "io_mainClk"
t "std_logic"
o 2
)
)
)
*61 (CptPort
uid 950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,17625,73000,18375"
)
tg (CPTG
uid 952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 953,0
va (VaSet
)
xt "74000,17500,78700,18500"
st "io_jtag_tms"
blo "74000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "io_jtag_tms"
t "std_logic"
o 3
)
)
)
*62 (CptPort
uid 954,0
ps "OnEdgeStrategy"
shape (Triangle
uid 955,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,18625,73000,19375"
)
tg (CPTG
uid 956,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 957,0
va (VaSet
)
xt "74000,18500,78200,19500"
st "io_jtag_tdi"
blo "74000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "io_jtag_tdi"
t "std_logic"
o 4
)
)
)
*63 (CptPort
uid 958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 959,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,15625,96750,16375"
)
tg (CPTG
uid 960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 961,0
va (VaSet
)
xt "90600,15500,95000,16500"
st "io_jtag_tdo"
ju 2
blo "95000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "io_jtag_tdo"
t "std_logic"
o 5
)
)
)
*64 (CptPort
uid 962,0
ps "OnEdgeStrategy"
shape (Triangle
uid 963,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,19625,73000,20375"
)
tg (CPTG
uid 964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 965,0
va (VaSet
)
xt "74000,19500,78400,20500"
st "io_jtag_tck"
blo "74000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "io_jtag_tck"
t "std_logic"
o 6
)
)
)
*65 (CptPort
uid 966,0
ps "OnEdgeStrategy"
shape (Triangle
uid 967,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,20625,73000,21375"
)
tg (CPTG
uid 968,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 969,0
va (VaSet
)
xt "74000,20500,82600,21500"
st "io_gpioA_read : (31:0)"
blo "74000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "io_gpioA_read"
t "std_logic_vector"
b "(31 downto 0)"
o 7
)
)
)
*66 (CptPort
uid 970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,16625,96750,17375"
)
tg (CPTG
uid 972,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 973,0
va (VaSet
)
xt "86200,16500,95000,17500"
st "io_gpioA_write : (31:0)"
ju 2
blo "95000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "io_gpioA_write"
t "std_logic_vector"
b "(31 downto 0)"
o 8
)
)
)
*67 (CptPort
uid 974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,17625,96750,18375"
)
tg (CPTG
uid 976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 977,0
va (VaSet
)
xt "83900,17500,95000,18500"
st "io_gpioA_writeEnable : (31:0)"
ju 2
blo "95000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "io_gpioA_writeEnable"
t "std_logic_vector"
b "(31 downto 0)"
o 9
)
)
)
*68 (CptPort
uid 978,0
ps "OnEdgeStrategy"
shape (Triangle
uid 979,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,18625,96750,19375"
)
tg (CPTG
uid 980,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 981,0
va (VaSet
)
xt "90500,18500,95000,19500"
st "io_uart_txd"
ju 2
blo "95000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "io_uart_txd"
t "std_logic"
o 10
)
)
)
*69 (CptPort
uid 982,0
ps "OnEdgeStrategy"
shape (Triangle
uid 983,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72250,21625,73000,22375"
)
tg (CPTG
uid 984,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 985,0
va (VaSet
)
xt "74000,21500,78600,22500"
st "io_uart_rxd"
blo "74000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "io_uart_rxd"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 987,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "73000,15000,96000,23000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 988,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 989,0
va (VaSet
font "Arial,8,1"
)
xt "83150,23000,85350,24000"
st "OBC"
blo "83150,23800"
tm "BdLibraryNameMgr"
)
*71 (Text
uid 990,0
va (VaSet
font "Arial,8,1"
)
xt "83150,24000,85850,25000"
st "Murax"
blo "83150,24800"
tm "CptNameMgr"
)
*72 (Text
uid 991,0
va (VaSet
font "Arial,8,1"
)
xt "83150,25000,84950,26000"
st "U_2"
blo "83150,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 992,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 993,0
text (MLText
uid 994,0
va (VaSet
font "Courier New,8,0"
)
xt "84500,15000,84500,15000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 995,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "73250,21250,74750,22750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*73 (Wire
uid 289,0
shape (OrthoPolyLine
uid 290,0
va (VaSet
vasetType 3
)
xt "15000,37000,21250,49000"
pts [
"15000,49000"
"15000,37000"
"21250,37000"
]
)
start &41
end &14
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
ro 270
va (VaSet
)
xt "14000,46000,15000,48200"
st "clock"
blo "14800,48200"
tm "WireNameMgr"
)
)
on &38
)
*74 (Wire
uid 295,0
shape (OrthoPolyLine
uid 296,0
va (VaSet
vasetType 3
)
xt "17000,39000,21250,49000"
pts [
"17000,49000"
"17000,39000"
"21250,39000"
]
)
start &41
end &15
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 300,0
ro 270
va (VaSet
)
xt "16000,46000,17000,48100"
st "reset"
blo "16800,48100"
tm "WireNameMgr"
)
)
on &40
)
*75 (Wire
uid 305,0
shape (OrthoPolyLine
uid 306,0
va (VaSet
vasetType 3
)
xt "39750,30000,52250,30000"
pts [
"39750,30000"
"52250,30000"
]
)
start &25
end &30
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 308,0
va (VaSet
)
xt "47000,29000,51200,30000"
st "SPI1_SS_n"
blo "47000,29800"
tm "WireNameMgr"
)
)
on &39
)
*76 (Wire
uid 540,0
shape (OrthoPolyLine
uid 541,0
va (VaSet
vasetType 3
)
xt "39750,23000,44000,25000"
pts [
"39750,23000"
"44000,23000"
"44000,25000"
"39750,25000"
]
)
start &22
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 543,0
va (VaSet
)
xt "41750,22000,44150,23000"
st "MOSI"
blo "41750,22800"
tm "WireNameMgr"
)
)
on &45
)
*77 (Wire
uid 546,0
shape (OrthoPolyLine
uid 547,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,21000,21250,49000"
pts [
"21250,21000"
"3000,21000"
"3000,49000"
]
)
start &21
end &41
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 551,0
va (VaSet
)
xt "15250,20000,20050,21000"
st "masterData"
blo "15250,20800"
tm "WireNameMgr"
)
)
on &46
)
*78 (Wire
uid 554,0
shape (OrthoPolyLine
uid 555,0
va (VaSet
vasetType 3
)
xt "5000,23000,21250,49000"
pts [
"21250,23000"
"5000,23000"
"5000,49000"
]
)
start &17
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "15250,22000,19750,23000"
st "masterFull"
blo "15250,22800"
tm "WireNameMgr"
)
)
on &47
)
*79 (Wire
uid 562,0
shape (OrthoPolyLine
uid 563,0
va (VaSet
vasetType 3
)
xt "7000,25000,21250,49000"
pts [
"21250,25000"
"7000,25000"
"7000,49000"
]
)
start &19
end &41
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 567,0
va (VaSet
)
xt "16250,24000,20150,25000"
st "masterWr"
blo "16250,24800"
tm "WireNameMgr"
)
)
on &48
)
*80 (Wire
uid 570,0
shape (OrthoPolyLine
uid 571,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "9000,27000,21250,49000"
pts [
"21250,27000"
"9000,27000"
"9000,49000"
]
)
start &20
end &41
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 575,0
va (VaSet
)
xt "16250,26000,20050,27000"
st "slaveData"
blo "16250,26800"
tm "WireNameMgr"
)
)
on &49
)
*81 (Wire
uid 578,0
shape (OrthoPolyLine
uid 579,0
va (VaSet
vasetType 3
)
xt "11000,29000,21250,49000"
pts [
"21250,29000"
"11000,29000"
"11000,49000"
]
)
start &16
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 583,0
va (VaSet
)
xt "15250,28000,20050,29000"
st "slaveEmpty"
blo "15250,28800"
tm "WireNameMgr"
)
)
on &50
)
*82 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
)
xt "12000,31000,21250,49000"
pts [
"21250,31000"
"12000,31000"
"12000,49000"
]
)
start &18
end &41
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 591,0
va (VaSet
)
xt "17250,30000,20450,31000"
st "slaveRd"
blo "17250,30800"
tm "WireNameMgr"
)
)
on &51
)
*83 (Wire
uid 594,0
shape (OrthoPolyLine
uid 595,0
va (VaSet
vasetType 3
)
xt "13000,33000,21250,49000"
pts [
"21250,33000"
"13000,33000"
"13000,49000"
]
)
start &24
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "15250,32000,20150,33000"
st "endTransfer"
blo "15250,32800"
tm "WireNameMgr"
)
)
on &52
)
*84 (Wire
uid 610,0
shape (OrthoPolyLine
uid 611,0
va (VaSet
vasetType 3
)
xt "39750,21000,49000,49000"
pts [
"39750,21000"
"49000,21000"
"49000,49000"
]
)
start &13
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 615,0
va (VaSet
)
xt "41750,20000,43750,21000"
st "sClk"
blo "41750,20800"
tm "WireNameMgr"
)
)
on &53
)
*85 (Wire
uid 626,0
shape (OrthoPolyLine
uid 627,0
va (VaSet
vasetType 3
)
xt "66750,32000,69000,49000"
pts [
"66750,32000"
"69000,32000"
"69000,49000"
]
)
start &32
end &41
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 631,0
va (VaSet
)
xt "68750,31000,71350,32000"
st "SS2_n"
blo "68750,31800"
tm "WireNameMgr"
)
)
on &54
)
*86 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
)
xt "66750,30000,71000,49000"
pts [
"66750,30000"
"71000,30000"
"71000,49000"
]
)
start &31
end &41
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 639,0
va (VaSet
)
xt "68750,29000,71350,30000"
st "SS1_n"
blo "68750,29800"
tm "WireNameMgr"
)
)
on &55
)
*87 (Wire
uid 642,0
shape (OrthoPolyLine
uid 643,0
va (VaSet
vasetType 3
)
xt "66750,34000,68000,49000"
pts [
"66750,34000"
"68000,34000"
"68000,49000"
]
)
start &33
end &41
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 647,0
va (VaSet
)
xt "68750,33000,71350,34000"
st "SS3_n"
blo "68750,33800"
tm "WireNameMgr"
)
)
on &56
)
*88 (Wire
uid 727,0
shape (OrthoPolyLine
uid 728,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,32000,52250,49000"
pts [
"52250,32000"
"43000,32000"
"43000,49000"
]
)
start &34
end &41
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 732,0
va (VaSet
)
xt "44000,31000,48800,32000"
st "SlaveSelect"
blo "44000,31800"
tm "WireNameMgr"
)
)
on &57
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *89 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-33000,1000,-27600,2000"
st "Package List"
blo "-33000,1800"
)
*91 (MLText
uid 43,0
va (VaSet
)
xt "-33000,2000,-22100,10000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
LIBRARY OBC;
USE OBC.pkg_scala2hdl.all;
USE OBC.all;
USE OBC.pkg_enum.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*93 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*94 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*95 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*96 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*97 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*98 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,950"
viewArea "-17500,10700,101010,66560"
cachedDiagramExtent "-33000,0,102000,71000"
hasePageBreakOrigin 1
pageBreakOrigin "-68000,0"
lastUid 995,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*110 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*112 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*113 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*115 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*117 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*119 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
lang 2
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,12400,-27600,13400"
st "Declarations"
blo "-33000,13200"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,13400,-30300,14400"
st "Ports:"
blo "-33000,14200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,14400,-29200,15400"
st "Pre User:"
blo "-33000,15200"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,15400,-12500,16200"
st "constant dataBitNb : positive :=8;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,16200,-25900,17200"
st "Diagram Signals:"
blo "-33000,17000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-33000,12400,-28300,13400"
st "Post User:"
blo "-33000,13200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-33000,12400,-33000,12400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
usingSuid 1
emptyRow *120 (LEmptyRow
)
uid 54,0
optionalChildren [
*121 (RefLabelRowHdr
)
*122 (TitleRowHdr
)
*123 (FilterRowHdr
)
*124 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*125 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*126 (GroupColHdr
tm "GroupColHdrMgr"
)
*127 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*128 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*129 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*130 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*131 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*132 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*133 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "clock"
t "std_logic"
o 1
suid 1,0
)
)
uid 401,0
)
*134 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPI1_SS_n"
t "std_ulogic"
o 2
suid 2,0
)
)
uid 403,0
)
*135 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "reset"
t "std_logic"
o 8
suid 8,0
)
)
uid 415,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MOSI"
t "std_ulogic"
o 16
suid 22,0
)
)
uid 648,0
)
*137 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 10
suid 23,0
)
)
uid 650,0
)
*138 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterFull"
t "std_ulogic"
o 11
suid 24,0
)
)
uid 652,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "masterWr"
t "std_ulogic"
o 12
suid 25,0
)
)
uid 654,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 13
suid 26,0
)
)
uid 656,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 14
suid 27,0
)
)
uid 658,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slaveRd"
t "std_ulogic"
o 15
suid 28,0
)
)
uid 660,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "endTransfer"
t "std_logic"
o 16
suid 29,0
)
)
uid 662,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClk"
t "std_ulogic"
o 13
suid 31,0
)
)
uid 666,0
)
*145 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SS2_n"
t "std_ulogic"
o 15
suid 33,0
)
)
uid 668,0
)
*146 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SS1_n"
t "std_ulogic"
o 16
suid 34,0
)
)
uid 670,0
)
*147 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SS3_n"
t "std_ulogic"
o 16
suid 35,0
)
)
uid 672,0
)
*148 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "SlaveSelect"
t "unsigned"
b "(1 DOWNTO 0)"
o 16
suid 36,0
)
)
uid 733,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*149 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *150 (MRCItem
litem &120
pos 16
dimension 20
)
uid 69,0
optionalChildren [
*151 (MRCItem
litem &121
pos 0
dimension 20
uid 70,0
)
*152 (MRCItem
litem &122
pos 1
dimension 23
uid 71,0
)
*153 (MRCItem
litem &123
pos 2
hidden 1
dimension 20
uid 72,0
)
*154 (MRCItem
litem &133
pos 0
dimension 20
uid 402,0
)
*155 (MRCItem
litem &134
pos 1
dimension 20
uid 404,0
)
*156 (MRCItem
litem &135
pos 2
dimension 20
uid 416,0
)
*157 (MRCItem
litem &136
pos 3
dimension 20
uid 649,0
)
*158 (MRCItem
litem &137
pos 4
dimension 20
uid 651,0
)
*159 (MRCItem
litem &138
pos 5
dimension 20
uid 653,0
)
*160 (MRCItem
litem &139
pos 6
dimension 20
uid 655,0
)
*161 (MRCItem
litem &140
pos 7
dimension 20
uid 657,0
)
*162 (MRCItem
litem &141
pos 8
dimension 20
uid 659,0
)
*163 (MRCItem
litem &142
pos 9
dimension 20
uid 661,0
)
*164 (MRCItem
litem &143
pos 10
dimension 20
uid 663,0
)
*165 (MRCItem
litem &144
pos 11
dimension 20
uid 667,0
)
*166 (MRCItem
litem &145
pos 12
dimension 20
uid 669,0
)
*167 (MRCItem
litem &146
pos 13
dimension 20
uid 671,0
)
*168 (MRCItem
litem &147
pos 14
dimension 20
uid 673,0
)
*169 (MRCItem
litem &148
pos 15
dimension 20
uid 734,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*170 (MRCItem
litem &124
pos 0
dimension 20
uid 74,0
)
*171 (MRCItem
litem &126
pos 1
dimension 50
uid 75,0
)
*172 (MRCItem
litem &127
pos 2
dimension 100
uid 76,0
)
*173 (MRCItem
litem &128
pos 3
dimension 50
uid 77,0
)
*174 (MRCItem
litem &129
pos 4
dimension 100
uid 78,0
)
*175 (MRCItem
litem &130
pos 5
dimension 100
uid 79,0
)
*176 (MRCItem
litem &131
pos 6
dimension 50
uid 80,0
)
*177 (MRCItem
litem &132
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *178 (LEmptyRow
)
uid 83,0
optionalChildren [
*179 (RefLabelRowHdr
)
*180 (TitleRowHdr
)
*181 (FilterRowHdr
)
*182 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*183 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*184 (GroupColHdr
tm "GroupColHdrMgr"
)
*185 (NameColHdr
tm "GenericNameColHdrMgr"
)
*186 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*187 (InitColHdr
tm "GenericValueColHdrMgr"
)
*188 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*189 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*190 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *191 (MRCItem
litem &178
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*192 (MRCItem
litem &179
pos 0
dimension 20
uid 98,0
)
*193 (MRCItem
litem &180
pos 1
dimension 23
uid 99,0
)
*194 (MRCItem
litem &181
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*195 (MRCItem
litem &182
pos 0
dimension 20
uid 102,0
)
*196 (MRCItem
litem &184
pos 1
dimension 50
uid 103,0
)
*197 (MRCItem
litem &185
pos 2
dimension 100
uid 104,0
)
*198 (MRCItem
litem &186
pos 3
dimension 100
uid 105,0
)
*199 (MRCItem
litem &187
pos 4
dimension 50
uid 106,0
)
*200 (MRCItem
litem &188
pos 5
dimension 50
uid 107,0
)
*201 (MRCItem
litem &189
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
