#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaab04fabff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaab04f94ba0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaab04fabff0;
 .timescale 0 0;
v0xaaab04f91e10_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaab04f94ba0
TD_$unit.pow10 ;
    %load/vec4 v0xaaab04f91e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaab04f9c820 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaab04fce7f0_0 .var/2s "c", 31 0;
v0xaaab04fce8f0_0 .var "clock", 0 0;
v0xaaab04fce9b0_0 .var/2s "col_i", 31 0;
v0xaaab04fcea80_0 .net "done", 0 0, v0xaaab04fcc610_0;  1 drivers
v0xaaab04fceb50_0 .var/2s "fd", 31 0;
v0xaaab04fcec60_0 .net "mem_ack_out", 0 0, L_0xaaab04fe9de0;  1 drivers
v0xaaab04fced00_0 .net "mem_busy_out", 0 0, L_0xaaab04fe9ea0;  1 drivers
v0xaaab04fcedd0_0 .var "pad_en", 0 0;
v0xaaab04fceec0_0 .var "partial_row_vec", 3 0;
v0xaaab04fcef60_0 .var "reset", 0 0;
v0xaaab04fcf000_0 .var/2s "row_i", 31 0;
v0xaaab04fcf0e0_0 .var "run", 0 0;
v0xaaab04fcf180_0 .net "tb_col_addr_dbg", 7 0, L_0xaaab04fcf9e0;  1 drivers
v0xaaab04fcf240_0 .var "tb_packet", 22 0;
v0xaaab04fcf330_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaab04fcfa80;  1 drivers
v0xaaab04fcf3f0_0 .net "tb_read_en_dbg", 0 0, L_0xaaab04fcfc50;  1 drivers
v0xaaab04fcf4b0_0 .net "tb_row_addr_dbg", 7 0, L_0xaaab04fcf910;  1 drivers
v0xaaab04fcf6a0_0 .net "tb_staging_dbg", 0 0, L_0xaaab04fcfd20;  1 drivers
v0xaaab04fcf760_0 .net "tb_write_en_dbg", 0 0, L_0xaaab04fcfb50;  1 drivers
v0xaaab04fcf820_0 .net/2s "updates", 31 0, v0xaaab04fcdb20_0;  1 drivers
E_0xaaab04ecbb30 .event posedge, v0xaaab04fcc610_0;
L_0xaaab04fcf910 .part v0xaaab04fcf240_0, 15, 8;
L_0xaaab04fcf9e0 .part v0xaaab04fcf240_0, 3, 8;
L_0xaaab04fcfa80 .part v0xaaab04fcf240_0, 11, 4;
L_0xaaab04fcfb50 .part v0xaaab04fcf240_0, 2, 1;
L_0xaaab04fcfc50 .part v0xaaab04fcf240_0, 1, 1;
L_0xaaab04fcfd20 .part v0xaaab04fcf240_0, 0, 1;
S_0xaaab04f380b0 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaab04f9c820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 23 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
L_0xaaab04fe9de0 .functor BUFZ 1, L_0xaaab04fe99b0, C4<0>, C4<0>, C4<0>;
L_0xaaab04fe9ea0 .functor BUFZ 1, L_0xaaab04fe9760, C4<0>, C4<0>, C4<0>;
v0xaaab04fcae10_0 .net *"_ivl_104", 0 0, L_0xaaab04feba00;  1 drivers
v0xaaab04fcaf10_0 .net *"_ivl_106", 0 0, L_0xaaab04febbf0;  1 drivers
v0xaaab04fcaff0_0 .net *"_ivl_108", 0 0, L_0xaaab04febc90;  1 drivers
v0xaaab04fcb0c0_0 .net *"_ivl_110", 0 0, L_0xaaab04febe90;  1 drivers
L_0xffff9c6c8b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab04fcb1a0_0 .net/2u *"_ivl_111", 0 0, L_0xffff9c6c8b58;  1 drivers
v0xaaab04fcb280_0 .net *"_ivl_113", 0 0, L_0xaaab04febf30;  1 drivers
v0xaaab04fcb360_0 .net *"_ivl_66", 0 0, L_0xaaab04fe9f60;  1 drivers
v0xaaab04fcb440_0 .net *"_ivl_68", 3 0, L_0xaaab04fea0c0;  1 drivers
v0xaaab04fcb520_0 .net *"_ivl_69", 3 0, L_0xaaab04fea160;  1 drivers
v0xaaab04fcb690_0 .net *"_ivl_74", 0 0, L_0xaaab04fea500;  1 drivers
v0xaaab04fcb770_0 .net *"_ivl_76", 7 0, L_0xaaab04fea680;  1 drivers
v0xaaab04fcb850_0 .net *"_ivl_77", 7 0, L_0xaaab04fea720;  1 drivers
v0xaaab04fcb930_0 .net *"_ivl_82", 0 0, L_0xaaab04fea9f0;  1 drivers
v0xaaab04fcba10_0 .net *"_ivl_84", 7 0, L_0xaaab04feada0;  1 drivers
v0xaaab04fcbaf0_0 .net *"_ivl_85", 7 0, L_0xaaab04feae40;  1 drivers
v0xaaab04fcbbd0_0 .net *"_ivl_90", 0 0, L_0xaaab04feb1c0;  1 drivers
v0xaaab04fcbcb0_0 .net *"_ivl_92", 0 0, L_0xaaab04feb380;  1 drivers
v0xaaab04fcbea0_0 .net *"_ivl_94", 0 0, L_0xaaab04feb420;  1 drivers
v0xaaab04fcbf60_0 .net *"_ivl_96", 0 0, L_0xaaab04feb260;  1 drivers
L_0xffff9c6c8b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab04fcc040_0 .net/2u *"_ivl_97", 0 0, L_0xffff9c6c8b10;  1 drivers
v0xaaab04fcc120_0 .net *"_ivl_99", 0 0, L_0xaaab04feb5f0;  1 drivers
v0xaaab04fcc200_0 .net "ack", 0 0, L_0xaaab04fe99b0;  1 drivers
v0xaaab04fcc2a0_0 .net/2s "arb_i", 31 0, v0xaaab04fb92a0_0;  1 drivers
v0xaaab04fcc360_0 .net "bank_partial_vec_out", 3 0, L_0xaaab04fe9ca0;  1 drivers
v0xaaab04fcc400_0 .net "busy", 0 0, L_0xaaab04fe9760;  1 drivers
v0xaaab04fcc4a0_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  1 drivers
v0xaaab04fcc540_0 .net "col_addr_in", 7 0, L_0xaaab04feb080;  1 drivers
v0xaaab04fcc610_0 .var "done_out", 0 0;
v0xaaab04fcc6b0_0 .net "gnt", 3 0, v0xaaab04f473d0_0;  1 drivers
v0xaaab04fcc7a0_0 .net "mach_changed_out", 3 0, L_0xaaab04fe8b50;  1 drivers
v0xaaab04fcc860 .array "mach_col_addr_out", 0 3;
v0xaaab04fcc860_0 .net v0xaaab04fcc860 0, 7 0, v0xaaab04fbaeb0_0; 1 drivers
v0xaaab04fcc860_1 .net v0xaaab04fcc860 1, 7 0, v0xaaab04fbe8e0_0; 1 drivers
v0xaaab04fcc860_2 .net v0xaaab04fcc860 2, 7 0, v0xaaab04fc26e0_0; 1 drivers
v0xaaab04fcc860_3 .net v0xaaab04fcc860 3, 7 0, v0xaaab04fc6510_0; 1 drivers
v0xaaab04fcca10_0 .net "mach_done_out", 3 0, L_0xaaab04fe8c90;  1 drivers
v0xaaab04fccab0 .array "mach_partial_vec_out", 0 3;
v0xaaab04fccab0_0 .net v0xaaab04fccab0 0, 3 0, L_0xaaab04fe10a0; 1 drivers
v0xaaab04fccab0_1 .net v0xaaab04fccab0 1, 3 0, L_0xaaab04fe3370; 1 drivers
v0xaaab04fccab0_2 .net v0xaaab04fccab0 2, 3 0, L_0xaaab04fe5540; 1 drivers
v0xaaab04fccab0_3 .net v0xaaab04fccab0 3, 3 0, L_0xaaab04fe7b60; 1 drivers
v0xaaab04fcce50_0 .net "mach_read_en", 3 0, L_0xaaab04fe8bf0;  1 drivers
v0xaaab04fccef0 .array "mach_row_addr_out", 0 3;
v0xaaab04fccef0_0 .net v0xaaab04fccef0 0, 7 0, L_0xaaab04fe1980; 1 drivers
v0xaaab04fccef0_1 .net v0xaaab04fccef0 1, 7 0, L_0xaaab04fe3d20; 1 drivers
v0xaaab04fccef0_2 .net v0xaaab04fccef0 2, 7 0, L_0xaaab04fe5e70; 1 drivers
v0xaaab04fccef0_3 .net v0xaaab04fccef0 3, 7 0, L_0xaaab04fe8490; 1 drivers
v0xaaab04fcd080_0 .net "mach_write_en", 3 0, L_0xaaab04fe8d60;  1 drivers
v0xaaab04fcd120_0 .net "mem_ack_out", 0 0, L_0xaaab04fe9de0;  alias, 1 drivers
v0xaaab04fcd1c0_0 .net "mem_busy_out", 0 0, L_0xaaab04fe9ea0;  alias, 1 drivers
v0xaaab04fcd260_0 .net "pad_en", 0 0, v0xaaab04fcedd0_0;  1 drivers
v0xaaab04fcd330_0 .net "partial_vec_in", 3 0, L_0xaaab04fea320;  1 drivers
v0xaaab04fcd400_0 .var "re_run", 0 0;
v0xaaab04fcd4a0_0 .net "read_en", 0 0, L_0xaaab04feb870;  1 drivers
v0xaaab04fcd570_0 .net "reqs", 3 0, L_0xaaab04fe6550;  1 drivers
v0xaaab04fcd640_0 .net "reset", 0 0, v0xaaab04fcef60_0;  1 drivers
v0xaaab04fcd6e0_0 .net "row_addr_in", 7 0, L_0xaaab04fea8b0;  1 drivers
v0xaaab04fcd780_0 .net "run_in", 0 0, v0xaaab04fcf0e0_0;  1 drivers
v0xaaab04fcd820_0 .var "run_started", 0 0;
v0xaaab04fcd8c0_0 .net "tb_packet_in", 22 0, v0xaaab04fcf240_0;  1 drivers
v0xaaab04fcd9a0 .array "updates", 0 3;
v0xaaab04fcd9a0_0 .net/2s v0xaaab04fcd9a0 0, 31 0, v0xaaab04fbc370_0; 1 drivers
v0xaaab04fcd9a0_1 .net/2s v0xaaab04fcd9a0 1, 31 0, v0xaaab04fc0000_0; 1 drivers
v0xaaab04fcd9a0_2 .net/2s v0xaaab04fcd9a0 2, 31 0, v0xaaab04fc3dd0_0; 1 drivers
v0xaaab04fcd9a0_3 .net/2s v0xaaab04fcd9a0 3, 31 0, v0xaaab04fc7c00_0; 1 drivers
v0xaaab04fcdb20_0 .var/2s "updates_out", 31 0;
v0xaaab04fcdbc0_0 .net "write_en", 0 0, L_0xaaab04fec230;  1 drivers
L_0xaaab04fdfea0 .part L_0xaaab04fe8d60, 0, 1;
L_0xaaab04fdffa0 .part L_0xaaab04fe8bf0, 0, 1;
L_0xaaab04fe1c30 .part v0xaaab04f473d0_0, 0, 1;
L_0xaaab04fe1d70 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04fe2120 .part L_0xaaab04fe8d60, 1, 1;
L_0xaaab04fe2210 .part L_0xaaab04fe8bf0, 1, 1;
L_0xaaab04fe3f40 .part v0xaaab04f473d0_0, 1, 1;
L_0xaaab04fe40c0 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04fe4360 .part L_0xaaab04fe8d60, 2, 1;
L_0xaaab04fe4400 .part L_0xaaab04fe8bf0, 2, 1;
L_0xaaab04fe61b0 .part v0xaaab04f473d0_0, 2, 1;
L_0xaaab04fe62e0 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04fe6550 .concat8 [ 1 1 1 1], L_0xaaab04f75690, L_0xaaab04fe2340, L_0xaaab04fe4500, L_0xaaab04fe6380;
L_0xaaab04fe6730 .part L_0xaaab04fe8d60, 3, 1;
L_0xaaab04fe68e0 .part L_0xaaab04fe8bf0, 3, 1;
L_0xaaab04fe87d0 .part v0xaaab04f473d0_0, 3, 1;
L_0xaaab04fe8900 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04fe8b50 .concat8 [ 1 1 1 1], v0xaaab04fbad50_0, v0xaaab04fbe780_0, v0xaaab04fc2580_0, v0xaaab04fc63b0_0;
L_0xaaab04fe8c90 .concat8 [ 1 1 1 1], L_0xaaab04f472b0, L_0xaaab04fe24f0, L_0xaaab04fe4660, L_0xaaab04fe6b00;
L_0xaaab04fe8d60 .concat8 [ 1 1 1 1], L_0xaaab04fe0c30, L_0xaaab04fe2f00, L_0xaaab04fe50d0, L_0xaaab04fe74e0;
L_0xaaab04fe8bf0 .concat8 [ 1 1 1 1], L_0xaaab04fe08f0, L_0xaaab04fe2b90, L_0xaaab04fe4d60, L_0xaaab04fe7170;
L_0xaaab04fe9f60 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04fea0c0 .part v0xaaab04fcf240_0, 11, 4;
L_0xaaab04fea160 .array/port v0xaaab04fccab0, v0xaaab04fb92a0_0;
L_0xaaab04fea320 .functor MUXZ 4, L_0xaaab04fea160, L_0xaaab04fea0c0, L_0xaaab04fe9f60, C4<>;
L_0xaaab04fea500 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04fea680 .part v0xaaab04fcf240_0, 15, 8;
L_0xaaab04fea720 .array/port v0xaaab04fccef0, v0xaaab04fb92a0_0;
L_0xaaab04fea8b0 .functor MUXZ 8, L_0xaaab04fea720, L_0xaaab04fea680, L_0xaaab04fea500, C4<>;
L_0xaaab04fea9f0 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04feada0 .part v0xaaab04fcf240_0, 3, 8;
L_0xaaab04feae40 .array/port v0xaaab04fcc860, v0xaaab04fb92a0_0;
L_0xaaab04feb080 .functor MUXZ 8, L_0xaaab04feae40, L_0xaaab04feada0, L_0xaaab04fea9f0, C4<>;
L_0xaaab04feb1c0 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04feb380 .part v0xaaab04fcf240_0, 1, 1;
L_0xaaab04feb420 .reduce/or v0xaaab04f473d0_0;
L_0xaaab04feb260 .part/v.s L_0xaaab04fe8bf0, v0xaaab04fb92a0_0, 1;
L_0xaaab04feb5f0 .functor MUXZ 1, L_0xffff9c6c8b10, L_0xaaab04feb260, L_0xaaab04feb420, C4<>;
L_0xaaab04feb870 .functor MUXZ 1, L_0xaaab04feb5f0, L_0xaaab04feb380, L_0xaaab04feb1c0, C4<>;
L_0xaaab04feba00 .part v0xaaab04fcf240_0, 0, 1;
L_0xaaab04febbf0 .part v0xaaab04fcf240_0, 2, 1;
L_0xaaab04febc90 .reduce/or v0xaaab04f473d0_0;
L_0xaaab04febe90 .part/v.s L_0xaaab04fe8d60, v0xaaab04fb92a0_0, 1;
L_0xaaab04febf30 .functor MUXZ 1, L_0xffff9c6c8b58, L_0xaaab04febe90, L_0xaaab04febc90, C4<>;
L_0xaaab04fec230 .functor MUXZ 1, L_0xaaab04febf30, L_0xaaab04febbf0, L_0xaaab04feba00, C4<>;
S_0xaaab04f51e50 .scope module, "arbiter" "arb" 5 44, 6 1 0, S_0xaaab04f380b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ack_in";
    .port_info 3 /INPUT 4 "reqs_in";
    .port_info 4 /OUTPUT 4 "gnt_out";
    .port_info 5 /OUTPUT 32 "i_out";
v0xaaab04f606c0_0 .net "ack_in", 0 0, L_0xaaab04fe99b0;  alias, 1 drivers
v0xaaab04f43790_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04f473d0_0 .var "gnt_out", 3 0;
v0xaaab04fb92a0_0 .var/2s "i_out", 31 0;
v0xaaab04fb9380_0 .net "reqs_in", 3 0, L_0xaaab04fe6550;  alias, 1 drivers
v0xaaab04fb94b0_0 .net "reset", 0 0, v0xaaab04fcef60_0;  alias, 1 drivers
E_0xaaab04e9cfd0 .event posedge, v0xaaab04f43790_0;
S_0xaaab04f6ab30 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 15, 6 15 0, S_0xaaab04f51e50;
 .timescale 0 0;
v0xaaab04f5cad0_0 .var/2s "req_i", 31 0;
S_0xaaab04f835a0 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 53, 5 53 0, S_0xaaab04f380b0;
 .timescale 0 0;
P_0xaaab04fb96c0 .param/l "mach_i" 0 5 53, +C4<00>;
L_0xaaab04f75690 .functor OR 1, L_0xaaab04fdfea0, L_0xaaab04fdffa0, C4<0>, C4<0>;
L_0xaaab04fe1420 .functor OR 1, v0xaaab04fcf0e0_0, v0xaaab04fcd400_0, C4<0>, C4<0>;
L_0xaaab04fe1530 .functor AND 1, L_0xaaab04fe1c30, L_0xaaab04fe99b0, C4<1>, C4<1>;
L_0xaaab04fe2010 .functor AND 1, L_0xaaab04fe1530, L_0xaaab04fe1f20, C4<1>, C4<1>;
v0xaaab04fbc6b0_0 .net *"_ivl_10", 0 0, L_0xaaab04fe1c30;  1 drivers
v0xaaab04fbc7b0_0 .net *"_ivl_12", 0 0, L_0xaaab04fe1530;  1 drivers
v0xaaab04fbc870_0 .net *"_ivl_13", 0 0, L_0xaaab04fe1d70;  1 drivers
v0xaaab04fbc960_0 .net *"_ivl_15", 0 0, L_0xaaab04fe1f20;  1 drivers
v0xaaab04fbca20_0 .net *"_ivl_4", 0 0, L_0xaaab04fdfea0;  1 drivers
v0xaaab04fbcb00_0 .net *"_ivl_5", 0 0, L_0xaaab04fdffa0;  1 drivers
v0xaaab04fbcbe0_0 .net *"_ivl_6", 0 0, L_0xaaab04f75690;  1 drivers
L_0xffff9c6c8060 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbccc0_0 .net/2s "end_row_dbg", 31 0, L_0xffff9c6c8060;  1 drivers
L_0xffff9c6c8018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbcda0_0 .net/2s "start_row_dbg", 31 0, L_0xffff9c6c8018;  1 drivers
L_0xaaab04fe1f20 .reduce/nor L_0xaaab04fe1d70;
S_0xaaab04f7b5c0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaab04f835a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaab04fb97d0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000000100011>;
P_0xaaab04fb9810 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaab04fb9850 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000000000>;
L_0xaaab04f472b0 .functor AND 1, v0xaaab04fbb1f0_0, L_0xaaab04fe0120, C4<1>, C4<1>;
v0xaaab04fbbaf0_0 .array/port v0xaaab04fbbaf0, 0;
L_0xaaab04edf520 .functor BUFZ 144, v0xaaab04fbbaf0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fbbaf0_1 .array/port v0xaaab04fbbaf0, 1;
L_0xaaab04fe02a0 .functor BUFZ 144, v0xaaab04fbbaf0_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fbbaf0_2 .array/port v0xaaab04fbbaf0, 2;
L_0xaaab04fe0370 .functor BUFZ 144, v0xaaab04fbbaf0_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab04fe0790 .functor OR 1, L_0xaaab04fe0c30, L_0xaaab04f472b0, C4<0>, C4<0>;
L_0xaaab04fe0c30 .functor XOR 1, L_0xaaab04fe0a60, L_0xaaab04fe0b00, C4<0>, C4<0>;
v0xaaab04fb9b60_0 .net *"_ivl_1", 0 0, L_0xaaab04fe0120;  1 drivers
v0xaaab04fb9c40_0 .net *"_ivl_13", 31 0, L_0xaaab04fe0470;  1 drivers
L_0xffff9c6c80a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fb9d20_0 .net *"_ivl_16", 23 0, L_0xffff9c6c80a8;  1 drivers
L_0xffff9c6c80f0 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0xaaab04fb9de0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9c6c80f0;  1 drivers
v0xaaab04fb9ec0_0 .net *"_ivl_22", 0 0, L_0xaaab04fe0790;  1 drivers
L_0xffff9c6c8138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab04fb9fd0_0 .net/2u *"_ivl_23", 0 0, L_0xffff9c6c8138;  1 drivers
v0xaaab04fba0b0_0 .net *"_ivl_28", 0 0, L_0xaaab04fe0a60;  1 drivers
v0xaaab04fba190_0 .net *"_ivl_30", 0 0, L_0xaaab04fe0b00;  1 drivers
L_0xffff9c6c8180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fba270_0 .net/2u *"_ivl_33", 31 0, L_0xffff9c6c8180;  1 drivers
v0xaaab04fba350_0 .net *"_ivl_35", 0 0, L_0xaaab04fe0d80;  1 drivers
v0xaaab04fba410_0 .net *"_ivl_39", 3 0, L_0xaaab04fe0e70;  1 drivers
v0xaaab04fba4f0_0 .net *"_ivl_42", 3 0, L_0xaaab04fe0fb0;  1 drivers
v0xaaab04fba5d0_0 .net *"_ivl_46", 0 0, L_0xaaab04fe1290;  1 drivers
L_0xffff9c6c81c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fba690_0 .net/2u *"_ivl_47", 31 0, L_0xffff9c6c81c8;  1 drivers
v0xaaab04fba770_0 .net *"_ivl_49", 0 0, L_0xaaab04fe1330;  1 drivers
L_0xffff9c6c8210 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04fba830_0 .net/2u *"_ivl_51", 7 0, L_0xffff9c6c8210;  1 drivers
v0xaaab04fba910_0 .net *"_ivl_53", 7 0, L_0xaaab04fe1490;  1 drivers
L_0xffff9c6c8258 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04fba9f0_0 .net/2u *"_ivl_55", 7 0, L_0xffff9c6c8258;  1 drivers
v0xaaab04fbaad0_0 .net *"_ivl_57", 7 0, L_0xaaab04fe16d0;  1 drivers
v0xaaab04fbabb0_0 .net *"_ivl_59", 7 0, L_0xaaab04fe17f0;  1 drivers
v0xaaab04fbac90_0 .net "ack_in", 0 0, L_0xaaab04fe2010;  1 drivers
v0xaaab04fbad50_0 .var "changed_out", 0 0;
v0xaaab04fbae10_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04fbaeb0_0 .var "col_addr_out", 7 0;
v0xaaab04fbaf70_0 .var/2s "col_i", 31 0;
v0xaaab04fbb050_0 .var "degree", 3 0;
v0xaaab04fbb130_0 .net "done_out", 0 0, L_0xaaab04f472b0;  1 drivers
v0xaaab04fbb1f0_0 .var "done_out_buf", 0 0;
v0xaaab04fbb2b0_0 .var "insert_reg", 1 0;
v0xaaab04fbb390_0 .net "last_row", 0 0, L_0xaaab04fe0620;  1 drivers
v0xaaab04fbb450_0 .var "next_regs_0", 143 0;
v0xaaab04fbb530_0 .var "next_regs_1", 143 0;
v0xaaab04fbb610_0 .var "next_regs_2", 143 0;
v0xaaab04fbb6f0_0 .net "partial_vec_in", 3 0, L_0xaaab04fe9ca0;  alias, 1 drivers
v0xaaab04fbb7d0_0 .net "partial_vec_out", 3 0, L_0xaaab04fe10a0;  alias, 1 drivers
v0xaaab04fbb8b0_0 .var "prune", 0 0;
v0xaaab04fbb970_0 .var "read_en_buf", 0 0;
v0xaaab04fbba30_0 .net "read_en_out", 0 0, L_0xaaab04fe08f0;  1 drivers
v0xaaab04fbbaf0 .array "regs", 0 2, 143 0;
v0xaaab04fbbc30_0 .net "regs_dbg_0", 143 0, L_0xaaab04edf520;  1 drivers
v0xaaab04fbbd10_0 .net "regs_dbg_1", 143 0, L_0xaaab04fe02a0;  1 drivers
v0xaaab04fbbdf0_0 .net "regs_dbg_2", 143 0, L_0xaaab04fe0370;  1 drivers
v0xaaab04fbbed0_0 .var "regs_valid", 0 0;
v0xaaab04fbbf90_0 .net "reset", 0 0, v0xaaab04fcef60_0;  alias, 1 drivers
v0xaaab04fbc030_0 .net "row_addr_out", 7 0, L_0xaaab04fe1980;  alias, 1 drivers
v0xaaab04fbc0f0_0 .var "row_addr_out_buf", 7 0;
v0xaaab04fbc1d0_0 .net "run", 0 0, L_0xaaab04fe1420;  1 drivers
v0xaaab04fbc290_0 .var "store_parity", 1 0;
v0xaaab04fbc370_0 .var/2s "updates_out", 31 0;
v0xaaab04fbc450_0 .net "write_en_out", 0 0, L_0xaaab04fe0c30;  1 drivers
E_0xaaab04ecca80/0 .event edge, v0xaaab04fbbaf0_0, v0xaaab04fbbaf0_0, v0xaaab04fbbaf0_0, v0xaaab04fbbaf0_1;
E_0xaaab04ecca80/1 .event edge, v0xaaab04fbbaf0_1, v0xaaab04fbbaf0_2, v0xaaab04fbbaf0_2, v0xaaab04fbbaf0_2;
E_0xaaab04ecca80/2 .event edge, v0xaaab04fbbaf0_1, v0xaaab04fbbaf0_0, v0xaaab04fbbaf0_1, v0xaaab04fbbaf0_2;
E_0xaaab04ecca80/3 .event edge, v0xaaab04fbaf70_0;
E_0xaaab04ecca80 .event/or E_0xaaab04ecca80/0, E_0xaaab04ecca80/1, E_0xaaab04ecca80/2, E_0xaaab04ecca80/3;
L_0xaaab04fe0120 .reduce/nor L_0xaaab04fe0c30;
L_0xaaab04fe0470 .concat [ 8 24 0 0], v0xaaab04fbc0f0_0, L_0xffff9c6c80a8;
L_0xaaab04fe0620 .cmp/eq 32, L_0xaaab04fe0470, L_0xffff9c6c80f0;
L_0xaaab04fe08f0 .functor MUXZ 1, v0xaaab04fbb970_0, L_0xffff9c6c8138, L_0xaaab04fe0790, C4<>;
L_0xaaab04fe0a60 .part v0xaaab04fbc290_0, 0, 1;
L_0xaaab04fe0b00 .part v0xaaab04fbc290_0, 1, 1;
L_0xaaab04fe0d80 .cmp/eq 32, v0xaaab04fbaf70_0, L_0xffff9c6c8180;
L_0xaaab04fe0e70 .part v0xaaab04fbbaf0_0, 140, 4;
L_0xaaab04fe0fb0 .part v0xaaab04fbbaf0_1, 140, 4;
L_0xaaab04fe10a0 .functor MUXZ 4, L_0xaaab04fe0fb0, L_0xaaab04fe0e70, L_0xaaab04fe0d80, C4<>;
L_0xaaab04fe1290 .reduce/nor L_0xaaab04fe0c30;
L_0xaaab04fe1330 .cmp/eq 32, v0xaaab04fbaf70_0, L_0xffff9c6c81c8;
L_0xaaab04fe1490 .arith/sub 8, v0xaaab04fbc0f0_0, L_0xffff9c6c8210;
L_0xaaab04fe16d0 .arith/sub 8, v0xaaab04fbc0f0_0, L_0xffff9c6c8258;
L_0xaaab04fe17f0 .functor MUXZ 8, L_0xaaab04fe16d0, L_0xaaab04fe1490, L_0xaaab04fe1330, C4<>;
L_0xaaab04fe1980 .functor MUXZ 8, L_0xaaab04fe17f0, v0xaaab04fbc0f0_0, L_0xaaab04fe1290, C4<>;
S_0xaaab04f98d10 .scope generate, "mach_gen[1]" "mach_gen[1]" 5 53, 5 53 0, S_0xaaab04f380b0;
 .timescale 0 0;
P_0xaaab04fbcea0 .param/l "mach_i" 0 5 53, +C4<01>;
L_0xaaab04fe2340 .functor OR 1, L_0xaaab04fe2120, L_0xaaab04fe2210, C4<0>, C4<0>;
L_0xaaab04fe36f0 .functor OR 1, v0xaaab04fcf0e0_0, v0xaaab04fcd400_0, C4<0>, C4<0>;
L_0xaaab04fe3910 .functor AND 1, L_0xaaab04fe3f40, L_0xaaab04fe99b0, C4<1>, C4<1>;
L_0xaaab04fe4250 .functor AND 1, L_0xaaab04fe3910, L_0xaaab04fe41b0, C4<1>, C4<1>;
v0xaaab04fc0340_0 .net *"_ivl_10", 0 0, L_0xaaab04fe3f40;  1 drivers
v0xaaab04fc0440_0 .net *"_ivl_12", 0 0, L_0xaaab04fe3910;  1 drivers
v0xaaab04fc0500_0 .net *"_ivl_13", 0 0, L_0xaaab04fe40c0;  1 drivers
v0xaaab04fc05c0_0 .net *"_ivl_15", 0 0, L_0xaaab04fe41b0;  1 drivers
v0xaaab04fc0680_0 .net *"_ivl_4", 0 0, L_0xaaab04fe2120;  1 drivers
v0xaaab04fc07b0_0 .net *"_ivl_5", 0 0, L_0xaaab04fe2210;  1 drivers
v0xaaab04fc0890_0 .net *"_ivl_6", 0 0, L_0xaaab04fe2340;  1 drivers
L_0xffff9c6c82e8 .functor BUFT 1, C4<00000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc0970_0 .net/2s "end_row_dbg", 31 0, L_0xffff9c6c82e8;  1 drivers
L_0xffff9c6c82a0 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc0a50_0 .net/2s "start_row_dbg", 31 0, L_0xffff9c6c82a0;  1 drivers
L_0xaaab04fe41b0 .reduce/nor L_0xaaab04fe40c0;
S_0xaaab04fbcf60 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaab04f98d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaab04fbd140 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001000101>;
P_0xaaab04fbd180 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaab04fbd1c0 .param/l "start_row" 0 7 2, +C4<00000000000000000000000000100010>;
L_0xaaab04fe24f0 .functor AND 1, v0xaaab04fbec40_0, L_0xaaab04fe2450, C4<1>, C4<1>;
v0xaaab04fbf710_0 .array/port v0xaaab04fbf710, 0;
L_0xaaab04fe25b0 .functor BUFZ 144, v0xaaab04fbf710_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fbf710_1 .array/port v0xaaab04fbf710, 1;
L_0xaaab04fe2620 .functor BUFZ 144, v0xaaab04fbf710_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fbf710_2 .array/port v0xaaab04fbf710, 2;
L_0xaaab04fe2690 .functor BUFZ 144, v0xaaab04fbf710_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab04fe2a80 .functor OR 1, L_0xaaab04fe2f00, L_0xaaab04fe24f0, C4<0>, C4<0>;
L_0xaaab04fe2f00 .functor XOR 1, L_0xaaab04fe2d00, L_0xaaab04fe2da0, C4<0>, C4<0>;
v0xaaab04fbd560_0 .net *"_ivl_1", 0 0, L_0xaaab04fe2450;  1 drivers
v0xaaab04fbd640_0 .net *"_ivl_13", 31 0, L_0xaaab04fe2790;  1 drivers
L_0xffff9c6c8330 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbd720_0 .net *"_ivl_16", 23 0, L_0xffff9c6c8330;  1 drivers
L_0xffff9c6c8378 .functor BUFT 1, C4<00000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbd810_0 .net/2u *"_ivl_17", 31 0, L_0xffff9c6c8378;  1 drivers
v0xaaab04fbd8f0_0 .net *"_ivl_22", 0 0, L_0xaaab04fe2a80;  1 drivers
L_0xffff9c6c83c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbda00_0 .net/2u *"_ivl_23", 0 0, L_0xffff9c6c83c0;  1 drivers
v0xaaab04fbdae0_0 .net *"_ivl_28", 0 0, L_0xaaab04fe2d00;  1 drivers
v0xaaab04fbdbc0_0 .net *"_ivl_30", 0 0, L_0xaaab04fe2da0;  1 drivers
L_0xffff9c6c8408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbdca0_0 .net/2u *"_ivl_33", 31 0, L_0xffff9c6c8408;  1 drivers
v0xaaab04fbdd80_0 .net *"_ivl_35", 0 0, L_0xaaab04fe3050;  1 drivers
v0xaaab04fbde40_0 .net *"_ivl_39", 3 0, L_0xaaab04fe3140;  1 drivers
v0xaaab04fbdf20_0 .net *"_ivl_42", 3 0, L_0xaaab04fe3280;  1 drivers
v0xaaab04fbe000_0 .net *"_ivl_46", 0 0, L_0xaaab04fe3560;  1 drivers
L_0xffff9c6c8450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbe0c0_0 .net/2u *"_ivl_47", 31 0, L_0xffff9c6c8450;  1 drivers
v0xaaab04fbe1a0_0 .net *"_ivl_49", 0 0, L_0xaaab04fe3600;  1 drivers
L_0xffff9c6c8498 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbe260_0 .net/2u *"_ivl_51", 7 0, L_0xffff9c6c8498;  1 drivers
v0xaaab04fbe340_0 .net *"_ivl_53", 7 0, L_0xaaab04fe3870;  1 drivers
L_0xffff9c6c84e0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04fbe420_0 .net/2u *"_ivl_55", 7 0, L_0xffff9c6c84e0;  1 drivers
v0xaaab04fbe500_0 .net *"_ivl_57", 7 0, L_0xaaab04fe3a20;  1 drivers
v0xaaab04fbe5e0_0 .net *"_ivl_59", 7 0, L_0xaaab04fe3b90;  1 drivers
v0xaaab04fbe6c0_0 .net "ack_in", 0 0, L_0xaaab04fe4250;  1 drivers
v0xaaab04fbe780_0 .var "changed_out", 0 0;
v0xaaab04fbe840_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04fbe8e0_0 .var "col_addr_out", 7 0;
v0xaaab04fbe9c0_0 .var/2s "col_i", 31 0;
v0xaaab04fbeaa0_0 .var "degree", 3 0;
v0xaaab04fbeb80_0 .net "done_out", 0 0, L_0xaaab04fe24f0;  1 drivers
v0xaaab04fbec40_0 .var "done_out_buf", 0 0;
v0xaaab04fbed00_0 .var "insert_reg", 1 0;
v0xaaab04fbede0_0 .net "last_row", 0 0, L_0xaaab04fe2910;  1 drivers
v0xaaab04fbeea0_0 .var "next_regs_0", 143 0;
v0xaaab04fbef80_0 .var "next_regs_1", 143 0;
v0xaaab04fbf060_0 .var "next_regs_2", 143 0;
v0xaaab04fbf350_0 .net "partial_vec_in", 3 0, L_0xaaab04fe9ca0;  alias, 1 drivers
v0xaaab04fbf410_0 .net "partial_vec_out", 3 0, L_0xaaab04fe3370;  alias, 1 drivers
v0xaaab04fbf4d0_0 .var "prune", 0 0;
v0xaaab04fbf590_0 .var "read_en_buf", 0 0;
v0xaaab04fbf650_0 .net "read_en_out", 0 0, L_0xaaab04fe2b90;  1 drivers
v0xaaab04fbf710 .array "regs", 0 2, 143 0;
v0xaaab04fbf850_0 .net "regs_dbg_0", 143 0, L_0xaaab04fe25b0;  1 drivers
v0xaaab04fbf930_0 .net "regs_dbg_1", 143 0, L_0xaaab04fe2620;  1 drivers
v0xaaab04fbfa10_0 .net "regs_dbg_2", 143 0, L_0xaaab04fe2690;  1 drivers
v0xaaab04fbfaf0_0 .var "regs_valid", 0 0;
v0xaaab04fbfbb0_0 .net "reset", 0 0, v0xaaab04fcef60_0;  alias, 1 drivers
v0xaaab04fbfca0_0 .net "row_addr_out", 7 0, L_0xaaab04fe3d20;  alias, 1 drivers
v0xaaab04fbfd80_0 .var "row_addr_out_buf", 7 0;
v0xaaab04fbfe60_0 .net "run", 0 0, L_0xaaab04fe36f0;  1 drivers
v0xaaab04fbff20_0 .var "store_parity", 1 0;
v0xaaab04fc0000_0 .var/2s "updates_out", 31 0;
v0xaaab04fc00e0_0 .net "write_en_out", 0 0, L_0xaaab04fe2f00;  1 drivers
E_0xaaab04fac310/0 .event edge, v0xaaab04fbf710_0, v0xaaab04fbf710_0, v0xaaab04fbf710_0, v0xaaab04fbf710_1;
E_0xaaab04fac310/1 .event edge, v0xaaab04fbf710_1, v0xaaab04fbf710_2, v0xaaab04fbf710_2, v0xaaab04fbf710_2;
E_0xaaab04fac310/2 .event edge, v0xaaab04fbf710_1, v0xaaab04fbf710_0, v0xaaab04fbf710_1, v0xaaab04fbf710_2;
E_0xaaab04fac310/3 .event edge, v0xaaab04fbe9c0_0;
E_0xaaab04fac310 .event/or E_0xaaab04fac310/0, E_0xaaab04fac310/1, E_0xaaab04fac310/2, E_0xaaab04fac310/3;
L_0xaaab04fe2450 .reduce/nor L_0xaaab04fe2f00;
L_0xaaab04fe2790 .concat [ 8 24 0 0], v0xaaab04fbfd80_0, L_0xffff9c6c8330;
L_0xaaab04fe2910 .cmp/eq 32, L_0xaaab04fe2790, L_0xffff9c6c8378;
L_0xaaab04fe2b90 .functor MUXZ 1, v0xaaab04fbf590_0, L_0xffff9c6c83c0, L_0xaaab04fe2a80, C4<>;
L_0xaaab04fe2d00 .part v0xaaab04fbff20_0, 0, 1;
L_0xaaab04fe2da0 .part v0xaaab04fbff20_0, 1, 1;
L_0xaaab04fe3050 .cmp/eq 32, v0xaaab04fbe9c0_0, L_0xffff9c6c8408;
L_0xaaab04fe3140 .part v0xaaab04fbf710_0, 140, 4;
L_0xaaab04fe3280 .part v0xaaab04fbf710_1, 140, 4;
L_0xaaab04fe3370 .functor MUXZ 4, L_0xaaab04fe3280, L_0xaaab04fe3140, L_0xaaab04fe3050, C4<>;
L_0xaaab04fe3560 .reduce/nor L_0xaaab04fe2f00;
L_0xaaab04fe3600 .cmp/eq 32, v0xaaab04fbe9c0_0, L_0xffff9c6c8450;
L_0xaaab04fe3870 .arith/sub 8, v0xaaab04fbfd80_0, L_0xffff9c6c8498;
L_0xaaab04fe3a20 .arith/sub 8, v0xaaab04fbfd80_0, L_0xffff9c6c84e0;
L_0xaaab04fe3b90 .functor MUXZ 8, L_0xaaab04fe3a20, L_0xaaab04fe3870, L_0xaaab04fe3600, C4<>;
L_0xaaab04fe3d20 .functor MUXZ 8, L_0xaaab04fe3b90, v0xaaab04fbfd80_0, L_0xaaab04fe3560, C4<>;
S_0xaaab04fc0b30 .scope generate, "mach_gen[2]" "mach_gen[2]" 5 53, 5 53 0, S_0xaaab04f380b0;
 .timescale 0 0;
P_0xaaab04fc0ce0 .param/l "mach_i" 0 5 53, +C4<010>;
L_0xaaab04fe4500 .functor OR 1, L_0xaaab04fe4360, L_0xaaab04fe4400, C4<0>, C4<0>;
L_0xaaab04fe5950 .functor OR 1, v0xaaab04fcf0e0_0, v0xaaab04fcd400_0, C4<0>, C4<0>;
L_0xaaab04fe5a60 .functor AND 1, L_0xaaab04fe61b0, L_0xaaab04fe99b0, C4<1>, C4<1>;
L_0xaaab04fe6490 .functor AND 1, L_0xaaab04fe5a60, L_0xaaab04fe63f0, C4<1>, C4<1>;
v0xaaab04fc4110_0 .net *"_ivl_10", 0 0, L_0xaaab04fe61b0;  1 drivers
v0xaaab04fc4210_0 .net *"_ivl_12", 0 0, L_0xaaab04fe5a60;  1 drivers
v0xaaab04fc42d0_0 .net *"_ivl_13", 0 0, L_0xaaab04fe62e0;  1 drivers
v0xaaab04fc4390_0 .net *"_ivl_15", 0 0, L_0xaaab04fe63f0;  1 drivers
v0xaaab04fc4450_0 .net *"_ivl_4", 0 0, L_0xaaab04fe4360;  1 drivers
v0xaaab04fc4580_0 .net *"_ivl_5", 0 0, L_0xaaab04fe4400;  1 drivers
v0xaaab04fc4660_0 .net *"_ivl_6", 0 0, L_0xaaab04fe4500;  1 drivers
L_0xffff9c6c8570 .functor BUFT 1, C4<00000000000000000000000001101000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc4740_0 .net/2s "end_row_dbg", 31 0, L_0xffff9c6c8570;  1 drivers
L_0xffff9c6c8528 .functor BUFT 1, C4<00000000000000000000000001000101>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc4820_0 .net/2s "start_row_dbg", 31 0, L_0xffff9c6c8528;  1 drivers
L_0xaaab04fe63f0 .reduce/nor L_0xaaab04fe62e0;
S_0xaaab04fc0dc0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaab04fc0b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaab04fc0fa0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000001101000>;
P_0xaaab04fc0fe0 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaab04fc1020 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001000101>;
L_0xaaab04fe4660 .functor AND 1, v0xaaab04fc2a40_0, L_0xaaab04fe45c0, C4<1>, C4<1>;
v0xaaab04fc3530_0 .array/port v0xaaab04fc3530, 0;
L_0xaaab04fe4720 .functor BUFZ 144, v0xaaab04fc3530_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fc3530_1 .array/port v0xaaab04fc3530, 1;
L_0xaaab04fe4790 .functor BUFZ 144, v0xaaab04fc3530_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fc3530_2 .array/port v0xaaab04fc3530, 2;
L_0xaaab04fe4860 .functor BUFZ 144, v0xaaab04fc3530_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab04fe4c50 .functor OR 1, L_0xaaab04fe50d0, L_0xaaab04fe4660, C4<0>, C4<0>;
L_0xaaab04fe50d0 .functor XOR 1, L_0xaaab04fe4ed0, L_0xaaab04fe4f70, C4<0>, C4<0>;
v0xaaab04fc1360_0 .net *"_ivl_1", 0 0, L_0xaaab04fe45c0;  1 drivers
v0xaaab04fc1440_0 .net *"_ivl_13", 31 0, L_0xaaab04fe4960;  1 drivers
L_0xffff9c6c85b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc1520_0 .net *"_ivl_16", 23 0, L_0xffff9c6c85b8;  1 drivers
L_0xffff9c6c8600 .functor BUFT 1, C4<00000000000000000000000001101000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc1610_0 .net/2u *"_ivl_17", 31 0, L_0xffff9c6c8600;  1 drivers
v0xaaab04fc16f0_0 .net *"_ivl_22", 0 0, L_0xaaab04fe4c50;  1 drivers
L_0xffff9c6c8648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc1800_0 .net/2u *"_ivl_23", 0 0, L_0xffff9c6c8648;  1 drivers
v0xaaab04fc18e0_0 .net *"_ivl_28", 0 0, L_0xaaab04fe4ed0;  1 drivers
v0xaaab04fc19c0_0 .net *"_ivl_30", 0 0, L_0xaaab04fe4f70;  1 drivers
L_0xffff9c6c8690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc1aa0_0 .net/2u *"_ivl_33", 31 0, L_0xffff9c6c8690;  1 drivers
v0xaaab04fc1b80_0 .net *"_ivl_35", 0 0, L_0xaaab04fe5220;  1 drivers
v0xaaab04fc1c40_0 .net *"_ivl_39", 3 0, L_0xaaab04fe5310;  1 drivers
v0xaaab04fc1d20_0 .net *"_ivl_42", 3 0, L_0xaaab04fe5450;  1 drivers
v0xaaab04fc1e00_0 .net *"_ivl_46", 0 0, L_0xaaab04fe5730;  1 drivers
L_0xffff9c6c86d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc1ec0_0 .net/2u *"_ivl_47", 31 0, L_0xffff9c6c86d8;  1 drivers
v0xaaab04fc1fa0_0 .net *"_ivl_49", 0 0, L_0xaaab04fe5860;  1 drivers
L_0xffff9c6c8720 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc2060_0 .net/2u *"_ivl_51", 7 0, L_0xffff9c6c8720;  1 drivers
v0xaaab04fc2140_0 .net *"_ivl_53", 7 0, L_0xaaab04fe59c0;  1 drivers
L_0xffff9c6c8768 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc2220_0 .net/2u *"_ivl_55", 7 0, L_0xffff9c6c8768;  1 drivers
v0xaaab04fc2300_0 .net *"_ivl_57", 7 0, L_0xaaab04fe5b70;  1 drivers
v0xaaab04fc23e0_0 .net *"_ivl_59", 7 0, L_0xaaab04fe5ce0;  1 drivers
v0xaaab04fc24c0_0 .net "ack_in", 0 0, L_0xaaab04fe6490;  1 drivers
v0xaaab04fc2580_0 .var "changed_out", 0 0;
v0xaaab04fc2640_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04fc26e0_0 .var "col_addr_out", 7 0;
v0xaaab04fc27c0_0 .var/2s "col_i", 31 0;
v0xaaab04fc28a0_0 .var "degree", 3 0;
v0xaaab04fc2980_0 .net "done_out", 0 0, L_0xaaab04fe4660;  1 drivers
v0xaaab04fc2a40_0 .var "done_out_buf", 0 0;
v0xaaab04fc2b00_0 .var "insert_reg", 1 0;
v0xaaab04fc2be0_0 .net "last_row", 0 0, L_0xaaab04fe4ae0;  1 drivers
v0xaaab04fc2ca0_0 .var "next_regs_0", 143 0;
v0xaaab04fc2d80_0 .var "next_regs_1", 143 0;
v0xaaab04fc2e60_0 .var "next_regs_2", 143 0;
v0xaaab04fc3150_0 .net "partial_vec_in", 3 0, L_0xaaab04fe9ca0;  alias, 1 drivers
v0xaaab04fc3210_0 .net "partial_vec_out", 3 0, L_0xaaab04fe5540;  alias, 1 drivers
v0xaaab04fc32f0_0 .var "prune", 0 0;
v0xaaab04fc33b0_0 .var "read_en_buf", 0 0;
v0xaaab04fc3470_0 .net "read_en_out", 0 0, L_0xaaab04fe4d60;  1 drivers
v0xaaab04fc3530 .array "regs", 0 2, 143 0;
v0xaaab04fc3670_0 .net "regs_dbg_0", 143 0, L_0xaaab04fe4720;  1 drivers
v0xaaab04fc3750_0 .net "regs_dbg_1", 143 0, L_0xaaab04fe4790;  1 drivers
v0xaaab04fc3830_0 .net "regs_dbg_2", 143 0, L_0xaaab04fe4860;  1 drivers
v0xaaab04fc3910_0 .var "regs_valid", 0 0;
v0xaaab04fc39d0_0 .net "reset", 0 0, v0xaaab04fcef60_0;  alias, 1 drivers
v0xaaab04fc3a70_0 .net "row_addr_out", 7 0, L_0xaaab04fe5e70;  alias, 1 drivers
v0xaaab04fc3b50_0 .var "row_addr_out_buf", 7 0;
v0xaaab04fc3c30_0 .net "run", 0 0, L_0xaaab04fe5950;  1 drivers
v0xaaab04fc3cf0_0 .var "store_parity", 1 0;
v0xaaab04fc3dd0_0 .var/2s "updates_out", 31 0;
v0xaaab04fc3eb0_0 .net "write_en_out", 0 0, L_0xaaab04fe50d0;  1 drivers
E_0xaaab04fac350/0 .event edge, v0xaaab04fc3530_0, v0xaaab04fc3530_0, v0xaaab04fc3530_0, v0xaaab04fc3530_1;
E_0xaaab04fac350/1 .event edge, v0xaaab04fc3530_1, v0xaaab04fc3530_2, v0xaaab04fc3530_2, v0xaaab04fc3530_2;
E_0xaaab04fac350/2 .event edge, v0xaaab04fc3530_1, v0xaaab04fc3530_0, v0xaaab04fc3530_1, v0xaaab04fc3530_2;
E_0xaaab04fac350/3 .event edge, v0xaaab04fc27c0_0;
E_0xaaab04fac350 .event/or E_0xaaab04fac350/0, E_0xaaab04fac350/1, E_0xaaab04fac350/2, E_0xaaab04fac350/3;
L_0xaaab04fe45c0 .reduce/nor L_0xaaab04fe50d0;
L_0xaaab04fe4960 .concat [ 8 24 0 0], v0xaaab04fc3b50_0, L_0xffff9c6c85b8;
L_0xaaab04fe4ae0 .cmp/eq 32, L_0xaaab04fe4960, L_0xffff9c6c8600;
L_0xaaab04fe4d60 .functor MUXZ 1, v0xaaab04fc33b0_0, L_0xffff9c6c8648, L_0xaaab04fe4c50, C4<>;
L_0xaaab04fe4ed0 .part v0xaaab04fc3cf0_0, 0, 1;
L_0xaaab04fe4f70 .part v0xaaab04fc3cf0_0, 1, 1;
L_0xaaab04fe5220 .cmp/eq 32, v0xaaab04fc27c0_0, L_0xffff9c6c8690;
L_0xaaab04fe5310 .part v0xaaab04fc3530_0, 140, 4;
L_0xaaab04fe5450 .part v0xaaab04fc3530_1, 140, 4;
L_0xaaab04fe5540 .functor MUXZ 4, L_0xaaab04fe5450, L_0xaaab04fe5310, L_0xaaab04fe5220, C4<>;
L_0xaaab04fe5730 .reduce/nor L_0xaaab04fe50d0;
L_0xaaab04fe5860 .cmp/eq 32, v0xaaab04fc27c0_0, L_0xffff9c6c86d8;
L_0xaaab04fe59c0 .arith/sub 8, v0xaaab04fc3b50_0, L_0xffff9c6c8720;
L_0xaaab04fe5b70 .arith/sub 8, v0xaaab04fc3b50_0, L_0xffff9c6c8768;
L_0xaaab04fe5ce0 .functor MUXZ 8, L_0xaaab04fe5b70, L_0xaaab04fe59c0, L_0xaaab04fe5860, C4<>;
L_0xaaab04fe5e70 .functor MUXZ 8, L_0xaaab04fe5ce0, v0xaaab04fc3b50_0, L_0xaaab04fe5730, C4<>;
S_0xaaab04fc4900 .scope generate, "mach_gen[3]" "mach_gen[3]" 5 53, 5 53 0, S_0xaaab04f380b0;
 .timescale 0 0;
P_0xaaab04fc4b00 .param/l "mach_i" 0 5 53, +C4<011>;
L_0xaaab04fe6380 .functor OR 1, L_0xaaab04fe6730, L_0xaaab04fe68e0, C4<0>, C4<0>;
L_0xaaab04fe7f70 .functor OR 1, v0xaaab04fcf0e0_0, v0xaaab04fcd400_0, C4<0>, C4<0>;
L_0xaaab04fe8080 .functor AND 1, L_0xaaab04fe87d0, L_0xaaab04fe99b0, C4<1>, C4<1>;
L_0xaaab04fe8a40 .functor AND 1, L_0xaaab04fe8080, L_0xaaab04fe89a0, C4<1>, C4<1>;
v0xaaab04fc7f40_0 .net *"_ivl_10", 0 0, L_0xaaab04fe87d0;  1 drivers
v0xaaab04fc8040_0 .net *"_ivl_12", 0 0, L_0xaaab04fe8080;  1 drivers
v0xaaab04fc8100_0 .net *"_ivl_13", 0 0, L_0xaaab04fe8900;  1 drivers
v0xaaab04fc81c0_0 .net *"_ivl_15", 0 0, L_0xaaab04fe89a0;  1 drivers
v0xaaab04fc8280_0 .net *"_ivl_4", 0 0, L_0xaaab04fe6730;  1 drivers
v0xaaab04fc8360_0 .net *"_ivl_5", 0 0, L_0xaaab04fe68e0;  1 drivers
v0xaaab04fc8440_0 .net *"_ivl_6", 0 0, L_0xaaab04fe6380;  1 drivers
L_0xffff9c6c87f8 .functor BUFT 1, C4<00000000000000000000000010001011>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc8520_0 .net/2s "end_row_dbg", 31 0, L_0xffff9c6c87f8;  1 drivers
L_0xffff9c6c87b0 .functor BUFT 1, C4<00000000000000000000000001101000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc8600_0 .net/2s "start_row_dbg", 31 0, L_0xffff9c6c87b0;  1 drivers
L_0xaaab04fe89a0 .reduce/nor L_0xaaab04fe8900;
S_0xaaab04fc4be0 .scope module, "mach" "freemachine" 5 63, 7 1 0, S_0xaaab04fc4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 8 "row_addr_out";
    .port_info 11 /OUTPUT 8 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaab04fc4dc0 .param/l "end_row" 0 7 3, +C4<00000000000000000000000010001011>;
P_0xaaab04fc4e00 .param/l "log2_mod" 1 7 16, +C4<00000000000000000000000000000010>;
P_0xaaab04fc4e40 .param/l "start_row" 0 7 2, +C4<00000000000000000000000001101000>;
L_0xaaab04fe6b00 .functor AND 1, v0xaaab04fc6870_0, L_0xaaab04fe6a60, C4<1>, C4<1>;
v0xaaab04fc7360_0 .array/port v0xaaab04fc7360, 0;
L_0xaaab04fe6bc0 .functor BUFZ 144, v0xaaab04fc7360_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fc7360_1 .array/port v0xaaab04fc7360, 1;
L_0xaaab04fe6c30 .functor BUFZ 144, v0xaaab04fc7360_1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xaaab04fc7360_2 .array/port v0xaaab04fc7360, 2;
L_0xaaab04fe6ca0 .functor BUFZ 144, v0xaaab04fc7360_2, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaab04fe7060 .functor OR 1, L_0xaaab04fe74e0, L_0xaaab04fe6b00, C4<0>, C4<0>;
L_0xaaab04fe74e0 .functor XOR 1, L_0xaaab04fe72e0, L_0xaaab04fe7380, C4<0>, C4<0>;
v0xaaab04fc5190_0 .net *"_ivl_1", 0 0, L_0xaaab04fe6a60;  1 drivers
v0xaaab04fc5270_0 .net *"_ivl_13", 31 0, L_0xaaab04fe6d70;  1 drivers
L_0xffff9c6c8840 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc5350_0 .net *"_ivl_16", 23 0, L_0xffff9c6c8840;  1 drivers
L_0xffff9c6c8888 .functor BUFT 1, C4<00000000000000000000000010001011>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc5440_0 .net/2u *"_ivl_17", 31 0, L_0xffff9c6c8888;  1 drivers
v0xaaab04fc5520_0 .net *"_ivl_22", 0 0, L_0xaaab04fe7060;  1 drivers
L_0xffff9c6c88d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc5630_0 .net/2u *"_ivl_23", 0 0, L_0xffff9c6c88d0;  1 drivers
v0xaaab04fc5710_0 .net *"_ivl_28", 0 0, L_0xaaab04fe72e0;  1 drivers
v0xaaab04fc57f0_0 .net *"_ivl_30", 0 0, L_0xaaab04fe7380;  1 drivers
L_0xffff9c6c8918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc58d0_0 .net/2u *"_ivl_33", 31 0, L_0xffff9c6c8918;  1 drivers
v0xaaab04fc59b0_0 .net *"_ivl_35", 0 0, L_0xaaab04fe7840;  1 drivers
v0xaaab04fc5a70_0 .net *"_ivl_39", 3 0, L_0xaaab04fe7930;  1 drivers
v0xaaab04fc5b50_0 .net *"_ivl_42", 3 0, L_0xaaab04fe7a70;  1 drivers
v0xaaab04fc5c30_0 .net *"_ivl_46", 0 0, L_0xaaab04fe7d50;  1 drivers
L_0xffff9c6c8960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc5cf0_0 .net/2u *"_ivl_47", 31 0, L_0xffff9c6c8960;  1 drivers
v0xaaab04fc5dd0_0 .net *"_ivl_49", 0 0, L_0xaaab04fe7e80;  1 drivers
L_0xffff9c6c89a8 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc5e90_0 .net/2u *"_ivl_51", 7 0, L_0xffff9c6c89a8;  1 drivers
v0xaaab04fc5f70_0 .net *"_ivl_53", 7 0, L_0xaaab04fe7fe0;  1 drivers
L_0xffff9c6c89f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc6050_0 .net/2u *"_ivl_55", 7 0, L_0xffff9c6c89f0;  1 drivers
v0xaaab04fc6130_0 .net *"_ivl_57", 7 0, L_0xaaab04fe8190;  1 drivers
v0xaaab04fc6210_0 .net *"_ivl_59", 7 0, L_0xaaab04fe8300;  1 drivers
v0xaaab04fc62f0_0 .net "ack_in", 0 0, L_0xaaab04fe8a40;  1 drivers
v0xaaab04fc63b0_0 .var "changed_out", 0 0;
v0xaaab04fc6470_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04fc6510_0 .var "col_addr_out", 7 0;
v0xaaab04fc65f0_0 .var/2s "col_i", 31 0;
v0xaaab04fc66d0_0 .var "degree", 3 0;
v0xaaab04fc67b0_0 .net "done_out", 0 0, L_0xaaab04fe6b00;  1 drivers
v0xaaab04fc6870_0 .var "done_out_buf", 0 0;
v0xaaab04fc6930_0 .var "insert_reg", 1 0;
v0xaaab04fc6a10_0 .net "last_row", 0 0, L_0xaaab04fe6ef0;  1 drivers
v0xaaab04fc6ad0_0 .var "next_regs_0", 143 0;
v0xaaab04fc6bb0_0 .var "next_regs_1", 143 0;
v0xaaab04fc6c90_0 .var "next_regs_2", 143 0;
v0xaaab04fc6f80_0 .net "partial_vec_in", 3 0, L_0xaaab04fe9ca0;  alias, 1 drivers
v0xaaab04fc7040_0 .net "partial_vec_out", 3 0, L_0xaaab04fe7b60;  alias, 1 drivers
v0xaaab04fc7120_0 .var "prune", 0 0;
v0xaaab04fc71e0_0 .var "read_en_buf", 0 0;
v0xaaab04fc72a0_0 .net "read_en_out", 0 0, L_0xaaab04fe7170;  1 drivers
v0xaaab04fc7360 .array "regs", 0 2, 143 0;
v0xaaab04fc74a0_0 .net "regs_dbg_0", 143 0, L_0xaaab04fe6bc0;  1 drivers
v0xaaab04fc7580_0 .net "regs_dbg_1", 143 0, L_0xaaab04fe6c30;  1 drivers
v0xaaab04fc7660_0 .net "regs_dbg_2", 143 0, L_0xaaab04fe6ca0;  1 drivers
v0xaaab04fc7740_0 .var "regs_valid", 0 0;
v0xaaab04fc7800_0 .net "reset", 0 0, v0xaaab04fcef60_0;  alias, 1 drivers
v0xaaab04fc78a0_0 .net "row_addr_out", 7 0, L_0xaaab04fe8490;  alias, 1 drivers
v0xaaab04fc7980_0 .var "row_addr_out_buf", 7 0;
v0xaaab04fc7a60_0 .net "run", 0 0, L_0xaaab04fe7f70;  1 drivers
v0xaaab04fc7b20_0 .var "store_parity", 1 0;
v0xaaab04fc7c00_0 .var/2s "updates_out", 31 0;
v0xaaab04fc7ce0_0 .net "write_en_out", 0 0, L_0xaaab04fe74e0;  1 drivers
E_0xaaab04fc50c0/0 .event edge, v0xaaab04fc7360_0, v0xaaab04fc7360_0, v0xaaab04fc7360_0, v0xaaab04fc7360_1;
E_0xaaab04fc50c0/1 .event edge, v0xaaab04fc7360_1, v0xaaab04fc7360_2, v0xaaab04fc7360_2, v0xaaab04fc7360_2;
E_0xaaab04fc50c0/2 .event edge, v0xaaab04fc7360_1, v0xaaab04fc7360_0, v0xaaab04fc7360_1, v0xaaab04fc7360_2;
E_0xaaab04fc50c0/3 .event edge, v0xaaab04fc65f0_0;
E_0xaaab04fc50c0 .event/or E_0xaaab04fc50c0/0, E_0xaaab04fc50c0/1, E_0xaaab04fc50c0/2, E_0xaaab04fc50c0/3;
L_0xaaab04fe6a60 .reduce/nor L_0xaaab04fe74e0;
L_0xaaab04fe6d70 .concat [ 8 24 0 0], v0xaaab04fc7980_0, L_0xffff9c6c8840;
L_0xaaab04fe6ef0 .cmp/eq 32, L_0xaaab04fe6d70, L_0xffff9c6c8888;
L_0xaaab04fe7170 .functor MUXZ 1, v0xaaab04fc71e0_0, L_0xffff9c6c88d0, L_0xaaab04fe7060, C4<>;
L_0xaaab04fe72e0 .part v0xaaab04fc7b20_0, 0, 1;
L_0xaaab04fe7380 .part v0xaaab04fc7b20_0, 1, 1;
L_0xaaab04fe7840 .cmp/eq 32, v0xaaab04fc65f0_0, L_0xffff9c6c8918;
L_0xaaab04fe7930 .part v0xaaab04fc7360_0, 140, 4;
L_0xaaab04fe7a70 .part v0xaaab04fc7360_1, 140, 4;
L_0xaaab04fe7b60 .functor MUXZ 4, L_0xaaab04fe7a70, L_0xaaab04fe7930, L_0xaaab04fe7840, C4<>;
L_0xaaab04fe7d50 .reduce/nor L_0xaaab04fe74e0;
L_0xaaab04fe7e80 .cmp/eq 32, v0xaaab04fc65f0_0, L_0xffff9c6c8960;
L_0xaaab04fe7fe0 .arith/sub 8, v0xaaab04fc7980_0, L_0xffff9c6c89a8;
L_0xaaab04fe8190 .arith/sub 8, v0xaaab04fc7980_0, L_0xffff9c6c89f0;
L_0xaaab04fe8300 .functor MUXZ 8, L_0xaaab04fe8190, L_0xaaab04fe7fe0, L_0xaaab04fe7e80, C4<>;
L_0xaaab04fe8490 .functor MUXZ 8, L_0xaaab04fe8300, v0xaaab04fc7980_0, L_0xaaab04fe7d50, C4<>;
S_0xaaab04fc86e0 .scope module, "main_mem" "mem" 5 27, 8 5 0, S_0xaaab04f380b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 8 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 8 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 4 "partial_vec_out";
enum0xaaab04eb3dc0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaab04fe90f0 .functor AND 1, v0xaaab04fca4b0_0, L_0xaaab04fe9050, C4<1>, C4<1>;
L_0xaaab04fe91b0 .functor OR 1, L_0xaaab04feb870, L_0xaaab04fec230, C4<0>, C4<0>;
L_0xaaab04fe93b0 .functor AND 1, L_0xaaab04fe91b0, L_0xaaab04fe92c0, C4<1>, C4<1>;
L_0xaaab04fe9600 .functor OR 1, L_0xaaab04fe93b0, L_0xaaab04fe94c0, C4<0>, C4<0>;
L_0xaaab04fe96f0 .functor OR 1, L_0xaaab04feb870, L_0xaaab04fec230, C4<0>, C4<0>;
L_0xaaab04fe9760 .functor OR 1, L_0xaaab04fe96f0, L_0xaaab04fe94c0, C4<0>, C4<0>;
L_0xaaab04fe98b0 .functor AND 1, L_0xaaab04fe90f0, L_0xaaab04feb870, C4<1>, C4<1>;
L_0xaaab04fe99b0 .functor OR 1, L_0xaaab04fe98b0, L_0xaaab04fe94c0, C4<0>, C4<0>;
L_0xffff9c6c8ac8 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaab04fe9b90 .functor AND 32, L_0xaaab04fe9a70, L_0xffff9c6c8ac8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaab04fc93c0_0 .net *"_ivl_0", 0 0, L_0xaaab04fe9050;  1 drivers
L_0xffff9c6c8a38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc94a0_0 .net/2u *"_ivl_10", 1 0, L_0xffff9c6c8a38;  1 drivers
v0xaaab04fc9580_0 .net *"_ivl_17", 0 0, L_0xaaab04fe96f0;  1 drivers
v0xaaab04fc9620_0 .net *"_ivl_21", 0 0, L_0xaaab04fe98b0;  1 drivers
v0xaaab04fc96e0_0 .net *"_ivl_24", 31 0, L_0xaaab04fe9a70;  1 drivers
L_0xffff9c6c8a80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04fc9810_0 .net *"_ivl_27", 23 0, L_0xffff9c6c8a80;  1 drivers
v0xaaab04fc98f0_0 .net/2u *"_ivl_28", 31 0, L_0xffff9c6c8ac8;  1 drivers
v0xaaab04fc99d0_0 .net *"_ivl_30", 31 0, L_0xaaab04fe9b90;  1 drivers
v0xaaab04fc9ab0_0 .net *"_ivl_5", 0 0, L_0xaaab04fe91b0;  1 drivers
v0xaaab04fc9b70_0 .net *"_ivl_7", 0 0, L_0xaaab04fe92c0;  1 drivers
v0xaaab04fc9c30_0 .net "ack", 0 0, L_0xaaab04fe99b0;  alias, 1 drivers
v0xaaab04fc9cd0_0 .net "addr_saved", 0 0, L_0xaaab04fe90f0;  1 drivers
v0xaaab04fc9d70_0 .net "bank_read_data", 143 0, v0xaaab04fc9040_0;  1 drivers
v0xaaab04fc9e60_0 .var "bank_vec_addr_saved", 7 0;
v0xaaab04fc9f20_0 .var "bank_vec_stable", 143 0;
v0xaaab04fca010_0 .net "busy", 0 0, L_0xaaab04fe9760;  alias, 1 drivers
v0xaaab04fca0b0_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04fca150_0 .net "col_addr_in", 7 0, L_0xaaab04feb080;  alias, 1 drivers
v0xaaab04fca230_0 .var "dirty_list", 138 0;
v0xaaab04fca310_0 .net "fetch_en", 0 0, L_0xaaab04fe93b0;  1 drivers
v0xaaab04fca3d0_0 .var "fetch_state", 1 0;
v0xaaab04fca4b0_0 .var "mem_init", 0 0;
v0xaaab04fca570_0 .var "next_fetch_state", 1 0;
v0xaaab04fca650_0 .net "pad_en", 0 0, v0xaaab04fcedd0_0;  alias, 1 drivers
v0xaaab04fca710_0 .net "partial_vec_in", 3 0, L_0xaaab04fea320;  alias, 1 drivers
v0xaaab04fca7f0_0 .net "partial_vec_out", 3 0, L_0xaaab04fe9ca0;  alias, 1 drivers
v0xaaab04fca8b0_0 .net "read_en", 0 0, L_0xaaab04feb870;  alias, 1 drivers
v0xaaab04fca970_0 .net "reset", 0 0, v0xaaab04fcef60_0;  alias, 1 drivers
v0xaaab04fcaa10_0 .net "row_addr_in", 7 0, L_0xaaab04fea8b0;  alias, 1 drivers
v0xaaab04fcab00_0 .net "write_en", 0 0, L_0xaaab04fec230;  alias, 1 drivers
v0xaaab04fcaba0_0 .net "writeback_commit", 0 0, L_0xaaab04fe94c0;  1 drivers
E_0xaaab04fc8870 .event edge, v0xaaab04fca3d0_0, v0xaaab04fca310_0, v0xaaab04fc9cd0_0, v0xaaab04fcab00_0;
L_0xaaab04fe9050 .cmp/eq 8, L_0xaaab04fea8b0, v0xaaab04fc9e60_0;
L_0xaaab04fe92c0 .reduce/nor L_0xaaab04fe90f0;
L_0xaaab04fe94c0 .cmp/eq 2, v0xaaab04fca3d0_0, L_0xffff9c6c8a38;
L_0xaaab04fe9a70 .concat [ 8 24 0 0], L_0xaaab04feb080, L_0xffff9c6c8a80;
L_0xaaab04fe9ca0 .part/v v0xaaab04fc9f20_0, L_0xaaab04fe9b90, 4;
S_0xaaab04fc8920 .scope module, "data" "single_port_sync_ram" 8 31, 9 3 0, S_0xaaab04fc86e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 144 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 144 "read_data";
P_0xaaab04fab560 .param/l "ADDR_WIDTH" 0 9 4, +C4<00000000000000000000000000001000>;
P_0xaaab04fab5a0 .param/l "DEPTH" 0 9 5, +C4<00000000000000000000000010001011>;
v0xaaab04fc8d10_0 .net "addr", 7 0, L_0xaaab04fea8b0;  alias, 1 drivers
v0xaaab04fc8e10_0 .net "bank_en", 0 0, L_0xaaab04fe9600;  1 drivers
v0xaaab04fc8ed0_0 .net "clock", 0 0, v0xaaab04fce8f0_0;  alias, 1 drivers
v0xaaab04fc8fa0 .array "mem", 0 138, 143 0;
v0xaaab04fc9040_0 .var "read_data", 143 0;
v0xaaab04fc9120_0 .net "write_data", 143 0, v0xaaab04fc9f20_0;  1 drivers
v0xaaab04fc9200_0 .net "write_en", 0 0, L_0xaaab04fe94c0;  alias, 1 drivers
S_0xaaab04fcdda0 .scope task, "print_mem" "print_mem" 4 43, 4 43 0, S_0xaaab04f9c820;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaab04fcdf50;
    %jmp t_0;
    .scope S_0xaaab04fcdf50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab04fce130_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaab04fce130_0;
    %cmpi/s 139, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 45 "$display", "%0d: %1b", v0xaaab04fce130_0, &A<v0xaaab04fc8fa0, v0xaaab04fce130_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab04fce130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab04fce130_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaab04fcdda0;
t_0 %join;
    %end;
S_0xaaab04fcdf50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0xaaab04fcdda0;
 .timescale 0 0;
v0xaaab04fce130_0 .var/2s "i", 31 0;
S_0xaaab04fce230 .scope task, "write_mem" "write_mem" 4 49, 4 49 0, S_0xaaab04f9c820;
 .timescale 0 0;
v0xaaab04fce520_0 .var "col_i", 7 0;
v0xaaab04fce620_0 .var "partial_vec", 3 0;
v0xaaab04fce700_0 .var "row_i", 7 0;
E_0xaaab04fc8c30 .event negedge, v0xaaab04fcd120_0;
E_0xaaab04fce460 .event posedge, v0xaaab04fcd120_0;
E_0xaaab04fce4c0 .event negedge, v0xaaab04f43790_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaab04fce4c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04fcedd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %load/vec4 v0xaaab04fce620_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 4;
    %load/vec4 v0xaaab04fce700_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 8;
    %load/vec4 v0xaaab04fce520_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 8;
    %load/vec4 v0xaaab04fcec60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaab04fce460;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04fcedd0_0, 0, 1;
    %load/vec4 v0xaaab04fced00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaab04fc8c30;
T_2.17 ;
    %end;
    .scope S_0xaaab04f7b5c0;
T_3 ;
Ewait_0 .event/or E_0xaaab04ecca80, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaab04fbb050_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaab04fbb050_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaab04fbb8b0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fbb450_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fbb530_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbbaf0, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fbb610_0, 0, 144;
    %load/vec4 v0xaaab04fbb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fbb530_0, 4, 1;
T_3.0 ;
    %load/vec4 v0xaaab04fbaf70_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xaaab04fbb530_0;
    %store/vec4 v0xaaab04fbb450_0, 0, 144;
    %load/vec4 v0xaaab04fbb610_0;
    %store/vec4 v0xaaab04fbb530_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaab04fbb610_0, 0, 144;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab04f7b5c0;
T_4 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fbbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbbed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaab04fbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbbed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fbb2b0_0, 0;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaab04fbb2b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaab04fbc450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaab04fbac90_0;
    %load/vec4 v0xaaab04fbbed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaab04fbb6f0_0;
    %load/vec4 v0xaaab04fbb2b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab04fbaeb0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaab04fbbaf0, 5, 6;
    %load/vec4 v0xaaab04fbaeb0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaab04fbb390_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %load/vec4 v0xaaab04fbb2b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fbb390_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaab04fbb2b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaab04fbb2b0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbbed0_0, 0;
    %load/vec4 v0xaaab04fbc030_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaab04fbbed0_0;
    %load/vec4 v0xaaab04fbb1f0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fbc450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaab04fbb450_0;
    %load/vec4 v0xaaab04fbb530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab04fbb610_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbbaf0, 0, 4;
    %load/vec4 v0xaaab04fbaf70_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbbed0_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaab04f7b5c0;
T_5 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fbbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbb1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fbc370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fbc290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbb970_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaab04fbc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbaeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbb970_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fbc290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbb1f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbad50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbc0f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaab04fbc450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaab04fbac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaab04fbc290_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fbc290_0, 4, 5;
    %load/vec4 v0xaaab04fbaf70_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fbaeb0_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaab04fbac90_0;
    %load/vec4 v0xaaab04fbbed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaab04fbaeb0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaab04fbb390_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0xaaab04fbaeb0_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaab04fbaeb0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaab04fbb2b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fbb390_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaab04fbc0f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fbc0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbaeb0_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fbaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbb970_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaab04fbbed0_0;
    %load/vec4 v0xaaab04fbb1f0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fbc450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaab04fbb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaab04fbc370_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fbc370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbad50_0, 0;
T_5.16 ;
    %load/vec4 v0xaaab04fbaf70_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0xaaab04fbb390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbb1f0_0, 0;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbb970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fbaf70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbaeb0_0, 0;
    %load/vec4 v0xaaab04fbc0f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fbc0f0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaab04fbaf70_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fbaf70_0, 0;
T_5.19 ;
    %load/vec4 v0xaaab04fbaf70_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0xaaab04fbc290_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fbc290_0, 4, 5;
    %load/vec4 v0xaaab04fbaf70_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fbaeb0_0, 0;
T_5.22 ;
T_5.14 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaab04fbcf60;
T_6 ;
Ewait_1 .event/or E_0xaaab04fac310, E_0x0;
    %wait Ewait_1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaab04fbeaa0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaab04fbeaa0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaab04fbf4d0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fbeea0_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fbef80_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fbf710, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fbf060_0, 0, 144;
    %load/vec4 v0xaaab04fbf4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fbef80_0, 4, 1;
T_6.0 ;
    %load/vec4 v0xaaab04fbe9c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xaaab04fbef80_0;
    %store/vec4 v0xaaab04fbeea0_0, 0, 144;
    %load/vec4 v0xaaab04fbf060_0;
    %store/vec4 v0xaaab04fbef80_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaab04fbf060_0, 0, 144;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaab04fbcf60;
T_7 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fbfbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbfaf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaab04fbfe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbfaf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fbed00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0xaaab04fc00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaab04fbe6c0_0;
    %load/vec4 v0xaaab04fbfaf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0xaaab04fbf350_0;
    %load/vec4 v0xaaab04fbed00_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab04fbe8e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaab04fbf710, 5, 6;
    %load/vec4 v0xaaab04fbe8e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaab04fbede0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.8, 9;
    %load/vec4 v0xaaab04fbed00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fbede0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0xaaab04fbed00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaab04fbed00_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbfaf0_0, 0;
    %load/vec4 v0xaaab04fbfca0_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0xaaab04fbfaf0_0;
    %load/vec4 v0xaaab04fbec40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fc00e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %load/vec4 v0xaaab04fbeea0_0;
    %load/vec4 v0xaaab04fbef80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab04fbf060_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fbf710, 0, 4;
    %load/vec4 v0xaaab04fbe9c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbfaf0_0, 0;
T_7.16 ;
T_7.14 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaab04fbcf60;
T_8 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fbfbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbec40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc0000_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fbff20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbe780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbf590_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaab04fbfe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbe8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbf590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fbff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbe780_0, 0;
    %pushi/vec4 33, 0, 8;
    %assign/vec4 v0xaaab04fbfd80_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaab04fc00e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0xaaab04fbe6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaab04fbff20_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fbff20_0, 4, 5;
    %load/vec4 v0xaaab04fbe9c0_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fbe8e0_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0xaaab04fbe6c0_0;
    %load/vec4 v0xaaab04fbfaf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaab04fbe8e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaab04fbede0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0xaaab04fbe8e0_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaab04fbe8e0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0xaaab04fbed00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fbede0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0xaaab04fbfd80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fbfd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbe8e0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fbe9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fbf590_0, 0;
T_8.13 ;
T_8.11 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0xaaab04fbfaf0_0;
    %load/vec4 v0xaaab04fbec40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fc00e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0xaaab04fbf4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0xaaab04fc0000_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fc0000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbe780_0, 0;
T_8.16 ;
    %load/vec4 v0xaaab04fbe9c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %load/vec4 v0xaaab04fbede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbec40_0, 0;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fbf590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fbe9c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fbe8e0_0, 0;
    %load/vec4 v0xaaab04fbfd80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fbfd80_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0xaaab04fbe9c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fbe9c0_0, 0;
T_8.19 ;
    %load/vec4 v0xaaab04fbe9c0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.22, 4;
    %load/vec4 v0xaaab04fbff20_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fbff20_0, 4, 5;
    %load/vec4 v0xaaab04fbe9c0_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fbe8e0_0, 0;
T_8.22 ;
T_8.14 ;
T_8.9 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaab04fc0dc0;
T_9 ;
Ewait_2 .event/or E_0xaaab04fac350, E_0x0;
    %wait Ewait_2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaab04fc28a0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaab04fc28a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaab04fc32f0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fc2ca0_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fc2d80_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc3530, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fc2e60_0, 0, 144;
    %load/vec4 v0xaaab04fc32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fc2d80_0, 4, 1;
T_9.0 ;
    %load/vec4 v0xaaab04fc27c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xaaab04fc2d80_0;
    %store/vec4 v0xaaab04fc2ca0_0, 0, 144;
    %load/vec4 v0xaaab04fc2e60_0;
    %store/vec4 v0xaaab04fc2d80_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaab04fc2e60_0, 0, 144;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaab04fc0dc0;
T_10 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fc39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc3910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaab04fc3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc3910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fc2b00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0xaaab04fc3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0xaaab04fc24c0_0;
    %load/vec4 v0xaaab04fc3910_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0xaaab04fc3150_0;
    %load/vec4 v0xaaab04fc2b00_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab04fc26e0_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaab04fc3530, 5, 6;
    %load/vec4 v0xaaab04fc26e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaab04fc2be0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.8, 9;
    %load/vec4 v0xaaab04fc2b00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fc2be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0xaaab04fc2b00_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaab04fc2b00_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc3910_0, 0;
    %load/vec4 v0xaaab04fc3a70_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
T_10.12 ;
T_10.11 ;
T_10.8 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0xaaab04fc3910_0;
    %load/vec4 v0xaaab04fc2a40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fc3eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0xaaab04fc2ca0_0;
    %load/vec4 v0xaaab04fc2d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab04fc2e60_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc3530, 0, 4;
    %load/vec4 v0xaaab04fc27c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc3910_0, 0;
T_10.16 ;
T_10.14 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaab04fc0dc0;
T_11 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fc39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc2a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc3dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fc3cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc2580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc33b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaab04fc3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fc26e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc33b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fc3cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc2a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc2580_0, 0;
    %pushi/vec4 68, 0, 8;
    %assign/vec4 v0xaaab04fc3b50_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xaaab04fc3eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0xaaab04fc24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0xaaab04fc3cf0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fc3cf0_0, 4, 5;
    %load/vec4 v0xaaab04fc27c0_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fc26e0_0, 0;
T_11.6 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0xaaab04fc24c0_0;
    %load/vec4 v0xaaab04fc3910_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0xaaab04fc26e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaab04fc2be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0xaaab04fc26e0_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaab04fc26e0_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0xaaab04fc2b00_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fc2be0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0xaaab04fc3b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fc3b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fc26e0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc33b0_0, 0;
T_11.13 ;
T_11.11 ;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0xaaab04fc3910_0;
    %load/vec4 v0xaaab04fc2a40_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fc3eb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0xaaab04fc32f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0xaaab04fc3dd0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fc3dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc2580_0, 0;
T_11.16 ;
    %load/vec4 v0xaaab04fc27c0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_11.18, 4;
    %load/vec4 v0xaaab04fc2be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc2a40_0, 0;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc33b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc27c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fc26e0_0, 0;
    %load/vec4 v0xaaab04fc3b50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fc3b50_0, 0;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0xaaab04fc27c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fc27c0_0, 0;
T_11.19 ;
    %load/vec4 v0xaaab04fc27c0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.22, 4;
    %load/vec4 v0xaaab04fc3cf0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fc3cf0_0, 4, 5;
    %load/vec4 v0xaaab04fc27c0_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fc26e0_0, 0;
T_11.22 ;
T_11.14 ;
T_11.9 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaab04fc4be0;
T_12 ;
Ewait_3 .event/or E_0xaaab04fc50c0, E_0x0;
    %wait Ewait_3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaab04fc66d0_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaab04fc66d0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaab04fc7120_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fc6ad0_0, 0, 144;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fc6bb0_0, 0, 144;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fc7360, 4;
    %parti/s 143, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab04fc6c90_0, 0, 144;
    %load/vec4 v0xaaab04fc7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fc6bb0_0, 4, 1;
T_12.0 ;
    %load/vec4 v0xaaab04fc65f0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0xaaab04fc6bb0_0;
    %store/vec4 v0xaaab04fc6ad0_0, 0, 144;
    %load/vec4 v0xaaab04fc6c90_0;
    %store/vec4 v0xaaab04fc6bb0_0, 0, 144;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0xaaab04fc6c90_0, 0, 144;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaab04fc4be0;
T_13 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fc7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 432;
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc7740_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaab04fc7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc7740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fc6930_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xaaab04fc7ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0xaaab04fc62f0_0;
    %load/vec4 v0xaaab04fc7740_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0xaaab04fc6f80_0;
    %load/vec4 v0xaaab04fc6930_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab04fc6510_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaab04fc7360, 5, 6;
    %load/vec4 v0xaaab04fc6510_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaab04fc6a10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.8, 9;
    %load/vec4 v0xaaab04fc6930_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fc6a10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %load/vec4 v0xaaab04fc6930_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaab04fc6930_0, 0;
    %jmp T_13.11;
T_13.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc7740_0, 0;
    %load/vec4 v0xaaab04fc78a0_0;
    %pad/u 32;
    %cmpi/e 139, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %pushi/vec4 0, 0, 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
T_13.12 ;
T_13.11 ;
T_13.8 ;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0xaaab04fc7740_0;
    %load/vec4 v0xaaab04fc6870_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fc7ce0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0xaaab04fc6ad0_0;
    %load/vec4 v0xaaab04fc6bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab04fc6c90_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 144;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
    %split/vec4 144;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc7360, 0, 4;
    %load/vec4 v0xaaab04fc65f0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_13.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc7740_0, 0;
T_13.16 ;
T_13.14 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaab04fc4be0;
T_14 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fc7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc6870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc7c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fc7b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc63b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc71e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaab04fc7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fc6510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc71e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fc7b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc6870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc63b0_0, 0;
    %pushi/vec4 103, 0, 8;
    %assign/vec4 v0xaaab04fc7980_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0xaaab04fc7ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0xaaab04fc62f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0xaaab04fc7b20_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fc7b20_0, 4, 5;
    %load/vec4 v0xaaab04fc65f0_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fc6510_0, 0;
T_14.6 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0xaaab04fc62f0_0;
    %load/vec4 v0xaaab04fc7740_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0xaaab04fc6510_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 144, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaab04fc6a10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0xaaab04fc6510_0;
    %addi 4, 0, 8;
    %assign/vec4 v0xaaab04fc6510_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0xaaab04fc6930_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fc6a10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0xaaab04fc7980_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fc7980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fc6510_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc65f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fc71e0_0, 0;
T_14.13 ;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0xaaab04fc7740_0;
    %load/vec4 v0xaaab04fc6870_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab04fc7ce0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0xaaab04fc7120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0xaaab04fc7c00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fc7c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc63b0_0, 0;
T_14.16 ;
    %load/vec4 v0xaaab04fc65f0_0;
    %cmpi/e 143, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %load/vec4 v0xaaab04fc6a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc6870_0, 0;
T_14.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fc71e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fc65f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaab04fc6510_0, 0;
    %load/vec4 v0xaaab04fc7980_0;
    %addi 1, 0, 8;
    %assign/vec4 v0xaaab04fc7980_0, 0;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0xaaab04fc65f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04fc65f0_0, 0;
T_14.19 ;
    %load/vec4 v0xaaab04fc65f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_14.22, 4;
    %load/vec4 v0xaaab04fc7b20_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab04fc7b20_0, 4, 5;
    %load/vec4 v0xaaab04fc65f0_0;
    %pad/s 8;
    %assign/vec4 v0xaaab04fc6510_0, 0;
T_14.22 ;
T_14.14 ;
T_14.9 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaab04fc8920;
T_15 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fc8e10_0;
    %load/vec4 v0xaaab04fc9200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xaaab04fc9120_0;
    %load/vec4 v0xaaab04fc8d10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04fc8fa0, 0, 4;
T_15.0 ;
    %load/vec4 v0xaaab04fc8e10_0;
    %load/vec4 v0xaaab04fc9200_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xaaab04fc8d10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xaaab04fc8fa0, 4;
    %assign/vec4 v0xaaab04fc9040_0, 0;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaab04fc86e0;
T_16 ;
Ewait_4 .event/or E_0xaaab04fc8870, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaab04fca3d0_0;
    %store/vec4 v0xaaab04fca570_0, 0, 2;
    %load/vec4 v0xaaab04fca3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0xaaab04fca310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaab04fca570_0, 0, 2;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0xaaab04fc9cd0_0;
    %load/vec4 v0xaaab04fcab00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaab04fca570_0, 0, 2;
T_16.6 ;
T_16.5 ;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0xaaab04fcab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaab04fca570_0, 0, 2;
    %jmp T_16.9;
T_16.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab04fca570_0, 0, 2;
T_16.9 ;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab04fca570_0, 0, 2;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaab04fc86e0;
T_17 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fca970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab04fca3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fca4b0_0, 0;
    %pushi/vec4 0, 0, 139;
    %assign/vec4 v0xaaab04fca230_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0xaaab04fca570_0;
    %assign/vec4 v0xaaab04fca3d0_0, 0;
    %load/vec4 v0xaaab04fca3d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0xaaab04fca230_0;
    %load/vec4 v0xaaab04fcaa10_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_17.4, 8;
    %pushi/vec4 0, 0, 144;
    %jmp/1 T_17.5, 8;
T_17.4 ; End of true expr.
    %load/vec4 v0xaaab04fc9d70_0;
    %jmp/0 T_17.5, 8;
 ; End of false expr.
    %blend;
T_17.5;
    %assign/vec4 v0xaaab04fc9f20_0, 0;
    %load/vec4 v0xaaab04fcaa10_0;
    %assign/vec4 v0xaaab04fc9e60_0, 0;
    %load/vec4 v0xaaab04fcab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0xaaab04fca710_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab04fca150_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaab04fca650_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaab04fc9f20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaab04fcaa10_0;
    %assign/vec4/off/d v0xaaab04fca230_0, 4, 5;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fca4b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0xaaab04fc9cd0_0;
    %load/vec4 v0xaaab04fcab00_0;
    %and;
    %load/vec4 v0xaaab04fca3d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0xaaab04fca710_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab04fca150_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaab04fca650_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaab04fc9f20_0, 4, 5;
T_17.8 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaab04f51e50;
T_18 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fb94b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab04f473d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaab04f473d0_0;
    %nor/r;
    %load/vec4 v0xaaab04fb9380_0;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %fork t_3, S_0xaaab04f6ab30;
    %jmp t_2;
    .scope S_0xaaab04f6ab30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab04f5cad0_0, 0, 32;
T_18.4 ;
    %load/vec4 v0xaaab04f5cad0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v0xaaab04fb9380_0;
    %load/vec4 v0xaaab04f5cad0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0xaaab04f5cad0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xaaab04f473d0_0, 0;
    %load/vec4 v0xaaab04f5cad0_0;
    %assign/vec4 v0xaaab04fb92a0_0, 0;
T_18.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab04f5cad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab04f5cad0_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %end;
    .scope S_0xaaab04f51e50;
t_2 %join;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0xaaab04f473d0_0;
    %or/r;
    %load/vec4 v0xaaab04fb9380_0;
    %load/vec4 v0xaaab04f473d0_0;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab04f473d0_0, 0;
T_18.8 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaab04f380b0;
T_19 ;
    %wait E_0xaaab04e9cfd0;
    %load/vec4 v0xaaab04fcd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fcd400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fcd820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fcc610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04fcdb20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaab04fcd820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab04fcd400_0, 0;
    %load/vec4 v0xaaab04fcca10_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0xaaab04fcc7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04fcd9a0, 4;
    %assign/vec4 v0xaaab04fcdb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fcc610_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fcd400_0, 0;
T_19.7 ;
T_19.4 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0xaaab04fcd780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab04fcd820_0, 0;
T_19.8 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaab04f9c820;
T_20 ;
T_20.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaab04fce8f0_0;
    %inv;
    %store/vec4 v0xaaab04fce8f0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
    .scope S_0xaaab04f9c820;
T_21 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaab04f9c820 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0xaaab04f9c820;
T_22 ;
    %vpi_func 4 73 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaab04fceb50_0, 0, 32;
    %load/vec4 v0xaaab04fceb50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %vpi_call/w 4 74 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04fce8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04fcef60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab04fcf000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab04fce9b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab04fceec0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04fcf0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %pushi/vec4 3, 0, 32;
T_22.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_22.3, 5;
    %jmp/1 T_22.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab04fce4c0;
    %jmp T_22.2;
T_22.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04fcef60_0, 0, 1;
    %wait E_0xaaab04fce4c0;
T_22.4 ;
    %load/vec4 v0xaaab04fcf240_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_22.5, 8;
    %vpi_func 4 96 "$fgetc" 32, v0xaaab04fceb50_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaab04fce7f0_0, 0, 32;
    %load/vec4 v0xaaab04fce7f0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab04fcf240_0, 4, 1;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0xaaab04fce7f0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_22.8, 4;
    %load/vec4 v0xaaab04fceec0_0;
    %store/vec4 v0xaaab04fce620_0, 0, 4;
    %load/vec4 v0xaaab04fcf000_0;
    %pad/s 8;
    %store/vec4 v0xaaab04fce700_0, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0xaaab04fce520_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaab04fce230;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab04fce9b0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab04fcf000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab04fcf000_0, 0, 32;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0xaaab04fce9b0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaab04fce9b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %load/vec4 v0xaaab04fceec0_0;
    %store/vec4 v0xaaab04fce620_0, 0, 4;
    %load/vec4 v0xaaab04fcf000_0;
    %pad/s 8;
    %store/vec4 v0xaaab04fce700_0, 0, 8;
    %load/vec4 v0xaaab04fce9b0_0;
    %subi 4, 0, 32;
    %pad/s 8;
    %store/vec4 v0xaaab04fce520_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaab04fce230;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab04fceec0_0, 0, 4;
T_22.10 ;
    %load/vec4 v0xaaab04fce7f0_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab04fce9b0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab04fceec0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab04fce9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab04fce9b0_0, 0, 32;
T_22.9 ;
T_22.7 ;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0xaaab04fce9b0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.12, 4;
    %load/vec4 v0xaaab04fceec0_0;
    %store/vec4 v0xaaab04fce620_0, 0, 4;
    %load/vec4 v0xaaab04fcf000_0;
    %pad/s 8;
    %store/vec4 v0xaaab04fce700_0, 0, 8;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0xaaab04fce520_0, 0, 8;
    %fork TD_aoc4_tb.write_mem, S_0xaaab04fce230;
    %join;
T_22.12 ;
    %wait E_0xaaab04fce4c0;
    %fork TD_aoc4_tb.print_mem, S_0xaaab04fcdda0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04fcf0e0_0, 0, 1;
    %wait E_0xaaab04fce4c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04fcf0e0_0, 0, 1;
    %wait E_0xaaab04ecbb30;
    %vpi_call/w 4 125 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_mem, S_0xaaab04fcdda0;
    %join;
    %vpi_call/w 4 127 "$display", "Updates: %0d", v0xaaab04fcf820_0 {0 0 0};
    %vpi_call/w 4 129 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_arb.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
