{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558960827185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558960827186 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_cam_impl1 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"digital_cam_impl1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558960827449 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558960827553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558960827553 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 2346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558960827686 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 2347 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558960827686 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 2346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1558960827686 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558960827689 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3009 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558960827689 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1558960827689 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558960828619 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558960828642 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558960829919 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558960829919 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 37623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558960830015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 37625 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558960830015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 37627 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558960830015 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558960830015 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558960830016 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558960830016 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558960830038 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558960834551 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 229 " "No exact pin location assignment(s) for 1 pins of 229 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558960836822 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 " "The parameters of the PLL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 and the PLL my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 and PLL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 10 " "The value of the parameter \"M\" for the PLL atom nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 10" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 and PLL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 2 " "The value of the parameter \"M INITIAL\" for the PLL atom nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 and PLL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 15380 " "The value of the parameter \"Min Lock Period\" for the PLL atom nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 15380" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 and PLL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 33330 " "The value of the parameter \"Max Lock Period\" for the PLL atom nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 33330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 and PLL nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1558960837009 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3008 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2346 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1558960837009 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 0 Pin_Y2 " "PLL \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 387 0 0 } } { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1558960837161 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558960839565 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558960839565 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558960839925 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558960839964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_2nd_Core_cpu.sdc 65 *nios_system_Nios2_2nd_Core_cpu:*\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at nios_system_Nios2_2nd_Core_cpu.sdc(65): *nios_system_Nios2_2nd_Core_cpu:*\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558960840128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_2nd_Core_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_2nd_Core_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558960840129 ""}  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558960840129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_2nd_Core_cpu.sdc 66 *nios_system_Nios2_2nd_Core_cpu:*\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at nios_system_Nios2_2nd_Core_cpu.sdc(66): *nios_system_Nios2_2nd_Core_cpu:*\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_im:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_im\|nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558960840139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_2nd_Core_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_2nd_Core_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558960840139 ""}  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558960840139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_2nd_Core_cpu.sdc 70 *nios_system_Nios2_2nd_Core_cpu:*\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at nios_system_Nios2_2nd_Core_cpu.sdc(70): *nios_system_Nios2_2nd_Core_cpu:*\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558960840179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_2nd_Core_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_2nd_Core_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$nios_system_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558960840179 ""}  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558960840179 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558960840181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_cpu.sdc 65 *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at nios_system_Nios2_cpu.sdc(65): *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558960840326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558960840326 ""}  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558960840326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_cpu.sdc 66 *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at nios_system_Nios2_cpu.sdc(66): *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_im:the_nios_system_Nios2_cpu_nios2_oci_im\|nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component_module:nios_system_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558960840337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558960840337 ""}  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558960840337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_Nios2_cpu.sdc 70 *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at nios_system_Nios2_cpu.sdc(70): *nios_system_Nios2_cpu:*\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_itrace:the_nios_system_Nios2_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558960840373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_Nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_Nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$nios_system_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558960840373 ""}  } { { "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558960840373 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_6h11:auto_generated\|ram_block1a0~porta_address_reg0 clk_50 " "Register ov7670_controller:Inst_ov7670_controller\|ov7670_registers:Inst_ov7670_registers\|altsyncram:Mux0_rtl_0\|altsyncram_6h11:auto_generated\|ram_block1a0~porta_address_reg0 is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558960840449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558960840449 "|digital_cam_impl1|clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ov7670_pclk " "Node: ov7670_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|ram_block1a94~porta_we_reg ov7670_pclk " "Register frame_buffer:Inst_frame_buffer\|my_frame_buffer_15to0:Inst_buffer_bottom\|altsyncram:altsyncram_component\|altsyncram_iip3:auto_generated\|ram_block1a94~porta_we_reg is being clocked by ov7670_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558960840449 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558960840449 "|digital_cam_impl1|ov7670_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558960840761 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558960840761 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558960840761 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558960840761 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1558960840761 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558960840768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558960840768 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558960840768 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558960840768 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558960840769 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558960840769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558960840769 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558960840769 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558960840769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842726 ""}  } { { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 37590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842726 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 2346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842726 ""}  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 2346 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842726 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842726 ""}  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3008 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842727 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 36446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 36692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558960842727 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 36531 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842727 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 36553 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|nios_system_Nios2_cpu_nios2_oci:the_nios_system_Nios2_cpu_nios2_oci\|nios_system_Nios2_cpu_nios2_oci_debug:the_nios_system_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 7485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558960842727 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 13111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|nios_system_Nios2_2nd_Core_cpu_nios2_oci:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci\|nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug:the_nios_system_Nios2_2nd_Core_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 12010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558960842727 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 13113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SDRAM:sdram\|active_rnw~1 " "Destination node nios_system:u0\|nios_system_SDRAM:sdram\|active_rnw~1" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 14888 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SDRAM:sdram\|active_cs_n~0 " "Destination node nios_system:u0\|nios_system_SDRAM:sdram\|active_cs_n~0" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 14954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SDRAM:sdram\|active_cs_n~1 " "Destination node nios_system:u0\|nios_system_SDRAM:sdram\|active_cs_n~1" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 14955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|data_from_flash\[7\]~0 " "Destination node nios_system:u0\|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash\|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface\|Altera_UP_Flash_Memory_Controller:fm\|data_from_flash\[7\]~0" {  } { { "nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/Altera_UP_Flash_Memory_Controller.vhd" 154 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 16301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SRAM:sram\|is_write~0 " "Destination node nios_system:u0\|nios_system_SRAM:sram\|is_write~0" {  } { { "nios_system/synthesis/submodules/nios_system_SRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SRAM.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 17212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SDRAM:sdram\|i_refs\[0\] " "Destination node nios_system:u0\|nios_system_SDRAM:sdram\|i_refs\[0\]" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3326 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SDRAM:sdram\|i_refs\[2\] " "Destination node nios_system:u0\|nios_system_SDRAM:sdram\|i_refs\[2\]" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3324 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SDRAM:sdram\|i_refs\[1\] " "Destination node nios_system:u0\|nios_system_SDRAM:sdram\|i_refs\[1\]" {  } { { "nios_system/synthesis/submodules/nios_system_SDRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SDRAM.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 3325 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_SRAM:sram\|is_read~2 " "Destination node nios_system:u0\|nios_system_SRAM:sram\|is_read~2" {  } { { "nios_system/synthesis/submodules/nios_system_SRAM.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_SRAM.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 23254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842728 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558960842728 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 2371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842729 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 10948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios_system:u0\|nios_system_Nios2:nios2\|nios_system_Nios2_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 13111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558960842729 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 10957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node nios_system:u0\|nios_system_Nios2_2nd_Core:nios2_2nd_core\|nios_system_Nios2_2nd_Core_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 13113 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558960842729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558960842729 ""}  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 10952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842729 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 15507 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842730 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 15529 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node nios_system:u0\|nios_system_rst_controller_003:rst_controller_003\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558960842730 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 18744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558960842730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558960845992 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558960846021 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558960846024 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558960846081 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558960846186 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558960846186 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1558960846186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558960846188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558960846284 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558960849412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 Block RAM " "Packed 20 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558960849442 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558960849442 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "256 Embedded multiplier output " "Packed 256 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558960849442 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558960849442 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558960849442 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "130 " "Created 130 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1558960849442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558960849442 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1558960849717 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1558960849717 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558960849717 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 17 43 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 62 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 61 12 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 61 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 35 36 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 8 50 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 64 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558960849719 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1558960849719 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558960849719 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1 clk\[1\] vga_CLK~output " "PLL \"my_altpll:Inst_vga_pll\|altpll:altpll_component\|my_altpll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"vga_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/my_altpll_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/my_altpll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "my_altpll.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/my_altpll.vhd" 141 0 0 } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 446 0 0 } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 35 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1558960850047 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"nios_system:u0\|nios_system_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_System_PLL.v" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/submodules/nios_system_System_PLL.v" 35 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/nios_system/synthesis/nios_system.vhd" 843 0 0 } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 387 0 0 } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 70 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1558960850061 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_dll_locked " "Node \"LED_dll_locked\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_dll_locked" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_snapshot_retrieved " "Node \"LED_snapshot_retrieved\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_snapshot_retrieved" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_display_snapshot " "Node \"btn_display_snapshot\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_display_snapshot" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_take_snapshot " "Node \"btn_take_snapshot\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_take_snapshot" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "config_start " "Node \"config_start\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "config_start" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_config_finished " "Node \"led_config_finished\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led_config_finished" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "slide_sw_RESET " "Node \"slide_sw_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "slide_sw_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "slide_sw_resend_reg_values " "Node \"slide_sw_resend_reg_values\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "slide_sw_resend_reg_values" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558960854182 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558960854182 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558960854191 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558960854244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558960861972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558960868239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558960868530 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558960879560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558960879560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558960883575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558960896876 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558960896876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558960902296 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558960902296 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558960902296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558960902300 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.15 " "Total time spent on timing analysis during the Fitter is 2.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558960903289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558960903638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558960907185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558960907199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558960910729 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558960916771 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558960923682 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_siod 3.3-V LVTTL AF24 " "Pin ov7670_siod uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_siod } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_siod" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1495 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVTTL Y2 " "Pin clk_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_pclk 3.3-V LVTTL AC19 " "Pin ov7670_pclk uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_pclk } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_pclk" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_vsync 3.3-V LVTTL AF15 " "Pin ov7670_vsync uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_vsync } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_vsync" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_href 3.3-V LVTTL AD19 " "Pin ov7670_href uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_href } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_href" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[7\] 3.3-V LVTTL AE15 " "Pin ov7670_data\[7\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[7] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[7\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1319 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[1\] 3.3-V LVTTL Y17 " "Pin ov7670_data\[1\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[1] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[1\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1313 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[2\] 3.3-V LVTTL AC21 " "Pin ov7670_data\[2\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[2] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[2\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1314 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[3\] 3.3-V LVTTL Y16 " "Pin ov7670_data\[3\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[3] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1315 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[4\] 3.3-V LVTTL AD21 " "Pin ov7670_data\[4\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[4] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[4\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1316 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[5\] 3.3-V LVTTL AE16 " "Pin ov7670_data\[5\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[5] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[5\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1317 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[6\] 3.3-V LVTTL AD15 " "Pin ov7670_data\[6\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[6] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[6\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1318 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ov7670_data\[0\] 3.3-V LVTTL AB21 " "Pin ov7670_data\[0\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/pin_planner.ppl" { ov7670_data[0] } } } { "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/jasper/desktop/vhdl/quartuslitefiles/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ov7670_data\[0\]" } } } } { "top_level.vhd" "" { Text "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/top_level.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/" { { 0 { 0 ""} 0 1312 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558960924318 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558960924318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/output_files/digital_cam_impl1.fit.smsg " "Generated suppressed messages file C:/Users/jasper/Desktop/VHDL/quartusLiteFiles/Projecten/KBSESA2V6/digital_cam_impl1/output_files/digital_cam_impl1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558960926038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 212 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 212 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5657 " "Peak virtual memory: 5657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558960931534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 14:42:11 2019 " "Processing ended: Mon May 27 14:42:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558960931534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558960931534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558960931534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558960931534 ""}
