C LB002
"FenceARdRW Rfe FenceARdRW Rfe"
Cycle=Rfe FenceARdRW Rfe FenceARdRW
Relax=ACFenceARdRW
Safe=
Generator=diy7 (version 7.56)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=FenceARdRW Rfe FenceARdRW Rfe

{}

P0 (volatile int* y,volatile int* x) {
  int r0 = *x;
  atomic_thread_fence(memory_order_acq_rel);
  *y = 1;
}

P1 (volatile int* y,volatile int* x) {
  int r0 = *y;
  atomic_thread_fence(memory_order_acq_rel);
  *x = 1;
}

exists (0:r0=1 /\ 1:r0=1)
