
module opcode_branch(inst, address, rs, rt, rd ,immediate);

input [31:0] inst;
output reg [25:0] address;
output reg [4:0] rs,rt,rd;
output reg [15:0] immediate;

assign opcode = inst[31:26];

always@(inst)
begin
	case(opcode)
	//Rformat
	6'b000000:
	begin
	rs <= inst[25:21];
	rt <= inst[20:16];
	rd <= inst[15:11];
	end
	
	//lw
	6'b100011:
	begin
	rs <= inst[25:21];
	rt <= inst[20:16];
	immediate <= inst[15:0];
	end

	//beq
	6'b000100:
	begin
	rs <= inst[25:21];
	rt <= inst[20:16];
	immediate <= inst[15:0];
	end

	//j
	6'b000010:
	begin
	address <= inst[25:0];
	end
	endcase
end

endmodule