Adachi, S., Lee, J., and Peper, F. 2004. On signals in asynchronous cellular spaces. IEICE Trans. Inf. Syst. E87-D, 3, 657--668.
Adachi, S., Peper, F., and Lee, J. 2004. Computation by asynchronously updating cellular automata. J. Statis. Phys. 114, 1/2, 261--289.
Avouris, P., Appenzeller, J., Martel, R., and Wind, S. 2003. Carbon nanotube electronics. Proceedings of the IEEE 91, 11, 1772--1784.
Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia
Bennett, C. 1982. The thermodynamics of computation---a review. Int. J. Theoret. Phys. 21, 12, 905--940.
Michael Biafore, Cellular automata for nanometer-scale computation, Physica D, v.70 n.4, p.415-433, Feb. 15, 1994[doi>10.1016/0167-2789(94)90075-2]
Biere, A., Cimatti, A., Clarke, E. M., and Zhu, Y. 1999. Symbolic model checking without bdds. In Proceedings of the 5th International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS '99). Springer-Verlag, 193--207.
George Bourianoff, The Future of Nanocomputing, Computer, v.36 n.8, p.44-53, August 2003[doi>10.1109/MC.2003.1220581]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Burch, J., Clarke, E., Long, D., McMillan, K., and Dill, D. 1994. Symbolic model checking for sequential circuit verification. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 13, 4, 401--424.
Burch, J., Clarke, E., McMillan, K., Dill, D., and Hwang, L. 1990. Symbolic model checking: 10<sup>20</sup> states and beyond. In Proceedings of the 5th Annual IEEE Symposium on Logic in Computer Science. IEEE Computer Society Press, 1--33.
Josep Carmona , Jordi Cortadella , Yousuke Takada , Ferdinand Peper, From molecular interactions to gates: a systematic approach, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233688]
Edmund M. Clarke , E. Allen Emerson, Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic, Logic of Programs, Workshop, p.52-71, May 01, 1981
Edmund M. Clarke, Jr. , Orna Grumberg , Doron A. Peled, Model checking, MIT Press, Cambridge, MA, 2000
Edmund Clarke , Armin Biere , Richard Raimi , Yunshan Zhu, Bounded Model Checking Using Satisfiability Solving, Formal Methods in System Design, v.19 n.1, p.7-34, July 2001[doi>10.1023/A:1011276507260]
E. M. Clarke , E. A. Emerson , A. P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions on Programming Languages and Systems (TOPLAS), v.8 n.2, p.244-263, April 1986[doi>10.1145/5397.5399]
Patrick Cousot , Radhia Cousot, Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.238-252, January 17-19, 1977, Los Angeles, California[doi>10.1145/512950.512973]
Devadas, S. 1989. Optimal layout via boolean satisfiability. In Proceedings of the International Conference Computer-Aided Design (ICCAD). 294--297.
Durbeck, L. and Macias, N. 2001. The cell matrix: An architecture for nanocomputing. Nanotechnology 12, 3, 217--230.
Eigler, D. M., Lutz, C. P., Crommie, M. F., Mahoran, H. C., Heinrich, A. J., and Gupta, J. A. 2004. Information transport and computation in nanometre-scale structures. Phil. Trans. R. Soc. Lond. A 362, 1819, 1135--1147.
Michael P. Frank, Introduction to reversible computing: motivation, progress, and challenges, Proceedings of the 2nd conference on Computing frontiers, May 04-06, 2005, Ischia, Italy[doi>10.1145/1062261.1062324]
Heinrich, A., Lutz, C., Gupta, J., and Eigler, D. 2002. Molecule cascades. Science 298, 1381--1387.
C. A. R. Hoare, An axiomatic basis for computer programming, Communications of the ACM, v.12 n.10, p.576-580, Oct. 1969[doi>10.1145/363235.363259]
IBM 2002. IBM scientists build world's smallest operating computing circuits. http://domino. watson.ibm.com/comm/pr.nsf/pages/news.20021024_cascade.html.
ITRS 2005. International Technology Roadmap for Semiconductors.
Joachim, C., Gimzewski, J., and Aviram, A. 2000. Electronics using hybrid-molecular and mono-molecular devices. Nature 408, 541--548.
Kato, H., Okuyama, H., Ichihara, S., and Kawai, M. 2000. Lateral interactions of CO in the (2 Ã— 1)p2mg structure on Pd(110): Force constants between tilted CO molecules. J. Chem. Phys. 112, 4, 1925--1936.
Jia Lee , Susumu Adachi , Ferdinand Peper , Shinro Mashiko, Delay-insensitive computation in asynchronous cellular automata, Journal of Computer and System Sciences, v.70 n.2, p.201-220, March 2005[doi>10.1016/j.jcss.2004.10.009]
Jia Lee , Susumu Adachi , Ferdinand Peper , Kenichi Morita, Embedding universal delay-insensitive circuits in asynchronous cellular spaces, Fundamenta Informaticae, v.58 n.3-4, p.295-320, May 2003
Lee, J., Adachi, S., Peper, F., and Morita, K. 2004. Asynchronous game of life. Physica D 194, 369--384.
Likharev, K. K. and Strukov, D. B. 2005. Cmol: Devices, circuits, and architectures. In Introduction to Molecular Electronics. Springer, Berlin, Germany, 447--477.
Lin, B. and Somenzi, F. 1990. Minimization of symbolic relations. In Proceedings of the IEEE International Conference on Computer-Aided Design. 88--91.
Andrew Ling , Deshanand P. Singh , Stephen D. Brown, FPGA logic synthesis using quantified boolean satisfiability, Proceedings of the 8th international conference on Theory and Applications of Satisfiability Testing, June 19-23, 2005, St Andrews, UK[doi>10.1007/11499107_37]
Kenneth L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Norwell, MA, 1993
Matthew W. Moskewicz , Conor F. Madigan , Ying Zhao , Lintao Zhang , Sharad Malik, Chaff: engineering an efficient SAT solver, Proceedings of the 38th annual Design Automation Conference, p.530-535, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379017]
Muller, D. E. and Bartky, W. S. 1959. A theory of asynchronous circuits. In Proceedings of an International Symposium on the Theory of Switching. Harvard University Press, 204--243.
Ono, Y., Fujiwara, A., Nishiguchi, K., Inokawa, H., and Takahashi, Y. 2005. Manipulation and detection of single electrons for future information processing. J. Appl. Phys. 97, 031101--1--031101--19.
F. Peper , Jia Lee , F. Abo , T. Isokawa , S. Adachi , N. Matsui , S. Mashiko, Fault-tolerance in nanocomputers: a cellular array approach, IEEE Transactions on Nanotechnology, v.3 n.1, p.187-201, March 2004[doi>10.1109/TNANO.2004.824034]
Peper, F., Lee, J., Adachi, S., and Mashiko, S. 2003. Laying out circuits on asynchronous cellular arrays: A step towards feasible nanocomputers&quest; Nanotech. 14, 4, 469--485.
Pnueli, A. 1977. The temporal logic of programs. In Proceedings of the 18th IEEE Symposium on Foundation of Computer Science. 46--57.
Jean-Pierre Queille , Joseph Sifakis, Specification and verification of concurrent systems in CESAR, Proceedings of the 5th Colloquium on International Symposium on Programming, p.337-351, April 06-08, 1982
Sahoo, D., Iyer, S. K., Jain, J., Stangier, C., Narayan, A., Dill, D. L., and Emerson, E. A. 2004. A partitioning methodology for bdd-based verification. In Proceedings of the International Conference on Formal Methods in Computer-Aided Design, A. J. Hu and A. K. Martin, Eds. Lecture Notes in Computer Science, vol. 3312. Springer, 399--413.
Sarma, S. D., Fabian, J., Hu, X., and Zutic, I. 2000. Issues, concepts, and challenges in spintronics. In Proceedings of the 58th IEEE Device Research Conference (DRC). IEEE, 95--98.
Somenzi, F. CUDD: CU decision diagram package. http://vlsi.colorado.edu/~fabio/CUDD/.
Stan, M., Franzon, P., Goldstein, S., Lach, J., and Ziegler, M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. In Proceedings of the IEEE 91, 11, 1940--1957.
Stone, M. 1936. The representation theorem for Boolean algebras. Trans. Amer. Math. Soc. 40, 37--111.
Tougaw, P. D. and Lent, C. S. 1994. Logical devices implemented using quantum cellular-automata. J. Appl. Phys. 75, 1818--1825.
Uvdal, P., Karlsson, P.-A., Nyberg, C., and Andersson, S. 1988. On the structure of dense CO overlayers. Surfa. Sci. 202, 1--2, 167--182.
Verhoeff, T. 1988. Delay-insensitive codes---an overview. Distrib. Comput. 3, 1, 1--8.
