

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_layer1'
================================================================
* Date:           Tue Oct 12 03:34:47 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer1  |       52|       52|        51|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 1, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 54 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_1_1 = alloca i32 1"   --->   Operation 55 'alloca' 'buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buffer_1_1_1 = alloca i32 1"   --->   Operation 56 'alloca' 'buffer_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_1_1_2 = alloca i32 1"   --->   Operation 57 'alloca' 'buffer_1_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buffer_0_7_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_7_1_reload"   --->   Operation 58 'read' 'buffer_0_7_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_0_6_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_6_1_reload"   --->   Operation 59 'read' 'buffer_0_6_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_0_5_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_5_1_reload"   --->   Operation 60 'read' 'buffer_0_5_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_0_4_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_4_1_reload"   --->   Operation 61 'read' 'buffer_0_4_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_0_3_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_3_1_reload"   --->   Operation 62 'read' 'buffer_0_3_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_0_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_2_1_reload"   --->   Operation 63 'read' 'buffer_0_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_0_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_1_1_reload"   --->   Operation 64 'read' 'buffer_0_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_0_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_0_0_1_reload"   --->   Operation 65 'read' 'buffer_0_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weights_1_7_2_024_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_2_024"   --->   Operation 66 'read' 'weights_1_7_2_024_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weights_1_7_1_023_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_1_023"   --->   Operation 67 'read' 'weights_1_7_1_023_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_1_7_0_022_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_7_0_022"   --->   Operation 68 'read' 'weights_1_7_0_022_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weights_1_6_2_021_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_2_021"   --->   Operation 69 'read' 'weights_1_6_2_021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weights_1_6_1_020_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_1_020"   --->   Operation 70 'read' 'weights_1_6_1_020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weights_1_6_0_019_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_6_0_019"   --->   Operation 71 'read' 'weights_1_6_0_019_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weights_1_5_2_018_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_2_018"   --->   Operation 72 'read' 'weights_1_5_2_018_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weights_1_5_1_017_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_1_017"   --->   Operation 73 'read' 'weights_1_5_1_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights_1_5_0_016_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_5_0_016"   --->   Operation 74 'read' 'weights_1_5_0_016_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_1_4_2_015_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_2_015"   --->   Operation 75 'read' 'weights_1_4_2_015_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_1_4_1_014_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_1_014"   --->   Operation 76 'read' 'weights_1_4_1_014_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_1_4_0_013_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_4_0_013"   --->   Operation 77 'read' 'weights_1_4_0_013_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_1_3_2_012_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_2_012"   --->   Operation 78 'read' 'weights_1_3_2_012_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_1_3_1_011_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_1_011"   --->   Operation 79 'read' 'weights_1_3_1_011_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_1_3_0_010_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_3_0_010"   --->   Operation 80 'read' 'weights_1_3_0_010_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_1_2_2_09_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_2_09"   --->   Operation 81 'read' 'weights_1_2_2_09_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_1_2_1_08_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_1_08"   --->   Operation 82 'read' 'weights_1_2_1_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_1_2_0_07_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_2_0_07"   --->   Operation 83 'read' 'weights_1_2_0_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_1_1_2_06_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_2_06"   --->   Operation 84 'read' 'weights_1_1_2_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_1_1_1_05_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_1_05"   --->   Operation 85 'read' 'weights_1_1_1_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_1_1_0_04_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_1_0_04"   --->   Operation 86 'read' 'weights_1_1_0_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_1_0_2_03_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_2_03"   --->   Operation 87 'read' 'weights_1_0_2_03_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_1_0_1_02_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_1_02"   --->   Operation 88 'read' 'weights_1_0_1_02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_1_0_0_01_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weights_1_0_0_01"   --->   Operation 89 'read' 'weights_1_0_0_01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_1_0_025_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_0_025"   --->   Operation 90 'read' 'buffer_1_0_025_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buffer_1_1_026_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_1_026"   --->   Operation 91 'read' 'buffer_1_1_026_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_1_2_027_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buffer_1_2_027"   --->   Operation 92 'read' 'buffer_1_2_027_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%bias_1 = alloca i64 1" [main.cpp:18]   --->   Operation 93 'alloca' 'bias_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 94 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %buffer_1_2_027_read, i32 %buffer_1_1_2"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %buffer_1_1_026_read, i32 %buffer_1_1_1"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %buffer_1_0_025_read, i32 %buffer_1_1"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 98 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%i_4 = load i2 %i" [main.cpp:155]   --->   Operation 99 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.51ns)   --->   "%icmp_ln155 = icmp_eq  i2 %i_4, i2 3" [main.cpp:155]   --->   Operation 100 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.62ns)   --->   "%add_ln155 = add i2 %i_4, i2 1" [main.cpp:155]   --->   Operation 102 'add' 'add_ln155' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split7, void %.preheader.preheader.exitStub" [main.cpp:155]   --->   Operation 103 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.54ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_0_0_01_read, i32 %weights_1_0_1_02_read, i32 %weights_1_0_2_03_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 104 'mux' 'tmp_4' <Predicate = (!icmp_ln155)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [4/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 105 'fmul' 'mul_i' <Predicate = (!icmp_ln155)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.69ns)   --->   "%switch_ln158 = switch i2 %i_4, void %branch18, i2 0, void %.split7..split7318_crit_edge, i2 1, void %.split7..split7318_crit_edge36" [main.cpp:158]   --->   Operation 106 'switch' 'switch_ln158' <Predicate = (!icmp_ln155)> <Delay = 0.69>
ST_1 : Operation 107 [1/1] (0.48ns)   --->   "%store_ln155 = store i2 %add_ln155, i2 %i" [main.cpp:155]   --->   Operation 107 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.48>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 109 [3/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 109 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.67>
ST_3 : Operation 110 [2/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 110 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 111 [1/4] (4.67ns)   --->   "%mul_i = fmul i32 %buffer_0_0_1_reload_read, i32 %tmp_4" [./math_functions.h:24]   --->   Operation 111 'fmul' 'mul_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.01>
ST_5 : Operation 112 [5/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 112 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 113 [1/1] (0.54ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_1_0_04_read, i32 %weights_1_1_1_05_read, i32 %weights_1_1_2_06_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 113 'mux' 'tmp_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [4/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 114 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [4/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 115 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 116 [3/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 116 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [3/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 117 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.01>
ST_8 : Operation 118 [2/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 118 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 119 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 120 [1/5] (6.01ns)   --->   "%product = fadd i32 %mul_i, i32 0" [./math_functions.h:24]   --->   Operation 120 'fadd' 'product' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/4] (4.67ns)   --->   "%mul_1_i = fmul i32 %buffer_0_1_1_reload_read, i32 %tmp_5" [./math_functions.h:24]   --->   Operation 121 'fmul' 'mul_1_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.01>
ST_10 : Operation 122 [5/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 122 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.01>
ST_11 : Operation 123 [1/1] (0.54ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_2_0_07_read, i32 %weights_1_2_1_08_read, i32 %weights_1_2_2_09_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 123 'mux' 'tmp_6' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [4/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 124 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [4/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 125 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 126 [3/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 126 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [3/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 127 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.01>
ST_13 : Operation 128 [2/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 128 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [2/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 129 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.01>
ST_14 : Operation 130 [1/5] (6.01ns)   --->   "%product_1 = fadd i32 %product, i32 %mul_1_i" [./math_functions.h:24]   --->   Operation 130 'fadd' 'product_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/4] (4.67ns)   --->   "%mul_2_i = fmul i32 %buffer_0_2_1_reload_read, i32 %tmp_6" [./math_functions.h:24]   --->   Operation 131 'fmul' 'mul_2_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 132 [5/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 132 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 133 [1/1] (0.54ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_3_0_010_read, i32 %weights_1_3_1_011_read, i32 %weights_1_3_2_012_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 133 'mux' 'tmp_7' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [4/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 134 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [4/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 135 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 136 [3/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 136 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [3/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 137 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.01>
ST_18 : Operation 138 [2/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 138 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [2/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 139 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.01>
ST_19 : Operation 140 [1/5] (6.01ns)   --->   "%product_2 = fadd i32 %product_1, i32 %mul_2_i" [./math_functions.h:24]   --->   Operation 140 'fadd' 'product_2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 141 [1/4] (4.67ns)   --->   "%mul_3_i = fmul i32 %buffer_0_3_1_reload_read, i32 %tmp_7" [./math_functions.h:24]   --->   Operation 141 'fmul' 'mul_3_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.01>
ST_20 : Operation 142 [5/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 142 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.01>
ST_21 : Operation 143 [1/1] (0.54ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_4_0_013_read, i32 %weights_1_4_1_014_read, i32 %weights_1_4_2_015_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 143 'mux' 'tmp_8' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [4/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 144 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [4/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 145 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.01>
ST_22 : Operation 146 [3/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 146 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [3/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 147 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.01>
ST_23 : Operation 148 [2/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 148 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [2/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 149 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.01>
ST_24 : Operation 150 [1/5] (6.01ns)   --->   "%product_3 = fadd i32 %product_2, i32 %mul_3_i" [./math_functions.h:24]   --->   Operation 150 'fadd' 'product_3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 151 [1/4] (4.67ns)   --->   "%mul_4_i = fmul i32 %buffer_0_4_1_reload_read, i32 %tmp_8" [./math_functions.h:24]   --->   Operation 151 'fmul' 'mul_4_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.01>
ST_25 : Operation 152 [5/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 152 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.01>
ST_26 : Operation 153 [1/1] (0.54ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_5_0_016_read, i32 %weights_1_5_1_017_read, i32 %weights_1_5_2_018_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 153 'mux' 'tmp_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [4/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 154 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 155 [4/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 155 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.01>
ST_27 : Operation 156 [3/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 156 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 157 [3/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 157 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.01>
ST_28 : Operation 158 [2/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 158 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 159 [2/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 159 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.01>
ST_29 : Operation 160 [1/5] (6.01ns)   --->   "%product_4 = fadd i32 %product_3, i32 %mul_4_i" [./math_functions.h:24]   --->   Operation 160 'fadd' 'product_4' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [1/4] (4.67ns)   --->   "%mul_5_i = fmul i32 %buffer_0_5_1_reload_read, i32 %tmp_s" [./math_functions.h:24]   --->   Operation 161 'fmul' 'mul_5_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.01>
ST_30 : Operation 162 [5/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 162 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.01>
ST_31 : Operation 163 [1/1] (0.54ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_6_0_019_read, i32 %weights_1_6_1_020_read, i32 %weights_1_6_2_021_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 163 'mux' 'tmp_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 164 [4/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 164 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 165 [4/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 165 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.01>
ST_32 : Operation 166 [3/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 166 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 167 [3/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 167 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.01>
ST_33 : Operation 168 [2/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 168 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 169 [2/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 169 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.01>
ST_34 : Operation 170 [1/5] (6.01ns)   --->   "%product_5 = fadd i32 %product_4, i32 %mul_5_i" [./math_functions.h:24]   --->   Operation 170 'fadd' 'product_5' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 171 [1/4] (4.67ns)   --->   "%mul_6_i = fmul i32 %buffer_0_6_1_reload_read, i32 %tmp_1" [./math_functions.h:24]   --->   Operation 171 'fmul' 'mul_6_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.01>
ST_35 : Operation 172 [5/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 172 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.01>
ST_36 : Operation 173 [1/1] (0.54ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %weights_1_7_0_022_read, i32 %weights_1_7_1_023_read, i32 %weights_1_7_2_024_read, i2 %i_4" [./math_functions.h:19]   --->   Operation 173 'mux' 'tmp_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 174 [4/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 174 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 175 [4/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 175 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.01>
ST_37 : Operation 176 [3/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 176 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 177 [3/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 177 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.01>
ST_38 : Operation 178 [2/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 178 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 179 [2/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 179 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.01>
ST_39 : Operation 180 [1/5] (6.01ns)   --->   "%product_6 = fadd i32 %product_5, i32 %mul_6_i" [./math_functions.h:24]   --->   Operation 180 'fadd' 'product_6' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 181 [1/4] (4.67ns)   --->   "%mul_7_i = fmul i32 %buffer_0_7_1_reload_read, i32 %tmp_2" [./math_functions.h:24]   --->   Operation 181 'fmul' 'mul_7_i' <Predicate = true> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.01>
ST_40 : Operation 182 [5/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 182 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.01>
ST_41 : Operation 183 [4/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 183 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 184 [3/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 184 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.01>
ST_43 : Operation 185 [2/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 185 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i2 %i_4" [main.cpp:155]   --->   Operation 186 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 187 [1/5] (6.01ns)   --->   "%product_7 = fadd i32 %product_6, i32 %mul_7_i" [./math_functions.h:24]   --->   Operation 187 'fadd' 'product_7' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 188 [1/1] (0.00ns)   --->   "%bias_1_addr = getelementptr i32 %bias_1, i64 0, i64 %zext_ln155" [main.cpp:158]   --->   Operation 188 'getelementptr' 'bias_1_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 189 [2/2] (0.79ns)   --->   "%bias_1_load = load i3 %bias_1_addr" [main.cpp:158]   --->   Operation 189 'load' 'bias_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 45 <SV = 44> <Delay = 6.80>
ST_45 : Operation 190 [1/2] (0.79ns)   --->   "%bias_1_load = load i3 %bias_1_addr" [main.cpp:158]   --->   Operation 190 'load' 'bias_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_45 : Operation 191 [5/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 191 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 192 [4/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 192 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 193 [3/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 193 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 194 [2/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 194 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 195 [1/5] (6.01ns)   --->   "%a_assign_1 = fadd i32 %product_7, i32 %bias_1_load" [main.cpp:158]   --->   Operation 195 'fadd' 'a_assign_1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.34>
ST_50 : Operation 196 [2/2] (3.34ns)   --->   "%tmp_9 = fcmp_ogt  i32 %a_assign_1, i32 0" [./math_functions.h:32]   --->   Operation 196 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [1/1] (0.00ns)   --->   "%buffer_1_1_load = load i32 %buffer_1_1"   --->   Operation 214 'load' 'buffer_1_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 215 [1/1] (0.00ns)   --->   "%buffer_1_1_1_load = load i32 %buffer_1_1_1"   --->   Operation 215 'load' 'buffer_1_1_1_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 216 [1/1] (0.00ns)   --->   "%buffer_1_1_2_load = load i32 %buffer_1_1_2"   --->   Operation 216 'load' 'buffer_1_1_2_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_2_1_out, i32 %buffer_1_1_2_load"   --->   Operation 217 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_1_1_out, i32 %buffer_1_1_1_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %buffer_1_0_1_out, i32 %buffer_1_1_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_50 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 220 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 4.36>
ST_51 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [main.cpp:155]   --->   Operation 197 'specpipeline' 'specpipeline_ln155' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [main.cpp:155]   --->   Operation 198 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %a_assign_1" [./math_functions.h:32]   --->   Operation 199 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30" [./math_functions.h:32]   --->   Operation 200 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32" [./math_functions.h:32]   --->   Operation 201 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln32 = icmp_ne  i8 %tmp_3, i8 255" [./math_functions.h:32]   --->   Operation 202 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 203 [1/1] (0.97ns)   --->   "%icmp_ln32_1 = icmp_eq  i23 %trunc_ln32, i23 0" [./math_functions.h:32]   --->   Operation 203 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node buffer_1_1_4)   --->   "%or_ln32 = or i1 %icmp_ln32_1, i1 %icmp_ln32" [./math_functions.h:32]   --->   Operation 204 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 205 [1/2] (3.34ns)   --->   "%tmp_9 = fcmp_ogt  i32 %a_assign_1, i32 0" [./math_functions.h:32]   --->   Operation 205 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node buffer_1_1_4)   --->   "%and_ln32 = and i1 %or_ln32, i1 %tmp_9" [./math_functions.h:32]   --->   Operation 206 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 207 [1/1] (0.52ns) (out node of the LUT)   --->   "%buffer_1_1_4 = select i1 %and_ln32, i32 %a_assign_1, i32 0" [./math_functions.h:32]   --->   Operation 207 'select' 'buffer_1_1_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 208 [1/1] (0.48ns)   --->   "%store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1_1" [main.cpp:158]   --->   Operation 208 'store' 'store_ln158' <Predicate = (i_4 == 1)> <Delay = 0.48>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split7318" [main.cpp:158]   --->   Operation 209 'br' 'br_ln158' <Predicate = (i_4 == 1)> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (0.48ns)   --->   "%store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1" [main.cpp:158]   --->   Operation 210 'store' 'store_ln158' <Predicate = (i_4 == 0)> <Delay = 0.48>
ST_51 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split7318" [main.cpp:158]   --->   Operation 211 'br' 'br_ln158' <Predicate = (i_4 == 0)> <Delay = 0.00>
ST_51 : Operation 212 [1/1] (0.48ns)   --->   "%store_ln158 = store i32 %buffer_1_1_4, i32 %buffer_1_1_2" [main.cpp:158]   --->   Operation 212 'store' 'store_ln158' <Predicate = (i_4 != 0 & i_4 != 1)> <Delay = 0.48>
ST_51 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln158 = br void %.split7318" [main.cpp:158]   --->   Operation 213 'br' 'br_ln158' <Predicate = (i_4 != 0 & i_4 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.22ns
The critical path consists of the following:
	'alloca' operation ('i') [39]  (0 ns)
	'load' operation ('i', main.cpp:155) on local variable 'i' [85]  (0 ns)
	'mux' operation ('tmp_4', ./math_functions.h:19) [94]  (0.547 ns)
	'fmul' operation ('mul_i', ./math_functions.h:24) [102]  (4.67 ns)

 <State 2>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i', ./math_functions.h:24) [102]  (4.67 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i', ./math_functions.h:24) [102]  (4.67 ns)

 <State 4>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul_i', ./math_functions.h:24) [102]  (4.67 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [103]  (6.02 ns)

 <State 6>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [103]  (6.02 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [103]  (6.02 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [103]  (6.02 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [103]  (6.02 ns)

 <State 10>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [105]  (6.02 ns)

 <State 11>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [105]  (6.02 ns)

 <State 12>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [105]  (6.02 ns)

 <State 13>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [105]  (6.02 ns)

 <State 14>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [105]  (6.02 ns)

 <State 15>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [107]  (6.02 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [107]  (6.02 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [107]  (6.02 ns)

 <State 18>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [107]  (6.02 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [107]  (6.02 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [109]  (6.02 ns)

 <State 21>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [109]  (6.02 ns)

 <State 22>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [109]  (6.02 ns)

 <State 23>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [109]  (6.02 ns)

 <State 24>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [109]  (6.02 ns)

 <State 25>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [111]  (6.02 ns)

 <State 26>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [111]  (6.02 ns)

 <State 27>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [111]  (6.02 ns)

 <State 28>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [111]  (6.02 ns)

 <State 29>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [111]  (6.02 ns)

 <State 30>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [113]  (6.02 ns)

 <State 31>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [113]  (6.02 ns)

 <State 32>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [113]  (6.02 ns)

 <State 33>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [113]  (6.02 ns)

 <State 34>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [113]  (6.02 ns)

 <State 35>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [115]  (6.02 ns)

 <State 36>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [115]  (6.02 ns)

 <State 37>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [115]  (6.02 ns)

 <State 38>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [115]  (6.02 ns)

 <State 39>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [115]  (6.02 ns)

 <State 40>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [117]  (6.02 ns)

 <State 41>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [117]  (6.02 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [117]  (6.02 ns)

 <State 43>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [117]  (6.02 ns)

 <State 44>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('product', ./math_functions.h:24) [117]  (6.02 ns)

 <State 45>: 6.81ns
The critical path consists of the following:
	'load' operation ('bias_1_load', main.cpp:158) on array 'bias_1', main.cpp:18 [119]  (0.79 ns)
	'fadd' operation ('a', main.cpp:158) [120]  (6.02 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('a', main.cpp:158) [120]  (6.02 ns)

 <State 47>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('a', main.cpp:158) [120]  (6.02 ns)

 <State 48>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('a', main.cpp:158) [120]  (6.02 ns)

 <State 49>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('a', main.cpp:158) [120]  (6.02 ns)

 <State 50>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', ./math_functions.h:32) [127]  (3.35 ns)

 <State 51>: 4.36ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', ./math_functions.h:32) [127]  (3.35 ns)
	'and' operation ('and_ln32', ./math_functions.h:32) [128]  (0 ns)
	'select' operation ('buffer_1[1]', ./math_functions.h:32) [129]  (0.525 ns)
	'store' operation ('store_ln158', main.cpp:158) of variable 'buffer_1[1]', ./math_functions.h:32 on local variable 'buffer_1[1]' [135]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
