# Layout-Design
The main objective was doing this project is to get familiar with Layout designing steps and Physical Verification Checks such as DRC, LVS and Parasitic Extraction. This Project was done using APDK (CNM25) 2.5um 2-polySi 2-metal CMOS Technology on Glade Software.
