Open dc_shell. Echo target and link library
+ Read Verilog file and Now link the design, followed by Compile.
 
![image](https://user-images.githubusercontent.com/91059226/134951239-dfcae520-0f61-4d3c-8b3e-4d1624396aec.png)

What all pins are cock pins ??

![image](https://user-images.githubusercontent.com/91059226/134951387-6ac643f7-f209-40ff-bccf-becf79917ff6.png)

Writeout the ddc file
Now launch the design vision

![image](https://user-images.githubusercontent.com/91059226/134951544-fc78d4ee-61c5-4711-9b6e-7b1f128d5324.png)

Model the source latency, network latency and clock uncertainity

![image](https://user-images.githubusercontent.com/91059226/134951908-ea8937db-358c-4d18-8413-96acdbb340f2.png)

![image](https://user-images.githubusercontent.com/91059226/134952059-0e0ac075-e9bb-4ac0-bd6d-75d47d74a9f6.png)

SETTING THE MAX DELAY AT THE INPUT PORT A&B

![image](https://user-images.githubusercontent.com/91059226/134952835-2ea6c5d9-fba5-4fa7-8584-9c90eb78f266.png)

Similarly, 
+ SET THE MIN DELAY AT THE INPUT PORT A&B
+ SET THE INPUT TRANSITION & LOAD CAPACITANCE & ALSO MODEL THE LOAD



 


 
 
 
 
 
 


