$comment
	File created using the following command:
		vcd file CONTADOR10.msim.vcd -direction
$end
$date
	Fri Mar 01 11:58:04 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module contador10_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " CNT [9] $end
$var wire 1 # CNT [8] $end
$var wire 1 $ CNT [7] $end
$var wire 1 % CNT [6] $end
$var wire 1 & CNT [5] $end
$var wire 1 ' CNT [4] $end
$var wire 1 ( CNT [3] $end
$var wire 1 ) CNT [2] $end
$var wire 1 * CNT [1] $end
$var wire 1 + CNT [0] $end
$var wire 1 , RST $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_RST $end
$var wire 1 7 ww_CLK $end
$var wire 1 8 ww_CNT [9] $end
$var wire 1 9 ww_CNT [8] $end
$var wire 1 : ww_CNT [7] $end
$var wire 1 ; ww_CNT [6] $end
$var wire 1 < ww_CNT [5] $end
$var wire 1 = ww_CNT [4] $end
$var wire 1 > ww_CNT [3] $end
$var wire 1 ? ww_CNT [2] $end
$var wire 1 @ ww_CNT [1] $end
$var wire 1 A ww_CNT [0] $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 C \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 D \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 F \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 G \RST~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 H \RST~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 I \RST~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 J \RST~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 K \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 L \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 M \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 N \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 O \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 P \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 Q \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 R \CNT[0]~output_o\ $end
$var wire 1 S \CNT[1]~output_o\ $end
$var wire 1 T \CNT[2]~output_o\ $end
$var wire 1 U \CNT[3]~output_o\ $end
$var wire 1 V \CNT[4]~output_o\ $end
$var wire 1 W \CNT[5]~output_o\ $end
$var wire 1 X \CNT[6]~output_o\ $end
$var wire 1 Y \CNT[7]~output_o\ $end
$var wire 1 Z \CNT[8]~output_o\ $end
$var wire 1 [ \CNT[9]~output_o\ $end
$var wire 1 \ \CLK~input_o\ $end
$var wire 1 ] \CLK~inputclkctrl_outclk\ $end
$var wire 1 ^ \CT[0]~10_combout\ $end
$var wire 1 _ \RST~input_o\ $end
$var wire 1 ` \RST~inputclkctrl_outclk\ $end
$var wire 1 a \CT[1]~0_combout\ $end
$var wire 1 b \CT[2]~1_combout\ $end
$var wire 1 c \CT[3]~2_combout\ $end
$var wire 1 d \I0|I3|Cout~combout\ $end
$var wire 1 e \CT[4]~3_combout\ $end
$var wire 1 f \CT[5]~4_combout\ $end
$var wire 1 g \CT[6]~5_combout\ $end
$var wire 1 h \I0|I6|Cout~combout\ $end
$var wire 1 i \CT[7]~6_combout\ $end
$var wire 1 j \CT[8]~7_combout\ $end
$var wire 1 k \CT[8]~8_combout\ $end
$var wire 1 l \CT[9]~9_combout\ $end
$var wire 1 m CT [9] $end
$var wire 1 n CT [8] $end
$var wire 1 o CT [7] $end
$var wire 1 p CT [6] $end
$var wire 1 q CT [5] $end
$var wire 1 r CT [4] $end
$var wire 1 s CT [3] $end
$var wire 1 t CT [2] $end
$var wire 1 u CT [1] $end
$var wire 1 v CT [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1,
0-
1.
x/
10
11
12
13
14
15
16
07
0O
zP
zQ
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1^
1_
1`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1K
1L
1M
0N
1G
1H
1I
1J
0B
0C
0D
0E
0F
$end
#25000
1!
17
1\
1N
1]
1v
1R
0^
1a
1A
1+
#50000
0!
07
0\
0N
0]
#75000
1!
17
1\
1N
1]
0v
1u
1S
0R
1^
1@
0A
0+
1*
#100000
0!
07
0\
0N
0]
#125000
1!
17
1\
1N
1]
1v
1R
0^
0a
1b
1A
1+
#150000
0!
07
0\
0N
0]
#175000
1!
17
1\
1N
1]
0v
0u
1t
1T
0S
0R
1^
1?
0@
0A
0+
0*
1)
#200000
0!
07
0\
0N
0]
#225000
1!
17
1\
1N
1]
1v
1R
0^
1a
1A
1+
#250000
0!
07
0\
0N
0]
#275000
1!
17
1\
1N
1]
0v
1u
1S
0R
1^
1@
0A
0+
1*
#300000
0!
07
0\
0N
0]
#325000
1!
17
1\
1N
1]
1v
1R
0^
0a
0b
1c
1A
1+
#350000
0!
07
0\
0N
0]
#375000
1!
17
1\
1N
1]
0v
0u
0t
1s
1U
0T
0S
0R
1^
1>
0?
0@
0A
0+
0*
0)
1(
#400000
0!
07
0\
0N
0]
#425000
1!
17
1\
1N
1]
1v
1R
0^
1a
1A
1+
#450000
0!
07
0\
0N
0]
#475000
1!
17
1\
1N
1]
0v
1u
1S
0R
1^
1@
0A
0+
1*
#500000
0!
07
0\
0N
0]
#525000
1!
17
1\
1N
1]
1v
1R
0^
0a
1b
1A
1+
#550000
0!
07
0\
0N
0]
#575000
1!
17
1\
1N
1]
0v
0u
1t
1T
0S
0R
1^
1?
0@
0A
0+
0*
1)
#600000
0!
07
0\
0N
0]
#625000
1!
17
1\
1N
1]
1v
1R
0^
1a
1A
1+
#650000
0!
07
0\
0N
0]
#675000
1!
17
1\
1N
1]
0v
1u
1S
0R
1^
1@
0A
0+
1*
#700000
0!
07
0\
0N
0]
#725000
1!
17
1\
1N
1]
1v
1R
0^
0a
0b
0c
1d
1A
1e
1+
#750000
0!
07
0\
0N
0]
#775000
1!
17
1\
1N
1]
0v
0u
0t
0s
1r
1V
0U
0T
0S
0R
0e
1f
1^
0d
1=
0>
0?
0@
0A
1e
0f
0+
0*
0)
0(
1'
#800000
0!
07
0\
0N
0]
#825000
1!
17
1\
1N
1]
1v
1R
0^
1a
1A
1+
#850000
0!
07
0\
0N
0]
#875000
1!
17
1\
1N
1]
0v
1u
1S
0R
1^
1@
0A
0+
1*
#900000
0!
07
0\
0N
0]
#925000
1!
17
1\
1N
1]
1v
1R
0^
0a
1b
1A
1+
#950000
0!
07
0\
0N
0]
#975000
1!
17
1\
1N
1]
0v
0u
1t
1T
0S
0R
1^
1?
0@
0A
0+
0*
1)
#1000000
