
<html><head><title>Glossary</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946689" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use VHDL OSS Toolbox to generate netlist views." />
<meta name="DocTitle" content="Virtuoso VHDL Toolbox User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Glossary" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlossuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946689" />
<meta name="NextFile" content="" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="appD.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso VHDL Toolbox User Guide -- Glossary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlossuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlossuserTOC.html">Contents</a></li><li><a class="prev" href="appD.html" title="Running Simulations with Xcelium">Running Simulations with Xceli ...</a></li><li style="float: right;"><a class="viewPrint" href="vhdlossuser.pdf">View/Print PDF</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso VHDL Toolbox User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-1032656"></a><hr />
Glossary<hr />
</h1>
<h4>
<a id="pgfId-1032657"></a>A</h4>
<p><strong>
<a id="pgfId-1032659"></a><a id="marker-1032658"></a>alias</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032660"></a>Specifies an alternate name for a signal.</p>

<p><strong>
<a id="pgfId-1032662"></a><a id="marker-1032661"></a>analysis</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032663"></a>Compilation of the VHDL source code.</p>

<p><strong>
<a id="pgfId-1032665"></a><a id="marker-1032664"></a>architecture</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032666"></a>Describes the implementation of an entity. A single entity can have several different architectures.</p>

<p><strong>
<a id="pgfId-1032668"></a>.ast, <a id="marker-1032667"></a>AST</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032669"></a>Abstract syntax tree. An intermediate representation of a design produced by a VHDL analyzer.</p>

<h4>
<a id="pgfId-1032670"></a>B</h4>
<p><strong>
<a id="pgfId-1032672"></a><a id="marker-1032671"></a>behavioral constructs </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032673"></a>VHDL expressions that describe the behavior of a component.</p>

<p><strong>
<a id="pgfId-1032675"></a><a id="marker-1032674"></a>binding specification </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032676"></a>The assignment of specific components to specific entities. Configurations control binding.</p>

<p><strong>
<a id="pgfId-1032678"></a><a id="marker-1032677"></a>bundles  </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032679"></a>A collection of signals with different names. A bundle is represented by names separated by a comma, for example <code>A,B,Data&lt;0:15</code>&gt;. </p>

<h4>
<a id="pgfId-1033771"></a>C</h4>
<p><strong>
<a id="pgfId-1033775"></a><a id="marker-1033774"></a>Component Description Format (CDF)</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033229"></a>A system for dynamically changing and storing parameters and displaying information for components and sets of components for different versions (levels) of designs.</p>

<p><strong>
<a id="pgfId-1033231"></a><a id="marker-1033239"></a>cell</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033232"></a>The Cadence software representation of a design element or component. It can be viewed as a collection of views that describe an individual building block of a chip or system.</p>

<p><strong>
<a id="pgfId-1032692"></a><a id="marker-1033253"></a>cell<a id="cellview"></a>view</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032693"></a>The Cadence software representation of a design unit. Views can be used to delineate between design representations, such as entity, schematic, or layout. Or they can be used to specify levels of abstraction; for example, behavior, RTL, or synthesis.</p>

<p><strong>
<a id="pgfId-1032695"></a><a id="marker-1032694"></a>CIW </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032696"></a>Command Interpreter Window. The primary user interface for launching Cadence software. The CDF editor starts from the <em>Tools</em> menu in the CIW. You can enter SKILL commands in the CIW command line.</p>

<p><strong>
<a id="pgfId-1032698"></a>.cod, COD<a id="marker-1032697"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032699"></a>Short for code; machine instr</p>

<p><strong>
<a id="pgfId-1032701"></a><a id="marker-1032700"></a>compilation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032702"></a>Also called <em>analysis</em>.</p>

<p><strong>
<a id="pgfId-1032704"></a><a id="marker-1032703"></a>component</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032705"></a>A fundamental unit within a system that encapsulates behavior and structure. Also known as an<em> element</em>. A cell, with cellviews and associated CDF.</p>

<p><strong>
<a id="pgfId-1032707"></a>component<a id="marker-1032706"></a> declaration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032708"></a>Identifies the name, ports, and generics of a component. A component must be declared before it is instantiated in an architecture. The component declaration can appear within the architecture or in a package.</p>

<p><strong>
<a id="pgfId-1032710"></a><a id="marker-1032709"></a>component instantiation</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032711"></a>Describes an instance of a component contained within an architecture.&#160;&#160;&#160;&#160; </p>

<p><strong>
<a id="pgfId-1032713"></a>configuration<a id="marker-1032712"></a> declaration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032714"></a>Describes how component instances are bound to design entities and how design entities are put together to form a complete design.</p>

<p><strong>
<a id="pgfId-1032716"></a><a id="marker-1032715"></a>configuration specification</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032717"></a>Binds component instances to entity architecture pairs. </p>

<p><strong>
<a id="pgfId-1032719"></a><a id="marker-1032718"></a>construct</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032720"></a>A statement or basic element in a programming language.</p>

<p><strong>
<a id="pgfId-1032722"></a><a id="marker-1032721"></a>context clause </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032723"></a>A statement in a design unit that identifies which elements in which libraries the design unit references.</p>

<p><strong>
<a id="pgfId-1032725"></a><a id="marker-1032724"></a>CSI</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032726"></a>Cadence-to-Synopsys Interface.</p>

<h4>
<a id="pgfId-1033281"></a>D</h4>
<p><strong>
<a id="pgfId-1033282"></a><a id="marker-1033287"></a>design unit  </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033283"></a>The basic building blocks of a VHDL design, including entity, architecture, package, package body, and configuration declarations.</p>

<p><strong>
<a id="pgfId-1033303"></a><a id="marker-1033305"></a>design library  </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032733"></a>A library containing cells that describe components of a single design.</p>

<h4>
<a id="pgfId-1032734"></a>E</h4>
<p><strong>
<a id="pgfId-1032736"></a><a id="marker-1032735"></a>elaboration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032737"></a>Binds analyzed VHDL design units into a design that can be simulated.</p>

<p><strong>
<a id="pgfId-1032739"></a><a id="marker-1032738"></a>entity declaration</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032740"></a>Describes the interface to a component. Entities communicate through generics and ports.</p>

<p><strong>
<a id="pgfId-1033420"></a>environment variables<a id="marker-1033419"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033421"></a>Values in the UNIX operating system that you set in UNIX files, such as the<em> </em><code>.cshrc</code><em> </em>file to control how the shell works.</p>

<p><strong>
<a id="pgfId-1032745"></a>escaped names<a id="escaped names"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032746"></a>Identifiers that begin and end with a backslash are called escaped identifiers. For example, <code>\Name\.</code> Unlike normal VHDL names, escaped VHDL identifiers are case sensitive. This means that the identifier <code>\AbC\ </code>and the identifier <code>\aBc\</code> refer to two different objects. An identifier in the VHDL normal name space and the same identifier in the VHDL escaped name space do not represent the same object. For example, the VHDL identifiers <code>abc</code> and <code>\abc\</code> refer to two different objects. To embed a backslash in an escaped identifier, use double backslashes. If the original identifier was in the VHDL escaped form even though it was legal in the VHDL normal form, it needs to be returned to the escaped form, not the normal form. For example, <code>\abc\</code> maps to <code>OA ESC_abc</code>, and it maps back to <code>\abc\</code> in VHDL. All alphanumeric characters and symbols, as well as spaces, are allowed as VHDL escaped identifiers.</p>

<h4>
<a id="pgfId-1032747"></a>F</h4>
<p><strong>
<a id="pgfId-1032749"></a><a id="marker-1032748"></a>form field </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032751"></a> <a id="marker-1032750"></a>The area on a form where you indicate values, names, and selections.</p>

<h4>
<a id="pgfId-1032752"></a>G</h4>
<p><strong>
<a id="pgfId-1032754"></a><a id="marker-1032753"></a>generic </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032755"></a>A constant declared in a component declaration or an entity declaration. The value of a generic can be supplied externally either in a component instantiation or in a configuration specification.</p>

<p><strong>
<a id="pgfId-1032757"></a>golden <a id="marker-1032756"></a> database</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032758"></a>The complete and correct results of a simulation used as a measure against the success of other simulations. </p>

<h4>
<a id="pgfId-1032759"></a>I</h4>
<p><strong>
<a id="pgfId-1032761"></a><a id="marker-1032760"></a>IR </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032762"></a>Intermediate representation. </p>

<h4>
<a id="pgfId-1033312"></a>L</h4>
<p><strong>
<a id="pgfId-1032768"></a><a id="marker-1033319"></a><a id="marker-1032767"></a>LISP</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032769"></a>An artificial intelligence language.</p>

<p><strong>
<a id="pgfId-1033337"></a><a id="marker-1033339"></a>LSE</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032772"></a>Language Sensitive Editor. A text editor with features specific to one programming or design language, such as syntax checking.<a id="marker-1032773"></a></p>

<p><strong>
<a id="pgfId-1032774"></a>N</strong></p>
<p><strong>
<a id="pgfId-1032775"></a>name mapping</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032776"></a>To make data interoperable among Cadence tools, Cadence developed a common naming convention called name mapping. When tools use data from other applications with noncompatible naming conventions, the name mapping mechanism converts the names to a recognizable language that the tool understands.</p>

<p><strong>
<a id="pgfId-1032777"></a>name space</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032778"></a>A set of rules &#8211; for example, a VHDL name space &#8211; for creating legal names that a particular tool or language uses for determining the types of identifiers and keywords that are legal for that tool.</p>

<p><strong>
<a id="pgfId-1033404"></a>ncvhdl</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033405"></a>Cadence&#8217;s NC-VHDL parser.</p>

<h4>
<a id="pgfId-1032779"></a>O</h4>
<p><strong>
<a id="pgfId-1032781"></a><a id="marker-1032780"></a>OSS   </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032782"></a>Open Simulation System.</p>

<h4>
<a id="pgfId-1032783"></a>P</h4>
<p><strong>
<a id="pgfId-1032786"></a><a id="marker-1032784"></a>package declaration<a id="marker-1032785"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032787"></a>Describes information common to multiple design units.</p>

<p><strong>
<a id="pgfId-1032790"></a><a id="marker-1032788"></a><a id="marker-1032789"></a>package body </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032791"></a>Describes the implementation of the declarations found in a package.</p>

<p><strong>
<a id="pgfId-1032793"></a><a id="marker-1032792"></a>PI</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032794"></a>Procedural Interface.</p>

<p><strong>
<a id="pgfId-1032796"></a><a id="marker-1032795"></a>port</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032797"></a>A signal declared in the interface list of an entity declaration or in the interface list of a component declaration. A port corresponds to a pin in a symbol or schematic.</p>

<p><strong>
<a id="pgfId-1032799"></a><a id="marker-1032798"></a>primary design unit</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032800"></a>Entity, package, and configuration declarations. Primary design units must be analyzed (compiled) before secondary design units.</p>

<h4>
<a id="pgfId-1032801"></a>R</h4>
<p><strong>
<a id="pgfId-1032803"></a><a id="marker-1033351"></a>reference library</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032804"></a>A library containing cells that describes common components potentially used in many designs.</p>

<p><strong>
<a id="pgfId-1032806"></a><a id="marker-1032805"></a>RTL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032807"></a>Register Transfer Level.</p>

<h4>
<a id="pgfId-1032808"></a>S</h4>
<p><strong>
<a id="pgfId-1032810"></a><a id="marker-1033364"></a>secondary design unit  </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033372"></a>Architecture and package body declarations. Secondary design units must be analyzed (compiled) after primary design units.</p>

<p><strong>
<a id="pgfId-1033373"></a><a id="marker-1033378"></a>signal </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1033374"></a>Connections between component instances, providing for communication of dynamic data between components.</p>

<p><strong>
<a id="pgfId-1032816"></a><a id="marker-1033386"></a>SHM </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032817"></a>Simulation History Manager or Simulation History Management.</p>

<p><strong>
<a id="pgfId-1032819"></a><a id="marker-1032818"></a>SKILL </strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032820"></a>A proprietary Cadence high-level interactive programming language based on the artificial intelligence language, LISP.</p>

<h4>
<a id="pgfId-1032821"></a>T</h4>
<p><strong>
<a id="pgfId-1032823"></a><a id="marker-1032822"></a>TDM</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032824"></a>Team Design Manager.</p>

<p><strong>
<a id="pgfId-1032826"></a><a id="marker-1032825"></a>type</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032827"></a>Defines a set of values and a set of operations, such as bit, std_logic, or integer.</p>

<h4>
<a id="pgfId-1032828"></a>V</h4>
<p><strong>
<a id="pgfId-1032830"></a><a id="marker-1032829"></a>view</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032832"></a>See <h-hot><a href="glossary.html#cellview">cellview</a></h-hot>.</p>

<p><strong>
<a id="pgfId-1032834"></a><a id="marker-1032833"></a>VHSIC</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032835"></a>Very High Speed Integrated Circuit.</p>

<p><strong>
<a id="pgfId-1032837"></a><a id="marker-1032836"></a>VHDL</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032838"></a>VHSIC Hardware Description Language.</p>

<h4>
<a id="pgfId-1032839"></a>W</h4>
<p><strong>
<a id="pgfId-1032841"></a><a id="marker-1032840"></a>working library</strong></p>

<p class="webflare-indent1">
<a id="pgfId-1032842"></a>The library where the result from analyzing a VHDL design unit is placed. There can be only one working library.</p>

<p>
<a id="pgfId-1031936"></a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="appD.html" id="prev" title="Running Simulations with Xcelium">Running Simulations with Xceli ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>