//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Sat Sep 29 21:56:20 2012 (1348926980)
// Driver 
//

.version 3.0
.target sm_12, texmode_independent
.address_size 32


.entry Test(
	.param .u32 .ptr .global .align 1 Test_param_0,
	.param .u32 Test_param_1,
	.param .u32 Test_param_2,
	.param .u32 .ptr .global .align 1 Test_param_3,
	.param .u32 Test_param_4,
	.param .u32 Test_param_5,
	.param .u32 .ptr .shared .align 1 Test_param_6,
	.param .u32 Test_param_7,
	.param .u32 Test_param_8
)
{
	.reg .f32 	%f<37>;
	.reg .s32 	%r<46>;
	.reg .s16 	%rc<3>;


	ld.param.u32 	%r17, [Test_param_0];
	ld.param.u32 	%r18, [Test_param_1];
	ld.param.u32 	%r19, [Test_param_2];
	ld.param.u32 	%r2, [Test_param_4];
	ld.param.u32 	%r20, [Test_param_5];
	ld.param.u32 	%r3, [Test_param_6];
	ld.param.u32 	%r4, [Test_param_7];
	cvt.rn.f32.s32 	%f3, %r18;
	cvt.rn.f32.s32 	%f4, %r2;
	div.full.f32 	%f1, %f3, %f4;
	cvt.rn.f32.s32 	%f5, %r20;
	cvt.rn.f32.s32 	%f6, %r19;
	div.full.f32 	%f2, %f6, %f5;
	// inline asm
	mov.u32 	%r9, %tid.x;
	// inline asm
	// inline asm
	mov.u32 	%r10, %tid.y;
	// inline asm
	// inline asm
	mov.u32 	%r11, %envreg0;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ctaid.x;
	// inline asm
	add.s32 	%r21, %r12, %r11;
	// inline asm
	mov.u32 	%r13, %envreg1;
	// inline asm
	// inline asm
	mov.u32 	%r14, %ctaid.y;
	// inline asm
	add.s32 	%r22, %r14, %r13;
	// inline asm
	mov.u32 	%r15, %ntid.x;
	// inline asm
	mad.lo.s32 	%r7, %r15, %r21, %r9;
	// inline asm
	mov.u32 	%r16, %ntid.y;
	// inline asm
	mad.lo.s32 	%r8, %r16, %r22, %r10;
	cvt.rn.f32.s32 	%f7, %r7;
	mul.f32 	%f8, %f7, %f1;
	cvt.rzi.s32.f32 	%r23, %f8;
	cvt.rn.f32.s32 	%f9, %r8;
	mul.f32 	%f10, %f9, %f2;
	cvt.rzi.s32.f32 	%r24, %f10;
	mad.lo.s32 	%r25, %r24, %r18, %r23;
	add.s32 	%r26, %r17, %r25;
	mad.lo.s32 	%r27, %r10, %r4, %r9;
	add.s32 	%r28, %r3, %r27;
	ld.global.u8 	%rc1, [%r26];
	st.shared.u8 	[%r28], %rc1;
	bar.sync 	0;
	cvt.rn.f32.s32 	%f11, %r10;
	mul.f32 	%f12, %f11, %f2;
	cvt.rn.f32.s32 	%f13, %r9;
	mul.f32 	%f14, %f13, %f1;
	cvt.rzi.s32.f32 	%r29, %f12;
	cvt.rn.f32.s32 	%f15, %r29;
	sub.f32 	%f16, %f12, %f15;
	cvt.rzi.s32.f32 	%r30, %f14;
	cvt.rn.f32.s32 	%f17, %r30;
	sub.f32 	%f18, %f14, %f17;
	add.s32 	%r31, %r29, 1;
	ld.param.u32 	%r45, [Test_param_7];
	mad.lo.s32 	%r32, %r31, %r45, %r30;
	ld.param.u32 	%r44, [Test_param_6];
	add.s32 	%r33, %r44, %r32;
	mad.lo.s32 	%r34, %r29, %r45, %r30;
	add.s32 	%r35, %r44, %r34;
	mov.f32 	%f19, 0f3F800000;
	sub.f32 	%f20, %f19, %f18;
	sub.f32 	%f21, %f19, %f16;
	mul.f32 	%f22, %f20, %f21;
	ld.shared.u8 	%r36, [%r35];
	cvt.rn.f32.s32 	%f23, %r36;
	mul.f32 	%f24, %f22, %f23;
	mul.f32 	%f25, %f20, %f16;
	ld.shared.u8 	%r37, [%r33];
	cvt.rn.f32.s32 	%f26, %r37;
	mul.f32 	%f27, %f25, %f26;
	add.f32 	%f28, %f24, %f27;
	mul.f32 	%f29, %f18, %f16;
	ld.shared.u8 	%r38, [%r33+1];
	cvt.rn.f32.s32 	%f30, %r38;
	mul.f32 	%f31, %f29, %f30;
	add.f32 	%f32, %f28, %f31;
	mul.f32 	%f33, %f18, %f21;
	ld.shared.u8 	%r39, [%r35+1];
	cvt.rn.f32.s32 	%f34, %r39;
	mul.f32 	%f35, %f33, %f34;
	add.f32 	%f36, %f32, %f35;
	cvt.rzi.u16.f32 	%rc2, %f36;
	ld.param.u32 	%r43, [Test_param_4];
	mad.lo.s32 	%r40, %r8, %r43, %r7;
	ld.param.u32 	%r42, [Test_param_3];
	add.s32 	%r41, %r42, %r40;
	st.global.u8 	[%r41], %rc2;
	ret;
}


