Simulator report for CPU
Sun May 25 19:19:37 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 308 nodes    ;
; Simulation Coverage         ;      26.95 % ;
; Total Number of Transitions ; 275          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                           ;               ;
; Vector input source                                                                        ; C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU2.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                            ; On            ;
; Check outputs                                                                              ; Off                                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                           ; Off           ;
; Detect glitches                                                                            ; Off                                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      26.95 % ;
; Total nodes checked                                 ; 308          ;
; Total output ports checked                          ; 308          ;
; Total output ports with complete 1/0-value coverage ; 83           ;
; Total output ports with no 1/0-value coverage       ; 224          ;
; Total output ports with no 1-value coverage         ; 225          ;
; Total output ports with no 0-value coverage         ; 224          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------+
; Complete 1/0-Value Coverage                              ;
+-------------------+-------------------+------------------+
; Node Name         ; Output Port Name  ; Output Port Type ;
+-------------------+-------------------+------------------+
; |ALU2|Result[7]   ; |ALU2|Result[7]   ; regout           ;
; |ALU2|Result[6]   ; |ALU2|Result[6]   ; regout           ;
; |ALU2|Result[5]   ; |ALU2|Result[5]   ; regout           ;
; |ALU2|Result[4]   ; |ALU2|Result[4]   ; regout           ;
; |ALU2|Result[3]   ; |ALU2|Result[3]   ; regout           ;
; |ALU2|Result[2]   ; |ALU2|Result[2]   ; regout           ;
; |ALU2|Result[1]   ; |ALU2|Result[1]   ; regout           ;
; |ALU2|Result[0]   ; |ALU2|Result[0]   ; regout           ;
; |ALU2|Clk         ; |ALU2|Clk         ; out              ;
; |ALU2|OP[0]       ; |ALU2|OP[0]       ; out              ;
; |ALU2|OP[1]       ; |ALU2|OP[1]       ; out              ;
; |ALU2|OP[2]       ; |ALU2|OP[2]       ; out              ;
; |ALU2|OP[3]       ; |ALU2|OP[3]       ; out              ;
; |ALU2|OP[4]       ; |ALU2|OP[4]       ; out              ;
; |ALU2|OP[5]       ; |ALU2|OP[5]       ; out              ;
; |ALU2|OP[6]       ; |ALU2|OP[6]       ; out              ;
; |ALU2|OP[7]       ; |ALU2|OP[7]       ; out              ;
; |ALU2|OP[8]       ; |ALU2|OP[8]       ; out              ;
; |ALU2|OP[9]       ; |ALU2|OP[9]       ; out              ;
; |ALU2|OP[10]      ; |ALU2|OP[10]      ; out              ;
; |ALU2|OP[11]      ; |ALU2|OP[11]      ; out              ;
; |ALU2|OP[12]      ; |ALU2|OP[12]      ; out              ;
; |ALU2|OP[13]      ; |ALU2|OP[13]      ; out              ;
; |ALU2|OP[14]      ; |ALU2|OP[14]      ; out              ;
; |ALU2|R1[0]       ; |ALU2|R1[0]       ; pin_out          ;
; |ALU2|R1[1]       ; |ALU2|R1[1]       ; pin_out          ;
; |ALU2|R1[2]       ; |ALU2|R1[2]       ; pin_out          ;
; |ALU2|R1[3]       ; |ALU2|R1[3]       ; pin_out          ;
; |ALU2|R2[0]       ; |ALU2|R2[0]       ; pin_out          ;
; |ALU2|R2[1]       ; |ALU2|R2[1]       ; pin_out          ;
; |ALU2|R2[2]       ; |ALU2|R2[2]       ; pin_out          ;
; |ALU2|R2[3]       ; |ALU2|R2[3]       ; pin_out          ;
; |ALU2|Selector0~0 ; |ALU2|Selector0~0 ; out0             ;
; |ALU2|Selector0~1 ; |ALU2|Selector0~1 ; out0             ;
; |ALU2|Selector0~4 ; |ALU2|Selector0~4 ; out0             ;
; |ALU2|Selector0~5 ; |ALU2|Selector0~5 ; out0             ;
; |ALU2|Selector0~6 ; |ALU2|Selector0~6 ; out0             ;
; |ALU2|Selector1~0 ; |ALU2|Selector1~0 ; out0             ;
; |ALU2|Selector1~1 ; |ALU2|Selector1~1 ; out0             ;
; |ALU2|Selector1~4 ; |ALU2|Selector1~4 ; out0             ;
; |ALU2|Selector1~5 ; |ALU2|Selector1~5 ; out0             ;
; |ALU2|Selector1~6 ; |ALU2|Selector1~6 ; out0             ;
; |ALU2|Selector1~8 ; |ALU2|Selector1~8 ; out0             ;
; |ALU2|Selector2~0 ; |ALU2|Selector2~0 ; out0             ;
; |ALU2|Selector2~2 ; |ALU2|Selector2~2 ; out0             ;
; |ALU2|Selector2~3 ; |ALU2|Selector2~3 ; out0             ;
; |ALU2|Selector2~4 ; |ALU2|Selector2~4 ; out0             ;
; |ALU2|Selector2~6 ; |ALU2|Selector2~6 ; out0             ;
; |ALU2|Selector2~7 ; |ALU2|Selector2~7 ; out0             ;
; |ALU2|Selector2~8 ; |ALU2|Selector2~8 ; out0             ;
; |ALU2|Selector3~0 ; |ALU2|Selector3~0 ; out0             ;
; |ALU2|Selector3~1 ; |ALU2|Selector3~1 ; out0             ;
; |ALU2|Selector3~5 ; |ALU2|Selector3~5 ; out0             ;
; |ALU2|Selector3~6 ; |ALU2|Selector3~6 ; out0             ;
; |ALU2|Selector3~8 ; |ALU2|Selector3~8 ; out0             ;
; |ALU2|Selector4~0 ; |ALU2|Selector4~0 ; out0             ;
; |ALU2|Selector4~1 ; |ALU2|Selector4~1 ; out0             ;
; |ALU2|Selector4~5 ; |ALU2|Selector4~5 ; out0             ;
; |ALU2|Selector4~6 ; |ALU2|Selector4~6 ; out0             ;
; |ALU2|Selector5~0 ; |ALU2|Selector5~0 ; out0             ;
; |ALU2|Selector5~2 ; |ALU2|Selector5~2 ; out0             ;
; |ALU2|Selector5~3 ; |ALU2|Selector5~3 ; out0             ;
; |ALU2|Selector5~4 ; |ALU2|Selector5~4 ; out0             ;
; |ALU2|Selector5~7 ; |ALU2|Selector5~7 ; out0             ;
; |ALU2|Selector6~0 ; |ALU2|Selector6~0 ; out0             ;
; |ALU2|Selector6~2 ; |ALU2|Selector6~2 ; out0             ;
; |ALU2|Selector6~3 ; |ALU2|Selector6~3 ; out0             ;
; |ALU2|Selector6~6 ; |ALU2|Selector6~6 ; out0             ;
; |ALU2|Selector6~7 ; |ALU2|Selector6~7 ; out0             ;
; |ALU2|Selector6~8 ; |ALU2|Selector6~8 ; out0             ;
; |ALU2|Selector7~0 ; |ALU2|Selector7~0 ; out0             ;
; |ALU2|Selector7~2 ; |ALU2|Selector7~2 ; out0             ;
; |ALU2|Selector7~3 ; |ALU2|Selector7~3 ; out0             ;
; |ALU2|Selector7~6 ; |ALU2|Selector7~6 ; out0             ;
; |ALU2|Selector7~7 ; |ALU2|Selector7~7 ; out0             ;
; |ALU2|Equal0~0    ; |ALU2|Equal0~0    ; out0             ;
; |ALU2|Equal1~0    ; |ALU2|Equal1~0    ; out0             ;
; |ALU2|Equal2~0    ; |ALU2|Equal2~0    ; out0             ;
; |ALU2|Equal3~0    ; |ALU2|Equal3~0    ; out0             ;
; |ALU2|Equal4~0    ; |ALU2|Equal4~0    ; out0             ;
; |ALU2|Equal5~0    ; |ALU2|Equal5~0    ; out0             ;
; |ALU2|Equal6~0    ; |ALU2|Equal6~0    ; out0             ;
; |ALU2|Equal7~0    ; |ALU2|Equal7~0    ; out0             ;
+-------------------+-------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------+
; Missing 1-Value Coverage                                   ;
+--------------------+--------------------+------------------+
; Node Name          ; Output Port Name   ; Output Port Type ;
+--------------------+--------------------+------------------+
; |ALU2|Result~0     ; |ALU2|Result~0     ; out0             ;
; |ALU2|Result~1     ; |ALU2|Result~1     ; out0             ;
; |ALU2|Result~2     ; |ALU2|Result~2     ; out0             ;
; |ALU2|Result~3     ; |ALU2|Result~3     ; out0             ;
; |ALU2|Result~4     ; |ALU2|Result~4     ; out0             ;
; |ALU2|Result~5     ; |ALU2|Result~5     ; out0             ;
; |ALU2|Result~6     ; |ALU2|Result~6     ; out0             ;
; |ALU2|Result~7     ; |ALU2|Result~7     ; out0             ;
; |ALU2|Result~8     ; |ALU2|Result~8     ; out              ;
; |ALU2|Result~9     ; |ALU2|Result~9     ; out              ;
; |ALU2|Result~10    ; |ALU2|Result~10    ; out              ;
; |ALU2|Result~11    ; |ALU2|Result~11    ; out              ;
; |ALU2|Result~12    ; |ALU2|Result~12    ; out              ;
; |ALU2|Result~13    ; |ALU2|Result~13    ; out              ;
; |ALU2|Result~14    ; |ALU2|Result~14    ; out              ;
; |ALU2|Result~15    ; |ALU2|Result~15    ; out              ;
; |ALU2|Neg~reg0     ; |ALU2|Neg~reg0     ; regout           ;
; |ALU2|Result~16    ; |ALU2|Result~16    ; out              ;
; |ALU2|Result~17    ; |ALU2|Result~17    ; out              ;
; |ALU2|Result~18    ; |ALU2|Result~18    ; out              ;
; |ALU2|Result~19    ; |ALU2|Result~19    ; out              ;
; |ALU2|Result~20    ; |ALU2|Result~20    ; out              ;
; |ALU2|Result~21    ; |ALU2|Result~21    ; out              ;
; |ALU2|Result~22    ; |ALU2|Result~22    ; out              ;
; |ALU2|Result~23    ; |ALU2|Result~23    ; out              ;
; |ALU2|Result~24    ; |ALU2|Result~24    ; out0             ;
; |ALU2|Result~25    ; |ALU2|Result~25    ; out0             ;
; |ALU2|Result~26    ; |ALU2|Result~26    ; out0             ;
; |ALU2|Result~27    ; |ALU2|Result~27    ; out0             ;
; |ALU2|Result~28    ; |ALU2|Result~28    ; out0             ;
; |ALU2|Result~29    ; |ALU2|Result~29    ; out0             ;
; |ALU2|Result~30    ; |ALU2|Result~30    ; out0             ;
; |ALU2|Result~31    ; |ALU2|Result~31    ; out0             ;
; |ALU2|Neg~0        ; |ALU2|Neg~0        ; out              ;
; |ALU2|A[0]         ; |ALU2|A[0]         ; out              ;
; |ALU2|A[1]         ; |ALU2|A[1]         ; out              ;
; |ALU2|A[2]         ; |ALU2|A[2]         ; out              ;
; |ALU2|A[3]         ; |ALU2|A[3]         ; out              ;
; |ALU2|A[4]         ; |ALU2|A[4]         ; out              ;
; |ALU2|A[5]         ; |ALU2|A[5]         ; out              ;
; |ALU2|A[6]         ; |ALU2|A[6]         ; out              ;
; |ALU2|A[7]         ; |ALU2|A[7]         ; out              ;
; |ALU2|B[0]         ; |ALU2|B[0]         ; out              ;
; |ALU2|B[1]         ; |ALU2|B[1]         ; out              ;
; |ALU2|B[2]         ; |ALU2|B[2]         ; out              ;
; |ALU2|B[3]         ; |ALU2|B[3]         ; out              ;
; |ALU2|B[4]         ; |ALU2|B[4]         ; out              ;
; |ALU2|B[5]         ; |ALU2|B[5]         ; out              ;
; |ALU2|B[6]         ; |ALU2|B[6]         ; out              ;
; |ALU2|B[7]         ; |ALU2|B[7]         ; out              ;
; |ALU2|OP[15]       ; |ALU2|OP[15]       ; out              ;
; |ALU2|Neg          ; |ALU2|Neg          ; pin_out          ;
; |ALU2|Selector0~2  ; |ALU2|Selector0~2  ; out0             ;
; |ALU2|Selector0~3  ; |ALU2|Selector0~3  ; out0             ;
; |ALU2|Selector0~7  ; |ALU2|Selector0~7  ; out0             ;
; |ALU2|Selector0~8  ; |ALU2|Selector0~8  ; out0             ;
; |ALU2|Selector1~2  ; |ALU2|Selector1~2  ; out0             ;
; |ALU2|Selector1~3  ; |ALU2|Selector1~3  ; out0             ;
; |ALU2|Selector1~7  ; |ALU2|Selector1~7  ; out0             ;
; |ALU2|Selector2~1  ; |ALU2|Selector2~1  ; out0             ;
; |ALU2|Selector2~5  ; |ALU2|Selector2~5  ; out0             ;
; |ALU2|Selector3~2  ; |ALU2|Selector3~2  ; out0             ;
; |ALU2|Selector3~3  ; |ALU2|Selector3~3  ; out0             ;
; |ALU2|Selector3~4  ; |ALU2|Selector3~4  ; out0             ;
; |ALU2|Selector3~7  ; |ALU2|Selector3~7  ; out0             ;
; |ALU2|Selector4~2  ; |ALU2|Selector4~2  ; out0             ;
; |ALU2|Selector4~3  ; |ALU2|Selector4~3  ; out0             ;
; |ALU2|Selector4~4  ; |ALU2|Selector4~4  ; out0             ;
; |ALU2|Selector4~7  ; |ALU2|Selector4~7  ; out0             ;
; |ALU2|Selector4~8  ; |ALU2|Selector4~8  ; out0             ;
; |ALU2|Selector5~1  ; |ALU2|Selector5~1  ; out0             ;
; |ALU2|Selector5~5  ; |ALU2|Selector5~5  ; out0             ;
; |ALU2|Selector5~6  ; |ALU2|Selector5~6  ; out0             ;
; |ALU2|Selector5~8  ; |ALU2|Selector5~8  ; out0             ;
; |ALU2|Selector6~1  ; |ALU2|Selector6~1  ; out0             ;
; |ALU2|Selector6~4  ; |ALU2|Selector6~4  ; out0             ;
; |ALU2|Selector6~5  ; |ALU2|Selector6~5  ; out0             ;
; |ALU2|Selector7~1  ; |ALU2|Selector7~1  ; out0             ;
; |ALU2|Selector7~4  ; |ALU2|Selector7~4  ; out0             ;
; |ALU2|Selector7~5  ; |ALU2|Selector7~5  ; out0             ;
; |ALU2|Selector7~8  ; |ALU2|Selector7~8  ; out0             ;
; |ALU2|LessThan0~0  ; |ALU2|LessThan0~0  ; out0             ;
; |ALU2|LessThan0~1  ; |ALU2|LessThan0~1  ; out0             ;
; |ALU2|LessThan0~2  ; |ALU2|LessThan0~2  ; out0             ;
; |ALU2|LessThan0~3  ; |ALU2|LessThan0~3  ; out0             ;
; |ALU2|LessThan0~4  ; |ALU2|LessThan0~4  ; out0             ;
; |ALU2|LessThan0~5  ; |ALU2|LessThan0~5  ; out0             ;
; |ALU2|LessThan0~6  ; |ALU2|LessThan0~6  ; out0             ;
; |ALU2|LessThan0~7  ; |ALU2|LessThan0~7  ; out0             ;
; |ALU2|LessThan0~8  ; |ALU2|LessThan0~8  ; out0             ;
; |ALU2|LessThan0~9  ; |ALU2|LessThan0~9  ; out0             ;
; |ALU2|LessThan0~10 ; |ALU2|LessThan0~10 ; out0             ;
; |ALU2|LessThan0~11 ; |ALU2|LessThan0~11 ; out0             ;
; |ALU2|LessThan0~12 ; |ALU2|LessThan0~12 ; out0             ;
; |ALU2|LessThan0~13 ; |ALU2|LessThan0~13 ; out0             ;
; |ALU2|LessThan0~14 ; |ALU2|LessThan0~14 ; out0             ;
; |ALU2|LessThan0~15 ; |ALU2|LessThan0~15 ; out0             ;
; |ALU2|LessThan0~16 ; |ALU2|LessThan0~16 ; out0             ;
; |ALU2|LessThan0~17 ; |ALU2|LessThan0~17 ; out0             ;
; |ALU2|LessThan0~18 ; |ALU2|LessThan0~18 ; out0             ;
; |ALU2|LessThan0~19 ; |ALU2|LessThan0~19 ; out0             ;
; |ALU2|LessThan0~20 ; |ALU2|LessThan0~20 ; out0             ;
; |ALU2|LessThan0~21 ; |ALU2|LessThan0~21 ; out0             ;
; |ALU2|LessThan0~22 ; |ALU2|LessThan0~22 ; out0             ;
; |ALU2|LessThan0~23 ; |ALU2|LessThan0~23 ; out0             ;
; |ALU2|LessThan0~24 ; |ALU2|LessThan0~24 ; out0             ;
; |ALU2|LessThan0~25 ; |ALU2|LessThan0~25 ; out0             ;
; |ALU2|LessThan0~26 ; |ALU2|LessThan0~26 ; out0             ;
; |ALU2|LessThan0~27 ; |ALU2|LessThan0~27 ; out0             ;
; |ALU2|LessThan0~28 ; |ALU2|LessThan0~28 ; out0             ;
; |ALU2|LessThan1~0  ; |ALU2|LessThan1~0  ; out0             ;
; |ALU2|LessThan1~1  ; |ALU2|LessThan1~1  ; out0             ;
; |ALU2|LessThan1~2  ; |ALU2|LessThan1~2  ; out0             ;
; |ALU2|LessThan1~3  ; |ALU2|LessThan1~3  ; out0             ;
; |ALU2|LessThan1~4  ; |ALU2|LessThan1~4  ; out0             ;
; |ALU2|LessThan1~5  ; |ALU2|LessThan1~5  ; out0             ;
; |ALU2|LessThan1~6  ; |ALU2|LessThan1~6  ; out0             ;
; |ALU2|LessThan1~7  ; |ALU2|LessThan1~7  ; out0             ;
; |ALU2|LessThan1~8  ; |ALU2|LessThan1~8  ; out0             ;
; |ALU2|LessThan1~9  ; |ALU2|LessThan1~9  ; out0             ;
; |ALU2|LessThan1~10 ; |ALU2|LessThan1~10 ; out0             ;
; |ALU2|LessThan1~11 ; |ALU2|LessThan1~11 ; out0             ;
; |ALU2|LessThan1~12 ; |ALU2|LessThan1~12 ; out0             ;
; |ALU2|LessThan1~13 ; |ALU2|LessThan1~13 ; out0             ;
; |ALU2|LessThan1~14 ; |ALU2|LessThan1~14 ; out0             ;
; |ALU2|LessThan1~15 ; |ALU2|LessThan1~15 ; out0             ;
; |ALU2|LessThan1~16 ; |ALU2|LessThan1~16 ; out0             ;
; |ALU2|LessThan1~17 ; |ALU2|LessThan1~17 ; out0             ;
; |ALU2|LessThan1~18 ; |ALU2|LessThan1~18 ; out0             ;
; |ALU2|LessThan1~19 ; |ALU2|LessThan1~19 ; out0             ;
; |ALU2|LessThan1~20 ; |ALU2|LessThan1~20 ; out0             ;
; |ALU2|LessThan1~21 ; |ALU2|LessThan1~21 ; out0             ;
; |ALU2|LessThan1~22 ; |ALU2|LessThan1~22 ; out0             ;
; |ALU2|LessThan1~23 ; |ALU2|LessThan1~23 ; out0             ;
; |ALU2|LessThan1~24 ; |ALU2|LessThan1~24 ; out0             ;
; |ALU2|LessThan1~25 ; |ALU2|LessThan1~25 ; out0             ;
; |ALU2|LessThan1~26 ; |ALU2|LessThan1~26 ; out0             ;
; |ALU2|LessThan1~27 ; |ALU2|LessThan1~27 ; out0             ;
; |ALU2|LessThan1~28 ; |ALU2|LessThan1~28 ; out0             ;
; |ALU2|Add0~0       ; |ALU2|Add0~0       ; out0             ;
; |ALU2|Add0~1       ; |ALU2|Add0~1       ; out0             ;
; |ALU2|Add0~2       ; |ALU2|Add0~2       ; out0             ;
; |ALU2|Add0~3       ; |ALU2|Add0~3       ; out0             ;
; |ALU2|Add0~4       ; |ALU2|Add0~4       ; out0             ;
; |ALU2|Add0~5       ; |ALU2|Add0~5       ; out0             ;
; |ALU2|Add0~6       ; |ALU2|Add0~6       ; out0             ;
; |ALU2|Add0~7       ; |ALU2|Add0~7       ; out0             ;
; |ALU2|Add0~8       ; |ALU2|Add0~8       ; out0             ;
; |ALU2|Add0~9       ; |ALU2|Add0~9       ; out0             ;
; |ALU2|Add0~10      ; |ALU2|Add0~10      ; out0             ;
; |ALU2|Add0~11      ; |ALU2|Add0~11      ; out0             ;
; |ALU2|Add0~12      ; |ALU2|Add0~12      ; out0             ;
; |ALU2|Add0~13      ; |ALU2|Add0~13      ; out0             ;
; |ALU2|Add0~14      ; |ALU2|Add0~14      ; out0             ;
; |ALU2|Add0~15      ; |ALU2|Add0~15      ; out0             ;
; |ALU2|Add0~16      ; |ALU2|Add0~16      ; out0             ;
; |ALU2|Add0~17      ; |ALU2|Add0~17      ; out0             ;
; |ALU2|Add1~0       ; |ALU2|Add1~0       ; out0             ;
; |ALU2|Add1~1       ; |ALU2|Add1~1       ; out0             ;
; |ALU2|Add1~2       ; |ALU2|Add1~2       ; out0             ;
; |ALU2|Add1~3       ; |ALU2|Add1~3       ; out0             ;
; |ALU2|Add1~4       ; |ALU2|Add1~4       ; out0             ;
; |ALU2|Add1~5       ; |ALU2|Add1~5       ; out0             ;
; |ALU2|Add1~6       ; |ALU2|Add1~6       ; out0             ;
; |ALU2|Add1~7       ; |ALU2|Add1~7       ; out0             ;
; |ALU2|Add1~8       ; |ALU2|Add1~8       ; out0             ;
; |ALU2|Add1~9       ; |ALU2|Add1~9       ; out0             ;
; |ALU2|Add1~10      ; |ALU2|Add1~10      ; out0             ;
; |ALU2|Add1~11      ; |ALU2|Add1~11      ; out0             ;
; |ALU2|Add1~12      ; |ALU2|Add1~12      ; out0             ;
; |ALU2|Add1~13      ; |ALU2|Add1~13      ; out0             ;
; |ALU2|Add1~14      ; |ALU2|Add1~14      ; out0             ;
; |ALU2|Add1~15      ; |ALU2|Add1~15      ; out0             ;
; |ALU2|Add1~16      ; |ALU2|Add1~16      ; out0             ;
; |ALU2|Add1~17      ; |ALU2|Add1~17      ; out0             ;
; |ALU2|Add1~18      ; |ALU2|Add1~18      ; out0             ;
; |ALU2|Add1~19      ; |ALU2|Add1~19      ; out0             ;
; |ALU2|Add1~20      ; |ALU2|Add1~20      ; out0             ;
; |ALU2|Add1~21      ; |ALU2|Add1~21      ; out0             ;
; |ALU2|Add1~22      ; |ALU2|Add1~22      ; out0             ;
; |ALU2|Add1~23      ; |ALU2|Add1~23      ; out0             ;
; |ALU2|Add1~24      ; |ALU2|Add1~24      ; out0             ;
; |ALU2|Add1~25      ; |ALU2|Add1~25      ; out0             ;
; |ALU2|Add1~26      ; |ALU2|Add1~26      ; out0             ;
; |ALU2|Add1~27      ; |ALU2|Add1~27      ; out0             ;
; |ALU2|Add1~28      ; |ALU2|Add1~28      ; out0             ;
; |ALU2|Add1~29      ; |ALU2|Add1~29      ; out0             ;
; |ALU2|Add1~30      ; |ALU2|Add1~30      ; out0             ;
; |ALU2|Add1~31      ; |ALU2|Add1~31      ; out0             ;
; |ALU2|Add1~32      ; |ALU2|Add1~32      ; out0             ;
; |ALU2|Add1~33      ; |ALU2|Add1~33      ; out0             ;
; |ALU2|Add2~0       ; |ALU2|Add2~0       ; out0             ;
; |ALU2|Add2~1       ; |ALU2|Add2~1       ; out0             ;
; |ALU2|Add2~2       ; |ALU2|Add2~2       ; out0             ;
; |ALU2|Add2~3       ; |ALU2|Add2~3       ; out0             ;
; |ALU2|Add2~4       ; |ALU2|Add2~4       ; out0             ;
; |ALU2|Add2~5       ; |ALU2|Add2~5       ; out0             ;
; |ALU2|Add2~6       ; |ALU2|Add2~6       ; out0             ;
; |ALU2|Add2~7       ; |ALU2|Add2~7       ; out0             ;
; |ALU2|Add2~8       ; |ALU2|Add2~8       ; out0             ;
; |ALU2|Add2~9       ; |ALU2|Add2~9       ; out0             ;
; |ALU2|Add2~10      ; |ALU2|Add2~10      ; out0             ;
; |ALU2|Add2~11      ; |ALU2|Add2~11      ; out0             ;
; |ALU2|Add2~12      ; |ALU2|Add2~12      ; out0             ;
; |ALU2|Add2~13      ; |ALU2|Add2~13      ; out0             ;
; |ALU2|Add2~14      ; |ALU2|Add2~14      ; out0             ;
; |ALU2|Add2~15      ; |ALU2|Add2~15      ; out0             ;
; |ALU2|Add2~16      ; |ALU2|Add2~16      ; out0             ;
; |ALU2|Add2~17      ; |ALU2|Add2~17      ; out0             ;
; |ALU2|Add2~18      ; |ALU2|Add2~18      ; out0             ;
; |ALU2|Add2~19      ; |ALU2|Add2~19      ; out0             ;
; |ALU2|Add2~20      ; |ALU2|Add2~20      ; out0             ;
; |ALU2|Add2~21      ; |ALU2|Add2~21      ; out0             ;
; |ALU2|Add2~22      ; |ALU2|Add2~22      ; out0             ;
; |ALU2|Add2~23      ; |ALU2|Add2~23      ; out0             ;
; |ALU2|Add2~24      ; |ALU2|Add2~24      ; out0             ;
; |ALU2|Add2~25      ; |ALU2|Add2~25      ; out0             ;
; |ALU2|Add2~26      ; |ALU2|Add2~26      ; out0             ;
; |ALU2|Add2~27      ; |ALU2|Add2~27      ; out0             ;
; |ALU2|Add2~28      ; |ALU2|Add2~28      ; out0             ;
; |ALU2|Add2~29      ; |ALU2|Add2~29      ; out0             ;
; |ALU2|Add2~30      ; |ALU2|Add2~30      ; out0             ;
; |ALU2|Add2~31      ; |ALU2|Add2~31      ; out0             ;
; |ALU2|Add2~32      ; |ALU2|Add2~32      ; out0             ;
; |ALU2|Add2~33      ; |ALU2|Add2~33      ; out0             ;
+--------------------+--------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------+
; Missing 0-Value Coverage                                   ;
+--------------------+--------------------+------------------+
; Node Name          ; Output Port Name   ; Output Port Type ;
+--------------------+--------------------+------------------+
; |ALU2|Result~0     ; |ALU2|Result~0     ; out0             ;
; |ALU2|Result~1     ; |ALU2|Result~1     ; out0             ;
; |ALU2|Result~2     ; |ALU2|Result~2     ; out0             ;
; |ALU2|Result~3     ; |ALU2|Result~3     ; out0             ;
; |ALU2|Result~4     ; |ALU2|Result~4     ; out0             ;
; |ALU2|Result~5     ; |ALU2|Result~5     ; out0             ;
; |ALU2|Result~6     ; |ALU2|Result~6     ; out0             ;
; |ALU2|Result~7     ; |ALU2|Result~7     ; out0             ;
; |ALU2|Result~8     ; |ALU2|Result~8     ; out              ;
; |ALU2|Result~9     ; |ALU2|Result~9     ; out              ;
; |ALU2|Result~10    ; |ALU2|Result~10    ; out              ;
; |ALU2|Result~11    ; |ALU2|Result~11    ; out              ;
; |ALU2|Result~12    ; |ALU2|Result~12    ; out              ;
; |ALU2|Result~13    ; |ALU2|Result~13    ; out              ;
; |ALU2|Result~14    ; |ALU2|Result~14    ; out              ;
; |ALU2|Result~15    ; |ALU2|Result~15    ; out              ;
; |ALU2|Neg~reg0     ; |ALU2|Neg~reg0     ; regout           ;
; |ALU2|Result~16    ; |ALU2|Result~16    ; out              ;
; |ALU2|Result~17    ; |ALU2|Result~17    ; out              ;
; |ALU2|Result~18    ; |ALU2|Result~18    ; out              ;
; |ALU2|Result~19    ; |ALU2|Result~19    ; out              ;
; |ALU2|Result~20    ; |ALU2|Result~20    ; out              ;
; |ALU2|Result~21    ; |ALU2|Result~21    ; out              ;
; |ALU2|Result~22    ; |ALU2|Result~22    ; out              ;
; |ALU2|Result~23    ; |ALU2|Result~23    ; out              ;
; |ALU2|Result~24    ; |ALU2|Result~24    ; out0             ;
; |ALU2|Result~25    ; |ALU2|Result~25    ; out0             ;
; |ALU2|Result~26    ; |ALU2|Result~26    ; out0             ;
; |ALU2|Result~27    ; |ALU2|Result~27    ; out0             ;
; |ALU2|Result~28    ; |ALU2|Result~28    ; out0             ;
; |ALU2|Result~29    ; |ALU2|Result~29    ; out0             ;
; |ALU2|Result~30    ; |ALU2|Result~30    ; out0             ;
; |ALU2|Result~31    ; |ALU2|Result~31    ; out0             ;
; |ALU2|Neg~0        ; |ALU2|Neg~0        ; out              ;
; |ALU2|A[0]         ; |ALU2|A[0]         ; out              ;
; |ALU2|A[1]         ; |ALU2|A[1]         ; out              ;
; |ALU2|A[2]         ; |ALU2|A[2]         ; out              ;
; |ALU2|A[3]         ; |ALU2|A[3]         ; out              ;
; |ALU2|A[4]         ; |ALU2|A[4]         ; out              ;
; |ALU2|A[5]         ; |ALU2|A[5]         ; out              ;
; |ALU2|A[6]         ; |ALU2|A[6]         ; out              ;
; |ALU2|A[7]         ; |ALU2|A[7]         ; out              ;
; |ALU2|B[0]         ; |ALU2|B[0]         ; out              ;
; |ALU2|B[1]         ; |ALU2|B[1]         ; out              ;
; |ALU2|B[2]         ; |ALU2|B[2]         ; out              ;
; |ALU2|B[3]         ; |ALU2|B[3]         ; out              ;
; |ALU2|B[4]         ; |ALU2|B[4]         ; out              ;
; |ALU2|B[5]         ; |ALU2|B[5]         ; out              ;
; |ALU2|B[6]         ; |ALU2|B[6]         ; out              ;
; |ALU2|B[7]         ; |ALU2|B[7]         ; out              ;
; |ALU2|Neg          ; |ALU2|Neg          ; pin_out          ;
; |ALU2|Selector0~2  ; |ALU2|Selector0~2  ; out0             ;
; |ALU2|Selector0~3  ; |ALU2|Selector0~3  ; out0             ;
; |ALU2|Selector0~7  ; |ALU2|Selector0~7  ; out0             ;
; |ALU2|Selector0~8  ; |ALU2|Selector0~8  ; out0             ;
; |ALU2|Selector1~2  ; |ALU2|Selector1~2  ; out0             ;
; |ALU2|Selector1~3  ; |ALU2|Selector1~3  ; out0             ;
; |ALU2|Selector1~7  ; |ALU2|Selector1~7  ; out0             ;
; |ALU2|Selector2~1  ; |ALU2|Selector2~1  ; out0             ;
; |ALU2|Selector2~5  ; |ALU2|Selector2~5  ; out0             ;
; |ALU2|Selector3~2  ; |ALU2|Selector3~2  ; out0             ;
; |ALU2|Selector3~3  ; |ALU2|Selector3~3  ; out0             ;
; |ALU2|Selector3~4  ; |ALU2|Selector3~4  ; out0             ;
; |ALU2|Selector3~7  ; |ALU2|Selector3~7  ; out0             ;
; |ALU2|Selector4~2  ; |ALU2|Selector4~2  ; out0             ;
; |ALU2|Selector4~3  ; |ALU2|Selector4~3  ; out0             ;
; |ALU2|Selector4~4  ; |ALU2|Selector4~4  ; out0             ;
; |ALU2|Selector4~7  ; |ALU2|Selector4~7  ; out0             ;
; |ALU2|Selector4~8  ; |ALU2|Selector4~8  ; out0             ;
; |ALU2|Selector5~1  ; |ALU2|Selector5~1  ; out0             ;
; |ALU2|Selector5~5  ; |ALU2|Selector5~5  ; out0             ;
; |ALU2|Selector5~6  ; |ALU2|Selector5~6  ; out0             ;
; |ALU2|Selector5~8  ; |ALU2|Selector5~8  ; out0             ;
; |ALU2|Selector6~1  ; |ALU2|Selector6~1  ; out0             ;
; |ALU2|Selector6~4  ; |ALU2|Selector6~4  ; out0             ;
; |ALU2|Selector6~5  ; |ALU2|Selector6~5  ; out0             ;
; |ALU2|Selector7~1  ; |ALU2|Selector7~1  ; out0             ;
; |ALU2|Selector7~4  ; |ALU2|Selector7~4  ; out0             ;
; |ALU2|Selector7~5  ; |ALU2|Selector7~5  ; out0             ;
; |ALU2|Selector7~8  ; |ALU2|Selector7~8  ; out0             ;
; |ALU2|LessThan0~0  ; |ALU2|LessThan0~0  ; out0             ;
; |ALU2|LessThan0~1  ; |ALU2|LessThan0~1  ; out0             ;
; |ALU2|LessThan0~2  ; |ALU2|LessThan0~2  ; out0             ;
; |ALU2|LessThan0~3  ; |ALU2|LessThan0~3  ; out0             ;
; |ALU2|LessThan0~4  ; |ALU2|LessThan0~4  ; out0             ;
; |ALU2|LessThan0~5  ; |ALU2|LessThan0~5  ; out0             ;
; |ALU2|LessThan0~6  ; |ALU2|LessThan0~6  ; out0             ;
; |ALU2|LessThan0~7  ; |ALU2|LessThan0~7  ; out0             ;
; |ALU2|LessThan0~8  ; |ALU2|LessThan0~8  ; out0             ;
; |ALU2|LessThan0~9  ; |ALU2|LessThan0~9  ; out0             ;
; |ALU2|LessThan0~10 ; |ALU2|LessThan0~10 ; out0             ;
; |ALU2|LessThan0~11 ; |ALU2|LessThan0~11 ; out0             ;
; |ALU2|LessThan0~12 ; |ALU2|LessThan0~12 ; out0             ;
; |ALU2|LessThan0~13 ; |ALU2|LessThan0~13 ; out0             ;
; |ALU2|LessThan0~14 ; |ALU2|LessThan0~14 ; out0             ;
; |ALU2|LessThan0~15 ; |ALU2|LessThan0~15 ; out0             ;
; |ALU2|LessThan0~16 ; |ALU2|LessThan0~16 ; out0             ;
; |ALU2|LessThan0~17 ; |ALU2|LessThan0~17 ; out0             ;
; |ALU2|LessThan0~18 ; |ALU2|LessThan0~18 ; out0             ;
; |ALU2|LessThan0~19 ; |ALU2|LessThan0~19 ; out0             ;
; |ALU2|LessThan0~20 ; |ALU2|LessThan0~20 ; out0             ;
; |ALU2|LessThan0~21 ; |ALU2|LessThan0~21 ; out0             ;
; |ALU2|LessThan0~22 ; |ALU2|LessThan0~22 ; out0             ;
; |ALU2|LessThan0~23 ; |ALU2|LessThan0~23 ; out0             ;
; |ALU2|LessThan0~24 ; |ALU2|LessThan0~24 ; out0             ;
; |ALU2|LessThan0~25 ; |ALU2|LessThan0~25 ; out0             ;
; |ALU2|LessThan0~26 ; |ALU2|LessThan0~26 ; out0             ;
; |ALU2|LessThan0~27 ; |ALU2|LessThan0~27 ; out0             ;
; |ALU2|LessThan0~28 ; |ALU2|LessThan0~28 ; out0             ;
; |ALU2|LessThan1~0  ; |ALU2|LessThan1~0  ; out0             ;
; |ALU2|LessThan1~1  ; |ALU2|LessThan1~1  ; out0             ;
; |ALU2|LessThan1~2  ; |ALU2|LessThan1~2  ; out0             ;
; |ALU2|LessThan1~3  ; |ALU2|LessThan1~3  ; out0             ;
; |ALU2|LessThan1~4  ; |ALU2|LessThan1~4  ; out0             ;
; |ALU2|LessThan1~5  ; |ALU2|LessThan1~5  ; out0             ;
; |ALU2|LessThan1~6  ; |ALU2|LessThan1~6  ; out0             ;
; |ALU2|LessThan1~7  ; |ALU2|LessThan1~7  ; out0             ;
; |ALU2|LessThan1~8  ; |ALU2|LessThan1~8  ; out0             ;
; |ALU2|LessThan1~9  ; |ALU2|LessThan1~9  ; out0             ;
; |ALU2|LessThan1~10 ; |ALU2|LessThan1~10 ; out0             ;
; |ALU2|LessThan1~11 ; |ALU2|LessThan1~11 ; out0             ;
; |ALU2|LessThan1~12 ; |ALU2|LessThan1~12 ; out0             ;
; |ALU2|LessThan1~13 ; |ALU2|LessThan1~13 ; out0             ;
; |ALU2|LessThan1~14 ; |ALU2|LessThan1~14 ; out0             ;
; |ALU2|LessThan1~15 ; |ALU2|LessThan1~15 ; out0             ;
; |ALU2|LessThan1~16 ; |ALU2|LessThan1~16 ; out0             ;
; |ALU2|LessThan1~17 ; |ALU2|LessThan1~17 ; out0             ;
; |ALU2|LessThan1~18 ; |ALU2|LessThan1~18 ; out0             ;
; |ALU2|LessThan1~19 ; |ALU2|LessThan1~19 ; out0             ;
; |ALU2|LessThan1~20 ; |ALU2|LessThan1~20 ; out0             ;
; |ALU2|LessThan1~21 ; |ALU2|LessThan1~21 ; out0             ;
; |ALU2|LessThan1~22 ; |ALU2|LessThan1~22 ; out0             ;
; |ALU2|LessThan1~23 ; |ALU2|LessThan1~23 ; out0             ;
; |ALU2|LessThan1~24 ; |ALU2|LessThan1~24 ; out0             ;
; |ALU2|LessThan1~25 ; |ALU2|LessThan1~25 ; out0             ;
; |ALU2|LessThan1~26 ; |ALU2|LessThan1~26 ; out0             ;
; |ALU2|LessThan1~27 ; |ALU2|LessThan1~27 ; out0             ;
; |ALU2|LessThan1~28 ; |ALU2|LessThan1~28 ; out0             ;
; |ALU2|Add0~0       ; |ALU2|Add0~0       ; out0             ;
; |ALU2|Add0~1       ; |ALU2|Add0~1       ; out0             ;
; |ALU2|Add0~2       ; |ALU2|Add0~2       ; out0             ;
; |ALU2|Add0~3       ; |ALU2|Add0~3       ; out0             ;
; |ALU2|Add0~4       ; |ALU2|Add0~4       ; out0             ;
; |ALU2|Add0~5       ; |ALU2|Add0~5       ; out0             ;
; |ALU2|Add0~6       ; |ALU2|Add0~6       ; out0             ;
; |ALU2|Add0~7       ; |ALU2|Add0~7       ; out0             ;
; |ALU2|Add0~8       ; |ALU2|Add0~8       ; out0             ;
; |ALU2|Add0~9       ; |ALU2|Add0~9       ; out0             ;
; |ALU2|Add0~10      ; |ALU2|Add0~10      ; out0             ;
; |ALU2|Add0~11      ; |ALU2|Add0~11      ; out0             ;
; |ALU2|Add0~12      ; |ALU2|Add0~12      ; out0             ;
; |ALU2|Add0~13      ; |ALU2|Add0~13      ; out0             ;
; |ALU2|Add0~14      ; |ALU2|Add0~14      ; out0             ;
; |ALU2|Add0~15      ; |ALU2|Add0~15      ; out0             ;
; |ALU2|Add0~16      ; |ALU2|Add0~16      ; out0             ;
; |ALU2|Add0~17      ; |ALU2|Add0~17      ; out0             ;
; |ALU2|Add1~0       ; |ALU2|Add1~0       ; out0             ;
; |ALU2|Add1~1       ; |ALU2|Add1~1       ; out0             ;
; |ALU2|Add1~2       ; |ALU2|Add1~2       ; out0             ;
; |ALU2|Add1~3       ; |ALU2|Add1~3       ; out0             ;
; |ALU2|Add1~4       ; |ALU2|Add1~4       ; out0             ;
; |ALU2|Add1~5       ; |ALU2|Add1~5       ; out0             ;
; |ALU2|Add1~6       ; |ALU2|Add1~6       ; out0             ;
; |ALU2|Add1~7       ; |ALU2|Add1~7       ; out0             ;
; |ALU2|Add1~8       ; |ALU2|Add1~8       ; out0             ;
; |ALU2|Add1~9       ; |ALU2|Add1~9       ; out0             ;
; |ALU2|Add1~10      ; |ALU2|Add1~10      ; out0             ;
; |ALU2|Add1~11      ; |ALU2|Add1~11      ; out0             ;
; |ALU2|Add1~12      ; |ALU2|Add1~12      ; out0             ;
; |ALU2|Add1~13      ; |ALU2|Add1~13      ; out0             ;
; |ALU2|Add1~14      ; |ALU2|Add1~14      ; out0             ;
; |ALU2|Add1~15      ; |ALU2|Add1~15      ; out0             ;
; |ALU2|Add1~16      ; |ALU2|Add1~16      ; out0             ;
; |ALU2|Add1~17      ; |ALU2|Add1~17      ; out0             ;
; |ALU2|Add1~18      ; |ALU2|Add1~18      ; out0             ;
; |ALU2|Add1~19      ; |ALU2|Add1~19      ; out0             ;
; |ALU2|Add1~20      ; |ALU2|Add1~20      ; out0             ;
; |ALU2|Add1~21      ; |ALU2|Add1~21      ; out0             ;
; |ALU2|Add1~22      ; |ALU2|Add1~22      ; out0             ;
; |ALU2|Add1~23      ; |ALU2|Add1~23      ; out0             ;
; |ALU2|Add1~24      ; |ALU2|Add1~24      ; out0             ;
; |ALU2|Add1~25      ; |ALU2|Add1~25      ; out0             ;
; |ALU2|Add1~26      ; |ALU2|Add1~26      ; out0             ;
; |ALU2|Add1~27      ; |ALU2|Add1~27      ; out0             ;
; |ALU2|Add1~28      ; |ALU2|Add1~28      ; out0             ;
; |ALU2|Add1~29      ; |ALU2|Add1~29      ; out0             ;
; |ALU2|Add1~30      ; |ALU2|Add1~30      ; out0             ;
; |ALU2|Add1~31      ; |ALU2|Add1~31      ; out0             ;
; |ALU2|Add1~32      ; |ALU2|Add1~32      ; out0             ;
; |ALU2|Add1~33      ; |ALU2|Add1~33      ; out0             ;
; |ALU2|Add2~0       ; |ALU2|Add2~0       ; out0             ;
; |ALU2|Add2~1       ; |ALU2|Add2~1       ; out0             ;
; |ALU2|Add2~2       ; |ALU2|Add2~2       ; out0             ;
; |ALU2|Add2~3       ; |ALU2|Add2~3       ; out0             ;
; |ALU2|Add2~4       ; |ALU2|Add2~4       ; out0             ;
; |ALU2|Add2~5       ; |ALU2|Add2~5       ; out0             ;
; |ALU2|Add2~6       ; |ALU2|Add2~6       ; out0             ;
; |ALU2|Add2~7       ; |ALU2|Add2~7       ; out0             ;
; |ALU2|Add2~8       ; |ALU2|Add2~8       ; out0             ;
; |ALU2|Add2~9       ; |ALU2|Add2~9       ; out0             ;
; |ALU2|Add2~10      ; |ALU2|Add2~10      ; out0             ;
; |ALU2|Add2~11      ; |ALU2|Add2~11      ; out0             ;
; |ALU2|Add2~12      ; |ALU2|Add2~12      ; out0             ;
; |ALU2|Add2~13      ; |ALU2|Add2~13      ; out0             ;
; |ALU2|Add2~14      ; |ALU2|Add2~14      ; out0             ;
; |ALU2|Add2~15      ; |ALU2|Add2~15      ; out0             ;
; |ALU2|Add2~16      ; |ALU2|Add2~16      ; out0             ;
; |ALU2|Add2~17      ; |ALU2|Add2~17      ; out0             ;
; |ALU2|Add2~18      ; |ALU2|Add2~18      ; out0             ;
; |ALU2|Add2~19      ; |ALU2|Add2~19      ; out0             ;
; |ALU2|Add2~20      ; |ALU2|Add2~20      ; out0             ;
; |ALU2|Add2~21      ; |ALU2|Add2~21      ; out0             ;
; |ALU2|Add2~22      ; |ALU2|Add2~22      ; out0             ;
; |ALU2|Add2~23      ; |ALU2|Add2~23      ; out0             ;
; |ALU2|Add2~24      ; |ALU2|Add2~24      ; out0             ;
; |ALU2|Add2~25      ; |ALU2|Add2~25      ; out0             ;
; |ALU2|Add2~26      ; |ALU2|Add2~26      ; out0             ;
; |ALU2|Add2~27      ; |ALU2|Add2~27      ; out0             ;
; |ALU2|Add2~28      ; |ALU2|Add2~28      ; out0             ;
; |ALU2|Add2~29      ; |ALU2|Add2~29      ; out0             ;
; |ALU2|Add2~30      ; |ALU2|Add2~30      ; out0             ;
; |ALU2|Add2~31      ; |ALU2|Add2~31      ; out0             ;
; |ALU2|Add2~32      ; |ALU2|Add2~32      ; out0             ;
; |ALU2|Add2~33      ; |ALU2|Add2~33      ; out0             ;
+--------------------+--------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 25 19:19:36 2025
Info: Command: quartus_sim --simulation_results_format=VWF CPU -c CPU
Info (324025): Using vector source file "C:/Users/zgb 99/Desktop/FPGA-Based Simple CPU Design/ALU2.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 480.0 ns on register "|ALU2|Result[7]"
Warning (324036): Found clock-sensitive change during active clock edge at time 480.0 ns on register "|ALU2|Result[6]"
Warning (324036): Found clock-sensitive change during active clock edge at time 480.0 ns on register "|ALU2|Result[4]"
Warning (324036): Found clock-sensitive change during active clock edge at time 480.0 ns on register "|ALU2|Result[3]"
Warning (324036): Found clock-sensitive change during active clock edge at time 720.0 ns on register "|ALU2|Result[5]"
Warning (324036): Found clock-sensitive change during active clock edge at time 720.0 ns on register "|ALU2|Result[2]"
Warning (324036): Found clock-sensitive change during active clock edge at time 960.0 ns on register "|ALU2|Result[1]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      26.95 %
Info (328052): Number of transitions in simulation is 275
Info (324045): Vector file CPU.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4446 megabytes
    Info: Processing ended: Sun May 25 19:19:37 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


