
*** Running vivado
    with args -log _7Seg_Driver_Choice.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source _7Seg_Driver_Choice.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source _7Seg_Driver_Choice.tcl -notrace
Command: synth_design -top _7Seg_Driver_Choice -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 930.562 ; gain = 234.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_Choice' [D:/verilog3.28/project_3/project_3.srcs/sources_1/new/project_3.v:63]
INFO: [Synth 8-6157] synthesizing module '_7Seg_Driver_Decode' [D:/verilog3.28/project_3/project_3.srcs/sources_1/new/project_3.v:23]
INFO: [Synth 8-226] default block is never used [D:/verilog3.28/project_3/project_3.srcs/sources_1/new/project_3.v:29]
INFO: [Synth 8-6155] done synthesizing module '_7Seg_Driver_Decode' (1#1) [D:/verilog3.28/project_3/project_3.srcs/sources_1/new/project_3.v:23]
ERROR: [Synth 8-685] variable 'decoded_SEG' should not be used in output port connection [D:/verilog3.28/project_3/project_3.srcs/sources_1/new/project_3.v:77]
ERROR: [Synth 8-6156] failed synthesizing module '_7Seg_Driver_Choice' [D:/verilog3.28/project_3/project_3.srcs/sources_1/new/project_3.v:63]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1002.945 ; gain = 306.781
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 21:47:58 2025...
